
LoRa_stm_v4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c8c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000938  08009da0  08009da0  0000ada0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a6d8  0800a6d8  0000c1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a6d8  0800a6d8  0000b6d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a6e0  0800a6e0  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a6e0  0800a6e0  0000b6e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a6e4  0800a6e4  0000b6e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800a6e8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000274  200001d8  0800a8c0  0000c1d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000044c  0800a8c0  0000c44c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b5e7  00000000  00000000  0000c201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023b8  00000000  00000000  000177e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b98  00000000  00000000  00019ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008d8  00000000  00000000  0001a738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000189b8  00000000  00000000  0001b010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dcfa  00000000  00000000  000339c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087026  00000000  00000000  000416c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c86e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004688  00000000  00000000  000c872c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000ccdb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	08009d84 	.word	0x08009d84

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	08009d84 	.word	0x08009d84

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	@ 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2uiz>:
 8000a9c:	004a      	lsls	r2, r1, #1
 8000a9e:	d211      	bcs.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000aa4:	d211      	bcs.n	8000aca <__aeabi_d2uiz+0x2e>
 8000aa6:	d50d      	bpl.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d40e      	bmi.n	8000ad0 <__aeabi_d2uiz+0x34>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d102      	bne.n	8000ad6 <__aeabi_d2uiz+0x3a>
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_d2f>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ae4:	bf24      	itt	cs
 8000ae6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000aee:	d90d      	bls.n	8000b0c <__aeabi_d2f+0x30>
 8000af0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000af4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000afc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b04:	bf08      	it	eq
 8000b06:	f020 0001 	biceq.w	r0, r0, #1
 8000b0a:	4770      	bx	lr
 8000b0c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b10:	d121      	bne.n	8000b56 <__aeabi_d2f+0x7a>
 8000b12:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b16:	bfbc      	itt	lt
 8000b18:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	4770      	bxlt	lr
 8000b1e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b26:	f1c2 0218 	rsb	r2, r2, #24
 8000b2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b32:	fa20 f002 	lsr.w	r0, r0, r2
 8000b36:	bf18      	it	ne
 8000b38:	f040 0001 	orrne.w	r0, r0, #1
 8000b3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b48:	ea40 000c 	orr.w	r0, r0, ip
 8000b4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b54:	e7cc      	b.n	8000af0 <__aeabi_d2f+0x14>
 8000b56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5a:	d107      	bne.n	8000b6c <__aeabi_d2f+0x90>
 8000b5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b60:	bf1e      	ittt	ne
 8000b62:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b66:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b6a:	4770      	bxne	lr
 8000b6c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b70:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b74:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2lz>:
 8000b7c:	b538      	push	{r3, r4, r5, lr}
 8000b7e:	2200      	movs	r2, #0
 8000b80:	2300      	movs	r3, #0
 8000b82:	4604      	mov	r4, r0
 8000b84:	460d      	mov	r5, r1
 8000b86:	f7ff ff23 	bl	80009d0 <__aeabi_dcmplt>
 8000b8a:	b928      	cbnz	r0, 8000b98 <__aeabi_d2lz+0x1c>
 8000b8c:	4620      	mov	r0, r4
 8000b8e:	4629      	mov	r1, r5
 8000b90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b94:	f000 b80a 	b.w	8000bac <__aeabi_d2ulz>
 8000b98:	4620      	mov	r0, r4
 8000b9a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000b9e:	f000 f805 	bl	8000bac <__aeabi_d2ulz>
 8000ba2:	4240      	negs	r0, r0
 8000ba4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ba8:	bd38      	pop	{r3, r4, r5, pc}
 8000baa:	bf00      	nop

08000bac <__aeabi_d2ulz>:
 8000bac:	b5d0      	push	{r4, r6, r7, lr}
 8000bae:	2200      	movs	r2, #0
 8000bb0:	4b0b      	ldr	r3, [pc, #44]	@ (8000be0 <__aeabi_d2ulz+0x34>)
 8000bb2:	4606      	mov	r6, r0
 8000bb4:	460f      	mov	r7, r1
 8000bb6:	f7ff fc99 	bl	80004ec <__aeabi_dmul>
 8000bba:	f7ff ff6f 	bl	8000a9c <__aeabi_d2uiz>
 8000bbe:	4604      	mov	r4, r0
 8000bc0:	f7ff fc1a 	bl	80003f8 <__aeabi_ui2d>
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	4b07      	ldr	r3, [pc, #28]	@ (8000be4 <__aeabi_d2ulz+0x38>)
 8000bc8:	f7ff fc90 	bl	80004ec <__aeabi_dmul>
 8000bcc:	4602      	mov	r2, r0
 8000bce:	460b      	mov	r3, r1
 8000bd0:	4630      	mov	r0, r6
 8000bd2:	4639      	mov	r1, r7
 8000bd4:	f7ff fad2 	bl	800017c <__aeabi_dsub>
 8000bd8:	f7ff ff60 	bl	8000a9c <__aeabi_d2uiz>
 8000bdc:	4621      	mov	r1, r4
 8000bde:	bdd0      	pop	{r4, r6, r7, pc}
 8000be0:	3df00000 	.word	0x3df00000
 8000be4:	41f00000 	.word	0x41f00000

08000be8 <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8000be8:	b4b0      	push	{r4, r5, r7}
 8000bea:	b08f      	sub	sp, #60	@ 0x3c
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 8000bf0:	f240 13b1 	movw	r3, #433	@ 0x1b1
 8000bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 8000bf6:	2307      	movs	r3, #7
 8000bf8:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 8000bfc:	2307      	movs	r3, #7
 8000bfe:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 8000c02:	2301      	movs	r3, #1
 8000c04:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	new_LoRa.power				   = POWER_20db;
 8000c08:	23ff      	movs	r3, #255	@ 0xff
 8000c0a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	new_LoRa.overCurrentProtection = 100       ;
 8000c0e:	2364      	movs	r3, #100	@ 0x64
 8000c10:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	new_LoRa.preamble			   = 8         ;
 8000c14:	2308      	movs	r3, #8
 8000c16:	86bb      	strh	r3, [r7, #52]	@ 0x34

	return new_LoRa;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	461d      	mov	r5, r3
 8000c1c:	f107 040c 	add.w	r4, r7, #12
 8000c20:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c22:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c26:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c28:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000c2c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8000c30:	6878      	ldr	r0, [r7, #4]
 8000c32:	373c      	adds	r7, #60	@ 0x3c
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bcb0      	pop	{r4, r5, r7}
 8000c38:	4770      	bx	lr

08000c3a <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 8000c3a:	b580      	push	{r7, lr}
 8000c3c:	b084      	sub	sp, #16
 8000c3e:	af00      	add	r7, sp, #0
 8000c40:	6078      	str	r0, [r7, #4]
 8000c42:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 8000c44:	2101      	movs	r1, #1
 8000c46:	6878      	ldr	r0, [r7, #4]
 8000c48:	f000 fa1c 	bl	8001084 <LoRa_read>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	73bb      	strb	r3, [r7, #14]
	data = read;
 8000c50:	7bbb      	ldrb	r3, [r7, #14]
 8000c52:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d107      	bne.n	8000c6a <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 8000c5a:	7bbb      	ldrb	r3, [r7, #14]
 8000c5c:	f023 0307 	bic.w	r3, r3, #7
 8000c60:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	2200      	movs	r2, #0
 8000c66:	61da      	str	r2, [r3, #28]
 8000c68:	e049      	b.n	8000cfe <LoRa_gotoMode+0xc4>
	}else if (mode == STNBY_MODE){
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	2b01      	cmp	r3, #1
 8000c6e:	d10c      	bne.n	8000c8a <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 8000c70:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000c74:	f023 0307 	bic.w	r3, r3, #7
 8000c78:	b25b      	sxtb	r3, r3
 8000c7a:	f043 0301 	orr.w	r3, r3, #1
 8000c7e:	b25b      	sxtb	r3, r3
 8000c80:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	2201      	movs	r2, #1
 8000c86:	61da      	str	r2, [r3, #28]
 8000c88:	e039      	b.n	8000cfe <LoRa_gotoMode+0xc4>
	}else if (mode == TRANSMIT_MODE){
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	2b03      	cmp	r3, #3
 8000c8e:	d10c      	bne.n	8000caa <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x03;
 8000c90:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000c94:	f023 0307 	bic.w	r3, r3, #7
 8000c98:	b25b      	sxtb	r3, r3
 8000c9a:	f043 0303 	orr.w	r3, r3, #3
 8000c9e:	b25b      	sxtb	r3, r3
 8000ca0:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	2203      	movs	r2, #3
 8000ca6:	61da      	str	r2, [r3, #28]
 8000ca8:	e029      	b.n	8000cfe <LoRa_gotoMode+0xc4>
	}else if (mode == RXCONTIN_MODE){
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	2b05      	cmp	r3, #5
 8000cae:	d10c      	bne.n	8000cca <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x05;
 8000cb0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000cb4:	f023 0307 	bic.w	r3, r3, #7
 8000cb8:	b25b      	sxtb	r3, r3
 8000cba:	f043 0305 	orr.w	r3, r3, #5
 8000cbe:	b25b      	sxtb	r3, r3
 8000cc0:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	2205      	movs	r2, #5
 8000cc6:	61da      	str	r2, [r3, #28]
 8000cc8:	e019      	b.n	8000cfe <LoRa_gotoMode+0xc4>
	}else if (mode == RXSINGLE_MODE){
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	2b06      	cmp	r3, #6
 8000cce:	d10c      	bne.n	8000cea <LoRa_gotoMode+0xb0>
		data = (read & 0xF8) | 0x06;
 8000cd0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000cd4:	f023 0307 	bic.w	r3, r3, #7
 8000cd8:	b25b      	sxtb	r3, r3
 8000cda:	f043 0306 	orr.w	r3, r3, #6
 8000cde:	b25b      	sxtb	r3, r3
 8000ce0:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	2206      	movs	r2, #6
 8000ce6:	61da      	str	r2, [r3, #28]
 8000ce8:	e009      	b.n	8000cfe <LoRa_gotoMode+0xc4>
	}else if (mode == CAD_MODE){  // Add this case
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	2b07      	cmp	r3, #7
 8000cee:	d106      	bne.n	8000cfe <LoRa_gotoMode+0xc4>
		data = (read & 0xF8) | 0x07;
 8000cf0:	7bbb      	ldrb	r3, [r7, #14]
 8000cf2:	f043 0307 	orr.w	r3, r3, #7
 8000cf6:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = CAD_MODE;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2207      	movs	r2, #7
 8000cfc:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 8000cfe:	7bfb      	ldrb	r3, [r7, #15]
 8000d00:	461a      	mov	r2, r3
 8000d02:	2101      	movs	r1, #1
 8000d04:	6878      	ldr	r0, [r7, #4]
 8000d06:	f000 f9d7 	bl	80010b8 <LoRa_write>
	//HAL_Delay(10);
}
 8000d0a:	bf00      	nop
 8000d0c:	3710      	adds	r7, #16
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}

08000d12 <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8000d12:	b580      	push	{r7, lr}
 8000d14:	b084      	sub	sp, #16
 8000d16:	af00      	add	r7, sp, #0
 8000d18:	60f8      	str	r0, [r7, #12]
 8000d1a:	60b9      	str	r1, [r7, #8]
 8000d1c:	603b      	str	r3, [r7, #0]
 8000d1e:	4613      	mov	r3, r2
 8000d20:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	6818      	ldr	r0, [r3, #0]
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	889b      	ldrh	r3, [r3, #4]
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	f002 fc1b 	bl	8003568 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	6998      	ldr	r0, [r3, #24]
 8000d36:	88fa      	ldrh	r2, [r7, #6]
 8000d38:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000d3c:	68b9      	ldr	r1, [r7, #8]
 8000d3e:	f003 f8bf 	bl	8003ec0 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000d42:	bf00      	nop
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	699b      	ldr	r3, [r3, #24]
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f003 fcbf 	bl	80046cc <HAL_SPI_GetState>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b01      	cmp	r3, #1
 8000d52:	d1f7      	bne.n	8000d44 <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	6998      	ldr	r0, [r3, #24]
 8000d58:	8b3a      	ldrh	r2, [r7, #24]
 8000d5a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000d5e:	6839      	ldr	r1, [r7, #0]
 8000d60:	f003 f9f2 	bl	8004148 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000d64:	bf00      	nop
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	699b      	ldr	r3, [r3, #24]
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f003 fcae 	bl	80046cc <HAL_SPI_GetState>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b01      	cmp	r3, #1
 8000d74:	d1f7      	bne.n	8000d66 <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	6818      	ldr	r0, [r3, #0]
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	889b      	ldrh	r3, [r3, #4]
 8000d7e:	2201      	movs	r2, #1
 8000d80:	4619      	mov	r1, r3
 8000d82:	f002 fbf1 	bl	8003568 <HAL_GPIO_WritePin>
}
 8000d86:	bf00      	nop
 8000d88:	3710      	adds	r7, #16
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}

08000d8e <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8000d8e:	b580      	push	{r7, lr}
 8000d90:	b084      	sub	sp, #16
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	60f8      	str	r0, [r7, #12]
 8000d96:	60b9      	str	r1, [r7, #8]
 8000d98:	603b      	str	r3, [r7, #0]
 8000d9a:	4613      	mov	r3, r2
 8000d9c:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	6818      	ldr	r0, [r3, #0]
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	889b      	ldrh	r3, [r3, #4]
 8000da6:	2200      	movs	r2, #0
 8000da8:	4619      	mov	r1, r3
 8000daa:	f002 fbdd 	bl	8003568 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	6998      	ldr	r0, [r3, #24]
 8000db2:	88fa      	ldrh	r2, [r7, #6]
 8000db4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000db8:	68b9      	ldr	r1, [r7, #8]
 8000dba:	f003 f881 	bl	8003ec0 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000dbe:	bf00      	nop
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	699b      	ldr	r3, [r3, #24]
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f003 fc81 	bl	80046cc <HAL_SPI_GetState>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b01      	cmp	r3, #1
 8000dce:	d1f7      	bne.n	8000dc0 <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	6998      	ldr	r0, [r3, #24]
 8000dd4:	8b3a      	ldrh	r2, [r7, #24]
 8000dd6:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000dda:	6839      	ldr	r1, [r7, #0]
 8000ddc:	f003 f870 	bl	8003ec0 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000de0:	bf00      	nop
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	699b      	ldr	r3, [r3, #24]
 8000de6:	4618      	mov	r0, r3
 8000de8:	f003 fc70 	bl	80046cc <HAL_SPI_GetState>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b01      	cmp	r3, #1
 8000df0:	d1f7      	bne.n	8000de2 <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	6818      	ldr	r0, [r3, #0]
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	889b      	ldrh	r3, [r3, #4]
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	f002 fbb3 	bl	8003568 <HAL_GPIO_WritePin>
}
 8000e02:	bf00      	nop
 8000e04:	3710      	adds	r7, #16
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}

08000e0a <LoRa_setLowDaraRateOptimization>:
			LoRa*	LoRa         --> LoRa object handler
			uint8_t	value        --> 0 to disable, otherwise to enable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 8000e0a:	b580      	push	{r7, lr}
 8000e0c:	b084      	sub	sp, #16
 8000e0e:	af00      	add	r7, sp, #0
 8000e10:	6078      	str	r0, [r7, #4]
 8000e12:	460b      	mov	r3, r1
 8000e14:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;

	read = LoRa_read(_LoRa, RegModemConfig3);
 8000e16:	2126      	movs	r1, #38	@ 0x26
 8000e18:	6878      	ldr	r0, [r7, #4]
 8000e1a:	f000 f933 	bl	8001084 <LoRa_read>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	73bb      	strb	r3, [r7, #14]
	
	if(value)
 8000e22:	78fb      	ldrb	r3, [r7, #3]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d004      	beq.n	8000e32 <LoRa_setLowDaraRateOptimization+0x28>
		data = read | 0x08;
 8000e28:	7bbb      	ldrb	r3, [r7, #14]
 8000e2a:	f043 0308 	orr.w	r3, r3, #8
 8000e2e:	73fb      	strb	r3, [r7, #15]
 8000e30:	e003      	b.n	8000e3a <LoRa_setLowDaraRateOptimization+0x30>
	else
		data = read & 0xF7;
 8000e32:	7bbb      	ldrb	r3, [r7, #14]
 8000e34:	f023 0308 	bic.w	r3, r3, #8
 8000e38:	73fb      	strb	r3, [r7, #15]

	LoRa_write(_LoRa, RegModemConfig3, data);
 8000e3a:	7bfb      	ldrb	r3, [r7, #15]
 8000e3c:	461a      	mov	r2, r3
 8000e3e:	2126      	movs	r1, #38	@ 0x26
 8000e40:	6878      	ldr	r0, [r7, #4]
 8000e42:	f000 f939 	bl	80010b8 <LoRa_write>
	HAL_Delay(10);
 8000e46:	200a      	movs	r0, #10
 8000e48:	f001 ff02 	bl	8002c50 <HAL_Delay>
}
 8000e4c:	bf00      	nop
 8000e4e:	3710      	adds	r7, #16
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <LoRa_setAutoLDO>:
		arguments   :
			LoRa*	LoRa         --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b096      	sub	sp, #88	@ 0x58
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
	double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8000e5c:	4a17      	ldr	r2, [pc, #92]	@ (8000ebc <LoRa_setAutoLDO+0x68>)
 8000e5e:	f107 0308 	add.w	r3, r7, #8
 8000e62:	4611      	mov	r1, r2
 8000e64:	2250      	movs	r2, #80	@ 0x50
 8000e66:	4618      	mov	r0, r3
 8000e68:	f005 f8c9 	bl	8005ffe <memcpy>
	
	LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000e72:	461a      	mov	r2, r3
 8000e74:	2301      	movs	r3, #1
 8000e76:	4093      	lsls	r3, r2
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f7ff facd 	bl	8000418 <__aeabi_i2d>
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000e84:	00db      	lsls	r3, r3, #3
 8000e86:	3358      	adds	r3, #88	@ 0x58
 8000e88:	443b      	add	r3, r7
 8000e8a:	3b50      	subs	r3, #80	@ 0x50
 8000e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e90:	f7ff fc56 	bl	8000740 <__aeabi_ddiv>
 8000e94:	4602      	mov	r2, r0
 8000e96:	460b      	mov	r3, r1
 8000e98:	4610      	mov	r0, r2
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	f7ff fdd6 	bl	8000a4c <__aeabi_d2iz>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b10      	cmp	r3, #16
 8000ea4:	bfcc      	ite	gt
 8000ea6:	2301      	movgt	r3, #1
 8000ea8:	2300      	movle	r3, #0
 8000eaa:	b2db      	uxtb	r3, r3
 8000eac:	4619      	mov	r1, r3
 8000eae:	6878      	ldr	r0, [r7, #4]
 8000eb0:	f7ff ffab 	bl	8000e0a <LoRa_setLowDaraRateOptimization>
}
 8000eb4:	bf00      	nop
 8000eb6:	3758      	adds	r7, #88	@ 0x58
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	08009da0 	.word	0x08009da0

08000ec0 <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b084      	sub	sp, #16
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
 8000ec8:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	04db      	lsls	r3, r3, #19
 8000ece:	115b      	asrs	r3, r3, #5
 8000ed0:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	0c1b      	lsrs	r3, r3, #16
 8000ed6:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 8000ed8:	7afb      	ldrb	r3, [r7, #11]
 8000eda:	461a      	mov	r2, r3
 8000edc:	2106      	movs	r1, #6
 8000ede:	6878      	ldr	r0, [r7, #4]
 8000ee0:	f000 f8ea 	bl	80010b8 <LoRa_write>
	HAL_Delay(5);
 8000ee4:	2005      	movs	r0, #5
 8000ee6:	f001 feb3 	bl	8002c50 <HAL_Delay>

	// write Mid:
	data = F >> 8;
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	0a1b      	lsrs	r3, r3, #8
 8000eee:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 8000ef0:	7afb      	ldrb	r3, [r7, #11]
 8000ef2:	461a      	mov	r2, r3
 8000ef4:	2107      	movs	r1, #7
 8000ef6:	6878      	ldr	r0, [r7, #4]
 8000ef8:	f000 f8de 	bl	80010b8 <LoRa_write>
	HAL_Delay(5);
 8000efc:	2005      	movs	r0, #5
 8000efe:	f001 fea7 	bl	8002c50 <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 8000f06:	7afb      	ldrb	r3, [r7, #11]
 8000f08:	461a      	mov	r2, r3
 8000f0a:	2108      	movs	r1, #8
 8000f0c:	6878      	ldr	r0, [r7, #4]
 8000f0e:	f000 f8d3 	bl	80010b8 <LoRa_write>
	HAL_Delay(5);
 8000f12:	2005      	movs	r0, #5
 8000f14:	f001 fe9c 	bl	8002c50 <HAL_Delay>
}
 8000f18:	bf00      	nop
 8000f1a:	3710      	adds	r7, #16
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b084      	sub	sp, #16
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	2b0c      	cmp	r3, #12
 8000f2e:	dd01      	ble.n	8000f34 <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 8000f30:	230c      	movs	r3, #12
 8000f32:	603b      	str	r3, [r7, #0]
	if(SF<7)
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	2b06      	cmp	r3, #6
 8000f38:	dc01      	bgt.n	8000f3e <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 8000f3a:	2307      	movs	r3, #7
 8000f3c:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 8000f3e:	211e      	movs	r1, #30
 8000f40:	6878      	ldr	r0, [r7, #4]
 8000f42:	f000 f89f 	bl	8001084 <LoRa_read>
 8000f46:	4603      	mov	r3, r0
 8000f48:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 8000f4a:	200a      	movs	r0, #10
 8000f4c:	f001 fe80 	bl	8002c50 <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	011b      	lsls	r3, r3, #4
 8000f56:	b2da      	uxtb	r2, r3
 8000f58:	7bfb      	ldrb	r3, [r7, #15]
 8000f5a:	f003 030f 	and.w	r3, r3, #15
 8000f5e:	b2db      	uxtb	r3, r3
 8000f60:	4413      	add	r3, r2
 8000f62:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 8000f64:	7bbb      	ldrb	r3, [r7, #14]
 8000f66:	461a      	mov	r2, r3
 8000f68:	211e      	movs	r1, #30
 8000f6a:	6878      	ldr	r0, [r7, #4]
 8000f6c:	f000 f8a4 	bl	80010b8 <LoRa_write>
	HAL_Delay(10);
 8000f70:	200a      	movs	r0, #10
 8000f72:	f001 fe6d 	bl	8002c50 <HAL_Delay>
	
	LoRa_setAutoLDO(_LoRa);
 8000f76:	6878      	ldr	r0, [r7, #4]
 8000f78:	f7ff ff6c 	bl	8000e54 <LoRa_setAutoLDO>
}
 8000f7c:	bf00      	nop
 8000f7e:	3710      	adds	r7, #16
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	460b      	mov	r3, r1
 8000f8e:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 8000f90:	78fb      	ldrb	r3, [r7, #3]
 8000f92:	461a      	mov	r2, r3
 8000f94:	2109      	movs	r1, #9
 8000f96:	6878      	ldr	r0, [r7, #4]
 8000f98:	f000 f88e 	bl	80010b8 <LoRa_write>
	HAL_Delay(10);
 8000f9c:	200a      	movs	r0, #10
 8000f9e:	f001 fe57 	bl	8002c50 <HAL_Delay>
}
 8000fa2:	bf00      	nop
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
	...

08000fac <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 8000fbc:	78fb      	ldrb	r3, [r7, #3]
 8000fbe:	2b2c      	cmp	r3, #44	@ 0x2c
 8000fc0:	d801      	bhi.n	8000fc6 <LoRa_setOCP+0x1a>
		current = 45;
 8000fc2:	232d      	movs	r3, #45	@ 0x2d
 8000fc4:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 8000fc6:	78fb      	ldrb	r3, [r7, #3]
 8000fc8:	2bf0      	cmp	r3, #240	@ 0xf0
 8000fca:	d901      	bls.n	8000fd0 <LoRa_setOCP+0x24>
		current = 240;
 8000fcc:	23f0      	movs	r3, #240	@ 0xf0
 8000fce:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 8000fd0:	78fb      	ldrb	r3, [r7, #3]
 8000fd2:	2b78      	cmp	r3, #120	@ 0x78
 8000fd4:	d809      	bhi.n	8000fea <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 8000fd6:	78fb      	ldrb	r3, [r7, #3]
 8000fd8:	3b2d      	subs	r3, #45	@ 0x2d
 8000fda:	4a12      	ldr	r2, [pc, #72]	@ (8001024 <LoRa_setOCP+0x78>)
 8000fdc:	fb82 1203 	smull	r1, r2, r2, r3
 8000fe0:	1052      	asrs	r2, r2, #1
 8000fe2:	17db      	asrs	r3, r3, #31
 8000fe4:	1ad3      	subs	r3, r2, r3
 8000fe6:	73fb      	strb	r3, [r7, #15]
 8000fe8:	e00b      	b.n	8001002 <LoRa_setOCP+0x56>
	else if(current <= 240)
 8000fea:	78fb      	ldrb	r3, [r7, #3]
 8000fec:	2bf0      	cmp	r3, #240	@ 0xf0
 8000fee:	d808      	bhi.n	8001002 <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 8000ff0:	78fb      	ldrb	r3, [r7, #3]
 8000ff2:	331e      	adds	r3, #30
 8000ff4:	4a0b      	ldr	r2, [pc, #44]	@ (8001024 <LoRa_setOCP+0x78>)
 8000ff6:	fb82 1203 	smull	r1, r2, r2, r3
 8000ffa:	1092      	asrs	r2, r2, #2
 8000ffc:	17db      	asrs	r3, r3, #31
 8000ffe:	1ad3      	subs	r3, r2, r3
 8001000:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 8001002:	7bfb      	ldrb	r3, [r7, #15]
 8001004:	3320      	adds	r3, #32
 8001006:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 8001008:	7bfb      	ldrb	r3, [r7, #15]
 800100a:	461a      	mov	r2, r3
 800100c:	210b      	movs	r1, #11
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f000 f852 	bl	80010b8 <LoRa_write>
	HAL_Delay(10);
 8001014:	200a      	movs	r0, #10
 8001016:	f001 fe1b 	bl	8002c50 <HAL_Delay>
}
 800101a:	bf00      	nop
 800101c:	3710      	adds	r7, #16
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	66666667 	.word	0x66666667

08001028 <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 8001028:	b580      	push	{r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 8001030:	211e      	movs	r1, #30
 8001032:	6878      	ldr	r0, [r7, #4]
 8001034:	f000 f826 	bl	8001084 <LoRa_read>
 8001038:	4603      	mov	r3, r0
 800103a:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 800103c:	7bfb      	ldrb	r3, [r7, #15]
 800103e:	f043 0307 	orr.w	r3, r3, #7
 8001042:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 8001044:	7bbb      	ldrb	r3, [r7, #14]
 8001046:	461a      	mov	r2, r3
 8001048:	211e      	movs	r1, #30
 800104a:	6878      	ldr	r0, [r7, #4]
 800104c:	f000 f834 	bl	80010b8 <LoRa_write>
	HAL_Delay(10);
 8001050:	200a      	movs	r0, #10
 8001052:	f001 fdfd 	bl	8002c50 <HAL_Delay>
}
 8001056:	bf00      	nop
 8001058:	3710      	adds	r7, #16
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}

0800105e <LoRa_setSyncWord>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSyncWord(LoRa* _LoRa, uint8_t syncword){
 800105e:	b580      	push	{r7, lr}
 8001060:	b082      	sub	sp, #8
 8001062:	af00      	add	r7, sp, #0
 8001064:	6078      	str	r0, [r7, #4]
 8001066:	460b      	mov	r3, r1
 8001068:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegSyncWord, syncword);
 800106a:	78fb      	ldrb	r3, [r7, #3]
 800106c:	461a      	mov	r2, r3
 800106e:	2139      	movs	r1, #57	@ 0x39
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	f000 f821 	bl	80010b8 <LoRa_write>
	HAL_Delay(10);
 8001076:	200a      	movs	r0, #10
 8001078:	f001 fdea 	bl	8002c50 <HAL_Delay>
}
 800107c:	bf00      	nop
 800107e:	3708      	adds	r7, #8
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}

08001084 <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 8001084:	b580      	push	{r7, lr}
 8001086:	b086      	sub	sp, #24
 8001088:	af02      	add	r7, sp, #8
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	460b      	mov	r3, r1
 800108e:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 8001090:	78fb      	ldrb	r3, [r7, #3]
 8001092:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001096:	b2db      	uxtb	r3, r3
 8001098:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 800109a:	f107 030f 	add.w	r3, r7, #15
 800109e:	f107 010e 	add.w	r1, r7, #14
 80010a2:	2201      	movs	r2, #1
 80010a4:	9200      	str	r2, [sp, #0]
 80010a6:	2201      	movs	r2, #1
 80010a8:	6878      	ldr	r0, [r7, #4]
 80010aa:	f7ff fe32 	bl	8000d12 <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 80010ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3710      	adds	r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b086      	sub	sp, #24
 80010bc:	af02      	add	r7, sp, #8
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	460b      	mov	r3, r1
 80010c2:	70fb      	strb	r3, [r7, #3]
 80010c4:	4613      	mov	r3, r2
 80010c6:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 80010c8:	78fb      	ldrb	r3, [r7, #3]
 80010ca:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	73bb      	strb	r3, [r7, #14]
	data = value;
 80010d2:	78bb      	ldrb	r3, [r7, #2]
 80010d4:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 80010d6:	f107 030f 	add.w	r3, r7, #15
 80010da:	f107 010e 	add.w	r1, r7, #14
 80010de:	2201      	movs	r2, #1
 80010e0:	9200      	str	r2, [sp, #0]
 80010e2:	2201      	movs	r2, #1
 80010e4:	6878      	ldr	r0, [r7, #4]
 80010e6:	f7ff fe52 	bl	8000d8e <LoRa_writeReg>
	//HAL_Delay(5);
}
 80010ea:	bf00      	nop
 80010ec:	3710      	adds	r7, #16
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <LoRa_BurstWrite>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t *value      --> address of values that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b086      	sub	sp, #24
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	60f8      	str	r0, [r7, #12]
 80010fa:	607a      	str	r2, [r7, #4]
 80010fc:	461a      	mov	r2, r3
 80010fe:	460b      	mov	r3, r1
 8001100:	72fb      	strb	r3, [r7, #11]
 8001102:	4613      	mov	r3, r2
 8001104:	72bb      	strb	r3, [r7, #10]
	uint8_t addr;
	addr = address | 0x80;
 8001106:	7afb      	ldrb	r3, [r7, #11]
 8001108:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800110c:	b2db      	uxtb	r3, r3
 800110e:	75fb      	strb	r3, [r7, #23]

	//NSS = 1
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	6818      	ldr	r0, [r3, #0]
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	889b      	ldrh	r3, [r3, #4]
 8001118:	2200      	movs	r2, #0
 800111a:	4619      	mov	r1, r3
 800111c:	f002 fa24 	bl	8003568 <HAL_GPIO_WritePin>
	
	HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	6998      	ldr	r0, [r3, #24]
 8001124:	f107 0117 	add.w	r1, r7, #23
 8001128:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800112c:	2201      	movs	r2, #1
 800112e:	f002 fec7 	bl	8003ec0 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001132:	bf00      	nop
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	699b      	ldr	r3, [r3, #24]
 8001138:	4618      	mov	r0, r3
 800113a:	f003 fac7 	bl	80046cc <HAL_SPI_GetState>
 800113e:	4603      	mov	r3, r0
 8001140:	2b01      	cmp	r3, #1
 8001142:	d1f7      	bne.n	8001134 <LoRa_BurstWrite+0x42>
		;
	//Write data in FiFo
	HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	6998      	ldr	r0, [r3, #24]
 8001148:	7abb      	ldrb	r3, [r7, #10]
 800114a:	b29a      	uxth	r2, r3
 800114c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001150:	6879      	ldr	r1, [r7, #4]
 8001152:	f002 feb5 	bl	8003ec0 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001156:	bf00      	nop
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	699b      	ldr	r3, [r3, #24]
 800115c:	4618      	mov	r0, r3
 800115e:	f003 fab5 	bl	80046cc <HAL_SPI_GetState>
 8001162:	4603      	mov	r3, r0
 8001164:	2b01      	cmp	r3, #1
 8001166:	d1f7      	bne.n	8001158 <LoRa_BurstWrite+0x66>
		;
	//NSS = 0
	//HAL_Delay(5);
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	6818      	ldr	r0, [r3, #0]
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	889b      	ldrh	r3, [r3, #4]
 8001170:	2201      	movs	r2, #1
 8001172:	4619      	mov	r1, r3
 8001174:	f002 f9f8 	bl	8003568 <HAL_GPIO_WritePin>
}
 8001178:	bf00      	nop
 800117a:	3718      	adds	r7, #24
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}

08001180 <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 8001180:	b480      	push	{r7}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]

	return 1;
 8001188:	2301      	movs	r3, #1
}
 800118a:	4618      	mov	r0, r3
 800118c:	370c      	adds	r7, #12
 800118e:	46bd      	mov	sp, r7
 8001190:	bc80      	pop	{r7}
 8001192:	4770      	bx	lr

08001194 <LoRa_transmit>:
			uint8_t  data			--> A pointer to the data you wanna send
			uint8_t	 length   --> Size of your data in Bytes
			uint16_t timeOut	--> Timeout in milliseconds
		returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 8001194:	b580      	push	{r7, lr}
 8001196:	b086      	sub	sp, #24
 8001198:	af00      	add	r7, sp, #0
 800119a:	60f8      	str	r0, [r7, #12]
 800119c:	60b9      	str	r1, [r7, #8]
 800119e:	4611      	mov	r1, r2
 80011a0:	461a      	mov	r2, r3
 80011a2:	460b      	mov	r3, r1
 80011a4:	71fb      	strb	r3, [r7, #7]
 80011a6:	4613      	mov	r3, r2
 80011a8:	80bb      	strh	r3, [r7, #4]
	uint8_t read;

	int mode = _LoRa->current_mode;
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	69db      	ldr	r3, [r3, #28]
 80011ae:	617b      	str	r3, [r7, #20]
	LoRa_gotoMode(_LoRa, STNBY_MODE);
 80011b0:	2101      	movs	r1, #1
 80011b2:	68f8      	ldr	r0, [r7, #12]
 80011b4:	f7ff fd41 	bl	8000c3a <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 80011b8:	210e      	movs	r1, #14
 80011ba:	68f8      	ldr	r0, [r7, #12]
 80011bc:	f7ff ff62 	bl	8001084 <LoRa_read>
 80011c0:	4603      	mov	r3, r0
 80011c2:	74fb      	strb	r3, [r7, #19]
	LoRa_write(_LoRa, RegFiFoAddPtr, read);
 80011c4:	7cfb      	ldrb	r3, [r7, #19]
 80011c6:	461a      	mov	r2, r3
 80011c8:	210d      	movs	r1, #13
 80011ca:	68f8      	ldr	r0, [r7, #12]
 80011cc:	f7ff ff74 	bl	80010b8 <LoRa_write>
	LoRa_write(_LoRa, RegPayloadLength, length);
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	461a      	mov	r2, r3
 80011d4:	2122      	movs	r1, #34	@ 0x22
 80011d6:	68f8      	ldr	r0, [r7, #12]
 80011d8:	f7ff ff6e 	bl	80010b8 <LoRa_write>
	LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	68ba      	ldr	r2, [r7, #8]
 80011e0:	2100      	movs	r1, #0
 80011e2:	68f8      	ldr	r0, [r7, #12]
 80011e4:	f7ff ff85 	bl	80010f2 <LoRa_BurstWrite>
	LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 80011e8:	2103      	movs	r1, #3
 80011ea:	68f8      	ldr	r0, [r7, #12]
 80011ec:	f7ff fd25 	bl	8000c3a <LoRa_gotoMode>
	while(1){
		read = LoRa_read(_LoRa, RegIrqFlags);
 80011f0:	2112      	movs	r1, #18
 80011f2:	68f8      	ldr	r0, [r7, #12]
 80011f4:	f7ff ff46 	bl	8001084 <LoRa_read>
 80011f8:	4603      	mov	r3, r0
 80011fa:	74fb      	strb	r3, [r7, #19]
		if((read & 0x08)!=0){
 80011fc:	7cfb      	ldrb	r3, [r7, #19]
 80011fe:	f003 0308 	and.w	r3, r3, #8
 8001202:	2b00      	cmp	r3, #0
 8001204:	d00a      	beq.n	800121c <LoRa_transmit+0x88>
			LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8001206:	22ff      	movs	r2, #255	@ 0xff
 8001208:	2112      	movs	r1, #18
 800120a:	68f8      	ldr	r0, [r7, #12]
 800120c:	f7ff ff54 	bl	80010b8 <LoRa_write>
			LoRa_gotoMode(_LoRa, mode);
 8001210:	6979      	ldr	r1, [r7, #20]
 8001212:	68f8      	ldr	r0, [r7, #12]
 8001214:	f7ff fd11 	bl	8000c3a <LoRa_gotoMode>
			return 1;
 8001218:	2301      	movs	r3, #1
 800121a:	e00f      	b.n	800123c <LoRa_transmit+0xa8>
		}
		else{
			if(--timeout==0){
 800121c:	88bb      	ldrh	r3, [r7, #4]
 800121e:	3b01      	subs	r3, #1
 8001220:	80bb      	strh	r3, [r7, #4]
 8001222:	88bb      	ldrh	r3, [r7, #4]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d105      	bne.n	8001234 <LoRa_transmit+0xa0>
				LoRa_gotoMode(_LoRa, mode);
 8001228:	6979      	ldr	r1, [r7, #20]
 800122a:	68f8      	ldr	r0, [r7, #12]
 800122c:	f7ff fd05 	bl	8000c3a <LoRa_gotoMode>
				return 0;
 8001230:	2300      	movs	r3, #0
 8001232:	e003      	b.n	800123c <LoRa_transmit+0xa8>
			}
		}
		HAL_Delay(1);
 8001234:	2001      	movs	r0, #1
 8001236:	f001 fd0b 	bl	8002c50 <HAL_Delay>
		read = LoRa_read(_LoRa, RegIrqFlags);
 800123a:	e7d9      	b.n	80011f0 <LoRa_transmit+0x5c>
	}
}
 800123c:	4618      	mov	r0, r3
 800123e:	3718      	adds	r7, #24
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}

08001244 <LoRa_startReceiving>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 800124c:	2105      	movs	r1, #5
 800124e:	6878      	ldr	r0, [r7, #4]
 8001250:	f7ff fcf3 	bl	8000c3a <LoRa_gotoMode>
}
 8001254:	bf00      	nop
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}

0800125c <LoRa_receive>:
			uint8_t	 length   --> Determines how many bytes you want to read

		returns     : The number of bytes received
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_receive(LoRa* _LoRa, uint8_t* data, uint8_t length)
{
 800125c:	b590      	push	{r4, r7, lr}
 800125e:	b087      	sub	sp, #28
 8001260:	af00      	add	r7, sp, #0
 8001262:	60f8      	str	r0, [r7, #12]
 8001264:	60b9      	str	r1, [r7, #8]
 8001266:	4613      	mov	r3, r2
 8001268:	71fb      	strb	r3, [r7, #7]
    uint8_t irq = LoRa_read(_LoRa, RegIrqFlags);
 800126a:	2112      	movs	r1, #18
 800126c:	68f8      	ldr	r0, [r7, #12]
 800126e:	f7ff ff09 	bl	8001084 <LoRa_read>
 8001272:	4603      	mov	r3, r0
 8001274:	757b      	strb	r3, [r7, #21]
    uint8_t bytes = 0;
 8001276:	2300      	movs	r3, #0
 8001278:	75fb      	strb	r3, [r7, #23]

    if (irq & 0x40)   // RxDone
 800127a:	7d7b      	ldrb	r3, [r7, #21]
 800127c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001280:	2b00      	cmp	r3, #0
 8001282:	d02f      	beq.n	80012e4 <LoRa_receive+0x88>
    {
        LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8001284:	22ff      	movs	r2, #255	@ 0xff
 8001286:	2112      	movs	r1, #18
 8001288:	68f8      	ldr	r0, [r7, #12]
 800128a:	f7ff ff15 	bl	80010b8 <LoRa_write>

        bytes = LoRa_read(_LoRa, RegRxNbBytes);
 800128e:	2113      	movs	r1, #19
 8001290:	68f8      	ldr	r0, [r7, #12]
 8001292:	f7ff fef7 	bl	8001084 <LoRa_read>
 8001296:	4603      	mov	r3, r0
 8001298:	75fb      	strb	r3, [r7, #23]
        uint8_t addr = LoRa_read(_LoRa, RegFiFoRxCurrentAddr);
 800129a:	2110      	movs	r1, #16
 800129c:	68f8      	ldr	r0, [r7, #12]
 800129e:	f7ff fef1 	bl	8001084 <LoRa_read>
 80012a2:	4603      	mov	r3, r0
 80012a4:	753b      	strb	r3, [r7, #20]
        LoRa_write(_LoRa, RegFiFoAddPtr, addr);
 80012a6:	7d3b      	ldrb	r3, [r7, #20]
 80012a8:	461a      	mov	r2, r3
 80012aa:	210d      	movs	r1, #13
 80012ac:	68f8      	ldr	r0, [r7, #12]
 80012ae:	f7ff ff03 	bl	80010b8 <LoRa_write>

        if (bytes > length) bytes = length;
 80012b2:	7dfa      	ldrb	r2, [r7, #23]
 80012b4:	79fb      	ldrb	r3, [r7, #7]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d901      	bls.n	80012be <LoRa_receive+0x62>
 80012ba:	79fb      	ldrb	r3, [r7, #7]
 80012bc:	75fb      	strb	r3, [r7, #23]

        for (uint8_t i = 0; i < bytes; i++)
 80012be:	2300      	movs	r3, #0
 80012c0:	75bb      	strb	r3, [r7, #22]
 80012c2:	e00b      	b.n	80012dc <LoRa_receive+0x80>
            data[i] = LoRa_read(_LoRa, RegFiFo);
 80012c4:	7dbb      	ldrb	r3, [r7, #22]
 80012c6:	68ba      	ldr	r2, [r7, #8]
 80012c8:	18d4      	adds	r4, r2, r3
 80012ca:	2100      	movs	r1, #0
 80012cc:	68f8      	ldr	r0, [r7, #12]
 80012ce:	f7ff fed9 	bl	8001084 <LoRa_read>
 80012d2:	4603      	mov	r3, r0
 80012d4:	7023      	strb	r3, [r4, #0]
        for (uint8_t i = 0; i < bytes; i++)
 80012d6:	7dbb      	ldrb	r3, [r7, #22]
 80012d8:	3301      	adds	r3, #1
 80012da:	75bb      	strb	r3, [r7, #22]
 80012dc:	7dba      	ldrb	r2, [r7, #22]
 80012de:	7dfb      	ldrb	r3, [r7, #23]
 80012e0:	429a      	cmp	r2, r3
 80012e2:	d3ef      	bcc.n	80012c4 <LoRa_receive+0x68>
    }

    return bytes;
 80012e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	371c      	adds	r7, #28
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd90      	pop	{r4, r7, pc}

080012ee <LoRa_setCADMode>:
		arguments   :
			LoRa* LoRa    --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setCADMode(LoRa* _LoRa){
 80012ee:	b580      	push	{r7, lr}
 80012f0:	b082      	sub	sp, #8
 80012f2:	af00      	add	r7, sp, #0
 80012f4:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, CAD_MODE);
 80012f6:	2107      	movs	r1, #7
 80012f8:	6878      	ldr	r0, [r7, #4]
 80012fa:	f7ff fc9e 	bl	8000c3a <LoRa_gotoMode>
}
 80012fe:	bf00      	nop
 8001300:	3708      	adds	r7, #8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}

08001306 <LoRa_startCAD>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startCAD(LoRa* _LoRa){
 8001306:	b580      	push	{r7, lr}
 8001308:	b082      	sub	sp, #8
 800130a:	af00      	add	r7, sp, #0
 800130c:	6078      	str	r0, [r7, #4]
	LoRa_setCADMode(_LoRa);
 800130e:	6878      	ldr	r0, [r7, #4]
 8001310:	f7ff ffed 	bl	80012ee <LoRa_setCADMode>
}
 8001314:	bf00      	nop
 8001316:	3708      	adds	r7, #8
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}

0800131c <LoRa_isCADDetected>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : 1 if activity detected, 0 otherwise
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isCADDetected(LoRa* _LoRa){
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
	uint8_t cadFlags = LoRa_read(_LoRa, RegIrqFlags);
 8001324:	2112      	movs	r1, #18
 8001326:	6878      	ldr	r0, [r7, #4]
 8001328:	f7ff feac 	bl	8001084 <LoRa_read>
 800132c:	4603      	mov	r3, r0
 800132e:	73fb      	strb	r3, [r7, #15]

	// Check CadDetected flag (bit 0)
	if(cadFlags & 0x01){
 8001330:	7bfb      	ldrb	r3, [r7, #15]
 8001332:	f003 0301 	and.w	r3, r3, #1
 8001336:	2b00      	cmp	r3, #0
 8001338:	d00a      	beq.n	8001350 <LoRa_isCADDetected+0x34>
		// Clear CadDetected flag
		LoRa_write(_LoRa, RegIrqFlags, cadFlags & 0xFE);
 800133a:	7bfb      	ldrb	r3, [r7, #15]
 800133c:	f023 0301 	bic.w	r3, r3, #1
 8001340:	b2db      	uxtb	r3, r3
 8001342:	461a      	mov	r2, r3
 8001344:	2112      	movs	r1, #18
 8001346:	6878      	ldr	r0, [r7, #4]
 8001348:	f7ff feb6 	bl	80010b8 <LoRa_write>
		return 1;
 800134c:	2301      	movs	r3, #1
 800134e:	e000      	b.n	8001352 <LoRa_isCADDetected+0x36>
	// Check CadDone flag (bit 2) - optional, depends on your needs
	// if(cadFlags & 0x04){
	//     LoRa_write(_LoRa, RegIrqFlags, cadFlags & 0xFB);
	// }

	return 0;
 8001350:	2300      	movs	r3, #0
}
 8001352:	4618      	mov	r0, r3
 8001354:	3710      	adds	r7, #16
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}

0800135a <LoRa_isCADDone>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : 1 if CAD done, 0 otherwise
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isCADDone(LoRa* _LoRa){
 800135a:	b580      	push	{r7, lr}
 800135c:	b084      	sub	sp, #16
 800135e:	af00      	add	r7, sp, #0
 8001360:	6078      	str	r0, [r7, #4]
	uint8_t cadFlags = LoRa_read(_LoRa, RegIrqFlags);
 8001362:	2112      	movs	r1, #18
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f7ff fe8d 	bl	8001084 <LoRa_read>
 800136a:	4603      	mov	r3, r0
 800136c:	73fb      	strb	r3, [r7, #15]

	// Check CadDone flag (bit 2)
	if(cadFlags & 0x04){
 800136e:	7bfb      	ldrb	r3, [r7, #15]
 8001370:	f003 0304 	and.w	r3, r3, #4
 8001374:	2b00      	cmp	r3, #0
 8001376:	d00a      	beq.n	800138e <LoRa_isCADDone+0x34>
		// Clear CadDone flag
		LoRa_write(_LoRa, RegIrqFlags, cadFlags & 0xFB);
 8001378:	7bfb      	ldrb	r3, [r7, #15]
 800137a:	f023 0304 	bic.w	r3, r3, #4
 800137e:	b2db      	uxtb	r3, r3
 8001380:	461a      	mov	r2, r3
 8001382:	2112      	movs	r1, #18
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f7ff fe97 	bl	80010b8 <LoRa_write>
		return 1;
 800138a:	2301      	movs	r3, #1
 800138c:	e000      	b.n	8001390 <LoRa_isCADDone+0x36>
	}

	return 0;
 800138e:	2300      	movs	r3, #0
}
 8001390:	4618      	mov	r0, r3
 8001392:	3710      	adds	r7, #16
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}

08001398 <LoRa_performCAD>:
			LoRa*    LoRa     --> LoRa object handler
			uint16_t timeout  --> Timeout in milliseconds

		returns     : 1 if activity detected, 0 if no activity, 255 if timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_performCAD(LoRa* _LoRa, uint16_t timeout){
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	460b      	mov	r3, r1
 80013a2:	807b      	strh	r3, [r7, #2]
	// Start CAD
	LoRa_startCAD(_LoRa);
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f7ff ffae 	bl	8001306 <LoRa_startCAD>

	// Wait for CAD to complete
	while(timeout--){
 80013aa:	e00d      	b.n	80013c8 <LoRa_performCAD+0x30>
		if(LoRa_isCADDone(_LoRa)){
 80013ac:	6878      	ldr	r0, [r7, #4]
 80013ae:	f7ff ffd4 	bl	800135a <LoRa_isCADDone>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d004      	beq.n	80013c2 <LoRa_performCAD+0x2a>
			// Check if activity was detected
			return LoRa_isCADDetected(_LoRa);
 80013b8:	6878      	ldr	r0, [r7, #4]
 80013ba:	f7ff ffaf 	bl	800131c <LoRa_isCADDetected>
 80013be:	4603      	mov	r3, r0
 80013c0:	e008      	b.n	80013d4 <LoRa_performCAD+0x3c>
		}
		HAL_Delay(1);
 80013c2:	2001      	movs	r0, #1
 80013c4:	f001 fc44 	bl	8002c50 <HAL_Delay>
	while(timeout--){
 80013c8:	887b      	ldrh	r3, [r7, #2]
 80013ca:	1e5a      	subs	r2, r3, #1
 80013cc:	807a      	strh	r2, [r7, #2]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d1ec      	bne.n	80013ac <LoRa_performCAD+0x14>
	}

	// Timeout
	return 255;
 80013d2:	23ff      	movs	r3, #255	@ 0xff
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3708      	adds	r7, #8
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}

080013dc <LoRa_setCADSymbols>:
			LoRa*    LoRa     --> LoRa object handler
			uint8_t symbols   --> Number of symbols (valid: 1, 2, 4, 8, 16)

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setCADSymbols(LoRa* _LoRa, uint8_t symbols){
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	460b      	mov	r3, r1
 80013e6:	70fb      	strb	r3, [r7, #3]
	uint8_t regValue = LoRa_read(_LoRa, 0x31);  // RegDetectOptimize
 80013e8:	2131      	movs	r1, #49	@ 0x31
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f7ff fe4a 	bl	8001084 <LoRa_read>
 80013f0:	4603      	mov	r3, r0
 80013f2:	73bb      	strb	r3, [r7, #14]
	uint8_t mask;

	// Validate and set CAD symbols
	if(symbols == 1) mask = 0x00;
 80013f4:	78fb      	ldrb	r3, [r7, #3]
 80013f6:	2b01      	cmp	r3, #1
 80013f8:	d102      	bne.n	8001400 <LoRa_setCADSymbols+0x24>
 80013fa:	2300      	movs	r3, #0
 80013fc:	73fb      	strb	r3, [r7, #15]
 80013fe:	e019      	b.n	8001434 <LoRa_setCADSymbols+0x58>
	else if(symbols == 2) mask = 0x01;
 8001400:	78fb      	ldrb	r3, [r7, #3]
 8001402:	2b02      	cmp	r3, #2
 8001404:	d102      	bne.n	800140c <LoRa_setCADSymbols+0x30>
 8001406:	2301      	movs	r3, #1
 8001408:	73fb      	strb	r3, [r7, #15]
 800140a:	e013      	b.n	8001434 <LoRa_setCADSymbols+0x58>
	else if(symbols == 4) mask = 0x02;
 800140c:	78fb      	ldrb	r3, [r7, #3]
 800140e:	2b04      	cmp	r3, #4
 8001410:	d102      	bne.n	8001418 <LoRa_setCADSymbols+0x3c>
 8001412:	2302      	movs	r3, #2
 8001414:	73fb      	strb	r3, [r7, #15]
 8001416:	e00d      	b.n	8001434 <LoRa_setCADSymbols+0x58>
	else if(symbols == 8) mask = 0x03;
 8001418:	78fb      	ldrb	r3, [r7, #3]
 800141a:	2b08      	cmp	r3, #8
 800141c:	d102      	bne.n	8001424 <LoRa_setCADSymbols+0x48>
 800141e:	2303      	movs	r3, #3
 8001420:	73fb      	strb	r3, [r7, #15]
 8001422:	e007      	b.n	8001434 <LoRa_setCADSymbols+0x58>
	else if(symbols == 16) mask = 0x04;
 8001424:	78fb      	ldrb	r3, [r7, #3]
 8001426:	2b10      	cmp	r3, #16
 8001428:	d102      	bne.n	8001430 <LoRa_setCADSymbols+0x54>
 800142a:	2304      	movs	r3, #4
 800142c:	73fb      	strb	r3, [r7, #15]
 800142e:	e001      	b.n	8001434 <LoRa_setCADSymbols+0x58>
	else mask = 0x00;  // Default to 1 symbol
 8001430:	2300      	movs	r3, #0
 8001432:	73fb      	strb	r3, [r7, #15]

	regValue = (regValue & 0xF8) | mask;
 8001434:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001438:	f023 0307 	bic.w	r3, r3, #7
 800143c:	b25a      	sxtb	r2, r3
 800143e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001442:	4313      	orrs	r3, r2
 8001444:	b25b      	sxtb	r3, r3
 8001446:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, 0x31, regValue);
 8001448:	7bbb      	ldrb	r3, [r7, #14]
 800144a:	461a      	mov	r2, r3
 800144c:	2131      	movs	r1, #49	@ 0x31
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	f7ff fe32 	bl	80010b8 <LoRa_write>
}
 8001454:	bf00      	nop
 8001456:	3710      	adds	r7, #16
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}

0800145c <LoRa_setCADExitMode>:
			LoRa*    LoRa     --> LoRa object handler
			uint8_t mode      --> 0: Return to STDBY, 1: Return to RX mode

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setCADExitMode(LoRa* _LoRa, uint8_t mode){
 800145c:	b580      	push	{r7, lr}
 800145e:	b084      	sub	sp, #16
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	460b      	mov	r3, r1
 8001466:	70fb      	strb	r3, [r7, #3]
	uint8_t regValue = LoRa_read(_LoRa, 0x31);  // RegDetectOptimize
 8001468:	2131      	movs	r1, #49	@ 0x31
 800146a:	6878      	ldr	r0, [r7, #4]
 800146c:	f7ff fe0a 	bl	8001084 <LoRa_read>
 8001470:	4603      	mov	r3, r0
 8001472:	73fb      	strb	r3, [r7, #15]

	if(mode){
 8001474:	78fb      	ldrb	r3, [r7, #3]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d004      	beq.n	8001484 <LoRa_setCADExitMode+0x28>
		// Set bit 7 to return to RX mode after CAD
		regValue |= 0x80;
 800147a:	7bfb      	ldrb	r3, [r7, #15]
 800147c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001480:	73fb      	strb	r3, [r7, #15]
 8001482:	e003      	b.n	800148c <LoRa_setCADExitMode+0x30>
	} else {
		// Clear bit 7 to return to STDBY after CAD
		regValue &= 0x7F;
 8001484:	7bfb      	ldrb	r3, [r7, #15]
 8001486:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800148a:	73fb      	strb	r3, [r7, #15]
	}

	LoRa_write(_LoRa, 0x31, regValue);
 800148c:	7bfb      	ldrb	r3, [r7, #15]
 800148e:	461a      	mov	r2, r3
 8001490:	2131      	movs	r1, #49	@ 0x31
 8001492:	6878      	ldr	r0, [r7, #4]
 8001494:	f7ff fe10 	bl	80010b8 <LoRa_write>
}
 8001498:	bf00      	nop
 800149a:	3710      	adds	r7, #16
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}

080014a0 <LoRa_enableCRC>:
			LoRa*    LoRa     --> LoRa object handler
			uint8_t enable    --> 1 to enable, 0 to disable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_enableCRC(LoRa* _LoRa, uint8_t enable){
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	460b      	mov	r3, r1
 80014aa:	70fb      	strb	r3, [r7, #3]
	uint8_t read = LoRa_read(_LoRa, RegModemConfig2);
 80014ac:	211e      	movs	r1, #30
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f7ff fde8 	bl	8001084 <LoRa_read>
 80014b4:	4603      	mov	r3, r0
 80014b6:	73fb      	strb	r3, [r7, #15]

	if(enable){
 80014b8:	78fb      	ldrb	r3, [r7, #3]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d004      	beq.n	80014c8 <LoRa_enableCRC+0x28>
		read |= 0x04;  // Set bit 2 (RxPayloadCrcOn)
 80014be:	7bfb      	ldrb	r3, [r7, #15]
 80014c0:	f043 0304 	orr.w	r3, r3, #4
 80014c4:	73fb      	strb	r3, [r7, #15]
 80014c6:	e003      	b.n	80014d0 <LoRa_enableCRC+0x30>
	} else {
		read &= ~0x04; // Clear bit 2
 80014c8:	7bfb      	ldrb	r3, [r7, #15]
 80014ca:	f023 0304 	bic.w	r3, r3, #4
 80014ce:	73fb      	strb	r3, [r7, #15]
	}

	LoRa_write(_LoRa, RegModemConfig2, read);
 80014d0:	7bfb      	ldrb	r3, [r7, #15]
 80014d2:	461a      	mov	r2, r3
 80014d4:	211e      	movs	r1, #30
 80014d6:	6878      	ldr	r0, [r7, #4]
 80014d8:	f7ff fdee 	bl	80010b8 <LoRa_write>
}
 80014dc:	bf00      	nop
 80014de:	3710      	adds	r7, #16
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}

080014e4 <LoRa_setCRC>:
			LoRa*    LoRa     --> LoRa object handler
			uint8_t crc       --> 0: CRC off, 1: CRC on

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setCRC(LoRa* _LoRa, uint8_t crc){
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	460b      	mov	r3, r1
 80014ee:	70fb      	strb	r3, [r7, #3]
	uint8_t config2 = LoRa_read(_LoRa, RegModemConfig2);
 80014f0:	211e      	movs	r1, #30
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f7ff fdc6 	bl	8001084 <LoRa_read>
 80014f8:	4603      	mov	r3, r0
 80014fa:	73fb      	strb	r3, [r7, #15]

	if(crc){
 80014fc:	78fb      	ldrb	r3, [r7, #3]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d004      	beq.n	800150c <LoRa_setCRC+0x28>
		config2 |= 0x04;  // Enable CRC
 8001502:	7bfb      	ldrb	r3, [r7, #15]
 8001504:	f043 0304 	orr.w	r3, r3, #4
 8001508:	73fb      	strb	r3, [r7, #15]
 800150a:	e003      	b.n	8001514 <LoRa_setCRC+0x30>
	} else {
		config2 &= ~0x04; // Disable CRC
 800150c:	7bfb      	ldrb	r3, [r7, #15]
 800150e:	f023 0304 	bic.w	r3, r3, #4
 8001512:	73fb      	strb	r3, [r7, #15]
	}

	LoRa_write(_LoRa, RegModemConfig2, config2);
 8001514:	7bfb      	ldrb	r3, [r7, #15]
 8001516:	461a      	mov	r2, r3
 8001518:	211e      	movs	r1, #30
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f7ff fdcc 	bl	80010b8 <LoRa_write>
}
 8001520:	bf00      	nop
 8001522:	3710      	adds	r7, #16
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}

08001528 <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 8001528:	b580      	push	{r7, lr}
 800152a:	b084      	sub	sp, #16
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 8001530:	6878      	ldr	r0, [r7, #4]
 8001532:	f7ff fe25 	bl	8001180 <LoRa_isvalid>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	f000 8096 	beq.w	800166a <LoRa_init+0x142>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 800153e:	2100      	movs	r1, #0
 8001540:	6878      	ldr	r0, [r7, #4]
 8001542:	f7ff fb7a 	bl	8000c3a <LoRa_gotoMode>
			HAL_Delay(10);
 8001546:	200a      	movs	r0, #10
 8001548:	f001 fb82 	bl	8002c50 <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 800154c:	2101      	movs	r1, #1
 800154e:	6878      	ldr	r0, [r7, #4]
 8001550:	f7ff fd98 	bl	8001084 <LoRa_read>
 8001554:	4603      	mov	r3, r0
 8001556:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 8001558:	200a      	movs	r0, #10
 800155a:	f001 fb79 	bl	8002c50 <HAL_Delay>
			data = read | 0x80;
 800155e:	7bfb      	ldrb	r3, [r7, #15]
 8001560:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001564:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 8001566:	7bbb      	ldrb	r3, [r7, #14]
 8001568:	461a      	mov	r2, r3
 800156a:	2101      	movs	r1, #1
 800156c:	6878      	ldr	r0, [r7, #4]
 800156e:	f7ff fda3 	bl	80010b8 <LoRa_write>
			HAL_Delay(100);
 8001572:	2064      	movs	r0, #100	@ 0x64
 8001574:	f001 fb6c 	bl	8002c50 <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6a1b      	ldr	r3, [r3, #32]
 800157c:	4619      	mov	r1, r3
 800157e:	6878      	ldr	r0, [r7, #4]
 8001580:	f7ff fc9e 	bl	8000ec0 <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800158a:	4619      	mov	r1, r3
 800158c:	6878      	ldr	r0, [r7, #4]
 800158e:	f7ff fcf9 	bl	8000f84 <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8001598:	4619      	mov	r1, r3
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f7ff fd06 	bl	8000fac <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 80015a0:	2223      	movs	r2, #35	@ 0x23
 80015a2:	210c      	movs	r1, #12
 80015a4:	6878      	ldr	r0, [r7, #4]
 80015a6:	f7ff fd87 	bl	80010b8 <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 80015aa:	6878      	ldr	r0, [r7, #4]
 80015ac:	f7ff fd3c 	bl	8001028 <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80015b6:	4619      	mov	r1, r3
 80015b8:	6878      	ldr	r0, [r7, #4]
 80015ba:	f7ff fcb1 	bl	8000f20 <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 80015be:	22ff      	movs	r2, #255	@ 0xff
 80015c0:	211f      	movs	r1, #31
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f7ff fd78 	bl	80010b8 <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 80015c8:	2300      	movs	r3, #0
 80015ca:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80015d2:	011b      	lsls	r3, r3, #4
 80015d4:	b2da      	uxtb	r2, r3
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80015dc:	005b      	lsls	r3, r3, #1
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	4413      	add	r3, r2
 80015e2:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 80015e4:	7bbb      	ldrb	r3, [r7, #14]
 80015e6:	461a      	mov	r2, r3
 80015e8:	211d      	movs	r1, #29
 80015ea:	6878      	ldr	r0, [r7, #4]
 80015ec:	f7ff fd64 	bl	80010b8 <LoRa_write>
			LoRa_setAutoLDO(_LoRa);
 80015f0:	6878      	ldr	r0, [r7, #4]
 80015f2:	f7ff fc2f 	bl	8000e54 <LoRa_setAutoLDO>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015fa:	0a1b      	lsrs	r3, r3, #8
 80015fc:	b29b      	uxth	r3, r3
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	461a      	mov	r2, r3
 8001602:	2120      	movs	r1, #32
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f7ff fd57 	bl	80010b8 <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800160e:	b2db      	uxtb	r3, r3
 8001610:	461a      	mov	r2, r3
 8001612:	2121      	movs	r1, #33	@ 0x21
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f7ff fd4f 	bl	80010b8 <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 800161a:	2140      	movs	r1, #64	@ 0x40
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f7ff fd31 	bl	8001084 <LoRa_read>
 8001622:	4603      	mov	r3, r0
 8001624:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 8001626:	7bfb      	ldrb	r3, [r7, #15]
 8001628:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 800162c:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 800162e:	7bbb      	ldrb	r3, [r7, #14]
 8001630:	461a      	mov	r2, r3
 8001632:	2140      	movs	r1, #64	@ 0x40
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f7ff fd3f 	bl	80010b8 <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 800163a:	2101      	movs	r1, #1
 800163c:	6878      	ldr	r0, [r7, #4]
 800163e:	f7ff fafc 	bl	8000c3a <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	2201      	movs	r2, #1
 8001646:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 8001648:	200a      	movs	r0, #10
 800164a:	f001 fb01 	bl	8002c50 <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 800164e:	2142      	movs	r1, #66	@ 0x42
 8001650:	6878      	ldr	r0, [r7, #4]
 8001652:	f7ff fd17 	bl	8001084 <LoRa_read>
 8001656:	4603      	mov	r3, r0
 8001658:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 800165a:	7bfb      	ldrb	r3, [r7, #15]
 800165c:	2b12      	cmp	r3, #18
 800165e:	d101      	bne.n	8001664 <LoRa_init+0x13c>
				return LORA_OK;
 8001660:	23c8      	movs	r3, #200	@ 0xc8
 8001662:	e004      	b.n	800166e <LoRa_init+0x146>
			else
				return LORA_NOT_FOUND;
 8001664:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 8001668:	e001      	b.n	800166e <LoRa_init+0x146>
	}
	else {
		return LORA_UNAVAILABLE;
 800166a:	f240 13f7 	movw	r3, #503	@ 0x1f7
	}
}
 800166e:	4618      	mov	r0, r3
 8001670:	3710      	adds	r7, #16
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
	...

08001678 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b088      	sub	sp, #32
 800167c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800167e:	f107 0310 	add.w	r3, r7, #16
 8001682:	2200      	movs	r2, #0
 8001684:	601a      	str	r2, [r3, #0]
 8001686:	605a      	str	r2, [r3, #4]
 8001688:	609a      	str	r2, [r3, #8]
 800168a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800168c:	4b23      	ldr	r3, [pc, #140]	@ (800171c <MX_GPIO_Init+0xa4>)
 800168e:	699b      	ldr	r3, [r3, #24]
 8001690:	4a22      	ldr	r2, [pc, #136]	@ (800171c <MX_GPIO_Init+0xa4>)
 8001692:	f043 0320 	orr.w	r3, r3, #32
 8001696:	6193      	str	r3, [r2, #24]
 8001698:	4b20      	ldr	r3, [pc, #128]	@ (800171c <MX_GPIO_Init+0xa4>)
 800169a:	699b      	ldr	r3, [r3, #24]
 800169c:	f003 0320 	and.w	r3, r3, #32
 80016a0:	60fb      	str	r3, [r7, #12]
 80016a2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016a4:	4b1d      	ldr	r3, [pc, #116]	@ (800171c <MX_GPIO_Init+0xa4>)
 80016a6:	699b      	ldr	r3, [r3, #24]
 80016a8:	4a1c      	ldr	r2, [pc, #112]	@ (800171c <MX_GPIO_Init+0xa4>)
 80016aa:	f043 0304 	orr.w	r3, r3, #4
 80016ae:	6193      	str	r3, [r2, #24]
 80016b0:	4b1a      	ldr	r3, [pc, #104]	@ (800171c <MX_GPIO_Init+0xa4>)
 80016b2:	699b      	ldr	r3, [r3, #24]
 80016b4:	f003 0304 	and.w	r3, r3, #4
 80016b8:	60bb      	str	r3, [r7, #8]
 80016ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016bc:	4b17      	ldr	r3, [pc, #92]	@ (800171c <MX_GPIO_Init+0xa4>)
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	4a16      	ldr	r2, [pc, #88]	@ (800171c <MX_GPIO_Init+0xa4>)
 80016c2:	f043 0308 	orr.w	r3, r3, #8
 80016c6:	6193      	str	r3, [r2, #24]
 80016c8:	4b14      	ldr	r3, [pc, #80]	@ (800171c <MX_GPIO_Init+0xa4>)
 80016ca:	699b      	ldr	r3, [r3, #24]
 80016cc:	f003 0308 	and.w	r3, r3, #8
 80016d0:	607b      	str	r3, [r7, #4]
 80016d2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NSS_Pin|RESET_Pin, GPIO_PIN_SET);
 80016d4:	2201      	movs	r2, #1
 80016d6:	2103      	movs	r1, #3
 80016d8:	4811      	ldr	r0, [pc, #68]	@ (8001720 <MX_GPIO_Init+0xa8>)
 80016da:	f001 ff45 	bl	8003568 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 80016de:	2302      	movs	r3, #2
 80016e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016e2:	4b10      	ldr	r3, [pc, #64]	@ (8001724 <MX_GPIO_Init+0xac>)
 80016e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e6:	2300      	movs	r3, #0
 80016e8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 80016ea:	f107 0310 	add.w	r3, r7, #16
 80016ee:	4619      	mov	r1, r3
 80016f0:	480d      	ldr	r0, [pc, #52]	@ (8001728 <MX_GPIO_Init+0xb0>)
 80016f2:	f001 fdb5 	bl	8003260 <HAL_GPIO_Init>

  /*Configure GPIO pins : NSS_Pin RESET_Pin */
  GPIO_InitStruct.Pin = NSS_Pin|RESET_Pin;
 80016f6:	2303      	movs	r3, #3
 80016f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fa:	2301      	movs	r3, #1
 80016fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fe:	2300      	movs	r3, #0
 8001700:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001702:	2302      	movs	r3, #2
 8001704:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001706:	f107 0310 	add.w	r3, r7, #16
 800170a:	4619      	mov	r1, r3
 800170c:	4804      	ldr	r0, [pc, #16]	@ (8001720 <MX_GPIO_Init+0xa8>)
 800170e:	f001 fda7 	bl	8003260 <HAL_GPIO_Init>

}
 8001712:	bf00      	nop
 8001714:	3720      	adds	r7, #32
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	40021000 	.word	0x40021000
 8001720:	40010c00 	.word	0x40010c00
 8001724:	10110000 	.word	0x10110000
 8001728:	40010800 	.word	0x40010800

0800172c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800172c:	b5b0      	push	{r4, r5, r7, lr}
 800172e:	b09e      	sub	sp, #120	@ 0x78
 8001730:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001732:	f001 fa2b 	bl	8002b8c <HAL_Init>

  /* USER CODE BEGIN Init */
  MX_GPIO_Init();
 8001736:	f7ff ff9f 	bl	8001678 <MX_GPIO_Init>
  MX_SPI1_Init();
 800173a:	f000 ffe5 	bl	8002708 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800173e:	f001 f989 	bl	8002a54 <MX_USART1_UART_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001742:	f000 f8ad 	bl	80018a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001746:	f7ff ff97 	bl	8001678 <MX_GPIO_Init>
  MX_SPI1_Init();
 800174a:	f000 ffdd 	bl	8002708 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800174e:	f001 f981 	bl	8002a54 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

	/* ---------- SX127x RESET ---------- */
	HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_RESET);
 8001752:	2200      	movs	r2, #0
 8001754:	2102      	movs	r1, #2
 8001756:	4848      	ldr	r0, [pc, #288]	@ (8001878 <main+0x14c>)
 8001758:	f001 ff06 	bl	8003568 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800175c:	200a      	movs	r0, #10
 800175e:	f001 fa77 	bl	8002c50 <HAL_Delay>
	HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_SET);
 8001762:	2201      	movs	r2, #1
 8001764:	2102      	movs	r1, #2
 8001766:	4844      	ldr	r0, [pc, #272]	@ (8001878 <main+0x14c>)
 8001768:	f001 fefe 	bl	8003568 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800176c:	200a      	movs	r0, #10
 800176e:	f001 fa6f 	bl	8002c50 <HAL_Delay>

	/* ---------- NSS HIGH (IDLE) ---------- */
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8001772:	2201      	movs	r2, #1
 8001774:	2101      	movs	r1, #1
 8001776:	4840      	ldr	r0, [pc, #256]	@ (8001878 <main+0x14c>)
 8001778:	f001 fef6 	bl	8003568 <HAL_GPIO_WritePin>

	/* ---------- INIT LoRa STRUCT ---------- */
	myLoRa = newLoRa();
 800177c:	4c3f      	ldr	r4, [pc, #252]	@ (800187c <main+0x150>)
 800177e:	463b      	mov	r3, r7
 8001780:	4618      	mov	r0, r3
 8001782:	f7ff fa31 	bl	8000be8 <newLoRa>
 8001786:	4625      	mov	r5, r4
 8001788:	463c      	mov	r4, r7
 800178a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800178c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800178e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001790:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001792:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001796:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	myLoRa.CS_port    = NSS_GPIO_Port;
 800179a:	4b38      	ldr	r3, [pc, #224]	@ (800187c <main+0x150>)
 800179c:	4a36      	ldr	r2, [pc, #216]	@ (8001878 <main+0x14c>)
 800179e:	601a      	str	r2, [r3, #0]
	myLoRa.CS_pin     = NSS_Pin;
 80017a0:	4b36      	ldr	r3, [pc, #216]	@ (800187c <main+0x150>)
 80017a2:	2201      	movs	r2, #1
 80017a4:	809a      	strh	r2, [r3, #4]
	myLoRa.reset_port = RESET_GPIO_Port;
 80017a6:	4b35      	ldr	r3, [pc, #212]	@ (800187c <main+0x150>)
 80017a8:	4a33      	ldr	r2, [pc, #204]	@ (8001878 <main+0x14c>)
 80017aa:	609a      	str	r2, [r3, #8]
	myLoRa.reset_pin  = RESET_Pin;
 80017ac:	4b33      	ldr	r3, [pc, #204]	@ (800187c <main+0x150>)
 80017ae:	2202      	movs	r2, #2
 80017b0:	819a      	strh	r2, [r3, #12]
	myLoRa.DIO0_port  = DIO0_GPIO_Port;
 80017b2:	4b32      	ldr	r3, [pc, #200]	@ (800187c <main+0x150>)
 80017b4:	4a32      	ldr	r2, [pc, #200]	@ (8001880 <main+0x154>)
 80017b6:	611a      	str	r2, [r3, #16]
	myLoRa.DIO0_pin   = DIO0_Pin;
 80017b8:	4b30      	ldr	r3, [pc, #192]	@ (800187c <main+0x150>)
 80017ba:	2202      	movs	r2, #2
 80017bc:	829a      	strh	r2, [r3, #20]
	myLoRa.hSPIx      = &hspi1;
 80017be:	4b2f      	ldr	r3, [pc, #188]	@ (800187c <main+0x150>)
 80017c0:	4a30      	ldr	r2, [pc, #192]	@ (8001884 <main+0x158>)
 80017c2:	619a      	str	r2, [r3, #24]

	LoRa_status = LoRa_init(&myLoRa);
 80017c4:	482d      	ldr	r0, [pc, #180]	@ (800187c <main+0x150>)
 80017c6:	f7ff feaf 	bl	8001528 <LoRa_init>
 80017ca:	4603      	mov	r3, r0
 80017cc:	461a      	mov	r2, r3
 80017ce:	4b2e      	ldr	r3, [pc, #184]	@ (8001888 <main+0x15c>)
 80017d0:	801a      	strh	r2, [r3, #0]
	LoRa_setSyncWord(&myLoRa, 0x34);
 80017d2:	2134      	movs	r1, #52	@ 0x34
 80017d4:	4829      	ldr	r0, [pc, #164]	@ (800187c <main+0x150>)
 80017d6:	f7ff fc42 	bl	800105e <LoRa_setSyncWord>
	if (LoRa_status != LORA_OK)
 80017da:	4b2b      	ldr	r3, [pc, #172]	@ (8001888 <main+0x15c>)
 80017dc:	881b      	ldrh	r3, [r3, #0]
 80017de:	2bc8      	cmp	r3, #200	@ 0xc8
 80017e0:	d00f      	beq.n	8001802 <main+0xd6>
	{
	  char err[64];
	  sprintf(err, "LoRa INIT FAILED (%d)\r\n", LoRa_status);
 80017e2:	4b29      	ldr	r3, [pc, #164]	@ (8001888 <main+0x15c>)
 80017e4:	881b      	ldrh	r3, [r3, #0]
 80017e6:	461a      	mov	r2, r3
 80017e8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80017ec:	4927      	ldr	r1, [pc, #156]	@ (800188c <main+0x160>)
 80017ee:	4618      	mov	r0, r3
 80017f0:	f004 fa90 	bl	8005d14 <siprintf>
	  printu(err);
 80017f4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80017f8:	4618      	mov	r0, r3
 80017fa:	f000 f897 	bl	800192c <printu>

	  while (1)
 80017fe:	bf00      	nop
 8001800:	e7fd      	b.n	80017fe <main+0xd2>
	  {

	  }
	}

	STM32_GetUID(uid);
 8001802:	4823      	ldr	r0, [pc, #140]	@ (8001890 <main+0x164>)
 8001804:	f000 f900 	bl	8001a08 <STM32_GetUID>

	uint8_t saved_node_id = flash_read_node_id();
 8001808:	f000 fed6 	bl	80025b8 <flash_read_node_id>
 800180c:	4603      	mov	r3, r0
 800180e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	if (saved_node_id != 0xFF) {  // 0xFF means invalid/uninitialized
 8001812:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001816:	2bff      	cmp	r3, #255	@ 0xff
 8001818:	d011      	beq.n	800183e <main+0x112>
	    nodeId = saved_node_id;
 800181a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800181e:	4a1d      	ldr	r2, [pc, #116]	@ (8001894 <main+0x168>)
 8001820:	6013      	str	r3, [r2, #0]
	    char msg[64];
	    sprintf(msg, "Restored Node ID from flash: %02d\r\n", nodeId);
 8001822:	4b1c      	ldr	r3, [pc, #112]	@ (8001894 <main+0x168>)
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800182a:	491b      	ldr	r1, [pc, #108]	@ (8001898 <main+0x16c>)
 800182c:	4618      	mov	r0, r3
 800182e:	f004 fa71 	bl	8005d14 <siprintf>
	    printu(msg);
 8001832:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001836:	4618      	mov	r0, r3
 8001838:	f000 f878 	bl	800192c <printu>
 800183c:	e002      	b.n	8001844 <main+0x118>
	} else {
	    printu("No valid Node ID in flash\r\n");
 800183e:	4817      	ldr	r0, [pc, #92]	@ (800189c <main+0x170>)
 8001840:	f000 f874 	bl	800192c <printu>
	}

	LoRa_enableCRC(&myLoRa, 1);
 8001844:	2101      	movs	r1, #1
 8001846:	480d      	ldr	r0, [pc, #52]	@ (800187c <main+0x150>)
 8001848:	f7ff fe2a 	bl	80014a0 <LoRa_enableCRC>
	LoRa_setCRC(&myLoRa, 1);
 800184c:	2101      	movs	r1, #1
 800184e:	480b      	ldr	r0, [pc, #44]	@ (800187c <main+0x150>)
 8001850:	f7ff fe48 	bl	80014e4 <LoRa_setCRC>

	// Set CAD to return to standby mode after completion
	LoRa_setCADExitMode(&myLoRa, 0);
 8001854:	2100      	movs	r1, #0
 8001856:	4809      	ldr	r0, [pc, #36]	@ (800187c <main+0x150>)
 8001858:	f7ff fe00 	bl	800145c <LoRa_setCADExitMode>

	// Set CAD symbols (optional, default is 1)
	LoRa_setCADSymbols(&myLoRa, 1);
 800185c:	2101      	movs	r1, #1
 800185e:	4807      	ldr	r0, [pc, #28]	@ (800187c <main+0x150>)
 8001860:	f7ff fdbc 	bl	80013dc <LoRa_setCADSymbols>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(nodeId>0)
 8001864:	4b0b      	ldr	r3, [pc, #44]	@ (8001894 <main+0x168>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	2b00      	cmp	r3, #0
 800186a:	dd02      	ble.n	8001872 <main+0x146>
	  {
		  LoRa_StartPollingnode();
 800186c:	f000 fc9c 	bl	80021a8 <LoRa_StartPollingnode>
 8001870:	e7f8      	b.n	8001864 <main+0x138>
	  }
	  else
	  {
		  req_Registration();// NEW: Call polling function in main loop
 8001872:	f000 f8e7 	bl	8001a44 <req_Registration>
	  if(nodeId>0)
 8001876:	e7f5      	b.n	8001864 <main+0x138>
 8001878:	40010c00 	.word	0x40010c00
 800187c:	200001f4 	.word	0x200001f4
 8001880:	40010800 	.word	0x40010800
 8001884:	20000238 	.word	0x20000238
 8001888:	20000220 	.word	0x20000220
 800188c:	08009df0 	.word	0x08009df0
 8001890:	20000224 	.word	0x20000224
 8001894:	20000230 	.word	0x20000230
 8001898:	08009e08 	.word	0x08009e08
 800189c:	08009e2c 	.word	0x08009e2c

080018a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b090      	sub	sp, #64	@ 0x40
 80018a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018a6:	f107 0318 	add.w	r3, r7, #24
 80018aa:	2228      	movs	r2, #40	@ 0x28
 80018ac:	2100      	movs	r1, #0
 80018ae:	4618      	mov	r0, r3
 80018b0:	f004 fac3 	bl	8005e3a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018b4:	1d3b      	adds	r3, r7, #4
 80018b6:	2200      	movs	r2, #0
 80018b8:	601a      	str	r2, [r3, #0]
 80018ba:	605a      	str	r2, [r3, #4]
 80018bc:	609a      	str	r2, [r3, #8]
 80018be:	60da      	str	r2, [r3, #12]
 80018c0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018c2:	2301      	movs	r3, #1
 80018c4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018c6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80018ca:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80018cc:	2300      	movs	r3, #0
 80018ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018d0:	2301      	movs	r3, #1
 80018d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018d4:	2302      	movs	r3, #2
 80018d6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018d8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80018dc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80018de:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80018e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018e4:	f107 0318 	add.w	r3, r7, #24
 80018e8:	4618      	mov	r0, r3
 80018ea:	f001 fe55 	bl	8003598 <HAL_RCC_OscConfig>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80018f4:	f000 ff02 	bl	80026fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018f8:	230f      	movs	r3, #15
 80018fa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018fc:	2302      	movs	r3, #2
 80018fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001900:	2300      	movs	r3, #0
 8001902:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001904:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001908:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800190a:	2300      	movs	r3, #0
 800190c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800190e:	1d3b      	adds	r3, r7, #4
 8001910:	2102      	movs	r1, #2
 8001912:	4618      	mov	r0, r3
 8001914:	f002 f8c2 	bl	8003a9c <HAL_RCC_ClockConfig>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800191e:	f000 feed 	bl	80026fc <Error_Handler>
  }
}
 8001922:	bf00      	nop
 8001924:	3740      	adds	r7, #64	@ 0x40
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
	...

0800192c <printu>:
  * @retval None
  */

/* USER CODE BEGIN 4 */
void printu(const char *msg)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(
      &huart1,
      (uint8_t*)msg,
      strlen(msg),
 8001934:	6878      	ldr	r0, [r7, #4]
 8001936:	f7fe fc15 	bl	8000164 <strlen>
 800193a:	4603      	mov	r3, r0
  HAL_UART_Transmit(
 800193c:	b29a      	uxth	r2, r3
 800193e:	2364      	movs	r3, #100	@ 0x64
 8001940:	6879      	ldr	r1, [r7, #4]
 8001942:	4803      	ldr	r0, [pc, #12]	@ (8001950 <printu+0x24>)
 8001944:	f003 f82b 	bl	800499e <HAL_UART_Transmit>
      100
  );
}
 8001948:	bf00      	nop
 800194a:	3708      	adds	r7, #8
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	20000294 	.word	0x20000294

08001954 <print_hex>:

// Print data in hex format
void print_hex(const uint8_t *data, uint8_t len)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b084      	sub	sp, #16
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
 800195c:	460b      	mov	r3, r1
 800195e:	70fb      	strb	r3, [r7, #3]
  char hex[4];
  for(uint8_t i = 0; i < len; i++) {
 8001960:	2300      	movs	r3, #0
 8001962:	73fb      	strb	r3, [r7, #15]
 8001964:	e012      	b.n	800198c <print_hex+0x38>
    sprintf(hex, "%02X ", data[i]);
 8001966:	7bfb      	ldrb	r3, [r7, #15]
 8001968:	687a      	ldr	r2, [r7, #4]
 800196a:	4413      	add	r3, r2
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	461a      	mov	r2, r3
 8001970:	f107 0308 	add.w	r3, r7, #8
 8001974:	490a      	ldr	r1, [pc, #40]	@ (80019a0 <print_hex+0x4c>)
 8001976:	4618      	mov	r0, r3
 8001978:	f004 f9cc 	bl	8005d14 <siprintf>
    printu(hex);
 800197c:	f107 0308 	add.w	r3, r7, #8
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff ffd3 	bl	800192c <printu>
  for(uint8_t i = 0; i < len; i++) {
 8001986:	7bfb      	ldrb	r3, [r7, #15]
 8001988:	3301      	adds	r3, #1
 800198a:	73fb      	strb	r3, [r7, #15]
 800198c:	7bfa      	ldrb	r2, [r7, #15]
 800198e:	78fb      	ldrb	r3, [r7, #3]
 8001990:	429a      	cmp	r2, r3
 8001992:	d3e8      	bcc.n	8001966 <print_hex+0x12>
  }
}
 8001994:	bf00      	nop
 8001996:	bf00      	nop
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	08009e48 	.word	0x08009e48

080019a4 <is_printable_string>:

// Check if data looks like a printable string
uint8_t is_printable_string(const uint8_t *data, uint8_t len)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	460b      	mov	r3, r1
 80019ae:	70fb      	strb	r3, [r7, #3]
  uint8_t printable_count = 0;
 80019b0:	2300      	movs	r3, #0
 80019b2:	73fb      	strb	r3, [r7, #15]
  for(uint8_t i = 0; i < len; i++) {
 80019b4:	2300      	movs	r3, #0
 80019b6:	73bb      	strb	r3, [r7, #14]
 80019b8:	e011      	b.n	80019de <is_printable_string+0x3a>
    if(data[i] >= 32 && data[i] <= 126) {
 80019ba:	7bbb      	ldrb	r3, [r7, #14]
 80019bc:	687a      	ldr	r2, [r7, #4]
 80019be:	4413      	add	r3, r2
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	2b1f      	cmp	r3, #31
 80019c4:	d908      	bls.n	80019d8 <is_printable_string+0x34>
 80019c6:	7bbb      	ldrb	r3, [r7, #14]
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	4413      	add	r3, r2
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	2b7e      	cmp	r3, #126	@ 0x7e
 80019d0:	d802      	bhi.n	80019d8 <is_printable_string+0x34>
      printable_count++;
 80019d2:	7bfb      	ldrb	r3, [r7, #15]
 80019d4:	3301      	adds	r3, #1
 80019d6:	73fb      	strb	r3, [r7, #15]
  for(uint8_t i = 0; i < len; i++) {
 80019d8:	7bbb      	ldrb	r3, [r7, #14]
 80019da:	3301      	adds	r3, #1
 80019dc:	73bb      	strb	r3, [r7, #14]
 80019de:	7bba      	ldrb	r2, [r7, #14]
 80019e0:	78fb      	ldrb	r3, [r7, #3]
 80019e2:	429a      	cmp	r2, r3
 80019e4:	d3e9      	bcc.n	80019ba <is_printable_string+0x16>
    }
  }
  return (printable_count * 100 / len) > 80;
 80019e6:	7bfb      	ldrb	r3, [r7, #15]
 80019e8:	2264      	movs	r2, #100	@ 0x64
 80019ea:	fb03 f202 	mul.w	r2, r3, r2
 80019ee:	78fb      	ldrb	r3, [r7, #3]
 80019f0:	fb92 f3f3 	sdiv	r3, r2, r3
 80019f4:	2b50      	cmp	r3, #80	@ 0x50
 80019f6:	bfcc      	ite	gt
 80019f8:	2301      	movgt	r3, #1
 80019fa:	2300      	movle	r3, #0
 80019fc:	b2db      	uxtb	r3, r3
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3714      	adds	r7, #20
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bc80      	pop	{r7}
 8001a06:	4770      	bx	lr

08001a08 <STM32_GetUID>:

void STM32_GetUID(uint32_t uid[3])
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
    uid[0] = *(uint32_t*)0x1FFFF7E8;
 8001a10:	4b09      	ldr	r3, [pc, #36]	@ (8001a38 <STM32_GetUID+0x30>)
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	601a      	str	r2, [r3, #0]
    uid[1] = *(uint32_t*)0x1FFFF7EC;
 8001a18:	4a08      	ldr	r2, [pc, #32]	@ (8001a3c <STM32_GetUID+0x34>)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	3304      	adds	r3, #4
 8001a1e:	6812      	ldr	r2, [r2, #0]
 8001a20:	601a      	str	r2, [r3, #0]
    uid[2] = *(uint32_t*)0x1FFFF7F0;
 8001a22:	4a07      	ldr	r2, [pc, #28]	@ (8001a40 <STM32_GetUID+0x38>)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	3308      	adds	r3, #8
 8001a28:	6812      	ldr	r2, [r2, #0]
 8001a2a:	601a      	str	r2, [r3, #0]
}
 8001a2c:	bf00      	nop
 8001a2e:	370c      	adds	r7, #12
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bc80      	pop	{r7}
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	1ffff7e8 	.word	0x1ffff7e8
 8001a3c:	1ffff7ec 	.word	0x1ffff7ec
 8001a40:	1ffff7f0 	.word	0x1ffff7f0

08001a44 <req_Registration>:
    }
    RCC->CSR |= RCC_CSR_RMVF;
}

void req_Registration(void)
{
 8001a44:	b590      	push	{r4, r7, lr}
 8001a46:	b097      	sub	sp, #92	@ 0x5c
 8001a48:	af04      	add	r7, sp, #16
	char reg_payload[64];
	uint8_t cadResult = LoRa_performCAD(&myLoRa, 100);
 8001a4a:	2164      	movs	r1, #100	@ 0x64
 8001a4c:	481e      	ldr	r0, [pc, #120]	@ (8001ac8 <req_Registration+0x84>)
 8001a4e:	f7ff fca3 	bl	8001398 <LoRa_performCAD>
 8001a52:	4603      	mov	r3, r0
 8001a54:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if(cadResult == 0)
 8001a58:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d12b      	bne.n	8001ab8 <req_Registration+0x74>
	{
		snprintf(reg_payload,sizeof(reg_payload),"%02d | %08lX-%08lX-%08lX | REQ_ADDRESS",
 8001a60:	4b1a      	ldr	r3, [pc, #104]	@ (8001acc <req_Registration+0x88>)
 8001a62:	681c      	ldr	r4, [r3, #0]
 8001a64:	4b1a      	ldr	r3, [pc, #104]	@ (8001ad0 <req_Registration+0x8c>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a19      	ldr	r2, [pc, #100]	@ (8001ad0 <req_Registration+0x8c>)
 8001a6a:	6852      	ldr	r2, [r2, #4]
 8001a6c:	4918      	ldr	r1, [pc, #96]	@ (8001ad0 <req_Registration+0x8c>)
 8001a6e:	6889      	ldr	r1, [r1, #8]
 8001a70:	1d38      	adds	r0, r7, #4
 8001a72:	9102      	str	r1, [sp, #8]
 8001a74:	9201      	str	r2, [sp, #4]
 8001a76:	9300      	str	r3, [sp, #0]
 8001a78:	4623      	mov	r3, r4
 8001a7a:	4a16      	ldr	r2, [pc, #88]	@ (8001ad4 <req_Registration+0x90>)
 8001a7c:	2140      	movs	r1, #64	@ 0x40
 8001a7e:	f004 f913 	bl	8005ca8 <sniprintf>
				nodeId,uid[0], uid[1], uid[2]);
		LoRa_transmit(&myLoRa, (uint8_t *)reg_payload, strlen(reg_payload), 200);
 8001a82:	1d3b      	adds	r3, r7, #4
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7fe fb6d 	bl	8000164 <strlen>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	b2da      	uxtb	r2, r3
 8001a8e:	1d39      	adds	r1, r7, #4
 8001a90:	23c8      	movs	r3, #200	@ 0xc8
 8001a92:	480d      	ldr	r0, [pc, #52]	@ (8001ac8 <req_Registration+0x84>)
 8001a94:	f7ff fb7e 	bl	8001194 <LoRa_transmit>
		HAL_Delay(500);
 8001a98:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a9c:	f001 f8d8 	bl	8002c50 <HAL_Delay>
		printu("sent \r\n");
 8001aa0:	480d      	ldr	r0, [pc, #52]	@ (8001ad8 <req_Registration+0x94>)
 8001aa2:	f7ff ff43 	bl	800192c <printu>
		HAL_Delay(500);
 8001aa6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001aaa:	f001 f8d1 	bl	8002c50 <HAL_Delay>
	    wait_for_ack(5000);
 8001aae:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001ab2:	f000 f815 	bl	8001ae0 <wait_for_ack>
	}
	else
	{
		printu("skipped channel busy \r\n");
	}
}
 8001ab6:	e002      	b.n	8001abe <req_Registration+0x7a>
		printu("skipped channel busy \r\n");
 8001ab8:	4808      	ldr	r0, [pc, #32]	@ (8001adc <req_Registration+0x98>)
 8001aba:	f7ff ff37 	bl	800192c <printu>
}
 8001abe:	bf00      	nop
 8001ac0:	374c      	adds	r7, #76	@ 0x4c
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd90      	pop	{r4, r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	200001f4 	.word	0x200001f4
 8001acc:	20000230 	.word	0x20000230
 8001ad0:	20000224 	.word	0x20000224
 8001ad4:	08009f3c 	.word	0x08009f3c
 8001ad8:	08009f64 	.word	0x08009f64
 8001adc:	08009f6c 	.word	0x08009f6c

08001ae0 <wait_for_ack>:

uint8_t wait_for_ack(uint16_t timeout_ms)
{
 8001ae0:	b590      	push	{r4, r7, lr}
 8001ae2:	b0e3      	sub	sp, #396	@ 0x18c
 8001ae4:	af02      	add	r7, sp, #8
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001aec:	f5a3 73bd 	sub.w	r3, r3, #378	@ 0x17a
 8001af0:	801a      	strh	r2, [r3, #0]
    printu("waiting for ack... \r\n");
 8001af2:	48c5      	ldr	r0, [pc, #788]	@ (8001e08 <wait_for_ack+0x328>)
 8001af4:	f7ff ff1a 	bl	800192c <printu>
    uint8_t rxBuf[128];
    uint32_t start = HAL_GetTick();
 8001af8:	f001 f8a0 	bl	8002c3c <HAL_GetTick>
 8001afc:	f8c7 0158 	str.w	r0, [r7, #344]	@ 0x158

    // Clear IRQ flags first
    LoRa_write(&myLoRa, RegIrqFlags, 0xFF);
 8001b00:	22ff      	movs	r2, #255	@ 0xff
 8001b02:	2112      	movs	r1, #18
 8001b04:	48c1      	ldr	r0, [pc, #772]	@ (8001e0c <wait_for_ack+0x32c>)
 8001b06:	f7ff fad7 	bl	80010b8 <LoRa_write>

    LoRa_gotoMode(&myLoRa, STNBY_MODE);
 8001b0a:	2101      	movs	r1, #1
 8001b0c:	48bf      	ldr	r0, [pc, #764]	@ (8001e0c <wait_for_ack+0x32c>)
 8001b0e:	f7ff f894 	bl	8000c3a <LoRa_gotoMode>
    HAL_Delay(100);
 8001b12:	2064      	movs	r0, #100	@ 0x64
 8001b14:	f001 f89c 	bl	8002c50 <HAL_Delay>
    LoRa_startReceiving(&myLoRa);
 8001b18:	48bc      	ldr	r0, [pc, #752]	@ (8001e0c <wait_for_ack+0x32c>)
 8001b1a:	f7ff fb93 	bl	8001244 <LoRa_startReceiving>

    printu("receiving \r\n");
 8001b1e:	48bc      	ldr	r0, [pc, #752]	@ (8001e10 <wait_for_ack+0x330>)
 8001b20:	f7ff ff04 	bl	800192c <printu>

    while ((HAL_GetTick() - start) < timeout_ms)
 8001b24:	e2c2      	b.n	80020ac <wait_for_ack+0x5cc>
    {
        // Check if packet received (poll IRQ flags)
        uint8_t irq = LoRa_read(&myLoRa, RegIrqFlags);
 8001b26:	2112      	movs	r1, #18
 8001b28:	48b8      	ldr	r0, [pc, #736]	@ (8001e0c <wait_for_ack+0x32c>)
 8001b2a:	f7ff faab 	bl	8001084 <LoRa_read>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157

        //  CRC error  discard packet
        if (irq & IRQ_PAYLOAD_CRCERR)
 8001b34:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8001b38:	f003 0320 	and.w	r3, r3, #32
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d008      	beq.n	8001b52 <wait_for_ack+0x72>
        {
            LoRa_write(&myLoRa, RegIrqFlags, 0xFF);
 8001b40:	22ff      	movs	r2, #255	@ 0xff
 8001b42:	2112      	movs	r1, #18
 8001b44:	48b1      	ldr	r0, [pc, #708]	@ (8001e0c <wait_for_ack+0x32c>)
 8001b46:	f7ff fab7 	bl	80010b8 <LoRa_write>
            LoRa_startReceiving(&myLoRa);
 8001b4a:	48b0      	ldr	r0, [pc, #704]	@ (8001e0c <wait_for_ack+0x32c>)
 8001b4c:	f7ff fb7a 	bl	8001244 <LoRa_startReceiving>
            continue;
 8001b50:	e2ac      	b.n	80020ac <wait_for_ack+0x5cc>
        }

        //  RX timeout  restart RX
        if (irq & IRQ_RX_TIMEOUT)
 8001b52:	f997 3157 	ldrsb.w	r3, [r7, #343]	@ 0x157
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	da08      	bge.n	8001b6c <wait_for_ack+0x8c>
        {
            LoRa_write(&myLoRa, RegIrqFlags, 0xFF);
 8001b5a:	22ff      	movs	r2, #255	@ 0xff
 8001b5c:	2112      	movs	r1, #18
 8001b5e:	48ab      	ldr	r0, [pc, #684]	@ (8001e0c <wait_for_ack+0x32c>)
 8001b60:	f7ff faaa 	bl	80010b8 <LoRa_write>
            LoRa_startReceiving(&myLoRa);
 8001b64:	48a9      	ldr	r0, [pc, #676]	@ (8001e0c <wait_for_ack+0x32c>)
 8001b66:	f7ff fb6d 	bl	8001244 <LoRa_startReceiving>
            continue;
 8001b6a:	e29f      	b.n	80020ac <wait_for_ack+0x5cc>
        }

        //  Valid RX
        if (irq & IRQ_RX_DONE)
 8001b6c:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8001b70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	f000 8296 	beq.w	80020a6 <wait_for_ack+0x5c6>
        {
            uint8_t fifoAddr = LoRa_read(&myLoRa, RegFiFoRxCurrentAddr);
 8001b7a:	2110      	movs	r1, #16
 8001b7c:	48a3      	ldr	r0, [pc, #652]	@ (8001e0c <wait_for_ack+0x32c>)
 8001b7e:	f7ff fa81 	bl	8001084 <LoRa_read>
 8001b82:	4603      	mov	r3, r0
 8001b84:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156
            LoRa_write(&myLoRa, RegFiFoAddPtr, fifoAddr);
 8001b88:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	210d      	movs	r1, #13
 8001b90:	489e      	ldr	r0, [pc, #632]	@ (8001e0c <wait_for_ack+0x32c>)
 8001b92:	f7ff fa91 	bl	80010b8 <LoRa_write>
            uint8_t len = LoRa_receive(&myLoRa, rxBuf, sizeof(rxBuf));
 8001b96:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001b9a:	2280      	movs	r2, #128	@ 0x80
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	489b      	ldr	r0, [pc, #620]	@ (8001e0c <wait_for_ack+0x32c>)
 8001ba0:	f7ff fb5c 	bl	800125c <LoRa_receive>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155

            LoRa_write(&myLoRa, RegIrqFlags, 0xFF);
 8001baa:	22ff      	movs	r2, #255	@ 0xff
 8001bac:	2112      	movs	r1, #18
 8001bae:	4897      	ldr	r0, [pc, #604]	@ (8001e0c <wait_for_ack+0x32c>)
 8001bb0:	f7ff fa82 	bl	80010b8 <LoRa_write>

            if (len > 0)
 8001bb4:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	f000 8274 	beq.w	80020a6 <wait_for_ack+0x5c6>
            {
                // FIRST: Print raw data in HEX format to see what we're actually receiving
                printu("Raw HEX: ");
 8001bbe:	4895      	ldr	r0, [pc, #596]	@ (8001e14 <wait_for_ack+0x334>)
 8001bc0:	f7ff feb4 	bl	800192c <printu>
                print_hex(rxBuf, len > 40 ? 40 : len);
 8001bc4:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 8001bc8:	2b28      	cmp	r3, #40	@ 0x28
 8001bca:	bf28      	it	cs
 8001bcc:	2328      	movcs	r3, #40	@ 0x28
 8001bce:	b2da      	uxtb	r2, r3
 8001bd0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001bd4:	4611      	mov	r1, r2
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f7ff febc 	bl	8001954 <print_hex>
                printu("\r\n");
 8001bdc:	488e      	ldr	r0, [pc, #568]	@ (8001e18 <wait_for_ack+0x338>)
 8001bde:	f7ff fea5 	bl	800192c <printu>

                // SECOND: Only print as string if it looks like printable text
                if (is_printable_string(rxBuf, len))
 8001be2:	f897 2155 	ldrb.w	r2, [r7, #341]	@ 0x155
 8001be6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001bea:	4611      	mov	r1, r2
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7ff fed9 	bl	80019a4 <is_printable_string>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d020      	beq.n	8001c3a <wait_for_ack+0x15a>
                {
                    printu("As string: ");
 8001bf8:	4888      	ldr	r0, [pc, #544]	@ (8001e1c <wait_for_ack+0x33c>)
 8001bfa:	f7ff fe97 	bl	800192c <printu>
                    // Null terminate for printing (safely)
                    if (len < sizeof(rxBuf)) {
 8001bfe:	f997 3155 	ldrsb.w	r3, [r7, #341]	@ 0x155
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	db0d      	blt.n	8001c22 <wait_for_ack+0x142>
                        rxBuf[len] = '\0';
 8001c06:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 8001c0a:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8001c0e:	443b      	add	r3, r7
 8001c10:	2200      	movs	r2, #0
 8001c12:	f803 2cac 	strb.w	r2, [r3, #-172]
                        printu((char *)rxBuf);
 8001c16:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f7ff fe86 	bl	800192c <printu>
 8001c20:	e007      	b.n	8001c32 <wait_for_ack+0x152>
                    } else {
                        rxBuf[sizeof(rxBuf) - 1] = '\0';
 8001c22:	2300      	movs	r3, #0
 8001c24:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
                        printu((char *)rxBuf);
 8001c28:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7ff fe7d 	bl	800192c <printu>
                    }
                    printu("\r\n");
 8001c32:	4879      	ldr	r0, [pc, #484]	@ (8001e18 <wait_for_ack+0x338>)
 8001c34:	f7ff fe7a 	bl	800192c <printu>
 8001c38:	e002      	b.n	8001c40 <wait_for_ack+0x160>
                }
                else
                {
                    printu("(Not a printable string)\r\n");
 8001c3a:	4879      	ldr	r0, [pc, #484]	@ (8001e20 <wait_for_ack+0x340>)
 8001c3c:	f7ff fe76 	bl	800192c <printu>
                }

                // Now parse the data regardless of whether it's printable
                // Try to parse with manual string processing
                char *ptr = (char *)rxBuf;
 8001c40:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001c44:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c

                // Skip leading spaces
                while (*ptr == ' ') ptr++;
 8001c48:	e004      	b.n	8001c54 <wait_for_ack+0x174>
 8001c4a:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001c4e:	3301      	adds	r3, #1
 8001c50:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001c54:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	2b20      	cmp	r3, #32
 8001c5c:	d0f5      	beq.n	8001c4a <wait_for_ack+0x16a>

                // Parse first UID
                uint32_t r_uid0 = 0;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
                for (int i = 0; i < 8 && isxdigit((unsigned char)*ptr); i++) {
 8001c64:	2300      	movs	r3, #0
 8001c66:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8001c6a:	e022      	b.n	8001cb2 <wait_for_ack+0x1d2>
                    char hex[3] = {*ptr, '\0', '\0'};
 8001c6c:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	f887 30d0 	strb.w	r3, [r7, #208]	@ 0xd0
 8001c76:	2300      	movs	r3, #0
 8001c78:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
                    r_uid0 = (r_uid0 << 4) | strtol(hex, NULL, 16);
 8001c82:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001c86:	011c      	lsls	r4, r3, #4
 8001c88:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8001c8c:	2210      	movs	r2, #16
 8001c8e:	2100      	movs	r1, #0
 8001c90:	4618      	mov	r0, r3
 8001c92:	f003 f8d9 	bl	8004e48 <strtol>
 8001c96:	4603      	mov	r3, r0
 8001c98:	4323      	orrs	r3, r4
 8001c9a:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
                    ptr++;
 8001c9e:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
                for (int i = 0; i < 8 && isxdigit((unsigned char)*ptr); i++) {
 8001ca8:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001cac:	3301      	adds	r3, #1
 8001cae:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8001cb2:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001cb6:	2b07      	cmp	r3, #7
 8001cb8:	dc0a      	bgt.n	8001cd0 <wait_for_ack+0x1f0>
 8001cba:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	4a58      	ldr	r2, [pc, #352]	@ (8001e24 <wait_for_ack+0x344>)
 8001cc4:	4413      	add	r3, r2
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d1cd      	bne.n	8001c6c <wait_for_ack+0x18c>
                }

                // Skip dash
                if (*ptr == '-') ptr++;
 8001cd0:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	2b2d      	cmp	r3, #45	@ 0x2d
 8001cd8:	d104      	bne.n	8001ce4 <wait_for_ack+0x204>
 8001cda:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001cde:	3301      	adds	r3, #1
 8001ce0:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c

                // Parse second UID
                uint32_t r_uid1 = 0;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
                for (int i = 0; i < 8 && isxdigit((unsigned char)*ptr); i++) {
 8001cea:	2300      	movs	r3, #0
 8001cec:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 8001cf0:	e022      	b.n	8001d38 <wait_for_ack+0x258>
                    char hex[3] = {*ptr, '\0', '\0'};
 8001cf2:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
 8001d02:	2300      	movs	r3, #0
 8001d04:	f887 30ce 	strb.w	r3, [r7, #206]	@ 0xce
                    r_uid1 = (r_uid1 << 4) | strtol(hex, NULL, 16);
 8001d08:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001d0c:	011c      	lsls	r4, r3, #4
 8001d0e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001d12:	2210      	movs	r2, #16
 8001d14:	2100      	movs	r1, #0
 8001d16:	4618      	mov	r0, r3
 8001d18:	f003 f896 	bl	8004e48 <strtol>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	4323      	orrs	r3, r4
 8001d20:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
                    ptr++;
 8001d24:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001d28:	3301      	adds	r3, #1
 8001d2a:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
                for (int i = 0; i < 8 && isxdigit((unsigned char)*ptr); i++) {
 8001d2e:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001d32:	3301      	adds	r3, #1
 8001d34:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 8001d38:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001d3c:	2b07      	cmp	r3, #7
 8001d3e:	dc0a      	bgt.n	8001d56 <wait_for_ack+0x276>
 8001d40:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	3301      	adds	r3, #1
 8001d48:	4a36      	ldr	r2, [pc, #216]	@ (8001e24 <wait_for_ack+0x344>)
 8001d4a:	4413      	add	r3, r2
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d1cd      	bne.n	8001cf2 <wait_for_ack+0x212>
                }

                // Skip dash
                if (*ptr == '-') ptr++;
 8001d56:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	2b2d      	cmp	r3, #45	@ 0x2d
 8001d5e:	d104      	bne.n	8001d6a <wait_for_ack+0x28a>
 8001d60:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001d64:	3301      	adds	r3, #1
 8001d66:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c

                // Parse third UID
                uint32_t r_uid2 = 0;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
                for (int i = 0; i < 8 && isxdigit((unsigned char)*ptr); i++) {
 8001d70:	2300      	movs	r3, #0
 8001d72:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001d76:	e022      	b.n	8001dbe <wait_for_ack+0x2de>
                    char hex[3] = {*ptr, '\0', '\0'};
 8001d78:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	f887 30c8 	strb.w	r3, [r7, #200]	@ 0xc8
 8001d82:	2300      	movs	r3, #0
 8001d84:	f887 30c9 	strb.w	r3, [r7, #201]	@ 0xc9
 8001d88:	2300      	movs	r3, #0
 8001d8a:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
                    r_uid2 = (r_uid2 << 4) | strtol(hex, NULL, 16);
 8001d8e:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001d92:	011c      	lsls	r4, r3, #4
 8001d94:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8001d98:	2210      	movs	r2, #16
 8001d9a:	2100      	movs	r1, #0
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f003 f853 	bl	8004e48 <strtol>
 8001da2:	4603      	mov	r3, r0
 8001da4:	4323      	orrs	r3, r4
 8001da6:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
                    ptr++;
 8001daa:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001dae:	3301      	adds	r3, #1
 8001db0:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
                for (int i = 0; i < 8 && isxdigit((unsigned char)*ptr); i++) {
 8001db4:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001db8:	3301      	adds	r3, #1
 8001dba:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001dbe:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001dc2:	2b07      	cmp	r3, #7
 8001dc4:	dc10      	bgt.n	8001de8 <wait_for_ack+0x308>
 8001dc6:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	3301      	adds	r3, #1
 8001dce:	4a15      	ldr	r2, [pc, #84]	@ (8001e24 <wait_for_ack+0x344>)
 8001dd0:	4413      	add	r3, r2
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d1cd      	bne.n	8001d78 <wait_for_ack+0x298>
                }

                // Skip spaces and pipe
                while (*ptr == ' ') ptr++;
 8001ddc:	e004      	b.n	8001de8 <wait_for_ack+0x308>
 8001dde:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001de2:	3301      	adds	r3, #1
 8001de4:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001de8:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	2b20      	cmp	r3, #32
 8001df0:	d0f5      	beq.n	8001dde <wait_for_ack+0x2fe>
                if (*ptr == '|') ptr++;
 8001df2:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	2b7c      	cmp	r3, #124	@ 0x7c
 8001dfa:	d11a      	bne.n	8001e32 <wait_for_ack+0x352>
 8001dfc:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001e00:	3301      	adds	r3, #1
 8001e02:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
                while (*ptr == ' ') ptr++;
 8001e06:	e014      	b.n	8001e32 <wait_for_ack+0x352>
 8001e08:	08009f84 	.word	0x08009f84
 8001e0c:	200001f4 	.word	0x200001f4
 8001e10:	08009f9c 	.word	0x08009f9c
 8001e14:	08009fac 	.word	0x08009fac
 8001e18:	08009fb8 	.word	0x08009fb8
 8001e1c:	08009fbc 	.word	0x08009fbc
 8001e20:	08009fc8 	.word	0x08009fc8
 8001e24:	0800a296 	.word	0x0800a296
 8001e28:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001e2c:	3301      	adds	r3, #1
 8001e2e:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001e32:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	2b20      	cmp	r3, #32
 8001e3a:	d0f5      	beq.n	8001e28 <wait_for_ack+0x348>

                // Parse assigned ID
                uint8_t assignedId = 0;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
                if (isdigit((unsigned char)*ptr)) {
 8001e42:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	3301      	adds	r3, #1
 8001e4a:	4aa6      	ldr	r2, [pc, #664]	@ (80020e4 <wait_for_ack+0x604>)
 8001e4c:	4413      	add	r3, r2
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	f003 0304 	and.w	r3, r3, #4
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d02f      	beq.n	8001eb8 <wait_for_ack+0x3d8>
                    assignedId = (*ptr - '0') * 10;
 8001e58:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001e5c:	781b      	ldrb	r3, [r3, #0]
 8001e5e:	3b30      	subs	r3, #48	@ 0x30
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	461a      	mov	r2, r3
 8001e64:	0092      	lsls	r2, r2, #2
 8001e66:	4413      	add	r3, r2
 8001e68:	005b      	lsls	r3, r3, #1
 8001e6a:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
                    ptr++;
 8001e6e:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001e72:	3301      	adds	r3, #1
 8001e74:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
                    if (isdigit((unsigned char)*ptr)) {
 8001e78:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	3301      	adds	r3, #1
 8001e80:	4a98      	ldr	r2, [pc, #608]	@ (80020e4 <wait_for_ack+0x604>)
 8001e82:	4413      	add	r3, r2
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	f003 0304 	and.w	r3, r3, #4
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d014      	beq.n	8001eb8 <wait_for_ack+0x3d8>
                        assignedId += (*ptr - '0');
 8001e8e:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001e92:	781a      	ldrb	r2, [r3, #0]
 8001e94:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8001e98:	4413      	add	r3, r2
 8001e9a:	b2db      	uxtb	r3, r3
 8001e9c:	3b30      	subs	r3, #48	@ 0x30
 8001e9e:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
                        ptr++;
 8001ea2:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001ea6:	3301      	adds	r3, #1
 8001ea8:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
                    }
                }

                // Skip spaces and pipe
                while (*ptr == ' ') ptr++;
 8001eac:	e004      	b.n	8001eb8 <wait_for_ack+0x3d8>
 8001eae:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001eb2:	3301      	adds	r3, #1
 8001eb4:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001eb8:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	2b20      	cmp	r3, #32
 8001ec0:	d0f5      	beq.n	8001eae <wait_for_ack+0x3ce>
                if (*ptr == '|') ptr++;
 8001ec2:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	2b7c      	cmp	r3, #124	@ 0x7c
 8001eca:	d10a      	bne.n	8001ee2 <wait_for_ack+0x402>
 8001ecc:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001ed0:	3301      	adds	r3, #1
 8001ed2:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
                while (*ptr == ' ') ptr++;
 8001ed6:	e004      	b.n	8001ee2 <wait_for_ack+0x402>
 8001ed8:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001edc:	3301      	adds	r3, #1
 8001ede:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001ee2:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	2b20      	cmp	r3, #32
 8001eea:	d0f5      	beq.n	8001ed8 <wait_for_ack+0x3f8>

                // Parse command
                char cmd[32] = {0};
 8001eec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001ef0:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	2320      	movs	r3, #32
 8001ef8:	461a      	mov	r2, r3
 8001efa:	2100      	movs	r1, #0
 8001efc:	f003 ff9d 	bl	8005e3a <memset>
                int cmd_idx = 0;
 8001f00:	2300      	movs	r3, #0
 8001f02:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
                while (*ptr && *ptr != ' ' && *ptr != '\r' && *ptr != '\n' && cmd_idx < 31) {
 8001f06:	e011      	b.n	8001f2c <wait_for_ack+0x44c>
                    cmd[cmd_idx++] = *ptr;
 8001f08:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001f0c:	1c5a      	adds	r2, r3, #1
 8001f0e:	f8c7 215c 	str.w	r2, [r7, #348]	@ 0x15c
 8001f12:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8001f16:	7811      	ldrb	r1, [r2, #0]
 8001f18:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8001f1c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001f20:	54d1      	strb	r1, [r2, r3]
                    ptr++;
 8001f22:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001f26:	3301      	adds	r3, #1
 8001f28:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
                while (*ptr && *ptr != ' ' && *ptr != '\r' && *ptr != '\n' && cmd_idx < 31) {
 8001f2c:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d012      	beq.n	8001f5c <wait_for_ack+0x47c>
 8001f36:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	2b20      	cmp	r3, #32
 8001f3e:	d00d      	beq.n	8001f5c <wait_for_ack+0x47c>
 8001f40:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001f44:	781b      	ldrb	r3, [r3, #0]
 8001f46:	2b0d      	cmp	r3, #13
 8001f48:	d008      	beq.n	8001f5c <wait_for_ack+0x47c>
 8001f4a:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	2b0a      	cmp	r3, #10
 8001f52:	d003      	beq.n	8001f5c <wait_for_ack+0x47c>
 8001f54:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001f58:	2b1e      	cmp	r3, #30
 8001f5a:	ddd5      	ble.n	8001f08 <wait_for_ack+0x428>
                }
                cmd[cmd_idx] = '\0';
 8001f5c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001f60:	f5a3 72bc 	sub.w	r2, r3, #376	@ 0x178
 8001f64:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001f68:	4413      	add	r3, r2
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	701a      	strb	r2, [r3, #0]

                // Debug parsed values
                char debug[150];
                sprintf(debug, "Manual parse: uid0=%08lX, uid1=%08lX, uid2=%08lX, id=%d, cmd=",
 8001f6e:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8001f72:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8001f76:	9301      	str	r3, [sp, #4]
 8001f78:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001f7c:	9300      	str	r3, [sp, #0]
 8001f7e:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001f82:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001f86:	4958      	ldr	r1, [pc, #352]	@ (80020e8 <wait_for_ack+0x608>)
 8001f88:	f003 fec4 	bl	8005d14 <siprintf>
                        r_uid0, r_uid1, r_uid2, assignedId);
                printu(debug);
 8001f8c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f90:	4618      	mov	r0, r3
 8001f92:	f7ff fccb 	bl	800192c <printu>

                // Only print command if it's printable
                if (is_printable_string((uint8_t*)cmd, strlen(cmd)))
 8001f96:	f107 0308 	add.w	r3, r7, #8
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7fe f8e2 	bl	8000164 <strlen>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	b2da      	uxtb	r2, r3
 8001fa4:	f107 0308 	add.w	r3, r7, #8
 8001fa8:	4611      	mov	r1, r2
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7ff fcfa 	bl	80019a4 <is_printable_string>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d005      	beq.n	8001fc2 <wait_for_ack+0x4e2>
                {
                    printu(cmd);
 8001fb6:	f107 0308 	add.w	r3, r7, #8
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f7ff fcb6 	bl	800192c <printu>
 8001fc0:	e002      	b.n	8001fc8 <wait_for_ack+0x4e8>
                }
                else
                {
                    printu("[BINARY DATA]");
 8001fc2:	484a      	ldr	r0, [pc, #296]	@ (80020ec <wait_for_ack+0x60c>)
 8001fc4:	f7ff fcb2 	bl	800192c <printu>
                }
                printu("\r\n");
 8001fc8:	4849      	ldr	r0, [pc, #292]	@ (80020f0 <wait_for_ack+0x610>)
 8001fca:	f7ff fcaf 	bl	800192c <printu>

                sprintf(debug, "Expected UID: %08lX-%08lX-%08lX\r\n",
 8001fce:	4b49      	ldr	r3, [pc, #292]	@ (80020f4 <wait_for_ack+0x614>)
 8001fd0:	681a      	ldr	r2, [r3, #0]
 8001fd2:	4b48      	ldr	r3, [pc, #288]	@ (80020f4 <wait_for_ack+0x614>)
 8001fd4:	6859      	ldr	r1, [r3, #4]
 8001fd6:	4b47      	ldr	r3, [pc, #284]	@ (80020f4 <wait_for_ack+0x614>)
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8001fde:	9300      	str	r3, [sp, #0]
 8001fe0:	460b      	mov	r3, r1
 8001fe2:	4945      	ldr	r1, [pc, #276]	@ (80020f8 <wait_for_ack+0x618>)
 8001fe4:	f003 fe96 	bl	8005d14 <siprintf>
                        uid[0], uid[1], uid[2]);
                printu(debug);
 8001fe8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001fec:	4618      	mov	r0, r3
 8001fee:	f7ff fc9d 	bl	800192c <printu>

                // Check if it's our ACK
                if (strcmp(cmd, "ACK_ADDRESS") == 0)
 8001ff2:	f107 0308 	add.w	r3, r7, #8
 8001ff6:	4941      	ldr	r1, [pc, #260]	@ (80020fc <wait_for_ack+0x61c>)
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f7fe f8a9 	bl	8000150 <strcmp>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d14a      	bne.n	800209a <wait_for_ack+0x5ba>
                {
                    if (r_uid0 == uid[0] && r_uid1 == uid[1] && r_uid2 == uid[2])
 8002004:	4b3b      	ldr	r3, [pc, #236]	@ (80020f4 <wait_for_ack+0x614>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 800200c:	429a      	cmp	r2, r3
 800200e:	d140      	bne.n	8002092 <wait_for_ack+0x5b2>
 8002010:	4b38      	ldr	r3, [pc, #224]	@ (80020f4 <wait_for_ack+0x614>)
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f8d7 2170 	ldr.w	r2, [r7, #368]	@ 0x170
 8002018:	429a      	cmp	r2, r3
 800201a:	d13a      	bne.n	8002092 <wait_for_ack+0x5b2>
 800201c:	4b35      	ldr	r3, [pc, #212]	@ (80020f4 <wait_for_ack+0x614>)
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8002024:	429a      	cmp	r2, r3
 8002026:	d134      	bne.n	8002092 <wait_for_ack+0x5b2>
                    {
                        nodeId = assignedId;
 8002028:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800202c:	4a34      	ldr	r2, [pc, #208]	@ (8002100 <wait_for_ack+0x620>)
 800202e:	6013      	str	r3, [r2, #0]
                        printu("Node ID assigned: ");
 8002030:	4834      	ldr	r0, [pc, #208]	@ (8002104 <wait_for_ack+0x624>)
 8002032:	f7ff fc7b 	bl	800192c <printu>
                        char b[8];
                        sprintf(b, "%02d\r\n", nodeId);
 8002036:	4b32      	ldr	r3, [pc, #200]	@ (8002100 <wait_for_ack+0x620>)
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800203e:	4932      	ldr	r1, [pc, #200]	@ (8002108 <wait_for_ack+0x628>)
 8002040:	4618      	mov	r0, r3
 8002042:	f003 fe67 	bl	8005d14 <siprintf>
                        printu(b);
 8002046:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800204a:	4618      	mov	r0, r3
 800204c:	f7ff fc6e 	bl	800192c <printu>

                        LoRa_gotoMode(&myLoRa, STNBY_MODE);
 8002050:	2101      	movs	r1, #1
 8002052:	482e      	ldr	r0, [pc, #184]	@ (800210c <wait_for_ack+0x62c>)
 8002054:	f7fe fdf1 	bl	8000c3a <LoRa_gotoMode>
                        HAL_Delay(10);
 8002058:	200a      	movs	r0, #10
 800205a:	f000 fdf9 	bl	8002c50 <HAL_Delay>

                        // Send confirmation back
                        LoRa_Transmit(Master, nodeId, "ACK_ADDRESS");
 800205e:	4b2c      	ldr	r3, [pc, #176]	@ (8002110 <wait_for_ack+0x630>)
 8002060:	781b      	ldrb	r3, [r3, #0]
 8002062:	4a27      	ldr	r2, [pc, #156]	@ (8002100 <wait_for_ack+0x620>)
 8002064:	6812      	ldr	r2, [r2, #0]
 8002066:	b2d1      	uxtb	r1, r2
 8002068:	4a24      	ldr	r2, [pc, #144]	@ (80020fc <wait_for_ack+0x61c>)
 800206a:	4618      	mov	r0, r3
 800206c:	f000 f85a 	bl	8002124 <LoRa_Transmit>
                        // SAVE TO FLASH if nodeId > 0
						if (nodeId > 0) {
 8002070:	4b23      	ldr	r3, [pc, #140]	@ (8002100 <wait_for_ack+0x620>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2b00      	cmp	r3, #0
 8002076:	dd08      	ble.n	800208a <wait_for_ack+0x5aa>
							flash_save_node_id(nodeId);
 8002078:	4b21      	ldr	r3, [pc, #132]	@ (8002100 <wait_for_ack+0x620>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	b2db      	uxtb	r3, r3
 800207e:	4618      	mov	r0, r3
 8002080:	f000 fac2 	bl	8002608 <flash_save_node_id>
							printu("Node ID saved to flash\r\n");
 8002084:	4823      	ldr	r0, [pc, #140]	@ (8002114 <wait_for_ack+0x634>)
 8002086:	f7ff fc51 	bl	800192c <printu>
						}
                        return nodeId;
 800208a:	4b1d      	ldr	r3, [pc, #116]	@ (8002100 <wait_for_ack+0x620>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	b2db      	uxtb	r3, r3
 8002090:	e022      	b.n	80020d8 <wait_for_ack+0x5f8>
                    }
                    else
                    {
                        printu("UID mismatch!\r\n");
 8002092:	4821      	ldr	r0, [pc, #132]	@ (8002118 <wait_for_ack+0x638>)
 8002094:	f7ff fc4a 	bl	800192c <printu>
 8002098:	e002      	b.n	80020a0 <wait_for_ack+0x5c0>
                    }
                }
                else
                {
                    printu("Wrong command\r\n");
 800209a:	4820      	ldr	r0, [pc, #128]	@ (800211c <wait_for_ack+0x63c>)
 800209c:	f7ff fc46 	bl	800192c <printu>
                }

                // Restart receiving
                LoRa_startReceiving(&myLoRa);
 80020a0:	481a      	ldr	r0, [pc, #104]	@ (800210c <wait_for_ack+0x62c>)
 80020a2:	f7ff f8cf 	bl	8001244 <LoRa_startReceiving>
            }
        }

        HAL_Delay(1);
 80020a6:	2001      	movs	r0, #1
 80020a8:	f000 fdd2 	bl	8002c50 <HAL_Delay>
    while ((HAL_GetTick() - start) < timeout_ms)
 80020ac:	f000 fdc6 	bl	8002c3c <HAL_GetTick>
 80020b0:	4602      	mov	r2, r0
 80020b2:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80020b6:	1ad2      	subs	r2, r2, r3
 80020b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80020bc:	f5a3 73bd 	sub.w	r3, r3, #378	@ 0x17a
 80020c0:	881b      	ldrh	r3, [r3, #0]
 80020c2:	429a      	cmp	r2, r3
 80020c4:	f4ff ad2f 	bcc.w	8001b26 <wait_for_ack+0x46>
    }

    printu("Timeout waiting for ACK\r\n");
 80020c8:	4815      	ldr	r0, [pc, #84]	@ (8002120 <wait_for_ack+0x640>)
 80020ca:	f7ff fc2f 	bl	800192c <printu>
    LoRa_gotoMode(&myLoRa, STNBY_MODE);
 80020ce:	2101      	movs	r1, #1
 80020d0:	480e      	ldr	r0, [pc, #56]	@ (800210c <wait_for_ack+0x62c>)
 80020d2:	f7fe fdb2 	bl	8000c3a <LoRa_gotoMode>
    return 0xFF;
 80020d6:	23ff      	movs	r3, #255	@ 0xff
}
 80020d8:	4618      	mov	r0, r3
 80020da:	f507 77c2 	add.w	r7, r7, #388	@ 0x184
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd90      	pop	{r4, r7, pc}
 80020e2:	bf00      	nop
 80020e4:	0800a296 	.word	0x0800a296
 80020e8:	08009fe4 	.word	0x08009fe4
 80020ec:	0800a024 	.word	0x0800a024
 80020f0:	08009fb8 	.word	0x08009fb8
 80020f4:	20000224 	.word	0x20000224
 80020f8:	0800a034 	.word	0x0800a034
 80020fc:	0800a058 	.word	0x0800a058
 8002100:	20000230 	.word	0x20000230
 8002104:	0800a064 	.word	0x0800a064
 8002108:	0800a078 	.word	0x0800a078
 800210c:	200001f4 	.word	0x200001f4
 8002110:	20000000 	.word	0x20000000
 8002114:	0800a080 	.word	0x0800a080
 8002118:	0800a09c 	.word	0x0800a09c
 800211c:	0800a0ac 	.word	0x0800a0ac
 8002120:	0800a0bc 	.word	0x0800a0bc

08002124 <LoRa_Transmit>:

uint8_t LoRa_Transmit(uint8_t dst, uint8_t src, const char *payload)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b096      	sub	sp, #88	@ 0x58
 8002128:	af02      	add	r7, sp, #8
 800212a:	4603      	mov	r3, r0
 800212c:	603a      	str	r2, [r7, #0]
 800212e:	71fb      	strb	r3, [r7, #7]
 8002130:	460b      	mov	r3, r1
 8002132:	71bb      	strb	r3, [r7, #6]
    char txBuf[64];

    snprintf(txBuf, sizeof(txBuf),
 8002134:	79f9      	ldrb	r1, [r7, #7]
 8002136:	79bb      	ldrb	r3, [r7, #6]
 8002138:	f107 000c 	add.w	r0, r7, #12
 800213c:	683a      	ldr	r2, [r7, #0]
 800213e:	9201      	str	r2, [sp, #4]
 8002140:	9300      	str	r3, [sp, #0]
 8002142:	460b      	mov	r3, r1
 8002144:	4a14      	ldr	r2, [pc, #80]	@ (8002198 <LoRa_Transmit+0x74>)
 8002146:	2140      	movs	r1, #64	@ 0x40
 8002148:	f003 fdae 	bl	8005ca8 <sniprintf>
             "%02d | %02d | %s",
             dst,
             src,
             payload);
    printu("TX -> ");
 800214c:	4813      	ldr	r0, [pc, #76]	@ (800219c <LoRa_Transmit+0x78>)
 800214e:	f7ff fbed 	bl	800192c <printu>
    printu(txBuf);
 8002152:	f107 030c 	add.w	r3, r7, #12
 8002156:	4618      	mov	r0, r3
 8002158:	f7ff fbe8 	bl	800192c <printu>
    printu("\r\n");
 800215c:	4810      	ldr	r0, [pc, #64]	@ (80021a0 <LoRa_Transmit+0x7c>)
 800215e:	f7ff fbe5 	bl	800192c <printu>

    uint16_t tx = LoRa_transmit(
                    &myLoRa,
                    (uint8_t *)txBuf,
                    strlen(txBuf),
 8002162:	f107 030c 	add.w	r3, r7, #12
 8002166:	4618      	mov	r0, r3
 8002168:	f7fd fffc 	bl	8000164 <strlen>
 800216c:	4603      	mov	r3, r0
    uint16_t tx = LoRa_transmit(
 800216e:	b2da      	uxtb	r2, r3
 8002170:	f107 010c 	add.w	r1, r7, #12
 8002174:	23c8      	movs	r3, #200	@ 0xc8
 8002176:	480b      	ldr	r0, [pc, #44]	@ (80021a4 <LoRa_Transmit+0x80>)
 8002178:	f7ff f80c 	bl	8001194 <LoRa_transmit>
 800217c:	4603      	mov	r3, r0
 800217e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
                    200
                  );
    if(tx==1)
 8002182:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002186:	2b01      	cmp	r3, #1
 8002188:	d101      	bne.n	800218e <LoRa_Transmit+0x6a>
    {
    	return 1;
 800218a:	2301      	movs	r3, #1
 800218c:	e000      	b.n	8002190 <LoRa_Transmit+0x6c>
    }
    else
    {
    	return 0;
 800218e:	2300      	movs	r3, #0
    }
}
 8002190:	4618      	mov	r0, r3
 8002192:	3750      	adds	r7, #80	@ 0x50
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}
 8002198:	0800a0d8 	.word	0x0800a0d8
 800219c:	0800a0ec 	.word	0x0800a0ec
 80021a0:	08009fb8 	.word	0x08009fb8
 80021a4:	200001f4 	.word	0x200001f4

080021a8 <LoRa_StartPollingnode>:

// NEW: Main polling function
void LoRa_StartPollingnode(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b0e0      	sub	sp, #384	@ 0x180
 80021ac:	af02      	add	r7, sp, #8
    static uint8_t isReceiving = 0;
    uint8_t rxBuf[128];

    // Only poll if we have a valid node ID
    if (nodeId == 0) {
 80021ae:	4bc7      	ldr	r3, [pc, #796]	@ (80024cc <LoRa_StartPollingnode+0x324>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	f000 8184 	beq.w	80024c0 <LoRa_StartPollingnode+0x318>
        return; // Not registered yet
    }

    // Start receiving if not already
    if (!isReceiving) {
 80021b8:	4bc5      	ldr	r3, [pc, #788]	@ (80024d0 <LoRa_StartPollingnode+0x328>)
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d10c      	bne.n	80021da <LoRa_StartPollingnode+0x32>
        LoRa_gotoMode(&myLoRa, STNBY_MODE);
 80021c0:	2101      	movs	r1, #1
 80021c2:	48c4      	ldr	r0, [pc, #784]	@ (80024d4 <LoRa_StartPollingnode+0x32c>)
 80021c4:	f7fe fd39 	bl	8000c3a <LoRa_gotoMode>
        HAL_Delay(10);
 80021c8:	200a      	movs	r0, #10
 80021ca:	f000 fd41 	bl	8002c50 <HAL_Delay>
        LoRa_startReceiving(&myLoRa);
 80021ce:	48c1      	ldr	r0, [pc, #772]	@ (80024d4 <LoRa_StartPollingnode+0x32c>)
 80021d0:	f7ff f838 	bl	8001244 <LoRa_startReceiving>
        isReceiving = 1;
 80021d4:	4bbe      	ldr	r3, [pc, #760]	@ (80024d0 <LoRa_StartPollingnode+0x328>)
 80021d6:	2201      	movs	r2, #1
 80021d8:	701a      	strb	r2, [r3, #0]
    }

    // Check if packet received (poll IRQ flags)
    uint8_t irq = LoRa_read(&myLoRa, RegIrqFlags);
 80021da:	2112      	movs	r1, #18
 80021dc:	48bd      	ldr	r0, [pc, #756]	@ (80024d4 <LoRa_StartPollingnode+0x32c>)
 80021de:	f7fe ff51 	bl	8001084 <LoRa_read>
 80021e2:	4603      	mov	r3, r0
 80021e4:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167

    //  CRC error  discard packet
    if (irq & IRQ_PAYLOAD_CRCERR)
 80021e8:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 80021ec:	f003 0320 	and.w	r3, r3, #32
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d008      	beq.n	8002206 <LoRa_StartPollingnode+0x5e>
    {
        LoRa_write(&myLoRa, RegIrqFlags, 0xFF);
 80021f4:	22ff      	movs	r2, #255	@ 0xff
 80021f6:	2112      	movs	r1, #18
 80021f8:	48b6      	ldr	r0, [pc, #728]	@ (80024d4 <LoRa_StartPollingnode+0x32c>)
 80021fa:	f7fe ff5d 	bl	80010b8 <LoRa_write>
        LoRa_startReceiving(&myLoRa);
 80021fe:	48b5      	ldr	r0, [pc, #724]	@ (80024d4 <LoRa_StartPollingnode+0x32c>)
 8002200:	f7ff f820 	bl	8001244 <LoRa_startReceiving>
        return;
 8002204:	e15d      	b.n	80024c2 <LoRa_StartPollingnode+0x31a>
    }

    //  RX timeout  restart RX
    if (irq & IRQ_RX_TIMEOUT)
 8002206:	f997 3167 	ldrsb.w	r3, [r7, #359]	@ 0x167
 800220a:	2b00      	cmp	r3, #0
 800220c:	da08      	bge.n	8002220 <LoRa_StartPollingnode+0x78>
    {
        LoRa_write(&myLoRa, RegIrqFlags, 0xFF);
 800220e:	22ff      	movs	r2, #255	@ 0xff
 8002210:	2112      	movs	r1, #18
 8002212:	48b0      	ldr	r0, [pc, #704]	@ (80024d4 <LoRa_StartPollingnode+0x32c>)
 8002214:	f7fe ff50 	bl	80010b8 <LoRa_write>
        LoRa_startReceiving(&myLoRa);
 8002218:	48ae      	ldr	r0, [pc, #696]	@ (80024d4 <LoRa_StartPollingnode+0x32c>)
 800221a:	f7ff f813 	bl	8001244 <LoRa_startReceiving>
        return;
 800221e:	e150      	b.n	80024c2 <LoRa_StartPollingnode+0x31a>
    }

    //  Valid RX
    if (irq & IRQ_RX_DONE)
 8002220:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8002224:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002228:	2b00      	cmp	r3, #0
 800222a:	f000 814a 	beq.w	80024c2 <LoRa_StartPollingnode+0x31a>
    {
        uint8_t fifoAddr = LoRa_read(&myLoRa, RegFiFoRxCurrentAddr);
 800222e:	2110      	movs	r1, #16
 8002230:	48a8      	ldr	r0, [pc, #672]	@ (80024d4 <LoRa_StartPollingnode+0x32c>)
 8002232:	f7fe ff27 	bl	8001084 <LoRa_read>
 8002236:	4603      	mov	r3, r0
 8002238:	f887 3166 	strb.w	r3, [r7, #358]	@ 0x166
        LoRa_write(&myLoRa, RegFiFoAddPtr, fifoAddr);
 800223c:	f897 3166 	ldrb.w	r3, [r7, #358]	@ 0x166
 8002240:	461a      	mov	r2, r3
 8002242:	210d      	movs	r1, #13
 8002244:	48a3      	ldr	r0, [pc, #652]	@ (80024d4 <LoRa_StartPollingnode+0x32c>)
 8002246:	f7fe ff37 	bl	80010b8 <LoRa_write>
        uint8_t len = LoRa_receive(&myLoRa, rxBuf, sizeof(rxBuf));
 800224a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800224e:	2280      	movs	r2, #128	@ 0x80
 8002250:	4619      	mov	r1, r3
 8002252:	48a0      	ldr	r0, [pc, #640]	@ (80024d4 <LoRa_StartPollingnode+0x32c>)
 8002254:	f7ff f802 	bl	800125c <LoRa_receive>
 8002258:	4603      	mov	r3, r0
 800225a:	f887 3165 	strb.w	r3, [r7, #357]	@ 0x165

        LoRa_write(&myLoRa, RegIrqFlags, 0xFF);
 800225e:	22ff      	movs	r2, #255	@ 0xff
 8002260:	2112      	movs	r1, #18
 8002262:	489c      	ldr	r0, [pc, #624]	@ (80024d4 <LoRa_StartPollingnode+0x32c>)
 8002264:	f7fe ff28 	bl	80010b8 <LoRa_write>

        if (len > 0 && len <= sizeof(rxBuf))
 8002268:	f897 3165 	ldrb.w	r3, [r7, #357]	@ 0x165
 800226c:	2b00      	cmp	r3, #0
 800226e:	f000 8123 	beq.w	80024b8 <LoRa_StartPollingnode+0x310>
 8002272:	f897 3165 	ldrb.w	r3, [r7, #357]	@ 0x165
 8002276:	2b80      	cmp	r3, #128	@ 0x80
 8002278:	f200 811e 	bhi.w	80024b8 <LoRa_StartPollingnode+0x310>
        {
            // Null terminate for string operations
            rxBuf[len] = '\0';
 800227c:	f897 3165 	ldrb.w	r3, [r7, #357]	@ 0x165
 8002280:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 8002284:	443b      	add	r3, r7
 8002286:	2200      	movs	r2, #0
 8002288:	f803 2c9c 	strb.w	r2, [r3, #-156]

            // Debug print
            printu("Poll RX: ");
 800228c:	4892      	ldr	r0, [pc, #584]	@ (80024d8 <LoRa_StartPollingnode+0x330>)
 800228e:	f7ff fb4d 	bl	800192c <printu>
            printu((char *)rxBuf);
 8002292:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002296:	4618      	mov	r0, r3
 8002298:	f7ff fb48 	bl	800192c <printu>
            printu("\r\n");
 800229c:	488f      	ldr	r0, [pc, #572]	@ (80024dc <LoRa_StartPollingnode+0x334>)
 800229e:	f7ff fb45 	bl	800192c <printu>

            // Check if packet contains REQ_DATA and is in format: %02d | %02d | payload
            char *req_data_ptr = strstr((char *)rxBuf, "REQ_DATA");
 80022a2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80022a6:	498e      	ldr	r1, [pc, #568]	@ (80024e0 <LoRa_StartPollingnode+0x338>)
 80022a8:	4618      	mov	r0, r3
 80022aa:	f003 fe0c 	bl	8005ec6 <strstr>
 80022ae:	f8c7 0160 	str.w	r0, [r7, #352]	@ 0x160

            if (req_data_ptr != NULL)
 80022b2:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	f000 80f9 	beq.w	80024ae <LoRa_StartPollingnode+0x306>
            {
                // Found "REQ_DATA" in packet
                // Now check if it's in the correct format and for us
                char buffer[128];
                strncpy(buffer, (char *)rxBuf, sizeof(buffer)-1);
 80022bc:	f107 01dc 	add.w	r1, r7, #220	@ 0xdc
 80022c0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80022c4:	227f      	movs	r2, #127	@ 0x7f
 80022c6:	4618      	mov	r0, r3
 80022c8:	f003 fdbf 	bl	8005e4a <strncpy>
                buffer[sizeof(buffer)-1] = '\0';
 80022cc:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80022d0:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80022d4:	2200      	movs	r2, #0
 80022d6:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
                // Parse format: "dst | src | REQ_DATA"
                uint8_t dst_id, src_id;
                char payload[64];

                // Try to parse using sscanf
                int parsed = sscanf(buffer, "%hhu | %hhu | %63[^\r\n]",
 80022da:	f107 01da 	add.w	r1, r7, #218	@ 0xda
 80022de:	f107 02db 	add.w	r2, r7, #219	@ 0xdb
 80022e2:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 80022e6:	463b      	mov	r3, r7
 80022e8:	9300      	str	r3, [sp, #0]
 80022ea:	460b      	mov	r3, r1
 80022ec:	497d      	ldr	r1, [pc, #500]	@ (80024e4 <LoRa_StartPollingnode+0x33c>)
 80022ee:	f003 fd33 	bl	8005d58 <siscanf>
 80022f2:	f8c7 015c 	str.w	r0, [r7, #348]	@ 0x15c
                                   &dst_id, &src_id, payload);

                if (parsed == 3)
 80022f6:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80022fa:	2b03      	cmp	r3, #3
 80022fc:	d136      	bne.n	800236c <LoRa_StartPollingnode+0x1c4>
                {
                    // Successfully parsed
                    // Check if destination is our node ID or broadcast (0xFF)
                    if (dst_id == nodeId || dst_id == 0xFF)
 80022fe:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002302:	461a      	mov	r2, r3
 8002304:	4b71      	ldr	r3, [pc, #452]	@ (80024cc <LoRa_StartPollingnode+0x324>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	429a      	cmp	r2, r3
 800230a:	d003      	beq.n	8002314 <LoRa_StartPollingnode+0x16c>
 800230c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002310:	2bff      	cmp	r3, #255	@ 0xff
 8002312:	d118      	bne.n	8002346 <LoRa_StartPollingnode+0x19e>
                    {
                        // Check if source is master (01) and payload is REQ_DATA
                        if (src_id == Master && strcmp(payload, "REQ_DATA") == 0)
 8002314:	f897 20da 	ldrb.w	r2, [r7, #218]	@ 0xda
 8002318:	4b73      	ldr	r3, [pc, #460]	@ (80024e8 <LoRa_StartPollingnode+0x340>)
 800231a:	781b      	ldrb	r3, [r3, #0]
 800231c:	429a      	cmp	r2, r3
 800231e:	f040 80ca 	bne.w	80024b6 <LoRa_StartPollingnode+0x30e>
 8002322:	463b      	mov	r3, r7
 8002324:	496e      	ldr	r1, [pc, #440]	@ (80024e0 <LoRa_StartPollingnode+0x338>)
 8002326:	4618      	mov	r0, r3
 8002328:	f7fd ff12 	bl	8000150 <strcmp>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	f040 80c1 	bne.w	80024b6 <LoRa_StartPollingnode+0x30e>
                        {
                            printu("REQ_DATA from master received!\r\n");
 8002334:	486d      	ldr	r0, [pc, #436]	@ (80024ec <LoRa_StartPollingnode+0x344>)
 8002336:	f7ff faf9 	bl	800192c <printu>
                            handle_req_data(src_id);
 800233a:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
 800233e:	4618      	mov	r0, r3
 8002340:	f000 f8e0 	bl	8002504 <handle_req_data>
                        if (src_id == Master && strcmp(payload, "REQ_DATA") == 0)
 8002344:	e0b7      	b.n	80024b6 <LoRa_StartPollingnode+0x30e>
                        }
                    }
                    else
                    {
                        printu("Packet not for us (dst=");
 8002346:	486a      	ldr	r0, [pc, #424]	@ (80024f0 <LoRa_StartPollingnode+0x348>)
 8002348:	f7ff faf0 	bl	800192c <printu>
                        char msg[20];
                        sprintf(msg, "%02d, we=%02d)\r\n", dst_id, nodeId);
 800234c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8002350:	461a      	mov	r2, r3
 8002352:	4b5e      	ldr	r3, [pc, #376]	@ (80024cc <LoRa_StartPollingnode+0x324>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f107 00c4 	add.w	r0, r7, #196	@ 0xc4
 800235a:	4966      	ldr	r1, [pc, #408]	@ (80024f4 <LoRa_StartPollingnode+0x34c>)
 800235c:	f003 fcda 	bl	8005d14 <siprintf>
                        printu(msg);
 8002360:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8002364:	4618      	mov	r0, r3
 8002366:	f7ff fae1 	bl	800192c <printu>
 800236a:	e0a5      	b.n	80024b8 <LoRa_StartPollingnode+0x310>
                }
                else
                {
                    // Try alternative parsing with strtok
                    char *token;
                    char *rest = buffer;
 800236c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002370:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
                    int part = 0;
 8002374:	2300      	movs	r3, #0
 8002376:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
                    uint8_t parsed_dst = 0, parsed_src = 0;
 800237a:	2300      	movs	r3, #0
 800237c:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
 8002380:	2300      	movs	r3, #0
 8002382:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

                    token = strtok_r(rest, "|", &rest);
 8002386:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800238a:	f107 02c0 	add.w	r2, r7, #192	@ 0xc0
 800238e:	495a      	ldr	r1, [pc, #360]	@ (80024f8 <LoRa_StartPollingnode+0x350>)
 8002390:	4618      	mov	r0, r3
 8002392:	f003 fd95 	bl	8005ec0 <strtok_r>
 8002396:	f8c7 0174 	str.w	r0, [r7, #372]	@ 0x174
                    while (token != NULL && part < 3) {
 800239a:	e07e      	b.n	800249a <LoRa_StartPollingnode+0x2f2>
                        // Trim whitespace
                        while (*token == ' ') token++;
 800239c:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80023a0:	3301      	adds	r3, #1
 80023a2:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80023a6:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80023aa:	781b      	ldrb	r3, [r3, #0]
 80023ac:	2b20      	cmp	r3, #32
 80023ae:	d0f5      	beq.n	800239c <LoRa_StartPollingnode+0x1f4>
                        char *end = token + strlen(token) - 1;
 80023b0:	f8d7 0174 	ldr.w	r0, [r7, #372]	@ 0x174
 80023b4:	f7fd fed6 	bl	8000164 <strlen>
 80023b8:	4603      	mov	r3, r0
 80023ba:	3b01      	subs	r3, #1
 80023bc:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80023c0:	4413      	add	r3, r2
 80023c2:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
                        while (end > token && (*end == ' ' || *end == '\r' || *end == '\n')) {
 80023c6:	e008      	b.n	80023da <LoRa_StartPollingnode+0x232>
                            *end = '\0';
 80023c8:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80023cc:	2200      	movs	r2, #0
 80023ce:	701a      	strb	r2, [r3, #0]
                            end--;
 80023d0:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80023d4:	3b01      	subs	r3, #1
 80023d6:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
                        while (end > token && (*end == ' ' || *end == '\r' || *end == '\n')) {
 80023da:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80023de:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d90e      	bls.n	8002404 <LoRa_StartPollingnode+0x25c>
 80023e6:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80023ea:	781b      	ldrb	r3, [r3, #0]
 80023ec:	2b20      	cmp	r3, #32
 80023ee:	d0eb      	beq.n	80023c8 <LoRa_StartPollingnode+0x220>
 80023f0:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	2b0d      	cmp	r3, #13
 80023f8:	d0e6      	beq.n	80023c8 <LoRa_StartPollingnode+0x220>
 80023fa:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	2b0a      	cmp	r3, #10
 8002402:	d0e1      	beq.n	80023c8 <LoRa_StartPollingnode+0x220>
                        }

                        if (part == 0) {
 8002404:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8002408:	2b00      	cmp	r3, #0
 800240a:	d107      	bne.n	800241c <LoRa_StartPollingnode+0x274>
                            parsed_dst = atoi(token);
 800240c:	f8d7 0174 	ldr.w	r0, [r7, #372]	@ 0x174
 8002410:	f002 fc9a 	bl	8004d48 <atoi>
 8002414:	4603      	mov	r3, r0
 8002416:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
 800241a:	e02f      	b.n	800247c <LoRa_StartPollingnode+0x2d4>
                        } else if (part == 1) {
 800241c:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8002420:	2b01      	cmp	r3, #1
 8002422:	d107      	bne.n	8002434 <LoRa_StartPollingnode+0x28c>
                            parsed_src = atoi(token);
 8002424:	f8d7 0174 	ldr.w	r0, [r7, #372]	@ 0x174
 8002428:	f002 fc8e 	bl	8004d48 <atoi>
 800242c:	4603      	mov	r3, r0
 800242e:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
 8002432:	e023      	b.n	800247c <LoRa_StartPollingnode+0x2d4>
                        } else if (part == 2) {
 8002434:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8002438:	2b02      	cmp	r3, #2
 800243a:	d11f      	bne.n	800247c <LoRa_StartPollingnode+0x2d4>
                            // Check if this is REQ_DATA
                            if (strcmp(token, "REQ_DATA") == 0) {
 800243c:	4928      	ldr	r1, [pc, #160]	@ (80024e0 <LoRa_StartPollingnode+0x338>)
 800243e:	f8d7 0174 	ldr.w	r0, [r7, #372]	@ 0x174
 8002442:	f7fd fe85 	bl	8000150 <strcmp>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	d117      	bne.n	800247c <LoRa_StartPollingnode+0x2d4>
                                if (parsed_dst == nodeId || parsed_dst == 0xFF) {
 800244c:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 8002450:	4b1e      	ldr	r3, [pc, #120]	@ (80024cc <LoRa_StartPollingnode+0x324>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	429a      	cmp	r2, r3
 8002456:	d003      	beq.n	8002460 <LoRa_StartPollingnode+0x2b8>
 8002458:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 800245c:	2bff      	cmp	r3, #255	@ 0xff
 800245e:	d10d      	bne.n	800247c <LoRa_StartPollingnode+0x2d4>
                                    if (parsed_src == Master) {
 8002460:	4b21      	ldr	r3, [pc, #132]	@ (80024e8 <LoRa_StartPollingnode+0x340>)
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	f897 216e 	ldrb.w	r2, [r7, #366]	@ 0x16e
 8002468:	429a      	cmp	r2, r3
 800246a:	d107      	bne.n	800247c <LoRa_StartPollingnode+0x2d4>
                                        printu("REQ_DATA from master (alt parse)\r\n");
 800246c:	4823      	ldr	r0, [pc, #140]	@ (80024fc <LoRa_StartPollingnode+0x354>)
 800246e:	f7ff fa5d 	bl	800192c <printu>
                                        handle_req_data(parsed_src);
 8002472:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8002476:	4618      	mov	r0, r3
 8002478:	f000 f844 	bl	8002504 <handle_req_data>
                                    }
                                }
                            }
                        }
                        part++;
 800247c:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8002480:	3301      	adds	r3, #1
 8002482:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
                        token = strtok_r(rest, "|", &rest);
 8002486:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800248a:	f107 02c0 	add.w	r2, r7, #192	@ 0xc0
 800248e:	491a      	ldr	r1, [pc, #104]	@ (80024f8 <LoRa_StartPollingnode+0x350>)
 8002490:	4618      	mov	r0, r3
 8002492:	f003 fd15 	bl	8005ec0 <strtok_r>
 8002496:	f8c7 0174 	str.w	r0, [r7, #372]	@ 0x174
                    while (token != NULL && part < 3) {
 800249a:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d00a      	beq.n	80024b8 <LoRa_StartPollingnode+0x310>
 80024a2:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 80024a6:	2b02      	cmp	r3, #2
 80024a8:	f77f af7d 	ble.w	80023a6 <LoRa_StartPollingnode+0x1fe>
 80024ac:	e004      	b.n	80024b8 <LoRa_StartPollingnode+0x310>
                    }
                }
            }
            else
            {
                printu("No REQ_DATA in packet\r\n");
 80024ae:	4814      	ldr	r0, [pc, #80]	@ (8002500 <LoRa_StartPollingnode+0x358>)
 80024b0:	f7ff fa3c 	bl	800192c <printu>
 80024b4:	e000      	b.n	80024b8 <LoRa_StartPollingnode+0x310>
                        if (src_id == Master && strcmp(payload, "REQ_DATA") == 0)
 80024b6:	bf00      	nop
            }
        }

        // Restart receiving for next packet
        LoRa_startReceiving(&myLoRa);
 80024b8:	4806      	ldr	r0, [pc, #24]	@ (80024d4 <LoRa_StartPollingnode+0x32c>)
 80024ba:	f7fe fec3 	bl	8001244 <LoRa_startReceiving>
 80024be:	e000      	b.n	80024c2 <LoRa_StartPollingnode+0x31a>
        return; // Not registered yet
 80024c0:	bf00      	nop
    }
}
 80024c2:	f507 77bc 	add.w	r7, r7, #376	@ 0x178
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	20000230 	.word	0x20000230
 80024d0:	20000234 	.word	0x20000234
 80024d4:	200001f4 	.word	0x200001f4
 80024d8:	0800a0f4 	.word	0x0800a0f4
 80024dc:	08009fb8 	.word	0x08009fb8
 80024e0:	0800a100 	.word	0x0800a100
 80024e4:	0800a10c 	.word	0x0800a10c
 80024e8:	20000000 	.word	0x20000000
 80024ec:	0800a124 	.word	0x0800a124
 80024f0:	0800a148 	.word	0x0800a148
 80024f4:	0800a160 	.word	0x0800a160
 80024f8:	0800a174 	.word	0x0800a174
 80024fc:	0800a178 	.word	0x0800a178
 8002500:	0800a19c 	.word	0x0800a19c

08002504 <handle_req_data>:

// NEW: Handle REQ_DATA command from master
void handle_req_data(uint8_t src_id)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b096      	sub	sp, #88	@ 0x58
 8002508:	af02      	add	r7, sp, #8
 800250a:	4603      	mov	r3, r0
 800250c:	71fb      	strb	r3, [r7, #7]
    printu("Processing REQ_DATA from master\r\n");
 800250e:	4814      	ldr	r0, [pc, #80]	@ (8002560 <handle_req_data+0x5c>)
 8002510:	f7ff fa0c 	bl	800192c <printu>
    // Example: Send sensor data back to master
    // You can modify this to send your actual data
    char sensor_data[64];

    // Example: Simulate some sensor reading
    uint16_t temperature = 25;  // Example temperature value
 8002514:	2319      	movs	r3, #25
 8002516:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    uint16_t humidity = 60;     // Example humidity value
 800251a:	233c      	movs	r3, #60	@ 0x3c
 800251c:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

    // Format the data response
    snprintf(sensor_data, sizeof(sensor_data),
 8002520:	f8b7 104e 	ldrh.w	r1, [r7, #78]	@ 0x4e
 8002524:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8002528:	4a0e      	ldr	r2, [pc, #56]	@ (8002564 <handle_req_data+0x60>)
 800252a:	6812      	ldr	r2, [r2, #0]
 800252c:	f107 000c 	add.w	r0, r7, #12
 8002530:	9201      	str	r2, [sp, #4]
 8002532:	9300      	str	r3, [sp, #0]
 8002534:	460b      	mov	r3, r1
 8002536:	4a0c      	ldr	r2, [pc, #48]	@ (8002568 <handle_req_data+0x64>)
 8002538:	2140      	movs	r1, #64	@ 0x40
 800253a:	f003 fbb5 	bl	8005ca8 <sniprintf>
             "DATA_RESPONSE|TEMP=%d|HUM=%d|NODE=%02d",
             temperature, humidity, nodeId);

    // Send the data back to master
    LoRa_Transmit(src_id, nodeId, sensor_data);
 800253e:	4b09      	ldr	r3, [pc, #36]	@ (8002564 <handle_req_data+0x60>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	b2d9      	uxtb	r1, r3
 8002544:	f107 020c 	add.w	r2, r7, #12
 8002548:	79fb      	ldrb	r3, [r7, #7]
 800254a:	4618      	mov	r0, r3
 800254c:	f7ff fdea 	bl	8002124 <LoRa_Transmit>

    printu("Data sent to master\r\n");
 8002550:	4806      	ldr	r0, [pc, #24]	@ (800256c <handle_req_data+0x68>)
 8002552:	f7ff f9eb 	bl	800192c <printu>
}
 8002556:	bf00      	nop
 8002558:	3750      	adds	r7, #80	@ 0x50
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	0800a1b4 	.word	0x0800a1b4
 8002564:	20000230 	.word	0x20000230
 8002568:	0800a1d8 	.word	0x0800a1d8
 800256c:	0800a200 	.word	0x0800a200

08002570 <flash_erase_node_page>:
    }
}

// ==================== FLASH STORAGE FOR NODE ID ====================

void flash_erase_node_page(void) {
 8002570:	b580      	push	{r7, lr}
 8002572:	b086      	sub	sp, #24
 8002574:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 8002576:	f000 fce3 	bl	8002f40 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef erase = {0};
 800257a:	f107 0308 	add.w	r3, r7, #8
 800257e:	2200      	movs	r2, #0
 8002580:	601a      	str	r2, [r3, #0]
 8002582:	605a      	str	r2, [r3, #4]
 8002584:	609a      	str	r2, [r3, #8]
 8002586:	60da      	str	r2, [r3, #12]
    erase.TypeErase = FLASH_TYPEERASE_PAGES;
 8002588:	2300      	movs	r3, #0
 800258a:	60bb      	str	r3, [r7, #8]
    erase.PageAddress = FLASH_STORAGE_START;
 800258c:	4b09      	ldr	r3, [pc, #36]	@ (80025b4 <flash_erase_node_page+0x44>)
 800258e:	613b      	str	r3, [r7, #16]
    erase.NbPages = 1;  // 1KB page for F103
 8002590:	2301      	movs	r3, #1
 8002592:	617b      	str	r3, [r7, #20]

    uint32_t page_error = 0;
 8002594:	2300      	movs	r3, #0
 8002596:	607b      	str	r3, [r7, #4]
    HAL_FLASHEx_Erase(&erase, &page_error);
 8002598:	1d3a      	adds	r2, r7, #4
 800259a:	f107 0308 	add.w	r3, r7, #8
 800259e:	4611      	mov	r1, r2
 80025a0:	4618      	mov	r0, r3
 80025a2:	f000 fdb5 	bl	8003110 <HAL_FLASHEx_Erase>

    HAL_FLASH_Lock();
 80025a6:	f000 fcf1 	bl	8002f8c <HAL_FLASH_Lock>
}
 80025aa:	bf00      	nop
 80025ac:	3718      	adds	r7, #24
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	0800fc00 	.word	0x0800fc00

080025b8 <flash_read_node_id>:

uint8_t flash_read_node_id(void) {
 80025b8:	b590      	push	{r4, r7, lr}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
    stored_data_t* data = (stored_data_t*)FLASH_STORAGE_START;
 80025be:	4b10      	ldr	r3, [pc, #64]	@ (8002600 <flash_read_node_id+0x48>)
 80025c0:	607b      	str	r3, [r7, #4]

    // Check if data is valid
    if (data->magic == FLASH_MAGIC_NUMBER &&
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a0f      	ldr	r2, [pc, #60]	@ (8002604 <flash_read_node_id+0x4c>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d114      	bne.n	80025f6 <flash_read_node_id+0x3e>
        data->checksum == calculate_checksum(data->counter, data->device_id)) {
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	68dc      	ldr	r4, [r3, #12]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	685a      	ldr	r2, [r3, #4]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	4619      	mov	r1, r3
 80025da:	4610      	mov	r0, r2
 80025dc:	f000 f87c 	bl	80026d8 <calculate_checksum>
 80025e0:	4603      	mov	r3, r0
    if (data->magic == FLASH_MAGIC_NUMBER &&
 80025e2:	429c      	cmp	r4, r3
 80025e4:	d107      	bne.n	80025f6 <flash_read_node_id+0x3e>

        // Return node ID (stored in counter field for simplicity)
        // Only return if it's a valid node ID (1-99)
        if (data->counter <= 99) {
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	2b63      	cmp	r3, #99	@ 0x63
 80025ec:	d803      	bhi.n	80025f6 <flash_read_node_id+0x3e>
            return (uint8_t)data->counter;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	e000      	b.n	80025f8 <flash_read_node_id+0x40>
        }
    }

    return 0xFF;  // Invalid or no data
 80025f6:	23ff      	movs	r3, #255	@ 0xff
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	370c      	adds	r7, #12
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd90      	pop	{r4, r7, pc}
 8002600:	0800fc00 	.word	0x0800fc00
 8002604:	55aa1234 	.word	0x55aa1234

08002608 <flash_save_node_id>:

void flash_save_node_id(uint8_t node_id) {
 8002608:	b5b0      	push	{r4, r5, r7, lr}
 800260a:	b092      	sub	sp, #72	@ 0x48
 800260c:	af00      	add	r7, sp, #0
 800260e:	4603      	mov	r3, r0
 8002610:	71fb      	strb	r3, [r7, #7]
    stored_data_t data;

    // Generate device ID from UID
    uint32_t device_id = (uid[0] ^ uid[1] ^ uid[2]) & 0x00FFFFFF;
 8002612:	4b2d      	ldr	r3, [pc, #180]	@ (80026c8 <flash_save_node_id+0xc0>)
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	4b2c      	ldr	r3, [pc, #176]	@ (80026c8 <flash_save_node_id+0xc0>)
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	405a      	eors	r2, r3
 800261c:	4b2a      	ldr	r3, [pc, #168]	@ (80026c8 <flash_save_node_id+0xc0>)
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	4053      	eors	r3, r2
 8002622:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002626:	643b      	str	r3, [r7, #64]	@ 0x40

    // Fill the structure
    data.magic = FLASH_MAGIC_NUMBER;
 8002628:	4b28      	ldr	r3, [pc, #160]	@ (80026cc <flash_save_node_id+0xc4>)
 800262a:	62bb      	str	r3, [r7, #40]	@ 0x28
    data.counter = node_id;           // Store node ID in counter field
 800262c:	79fb      	ldrb	r3, [r7, #7]
 800262e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    data.device_id = device_id;       // Store device ID
 8002630:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002632:	633b      	str	r3, [r7, #48]	@ 0x30
    data.checksum = calculate_checksum(data.counter, data.device_id);
 8002634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002636:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002638:	4611      	mov	r1, r2
 800263a:	4618      	mov	r0, r3
 800263c:	f000 f84c 	bl	80026d8 <calculate_checksum>
 8002640:	4603      	mov	r3, r0
 8002642:	637b      	str	r3, [r7, #52]	@ 0x34

    // Erase the flash page before writing
    flash_erase_node_page();
 8002644:	f7ff ff94 	bl	8002570 <flash_erase_node_page>

    HAL_FLASH_Unlock();
 8002648:	f000 fc7a 	bl	8002f40 <HAL_FLASH_Unlock>

    // Write the data structure to flash
    uint8_t* data_ptr = (uint8_t*)&data;
 800264c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002650:	63fb      	str	r3, [r7, #60]	@ 0x3c
    for (uint32_t i = 0; i < sizeof(data); i += 4) {
 8002652:	2300      	movs	r3, #0
 8002654:	647b      	str	r3, [r7, #68]	@ 0x44
 8002656:	e013      	b.n	8002680 <flash_save_node_id+0x78>
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 8002658:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800265a:	f103 6100 	add.w	r1, r3, #134217728	@ 0x8000000
 800265e:	f501 417c 	add.w	r1, r1, #64512	@ 0xfc00
                         FLASH_STORAGE_START + i,
                         *(uint32_t*)(data_ptr + i));
 8002662:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002664:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002666:	4413      	add	r3, r2
 8002668:	681b      	ldr	r3, [r3, #0]
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 800266a:	2200      	movs	r2, #0
 800266c:	461c      	mov	r4, r3
 800266e:	4615      	mov	r5, r2
 8002670:	4622      	mov	r2, r4
 8002672:	462b      	mov	r3, r5
 8002674:	2002      	movs	r0, #2
 8002676:	f000 fbf3 	bl	8002e60 <HAL_FLASH_Program>
    for (uint32_t i = 0; i < sizeof(data); i += 4) {
 800267a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800267c:	3304      	adds	r3, #4
 800267e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002680:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002682:	2b0f      	cmp	r3, #15
 8002684:	d9e8      	bls.n	8002658 <flash_save_node_id+0x50>
    }

    HAL_FLASH_Lock();
 8002686:	f000 fc81 	bl	8002f8c <HAL_FLASH_Lock>

    // Verify the write
    uint8_t verify_id = flash_read_node_id();
 800268a:	f7ff ff95 	bl	80025b8 <flash_read_node_id>
 800268e:	4603      	mov	r3, r0
 8002690:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    if (verify_id != node_id) {
 8002694:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8002698:	79fb      	ldrb	r3, [r7, #7]
 800269a:	429a      	cmp	r2, r3
 800269c:	d003      	beq.n	80026a6 <flash_save_node_id+0x9e>
        printu("Flash write verification failed!\r\n");
 800269e:	480c      	ldr	r0, [pc, #48]	@ (80026d0 <flash_save_node_id+0xc8>)
 80026a0:	f7ff f944 	bl	800192c <printu>
    } else {
        char msg[32];
        sprintf(msg, "Node ID %02d saved successfully\r\n", node_id);
        printu(msg);
    }
}
 80026a4:	e00b      	b.n	80026be <flash_save_node_id+0xb6>
        sprintf(msg, "Node ID %02d saved successfully\r\n", node_id);
 80026a6:	79fa      	ldrb	r2, [r7, #7]
 80026a8:	f107 0308 	add.w	r3, r7, #8
 80026ac:	4909      	ldr	r1, [pc, #36]	@ (80026d4 <flash_save_node_id+0xcc>)
 80026ae:	4618      	mov	r0, r3
 80026b0:	f003 fb30 	bl	8005d14 <siprintf>
        printu(msg);
 80026b4:	f107 0308 	add.w	r3, r7, #8
 80026b8:	4618      	mov	r0, r3
 80026ba:	f7ff f937 	bl	800192c <printu>
}
 80026be:	bf00      	nop
 80026c0:	3748      	adds	r7, #72	@ 0x48
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bdb0      	pop	{r4, r5, r7, pc}
 80026c6:	bf00      	nop
 80026c8:	20000224 	.word	0x20000224
 80026cc:	55aa1234 	.word	0x55aa1234
 80026d0:	0800a218 	.word	0x0800a218
 80026d4:	0800a23c 	.word	0x0800a23c

080026d8 <calculate_checksum>:

uint32_t calculate_checksum(uint32_t counter, uint32_t device_id) {
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
 80026e0:	6039      	str	r1, [r7, #0]
    // Simple checksum: XOR with a constant
    return counter ^ device_id ^ 0xDEADBEEF;
 80026e2:	687a      	ldr	r2, [r7, #4]
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	405a      	eors	r2, r3
 80026e8:	4b03      	ldr	r3, [pc, #12]	@ (80026f8 <calculate_checksum+0x20>)
 80026ea:	4053      	eors	r3, r2
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	370c      	adds	r7, #12
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bc80      	pop	{r7}
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	deadbeef 	.word	0xdeadbeef

080026fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002700:	b672      	cpsid	i
}
 8002702:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 8002704:	bf00      	nop
 8002706:	e7fd      	b.n	8002704 <Error_Handler+0x8>

08002708 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800270c:	4b17      	ldr	r3, [pc, #92]	@ (800276c <MX_SPI1_Init+0x64>)
 800270e:	4a18      	ldr	r2, [pc, #96]	@ (8002770 <MX_SPI1_Init+0x68>)
 8002710:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002712:	4b16      	ldr	r3, [pc, #88]	@ (800276c <MX_SPI1_Init+0x64>)
 8002714:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002718:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800271a:	4b14      	ldr	r3, [pc, #80]	@ (800276c <MX_SPI1_Init+0x64>)
 800271c:	2200      	movs	r2, #0
 800271e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002720:	4b12      	ldr	r3, [pc, #72]	@ (800276c <MX_SPI1_Init+0x64>)
 8002722:	2200      	movs	r2, #0
 8002724:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002726:	4b11      	ldr	r3, [pc, #68]	@ (800276c <MX_SPI1_Init+0x64>)
 8002728:	2200      	movs	r2, #0
 800272a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800272c:	4b0f      	ldr	r3, [pc, #60]	@ (800276c <MX_SPI1_Init+0x64>)
 800272e:	2200      	movs	r2, #0
 8002730:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002732:	4b0e      	ldr	r3, [pc, #56]	@ (800276c <MX_SPI1_Init+0x64>)
 8002734:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002738:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800273a:	4b0c      	ldr	r3, [pc, #48]	@ (800276c <MX_SPI1_Init+0x64>)
 800273c:	2210      	movs	r2, #16
 800273e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002740:	4b0a      	ldr	r3, [pc, #40]	@ (800276c <MX_SPI1_Init+0x64>)
 8002742:	2200      	movs	r2, #0
 8002744:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002746:	4b09      	ldr	r3, [pc, #36]	@ (800276c <MX_SPI1_Init+0x64>)
 8002748:	2200      	movs	r2, #0
 800274a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800274c:	4b07      	ldr	r3, [pc, #28]	@ (800276c <MX_SPI1_Init+0x64>)
 800274e:	2200      	movs	r2, #0
 8002750:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002752:	4b06      	ldr	r3, [pc, #24]	@ (800276c <MX_SPI1_Init+0x64>)
 8002754:	220a      	movs	r2, #10
 8002756:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002758:	4804      	ldr	r0, [pc, #16]	@ (800276c <MX_SPI1_Init+0x64>)
 800275a:	f001 fb2d 	bl	8003db8 <HAL_SPI_Init>
 800275e:	4603      	mov	r3, r0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d001      	beq.n	8002768 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002764:	f7ff ffca 	bl	80026fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002768:	bf00      	nop
 800276a:	bd80      	pop	{r7, pc}
 800276c:	20000238 	.word	0x20000238
 8002770:	40013000 	.word	0x40013000

08002774 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b088      	sub	sp, #32
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800277c:	f107 0310 	add.w	r3, r7, #16
 8002780:	2200      	movs	r2, #0
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	605a      	str	r2, [r3, #4]
 8002786:	609a      	str	r2, [r3, #8]
 8002788:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a1b      	ldr	r2, [pc, #108]	@ (80027fc <HAL_SPI_MspInit+0x88>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d12f      	bne.n	80027f4 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002794:	4b1a      	ldr	r3, [pc, #104]	@ (8002800 <HAL_SPI_MspInit+0x8c>)
 8002796:	699b      	ldr	r3, [r3, #24]
 8002798:	4a19      	ldr	r2, [pc, #100]	@ (8002800 <HAL_SPI_MspInit+0x8c>)
 800279a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800279e:	6193      	str	r3, [r2, #24]
 80027a0:	4b17      	ldr	r3, [pc, #92]	@ (8002800 <HAL_SPI_MspInit+0x8c>)
 80027a2:	699b      	ldr	r3, [r3, #24]
 80027a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027a8:	60fb      	str	r3, [r7, #12]
 80027aa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027ac:	4b14      	ldr	r3, [pc, #80]	@ (8002800 <HAL_SPI_MspInit+0x8c>)
 80027ae:	699b      	ldr	r3, [r3, #24]
 80027b0:	4a13      	ldr	r2, [pc, #76]	@ (8002800 <HAL_SPI_MspInit+0x8c>)
 80027b2:	f043 0304 	orr.w	r3, r3, #4
 80027b6:	6193      	str	r3, [r2, #24]
 80027b8:	4b11      	ldr	r3, [pc, #68]	@ (8002800 <HAL_SPI_MspInit+0x8c>)
 80027ba:	699b      	ldr	r3, [r3, #24]
 80027bc:	f003 0304 	and.w	r3, r3, #4
 80027c0:	60bb      	str	r3, [r7, #8]
 80027c2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80027c4:	23a0      	movs	r3, #160	@ 0xa0
 80027c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c8:	2302      	movs	r3, #2
 80027ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027cc:	2303      	movs	r3, #3
 80027ce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027d0:	f107 0310 	add.w	r3, r7, #16
 80027d4:	4619      	mov	r1, r3
 80027d6:	480b      	ldr	r0, [pc, #44]	@ (8002804 <HAL_SPI_MspInit+0x90>)
 80027d8:	f000 fd42 	bl	8003260 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80027dc:	2340      	movs	r3, #64	@ 0x40
 80027de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027e0:	2300      	movs	r3, #0
 80027e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e4:	2300      	movs	r3, #0
 80027e6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027e8:	f107 0310 	add.w	r3, r7, #16
 80027ec:	4619      	mov	r1, r3
 80027ee:	4805      	ldr	r0, [pc, #20]	@ (8002804 <HAL_SPI_MspInit+0x90>)
 80027f0:	f000 fd36 	bl	8003260 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80027f4:	bf00      	nop
 80027f6:	3720      	adds	r7, #32
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	40013000 	.word	0x40013000
 8002800:	40021000 	.word	0x40021000
 8002804:	40010800 	.word	0x40010800

08002808 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002808:	b480      	push	{r7}
 800280a:	b085      	sub	sp, #20
 800280c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800280e:	4b15      	ldr	r3, [pc, #84]	@ (8002864 <HAL_MspInit+0x5c>)
 8002810:	699b      	ldr	r3, [r3, #24]
 8002812:	4a14      	ldr	r2, [pc, #80]	@ (8002864 <HAL_MspInit+0x5c>)
 8002814:	f043 0301 	orr.w	r3, r3, #1
 8002818:	6193      	str	r3, [r2, #24]
 800281a:	4b12      	ldr	r3, [pc, #72]	@ (8002864 <HAL_MspInit+0x5c>)
 800281c:	699b      	ldr	r3, [r3, #24]
 800281e:	f003 0301 	and.w	r3, r3, #1
 8002822:	60bb      	str	r3, [r7, #8]
 8002824:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002826:	4b0f      	ldr	r3, [pc, #60]	@ (8002864 <HAL_MspInit+0x5c>)
 8002828:	69db      	ldr	r3, [r3, #28]
 800282a:	4a0e      	ldr	r2, [pc, #56]	@ (8002864 <HAL_MspInit+0x5c>)
 800282c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002830:	61d3      	str	r3, [r2, #28]
 8002832:	4b0c      	ldr	r3, [pc, #48]	@ (8002864 <HAL_MspInit+0x5c>)
 8002834:	69db      	ldr	r3, [r3, #28]
 8002836:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800283a:	607b      	str	r3, [r7, #4]
 800283c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800283e:	4b0a      	ldr	r3, [pc, #40]	@ (8002868 <HAL_MspInit+0x60>)
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	60fb      	str	r3, [r7, #12]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800284a:	60fb      	str	r3, [r7, #12]
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002852:	60fb      	str	r3, [r7, #12]
 8002854:	4a04      	ldr	r2, [pc, #16]	@ (8002868 <HAL_MspInit+0x60>)
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800285a:	bf00      	nop
 800285c:	3714      	adds	r7, #20
 800285e:	46bd      	mov	sp, r7
 8002860:	bc80      	pop	{r7}
 8002862:	4770      	bx	lr
 8002864:	40021000 	.word	0x40021000
 8002868:	40010000 	.word	0x40010000

0800286c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002870:	bf00      	nop
 8002872:	e7fd      	b.n	8002870 <NMI_Handler+0x4>

08002874 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002874:	b480      	push	{r7}
 8002876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002878:	bf00      	nop
 800287a:	e7fd      	b.n	8002878 <HardFault_Handler+0x4>

0800287c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002880:	bf00      	nop
 8002882:	e7fd      	b.n	8002880 <MemManage_Handler+0x4>

08002884 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002888:	bf00      	nop
 800288a:	e7fd      	b.n	8002888 <BusFault_Handler+0x4>

0800288c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002890:	bf00      	nop
 8002892:	e7fd      	b.n	8002890 <UsageFault_Handler+0x4>

08002894 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002894:	b480      	push	{r7}
 8002896:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002898:	bf00      	nop
 800289a:	46bd      	mov	sp, r7
 800289c:	bc80      	pop	{r7}
 800289e:	4770      	bx	lr

080028a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028a0:	b480      	push	{r7}
 80028a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028a4:	bf00      	nop
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bc80      	pop	{r7}
 80028aa:	4770      	bx	lr

080028ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028ac:	b480      	push	{r7}
 80028ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028b0:	bf00      	nop
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bc80      	pop	{r7}
 80028b6:	4770      	bx	lr

080028b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028bc:	f000 f9ac 	bl	8002c18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028c0:	bf00      	nop
 80028c2:	bd80      	pop	{r7, pc}

080028c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80028c4:	b480      	push	{r7}
 80028c6:	af00      	add	r7, sp, #0
  return 1;
 80028c8:	2301      	movs	r3, #1
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bc80      	pop	{r7}
 80028d0:	4770      	bx	lr

080028d2 <_kill>:

int _kill(int pid, int sig)
{
 80028d2:	b580      	push	{r7, lr}
 80028d4:	b082      	sub	sp, #8
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	6078      	str	r0, [r7, #4]
 80028da:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80028dc:	f003 fb54 	bl	8005f88 <__errno>
 80028e0:	4603      	mov	r3, r0
 80028e2:	2216      	movs	r2, #22
 80028e4:	601a      	str	r2, [r3, #0]
  return -1;
 80028e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3708      	adds	r7, #8
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}

080028f2 <_exit>:

void _exit (int status)
{
 80028f2:	b580      	push	{r7, lr}
 80028f4:	b082      	sub	sp, #8
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80028fa:	f04f 31ff 	mov.w	r1, #4294967295
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f7ff ffe7 	bl	80028d2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002904:	bf00      	nop
 8002906:	e7fd      	b.n	8002904 <_exit+0x12>

08002908 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b086      	sub	sp, #24
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002914:	2300      	movs	r3, #0
 8002916:	617b      	str	r3, [r7, #20]
 8002918:	e00a      	b.n	8002930 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800291a:	f3af 8000 	nop.w
 800291e:	4601      	mov	r1, r0
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	1c5a      	adds	r2, r3, #1
 8002924:	60ba      	str	r2, [r7, #8]
 8002926:	b2ca      	uxtb	r2, r1
 8002928:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	3301      	adds	r3, #1
 800292e:	617b      	str	r3, [r7, #20]
 8002930:	697a      	ldr	r2, [r7, #20]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	429a      	cmp	r2, r3
 8002936:	dbf0      	blt.n	800291a <_read+0x12>
  }

  return len;
 8002938:	687b      	ldr	r3, [r7, #4]
}
 800293a:	4618      	mov	r0, r3
 800293c:	3718      	adds	r7, #24
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}

08002942 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002942:	b580      	push	{r7, lr}
 8002944:	b086      	sub	sp, #24
 8002946:	af00      	add	r7, sp, #0
 8002948:	60f8      	str	r0, [r7, #12]
 800294a:	60b9      	str	r1, [r7, #8]
 800294c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800294e:	2300      	movs	r3, #0
 8002950:	617b      	str	r3, [r7, #20]
 8002952:	e009      	b.n	8002968 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	1c5a      	adds	r2, r3, #1
 8002958:	60ba      	str	r2, [r7, #8]
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	4618      	mov	r0, r3
 800295e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	3301      	adds	r3, #1
 8002966:	617b      	str	r3, [r7, #20]
 8002968:	697a      	ldr	r2, [r7, #20]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	429a      	cmp	r2, r3
 800296e:	dbf1      	blt.n	8002954 <_write+0x12>
  }
  return len;
 8002970:	687b      	ldr	r3, [r7, #4]
}
 8002972:	4618      	mov	r0, r3
 8002974:	3718      	adds	r7, #24
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}

0800297a <_close>:

int _close(int file)
{
 800297a:	b480      	push	{r7}
 800297c:	b083      	sub	sp, #12
 800297e:	af00      	add	r7, sp, #0
 8002980:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002982:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002986:	4618      	mov	r0, r3
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	bc80      	pop	{r7}
 800298e:	4770      	bx	lr

08002990 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80029a0:	605a      	str	r2, [r3, #4]
  return 0;
 80029a2:	2300      	movs	r3, #0
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	370c      	adds	r7, #12
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bc80      	pop	{r7}
 80029ac:	4770      	bx	lr

080029ae <_isatty>:

int _isatty(int file)
{
 80029ae:	b480      	push	{r7}
 80029b0:	b083      	sub	sp, #12
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80029b6:	2301      	movs	r3, #1
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	370c      	adds	r7, #12
 80029bc:	46bd      	mov	sp, r7
 80029be:	bc80      	pop	{r7}
 80029c0:	4770      	bx	lr

080029c2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80029c2:	b480      	push	{r7}
 80029c4:	b085      	sub	sp, #20
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	60f8      	str	r0, [r7, #12]
 80029ca:	60b9      	str	r1, [r7, #8]
 80029cc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80029ce:	2300      	movs	r3, #0
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3714      	adds	r7, #20
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bc80      	pop	{r7}
 80029d8:	4770      	bx	lr
	...

080029dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b086      	sub	sp, #24
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029e4:	4a14      	ldr	r2, [pc, #80]	@ (8002a38 <_sbrk+0x5c>)
 80029e6:	4b15      	ldr	r3, [pc, #84]	@ (8002a3c <_sbrk+0x60>)
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80029f0:	4b13      	ldr	r3, [pc, #76]	@ (8002a40 <_sbrk+0x64>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d102      	bne.n	80029fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80029f8:	4b11      	ldr	r3, [pc, #68]	@ (8002a40 <_sbrk+0x64>)
 80029fa:	4a12      	ldr	r2, [pc, #72]	@ (8002a44 <_sbrk+0x68>)
 80029fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80029fe:	4b10      	ldr	r3, [pc, #64]	@ (8002a40 <_sbrk+0x64>)
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	4413      	add	r3, r2
 8002a06:	693a      	ldr	r2, [r7, #16]
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d207      	bcs.n	8002a1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a0c:	f003 fabc 	bl	8005f88 <__errno>
 8002a10:	4603      	mov	r3, r0
 8002a12:	220c      	movs	r2, #12
 8002a14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a16:	f04f 33ff 	mov.w	r3, #4294967295
 8002a1a:	e009      	b.n	8002a30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a1c:	4b08      	ldr	r3, [pc, #32]	@ (8002a40 <_sbrk+0x64>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a22:	4b07      	ldr	r3, [pc, #28]	@ (8002a40 <_sbrk+0x64>)
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4413      	add	r3, r2
 8002a2a:	4a05      	ldr	r2, [pc, #20]	@ (8002a40 <_sbrk+0x64>)
 8002a2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3718      	adds	r7, #24
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	20005000 	.word	0x20005000
 8002a3c:	00000400 	.word	0x00000400
 8002a40:	20000290 	.word	0x20000290
 8002a44:	20000450 	.word	0x20000450

08002a48 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a4c:	bf00      	nop
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bc80      	pop	{r7}
 8002a52:	4770      	bx	lr

08002a54 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002a58:	4b11      	ldr	r3, [pc, #68]	@ (8002aa0 <MX_USART1_UART_Init+0x4c>)
 8002a5a:	4a12      	ldr	r2, [pc, #72]	@ (8002aa4 <MX_USART1_UART_Init+0x50>)
 8002a5c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002a5e:	4b10      	ldr	r3, [pc, #64]	@ (8002aa0 <MX_USART1_UART_Init+0x4c>)
 8002a60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002a64:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002a66:	4b0e      	ldr	r3, [pc, #56]	@ (8002aa0 <MX_USART1_UART_Init+0x4c>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8002aa0 <MX_USART1_UART_Init+0x4c>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002a72:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa0 <MX_USART1_UART_Init+0x4c>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002a78:	4b09      	ldr	r3, [pc, #36]	@ (8002aa0 <MX_USART1_UART_Init+0x4c>)
 8002a7a:	220c      	movs	r2, #12
 8002a7c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a7e:	4b08      	ldr	r3, [pc, #32]	@ (8002aa0 <MX_USART1_UART_Init+0x4c>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a84:	4b06      	ldr	r3, [pc, #24]	@ (8002aa0 <MX_USART1_UART_Init+0x4c>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002a8a:	4805      	ldr	r0, [pc, #20]	@ (8002aa0 <MX_USART1_UART_Init+0x4c>)
 8002a8c:	f001 ff37 	bl	80048fe <HAL_UART_Init>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d001      	beq.n	8002a9a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002a96:	f7ff fe31 	bl	80026fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002a9a:	bf00      	nop
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	20000294 	.word	0x20000294
 8002aa4:	40013800 	.word	0x40013800

08002aa8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b088      	sub	sp, #32
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab0:	f107 0310 	add.w	r3, r7, #16
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	601a      	str	r2, [r3, #0]
 8002ab8:	605a      	str	r2, [r3, #4]
 8002aba:	609a      	str	r2, [r3, #8]
 8002abc:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a1c      	ldr	r2, [pc, #112]	@ (8002b34 <HAL_UART_MspInit+0x8c>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d131      	bne.n	8002b2c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ac8:	4b1b      	ldr	r3, [pc, #108]	@ (8002b38 <HAL_UART_MspInit+0x90>)
 8002aca:	699b      	ldr	r3, [r3, #24]
 8002acc:	4a1a      	ldr	r2, [pc, #104]	@ (8002b38 <HAL_UART_MspInit+0x90>)
 8002ace:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ad2:	6193      	str	r3, [r2, #24]
 8002ad4:	4b18      	ldr	r3, [pc, #96]	@ (8002b38 <HAL_UART_MspInit+0x90>)
 8002ad6:	699b      	ldr	r3, [r3, #24]
 8002ad8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002adc:	60fb      	str	r3, [r7, #12]
 8002ade:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ae0:	4b15      	ldr	r3, [pc, #84]	@ (8002b38 <HAL_UART_MspInit+0x90>)
 8002ae2:	699b      	ldr	r3, [r3, #24]
 8002ae4:	4a14      	ldr	r2, [pc, #80]	@ (8002b38 <HAL_UART_MspInit+0x90>)
 8002ae6:	f043 0304 	orr.w	r3, r3, #4
 8002aea:	6193      	str	r3, [r2, #24]
 8002aec:	4b12      	ldr	r3, [pc, #72]	@ (8002b38 <HAL_UART_MspInit+0x90>)
 8002aee:	699b      	ldr	r3, [r3, #24]
 8002af0:	f003 0304 	and.w	r3, r3, #4
 8002af4:	60bb      	str	r3, [r7, #8]
 8002af6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002af8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002afc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002afe:	2302      	movs	r3, #2
 8002b00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b02:	2303      	movs	r3, #3
 8002b04:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b06:	f107 0310 	add.w	r3, r7, #16
 8002b0a:	4619      	mov	r1, r3
 8002b0c:	480b      	ldr	r0, [pc, #44]	@ (8002b3c <HAL_UART_MspInit+0x94>)
 8002b0e:	f000 fba7 	bl	8003260 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002b12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b16:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b20:	f107 0310 	add.w	r3, r7, #16
 8002b24:	4619      	mov	r1, r3
 8002b26:	4805      	ldr	r0, [pc, #20]	@ (8002b3c <HAL_UART_MspInit+0x94>)
 8002b28:	f000 fb9a 	bl	8003260 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002b2c:	bf00      	nop
 8002b2e:	3720      	adds	r7, #32
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	40013800 	.word	0x40013800
 8002b38:	40021000 	.word	0x40021000
 8002b3c:	40010800 	.word	0x40010800

08002b40 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002b40:	f7ff ff82 	bl	8002a48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b44:	480b      	ldr	r0, [pc, #44]	@ (8002b74 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002b46:	490c      	ldr	r1, [pc, #48]	@ (8002b78 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002b48:	4a0c      	ldr	r2, [pc, #48]	@ (8002b7c <LoopFillZerobss+0x16>)
  movs r3, #0
 8002b4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b4c:	e002      	b.n	8002b54 <LoopCopyDataInit>

08002b4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b52:	3304      	adds	r3, #4

08002b54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b58:	d3f9      	bcc.n	8002b4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b5a:	4a09      	ldr	r2, [pc, #36]	@ (8002b80 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002b5c:	4c09      	ldr	r4, [pc, #36]	@ (8002b84 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002b5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b60:	e001      	b.n	8002b66 <LoopFillZerobss>

08002b62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b64:	3204      	adds	r2, #4

08002b66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b68:	d3fb      	bcc.n	8002b62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b6a:	f003 fa13 	bl	8005f94 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002b6e:	f7fe fddd 	bl	800172c <main>
  bx lr
 8002b72:	4770      	bx	lr
  ldr r0, =_sdata
 8002b74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b78:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002b7c:	0800a6e8 	.word	0x0800a6e8
  ldr r2, =_sbss
 8002b80:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002b84:	2000044c 	.word	0x2000044c

08002b88 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002b88:	e7fe      	b.n	8002b88 <ADC1_2_IRQHandler>
	...

08002b8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b90:	4b08      	ldr	r3, [pc, #32]	@ (8002bb4 <HAL_Init+0x28>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a07      	ldr	r2, [pc, #28]	@ (8002bb4 <HAL_Init+0x28>)
 8002b96:	f043 0310 	orr.w	r3, r3, #16
 8002b9a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b9c:	2003      	movs	r0, #3
 8002b9e:	f000 f92b 	bl	8002df8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ba2:	200f      	movs	r0, #15
 8002ba4:	f000 f808 	bl	8002bb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ba8:	f7ff fe2e 	bl	8002808 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002bac:	2300      	movs	r3, #0
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	40022000 	.word	0x40022000

08002bb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bc0:	4b12      	ldr	r3, [pc, #72]	@ (8002c0c <HAL_InitTick+0x54>)
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	4b12      	ldr	r3, [pc, #72]	@ (8002c10 <HAL_InitTick+0x58>)
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	4619      	mov	r1, r3
 8002bca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bce:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f000 f935 	bl	8002e46 <HAL_SYSTICK_Config>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d001      	beq.n	8002be6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e00e      	b.n	8002c04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2b0f      	cmp	r3, #15
 8002bea:	d80a      	bhi.n	8002c02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bec:	2200      	movs	r2, #0
 8002bee:	6879      	ldr	r1, [r7, #4]
 8002bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8002bf4:	f000 f90b 	bl	8002e0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bf8:	4a06      	ldr	r2, [pc, #24]	@ (8002c14 <HAL_InitTick+0x5c>)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	e000      	b.n	8002c04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3708      	adds	r7, #8
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	20000004 	.word	0x20000004
 8002c10:	2000000c 	.word	0x2000000c
 8002c14:	20000008 	.word	0x20000008

08002c18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c1c:	4b05      	ldr	r3, [pc, #20]	@ (8002c34 <HAL_IncTick+0x1c>)
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	461a      	mov	r2, r3
 8002c22:	4b05      	ldr	r3, [pc, #20]	@ (8002c38 <HAL_IncTick+0x20>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4413      	add	r3, r2
 8002c28:	4a03      	ldr	r2, [pc, #12]	@ (8002c38 <HAL_IncTick+0x20>)
 8002c2a:	6013      	str	r3, [r2, #0]
}
 8002c2c:	bf00      	nop
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bc80      	pop	{r7}
 8002c32:	4770      	bx	lr
 8002c34:	2000000c 	.word	0x2000000c
 8002c38:	200002dc 	.word	0x200002dc

08002c3c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0
  return uwTick;
 8002c40:	4b02      	ldr	r3, [pc, #8]	@ (8002c4c <HAL_GetTick+0x10>)
 8002c42:	681b      	ldr	r3, [r3, #0]
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bc80      	pop	{r7}
 8002c4a:	4770      	bx	lr
 8002c4c:	200002dc 	.word	0x200002dc

08002c50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b084      	sub	sp, #16
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c58:	f7ff fff0 	bl	8002c3c <HAL_GetTick>
 8002c5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c68:	d005      	beq.n	8002c76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c6a:	4b0a      	ldr	r3, [pc, #40]	@ (8002c94 <HAL_Delay+0x44>)
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	461a      	mov	r2, r3
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	4413      	add	r3, r2
 8002c74:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002c76:	bf00      	nop
 8002c78:	f7ff ffe0 	bl	8002c3c <HAL_GetTick>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	68fa      	ldr	r2, [r7, #12]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d8f7      	bhi.n	8002c78 <HAL_Delay+0x28>
  {
  }
}
 8002c88:	bf00      	nop
 8002c8a:	bf00      	nop
 8002c8c:	3710      	adds	r7, #16
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	2000000c 	.word	0x2000000c

08002c98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b085      	sub	sp, #20
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	f003 0307 	and.w	r3, r3, #7
 8002ca6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ca8:	4b0c      	ldr	r3, [pc, #48]	@ (8002cdc <__NVIC_SetPriorityGrouping+0x44>)
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cae:	68ba      	ldr	r2, [r7, #8]
 8002cb0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cc0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002cc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cca:	4a04      	ldr	r2, [pc, #16]	@ (8002cdc <__NVIC_SetPriorityGrouping+0x44>)
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	60d3      	str	r3, [r2, #12]
}
 8002cd0:	bf00      	nop
 8002cd2:	3714      	adds	r7, #20
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bc80      	pop	{r7}
 8002cd8:	4770      	bx	lr
 8002cda:	bf00      	nop
 8002cdc:	e000ed00 	.word	0xe000ed00

08002ce0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ce4:	4b04      	ldr	r3, [pc, #16]	@ (8002cf8 <__NVIC_GetPriorityGrouping+0x18>)
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	0a1b      	lsrs	r3, r3, #8
 8002cea:	f003 0307 	and.w	r3, r3, #7
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bc80      	pop	{r7}
 8002cf4:	4770      	bx	lr
 8002cf6:	bf00      	nop
 8002cf8:	e000ed00 	.word	0xe000ed00

08002cfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b083      	sub	sp, #12
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	4603      	mov	r3, r0
 8002d04:	6039      	str	r1, [r7, #0]
 8002d06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	db0a      	blt.n	8002d26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	b2da      	uxtb	r2, r3
 8002d14:	490c      	ldr	r1, [pc, #48]	@ (8002d48 <__NVIC_SetPriority+0x4c>)
 8002d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d1a:	0112      	lsls	r2, r2, #4
 8002d1c:	b2d2      	uxtb	r2, r2
 8002d1e:	440b      	add	r3, r1
 8002d20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d24:	e00a      	b.n	8002d3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	b2da      	uxtb	r2, r3
 8002d2a:	4908      	ldr	r1, [pc, #32]	@ (8002d4c <__NVIC_SetPriority+0x50>)
 8002d2c:	79fb      	ldrb	r3, [r7, #7]
 8002d2e:	f003 030f 	and.w	r3, r3, #15
 8002d32:	3b04      	subs	r3, #4
 8002d34:	0112      	lsls	r2, r2, #4
 8002d36:	b2d2      	uxtb	r2, r2
 8002d38:	440b      	add	r3, r1
 8002d3a:	761a      	strb	r2, [r3, #24]
}
 8002d3c:	bf00      	nop
 8002d3e:	370c      	adds	r7, #12
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bc80      	pop	{r7}
 8002d44:	4770      	bx	lr
 8002d46:	bf00      	nop
 8002d48:	e000e100 	.word	0xe000e100
 8002d4c:	e000ed00 	.word	0xe000ed00

08002d50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b089      	sub	sp, #36	@ 0x24
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	60f8      	str	r0, [r7, #12]
 8002d58:	60b9      	str	r1, [r7, #8]
 8002d5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	f003 0307 	and.w	r3, r3, #7
 8002d62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d64:	69fb      	ldr	r3, [r7, #28]
 8002d66:	f1c3 0307 	rsb	r3, r3, #7
 8002d6a:	2b04      	cmp	r3, #4
 8002d6c:	bf28      	it	cs
 8002d6e:	2304      	movcs	r3, #4
 8002d70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	3304      	adds	r3, #4
 8002d76:	2b06      	cmp	r3, #6
 8002d78:	d902      	bls.n	8002d80 <NVIC_EncodePriority+0x30>
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	3b03      	subs	r3, #3
 8002d7e:	e000      	b.n	8002d82 <NVIC_EncodePriority+0x32>
 8002d80:	2300      	movs	r3, #0
 8002d82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d84:	f04f 32ff 	mov.w	r2, #4294967295
 8002d88:	69bb      	ldr	r3, [r7, #24]
 8002d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8e:	43da      	mvns	r2, r3
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	401a      	ands	r2, r3
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d98:	f04f 31ff 	mov.w	r1, #4294967295
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	fa01 f303 	lsl.w	r3, r1, r3
 8002da2:	43d9      	mvns	r1, r3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002da8:	4313      	orrs	r3, r2
         );
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3724      	adds	r7, #36	@ 0x24
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bc80      	pop	{r7}
 8002db2:	4770      	bx	lr

08002db4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	3b01      	subs	r3, #1
 8002dc0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002dc4:	d301      	bcc.n	8002dca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e00f      	b.n	8002dea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dca:	4a0a      	ldr	r2, [pc, #40]	@ (8002df4 <SysTick_Config+0x40>)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	3b01      	subs	r3, #1
 8002dd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002dd2:	210f      	movs	r1, #15
 8002dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8002dd8:	f7ff ff90 	bl	8002cfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ddc:	4b05      	ldr	r3, [pc, #20]	@ (8002df4 <SysTick_Config+0x40>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002de2:	4b04      	ldr	r3, [pc, #16]	@ (8002df4 <SysTick_Config+0x40>)
 8002de4:	2207      	movs	r2, #7
 8002de6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3708      	adds	r7, #8
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	e000e010 	.word	0xe000e010

08002df8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b082      	sub	sp, #8
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	f7ff ff49 	bl	8002c98 <__NVIC_SetPriorityGrouping>
}
 8002e06:	bf00      	nop
 8002e08:	3708      	adds	r7, #8
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}

08002e0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e0e:	b580      	push	{r7, lr}
 8002e10:	b086      	sub	sp, #24
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	4603      	mov	r3, r0
 8002e16:	60b9      	str	r1, [r7, #8]
 8002e18:	607a      	str	r2, [r7, #4]
 8002e1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e20:	f7ff ff5e 	bl	8002ce0 <__NVIC_GetPriorityGrouping>
 8002e24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e26:	687a      	ldr	r2, [r7, #4]
 8002e28:	68b9      	ldr	r1, [r7, #8]
 8002e2a:	6978      	ldr	r0, [r7, #20]
 8002e2c:	f7ff ff90 	bl	8002d50 <NVIC_EncodePriority>
 8002e30:	4602      	mov	r2, r0
 8002e32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e36:	4611      	mov	r1, r2
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f7ff ff5f 	bl	8002cfc <__NVIC_SetPriority>
}
 8002e3e:	bf00      	nop
 8002e40:	3718      	adds	r7, #24
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}

08002e46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e46:	b580      	push	{r7, lr}
 8002e48:	b082      	sub	sp, #8
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e4e:	6878      	ldr	r0, [r7, #4]
 8002e50:	f7ff ffb0 	bl	8002db4 <SysTick_Config>
 8002e54:	4603      	mov	r3, r0
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3708      	adds	r7, #8
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
	...

08002e60 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002e60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e62:	b087      	sub	sp, #28
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	60f8      	str	r0, [r7, #12]
 8002e68:	60b9      	str	r1, [r7, #8]
 8002e6a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8002e72:	2300      	movs	r3, #0
 8002e74:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8002e76:	2300      	movs	r3, #0
 8002e78:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002e7a:	4b2f      	ldr	r3, [pc, #188]	@ (8002f38 <HAL_FLASH_Program+0xd8>)
 8002e7c:	7e1b      	ldrb	r3, [r3, #24]
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d101      	bne.n	8002e86 <HAL_FLASH_Program+0x26>
 8002e82:	2302      	movs	r3, #2
 8002e84:	e054      	b.n	8002f30 <HAL_FLASH_Program+0xd0>
 8002e86:	4b2c      	ldr	r3, [pc, #176]	@ (8002f38 <HAL_FLASH_Program+0xd8>)
 8002e88:	2201      	movs	r2, #1
 8002e8a:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002e8c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002e90:	f000 f8a8 	bl	8002fe4 <FLASH_WaitForLastOperation>
 8002e94:	4603      	mov	r3, r0
 8002e96:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002e98:	7dfb      	ldrb	r3, [r7, #23]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d144      	bne.n	8002f28 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d102      	bne.n	8002eaa <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	757b      	strb	r3, [r7, #21]
 8002ea8:	e007      	b.n	8002eba <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2b02      	cmp	r3, #2
 8002eae:	d102      	bne.n	8002eb6 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002eb0:	2302      	movs	r3, #2
 8002eb2:	757b      	strb	r3, [r7, #21]
 8002eb4:	e001      	b.n	8002eba <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002eb6:	2304      	movs	r3, #4
 8002eb8:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8002eba:	2300      	movs	r3, #0
 8002ebc:	75bb      	strb	r3, [r7, #22]
 8002ebe:	e02d      	b.n	8002f1c <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002ec0:	7dbb      	ldrb	r3, [r7, #22]
 8002ec2:	005a      	lsls	r2, r3, #1
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	eb02 0c03 	add.w	ip, r2, r3
 8002eca:	7dbb      	ldrb	r3, [r7, #22]
 8002ecc:	0119      	lsls	r1, r3, #4
 8002ece:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002ed2:	f1c1 0620 	rsb	r6, r1, #32
 8002ed6:	f1a1 0020 	sub.w	r0, r1, #32
 8002eda:	fa22 f401 	lsr.w	r4, r2, r1
 8002ede:	fa03 f606 	lsl.w	r6, r3, r6
 8002ee2:	4334      	orrs	r4, r6
 8002ee4:	fa23 f000 	lsr.w	r0, r3, r0
 8002ee8:	4304      	orrs	r4, r0
 8002eea:	fa23 f501 	lsr.w	r5, r3, r1
 8002eee:	b2a3      	uxth	r3, r4
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	4660      	mov	r0, ip
 8002ef4:	f000 f85a 	bl	8002fac <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002ef8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002efc:	f000 f872 	bl	8002fe4 <FLASH_WaitForLastOperation>
 8002f00:	4603      	mov	r3, r0
 8002f02:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002f04:	4b0d      	ldr	r3, [pc, #52]	@ (8002f3c <HAL_FLASH_Program+0xdc>)
 8002f06:	691b      	ldr	r3, [r3, #16]
 8002f08:	4a0c      	ldr	r2, [pc, #48]	@ (8002f3c <HAL_FLASH_Program+0xdc>)
 8002f0a:	f023 0301 	bic.w	r3, r3, #1
 8002f0e:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8002f10:	7dfb      	ldrb	r3, [r7, #23]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d107      	bne.n	8002f26 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8002f16:	7dbb      	ldrb	r3, [r7, #22]
 8002f18:	3301      	adds	r3, #1
 8002f1a:	75bb      	strb	r3, [r7, #22]
 8002f1c:	7dba      	ldrb	r2, [r7, #22]
 8002f1e:	7d7b      	ldrb	r3, [r7, #21]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d3cd      	bcc.n	8002ec0 <HAL_FLASH_Program+0x60>
 8002f24:	e000      	b.n	8002f28 <HAL_FLASH_Program+0xc8>
      {
        break;
 8002f26:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002f28:	4b03      	ldr	r3, [pc, #12]	@ (8002f38 <HAL_FLASH_Program+0xd8>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	761a      	strb	r2, [r3, #24]

  return status;
 8002f2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	371c      	adds	r7, #28
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f38:	200002e0 	.word	0x200002e0
 8002f3c:	40022000 	.word	0x40022000

08002f40 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b083      	sub	sp, #12
 8002f44:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002f46:	2300      	movs	r3, #0
 8002f48:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8002f80 <HAL_FLASH_Unlock+0x40>)
 8002f4c:	691b      	ldr	r3, [r3, #16]
 8002f4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d00d      	beq.n	8002f72 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002f56:	4b0a      	ldr	r3, [pc, #40]	@ (8002f80 <HAL_FLASH_Unlock+0x40>)
 8002f58:	4a0a      	ldr	r2, [pc, #40]	@ (8002f84 <HAL_FLASH_Unlock+0x44>)
 8002f5a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002f5c:	4b08      	ldr	r3, [pc, #32]	@ (8002f80 <HAL_FLASH_Unlock+0x40>)
 8002f5e:	4a0a      	ldr	r2, [pc, #40]	@ (8002f88 <HAL_FLASH_Unlock+0x48>)
 8002f60:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002f62:	4b07      	ldr	r3, [pc, #28]	@ (8002f80 <HAL_FLASH_Unlock+0x40>)
 8002f64:	691b      	ldr	r3, [r3, #16]
 8002f66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d001      	beq.n	8002f72 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8002f72:	79fb      	ldrb	r3, [r7, #7]
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	370c      	adds	r7, #12
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bc80      	pop	{r7}
 8002f7c:	4770      	bx	lr
 8002f7e:	bf00      	nop
 8002f80:	40022000 	.word	0x40022000
 8002f84:	45670123 	.word	0x45670123
 8002f88:	cdef89ab 	.word	0xcdef89ab

08002f8c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002f90:	4b05      	ldr	r3, [pc, #20]	@ (8002fa8 <HAL_FLASH_Lock+0x1c>)
 8002f92:	691b      	ldr	r3, [r3, #16]
 8002f94:	4a04      	ldr	r2, [pc, #16]	@ (8002fa8 <HAL_FLASH_Lock+0x1c>)
 8002f96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f9a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8002f9c:	2300      	movs	r3, #0
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bc80      	pop	{r7}
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	40022000 	.word	0x40022000

08002fac <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
 8002fb4:	460b      	mov	r3, r1
 8002fb6:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002fb8:	4b08      	ldr	r3, [pc, #32]	@ (8002fdc <FLASH_Program_HalfWord+0x30>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002fbe:	4b08      	ldr	r3, [pc, #32]	@ (8002fe0 <FLASH_Program_HalfWord+0x34>)
 8002fc0:	691b      	ldr	r3, [r3, #16]
 8002fc2:	4a07      	ldr	r2, [pc, #28]	@ (8002fe0 <FLASH_Program_HalfWord+0x34>)
 8002fc4:	f043 0301 	orr.w	r3, r3, #1
 8002fc8:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	887a      	ldrh	r2, [r7, #2]
 8002fce:	801a      	strh	r2, [r3, #0]
}
 8002fd0:	bf00      	nop
 8002fd2:	370c      	adds	r7, #12
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bc80      	pop	{r7}
 8002fd8:	4770      	bx	lr
 8002fda:	bf00      	nop
 8002fdc:	200002e0 	.word	0x200002e0
 8002fe0:	40022000 	.word	0x40022000

08002fe4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8002fec:	f7ff fe26 	bl	8002c3c <HAL_GetTick>
 8002ff0:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002ff2:	e010      	b.n	8003016 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ffa:	d00c      	beq.n	8003016 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d007      	beq.n	8003012 <FLASH_WaitForLastOperation+0x2e>
 8003002:	f7ff fe1b 	bl	8002c3c <HAL_GetTick>
 8003006:	4602      	mov	r2, r0
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	1ad3      	subs	r3, r2, r3
 800300c:	687a      	ldr	r2, [r7, #4]
 800300e:	429a      	cmp	r2, r3
 8003010:	d201      	bcs.n	8003016 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	e025      	b.n	8003062 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003016:	4b15      	ldr	r3, [pc, #84]	@ (800306c <FLASH_WaitForLastOperation+0x88>)
 8003018:	68db      	ldr	r3, [r3, #12]
 800301a:	f003 0301 	and.w	r3, r3, #1
 800301e:	2b00      	cmp	r3, #0
 8003020:	d1e8      	bne.n	8002ff4 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003022:	4b12      	ldr	r3, [pc, #72]	@ (800306c <FLASH_WaitForLastOperation+0x88>)
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	f003 0320 	and.w	r3, r3, #32
 800302a:	2b00      	cmp	r3, #0
 800302c:	d002      	beq.n	8003034 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800302e:	4b0f      	ldr	r3, [pc, #60]	@ (800306c <FLASH_WaitForLastOperation+0x88>)
 8003030:	2220      	movs	r2, #32
 8003032:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003034:	4b0d      	ldr	r3, [pc, #52]	@ (800306c <FLASH_WaitForLastOperation+0x88>)
 8003036:	68db      	ldr	r3, [r3, #12]
 8003038:	f003 0310 	and.w	r3, r3, #16
 800303c:	2b00      	cmp	r3, #0
 800303e:	d10b      	bne.n	8003058 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003040:	4b0a      	ldr	r3, [pc, #40]	@ (800306c <FLASH_WaitForLastOperation+0x88>)
 8003042:	69db      	ldr	r3, [r3, #28]
 8003044:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003048:	2b00      	cmp	r3, #0
 800304a:	d105      	bne.n	8003058 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800304c:	4b07      	ldr	r3, [pc, #28]	@ (800306c <FLASH_WaitForLastOperation+0x88>)
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003054:	2b00      	cmp	r3, #0
 8003056:	d003      	beq.n	8003060 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003058:	f000 f80a 	bl	8003070 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e000      	b.n	8003062 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8003060:	2300      	movs	r3, #0
}
 8003062:	4618      	mov	r0, r3
 8003064:	3710      	adds	r7, #16
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}
 800306a:	bf00      	nop
 800306c:	40022000 	.word	0x40022000

08003070 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8003076:	2300      	movs	r3, #0
 8003078:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800307a:	4b23      	ldr	r3, [pc, #140]	@ (8003108 <FLASH_SetErrorCode+0x98>)
 800307c:	68db      	ldr	r3, [r3, #12]
 800307e:	f003 0310 	and.w	r3, r3, #16
 8003082:	2b00      	cmp	r3, #0
 8003084:	d009      	beq.n	800309a <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003086:	4b21      	ldr	r3, [pc, #132]	@ (800310c <FLASH_SetErrorCode+0x9c>)
 8003088:	69db      	ldr	r3, [r3, #28]
 800308a:	f043 0302 	orr.w	r3, r3, #2
 800308e:	4a1f      	ldr	r2, [pc, #124]	@ (800310c <FLASH_SetErrorCode+0x9c>)
 8003090:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f043 0310 	orr.w	r3, r3, #16
 8003098:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800309a:	4b1b      	ldr	r3, [pc, #108]	@ (8003108 <FLASH_SetErrorCode+0x98>)
 800309c:	68db      	ldr	r3, [r3, #12]
 800309e:	f003 0304 	and.w	r3, r3, #4
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d009      	beq.n	80030ba <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80030a6:	4b19      	ldr	r3, [pc, #100]	@ (800310c <FLASH_SetErrorCode+0x9c>)
 80030a8:	69db      	ldr	r3, [r3, #28]
 80030aa:	f043 0301 	orr.w	r3, r3, #1
 80030ae:	4a17      	ldr	r2, [pc, #92]	@ (800310c <FLASH_SetErrorCode+0x9c>)
 80030b0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	f043 0304 	orr.w	r3, r3, #4
 80030b8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80030ba:	4b13      	ldr	r3, [pc, #76]	@ (8003108 <FLASH_SetErrorCode+0x98>)
 80030bc:	69db      	ldr	r3, [r3, #28]
 80030be:	f003 0301 	and.w	r3, r3, #1
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d00b      	beq.n	80030de <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80030c6:	4b11      	ldr	r3, [pc, #68]	@ (800310c <FLASH_SetErrorCode+0x9c>)
 80030c8:	69db      	ldr	r3, [r3, #28]
 80030ca:	f043 0304 	orr.w	r3, r3, #4
 80030ce:	4a0f      	ldr	r2, [pc, #60]	@ (800310c <FLASH_SetErrorCode+0x9c>)
 80030d0:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80030d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003108 <FLASH_SetErrorCode+0x98>)
 80030d4:	69db      	ldr	r3, [r3, #28]
 80030d6:	4a0c      	ldr	r2, [pc, #48]	@ (8003108 <FLASH_SetErrorCode+0x98>)
 80030d8:	f023 0301 	bic.w	r3, r3, #1
 80030dc:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	f240 1201 	movw	r2, #257	@ 0x101
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d106      	bne.n	80030f6 <FLASH_SetErrorCode+0x86>
 80030e8:	4b07      	ldr	r3, [pc, #28]	@ (8003108 <FLASH_SetErrorCode+0x98>)
 80030ea:	69db      	ldr	r3, [r3, #28]
 80030ec:	4a06      	ldr	r2, [pc, #24]	@ (8003108 <FLASH_SetErrorCode+0x98>)
 80030ee:	f023 0301 	bic.w	r3, r3, #1
 80030f2:	61d3      	str	r3, [r2, #28]
}  
 80030f4:	e002      	b.n	80030fc <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80030f6:	4a04      	ldr	r2, [pc, #16]	@ (8003108 <FLASH_SetErrorCode+0x98>)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	60d3      	str	r3, [r2, #12]
}  
 80030fc:	bf00      	nop
 80030fe:	370c      	adds	r7, #12
 8003100:	46bd      	mov	sp, r7
 8003102:	bc80      	pop	{r7}
 8003104:	4770      	bx	lr
 8003106:	bf00      	nop
 8003108:	40022000 	.word	0x40022000
 800310c:	200002e0 	.word	0x200002e0

08003110 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 800311e:	2300      	movs	r3, #0
 8003120:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003122:	4b2f      	ldr	r3, [pc, #188]	@ (80031e0 <HAL_FLASHEx_Erase+0xd0>)
 8003124:	7e1b      	ldrb	r3, [r3, #24]
 8003126:	2b01      	cmp	r3, #1
 8003128:	d101      	bne.n	800312e <HAL_FLASHEx_Erase+0x1e>
 800312a:	2302      	movs	r3, #2
 800312c:	e053      	b.n	80031d6 <HAL_FLASHEx_Erase+0xc6>
 800312e:	4b2c      	ldr	r3, [pc, #176]	@ (80031e0 <HAL_FLASHEx_Erase+0xd0>)
 8003130:	2201      	movs	r2, #1
 8003132:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2b02      	cmp	r3, #2
 800313a:	d116      	bne.n	800316a <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800313c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003140:	f7ff ff50 	bl	8002fe4 <FLASH_WaitForLastOperation>
 8003144:	4603      	mov	r3, r0
 8003146:	2b00      	cmp	r3, #0
 8003148:	d141      	bne.n	80031ce <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 800314a:	2001      	movs	r0, #1
 800314c:	f000 f84c 	bl	80031e8 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003150:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003154:	f7ff ff46 	bl	8002fe4 <FLASH_WaitForLastOperation>
 8003158:	4603      	mov	r3, r0
 800315a:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 800315c:	4b21      	ldr	r3, [pc, #132]	@ (80031e4 <HAL_FLASHEx_Erase+0xd4>)
 800315e:	691b      	ldr	r3, [r3, #16]
 8003160:	4a20      	ldr	r2, [pc, #128]	@ (80031e4 <HAL_FLASHEx_Erase+0xd4>)
 8003162:	f023 0304 	bic.w	r3, r3, #4
 8003166:	6113      	str	r3, [r2, #16]
 8003168:	e031      	b.n	80031ce <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800316a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800316e:	f7ff ff39 	bl	8002fe4 <FLASH_WaitForLastOperation>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d12a      	bne.n	80031ce <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	f04f 32ff 	mov.w	r2, #4294967295
 800317e:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	60bb      	str	r3, [r7, #8]
 8003186:	e019      	b.n	80031bc <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8003188:	68b8      	ldr	r0, [r7, #8]
 800318a:	f000 f849 	bl	8003220 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800318e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003192:	f7ff ff27 	bl	8002fe4 <FLASH_WaitForLastOperation>
 8003196:	4603      	mov	r3, r0
 8003198:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800319a:	4b12      	ldr	r3, [pc, #72]	@ (80031e4 <HAL_FLASHEx_Erase+0xd4>)
 800319c:	691b      	ldr	r3, [r3, #16]
 800319e:	4a11      	ldr	r2, [pc, #68]	@ (80031e4 <HAL_FLASHEx_Erase+0xd4>)
 80031a0:	f023 0302 	bic.w	r3, r3, #2
 80031a4:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 80031a6:	7bfb      	ldrb	r3, [r7, #15]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d003      	beq.n	80031b4 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	68ba      	ldr	r2, [r7, #8]
 80031b0:	601a      	str	r2, [r3, #0]
            break;
 80031b2:	e00c      	b.n	80031ce <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80031ba:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	029a      	lsls	r2, r3, #10
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	4413      	add	r3, r2
 80031c8:	68ba      	ldr	r2, [r7, #8]
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d3dc      	bcc.n	8003188 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80031ce:	4b04      	ldr	r3, [pc, #16]	@ (80031e0 <HAL_FLASHEx_Erase+0xd0>)
 80031d0:	2200      	movs	r2, #0
 80031d2:	761a      	strb	r2, [r3, #24]

  return status;
 80031d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3710      	adds	r7, #16
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	200002e0 	.word	0x200002e0
 80031e4:	40022000 	.word	0x40022000

080031e8 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b083      	sub	sp, #12
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80031f0:	4b09      	ldr	r3, [pc, #36]	@ (8003218 <FLASH_MassErase+0x30>)
 80031f2:	2200      	movs	r2, #0
 80031f4:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80031f6:	4b09      	ldr	r3, [pc, #36]	@ (800321c <FLASH_MassErase+0x34>)
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	4a08      	ldr	r2, [pc, #32]	@ (800321c <FLASH_MassErase+0x34>)
 80031fc:	f043 0304 	orr.w	r3, r3, #4
 8003200:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003202:	4b06      	ldr	r3, [pc, #24]	@ (800321c <FLASH_MassErase+0x34>)
 8003204:	691b      	ldr	r3, [r3, #16]
 8003206:	4a05      	ldr	r2, [pc, #20]	@ (800321c <FLASH_MassErase+0x34>)
 8003208:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800320c:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800320e:	bf00      	nop
 8003210:	370c      	adds	r7, #12
 8003212:	46bd      	mov	sp, r7
 8003214:	bc80      	pop	{r7}
 8003216:	4770      	bx	lr
 8003218:	200002e0 	.word	0x200002e0
 800321c:	40022000 	.word	0x40022000

08003220 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003228:	4b0b      	ldr	r3, [pc, #44]	@ (8003258 <FLASH_PageErase+0x38>)
 800322a:	2200      	movs	r2, #0
 800322c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800322e:	4b0b      	ldr	r3, [pc, #44]	@ (800325c <FLASH_PageErase+0x3c>)
 8003230:	691b      	ldr	r3, [r3, #16]
 8003232:	4a0a      	ldr	r2, [pc, #40]	@ (800325c <FLASH_PageErase+0x3c>)
 8003234:	f043 0302 	orr.w	r3, r3, #2
 8003238:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800323a:	4a08      	ldr	r2, [pc, #32]	@ (800325c <FLASH_PageErase+0x3c>)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003240:	4b06      	ldr	r3, [pc, #24]	@ (800325c <FLASH_PageErase+0x3c>)
 8003242:	691b      	ldr	r3, [r3, #16]
 8003244:	4a05      	ldr	r2, [pc, #20]	@ (800325c <FLASH_PageErase+0x3c>)
 8003246:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800324a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800324c:	bf00      	nop
 800324e:	370c      	adds	r7, #12
 8003250:	46bd      	mov	sp, r7
 8003252:	bc80      	pop	{r7}
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	200002e0 	.word	0x200002e0
 800325c:	40022000 	.word	0x40022000

08003260 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003260:	b480      	push	{r7}
 8003262:	b08b      	sub	sp, #44	@ 0x2c
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
 8003268:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800326a:	2300      	movs	r3, #0
 800326c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800326e:	2300      	movs	r3, #0
 8003270:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003272:	e169      	b.n	8003548 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003274:	2201      	movs	r2, #1
 8003276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003278:	fa02 f303 	lsl.w	r3, r2, r3
 800327c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	69fa      	ldr	r2, [r7, #28]
 8003284:	4013      	ands	r3, r2
 8003286:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003288:	69ba      	ldr	r2, [r7, #24]
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	429a      	cmp	r2, r3
 800328e:	f040 8158 	bne.w	8003542 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	4a9a      	ldr	r2, [pc, #616]	@ (8003500 <HAL_GPIO_Init+0x2a0>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d05e      	beq.n	800335a <HAL_GPIO_Init+0xfa>
 800329c:	4a98      	ldr	r2, [pc, #608]	@ (8003500 <HAL_GPIO_Init+0x2a0>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d875      	bhi.n	800338e <HAL_GPIO_Init+0x12e>
 80032a2:	4a98      	ldr	r2, [pc, #608]	@ (8003504 <HAL_GPIO_Init+0x2a4>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d058      	beq.n	800335a <HAL_GPIO_Init+0xfa>
 80032a8:	4a96      	ldr	r2, [pc, #600]	@ (8003504 <HAL_GPIO_Init+0x2a4>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d86f      	bhi.n	800338e <HAL_GPIO_Init+0x12e>
 80032ae:	4a96      	ldr	r2, [pc, #600]	@ (8003508 <HAL_GPIO_Init+0x2a8>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d052      	beq.n	800335a <HAL_GPIO_Init+0xfa>
 80032b4:	4a94      	ldr	r2, [pc, #592]	@ (8003508 <HAL_GPIO_Init+0x2a8>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d869      	bhi.n	800338e <HAL_GPIO_Init+0x12e>
 80032ba:	4a94      	ldr	r2, [pc, #592]	@ (800350c <HAL_GPIO_Init+0x2ac>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d04c      	beq.n	800335a <HAL_GPIO_Init+0xfa>
 80032c0:	4a92      	ldr	r2, [pc, #584]	@ (800350c <HAL_GPIO_Init+0x2ac>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d863      	bhi.n	800338e <HAL_GPIO_Init+0x12e>
 80032c6:	4a92      	ldr	r2, [pc, #584]	@ (8003510 <HAL_GPIO_Init+0x2b0>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d046      	beq.n	800335a <HAL_GPIO_Init+0xfa>
 80032cc:	4a90      	ldr	r2, [pc, #576]	@ (8003510 <HAL_GPIO_Init+0x2b0>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d85d      	bhi.n	800338e <HAL_GPIO_Init+0x12e>
 80032d2:	2b12      	cmp	r3, #18
 80032d4:	d82a      	bhi.n	800332c <HAL_GPIO_Init+0xcc>
 80032d6:	2b12      	cmp	r3, #18
 80032d8:	d859      	bhi.n	800338e <HAL_GPIO_Init+0x12e>
 80032da:	a201      	add	r2, pc, #4	@ (adr r2, 80032e0 <HAL_GPIO_Init+0x80>)
 80032dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032e0:	0800335b 	.word	0x0800335b
 80032e4:	08003335 	.word	0x08003335
 80032e8:	08003347 	.word	0x08003347
 80032ec:	08003389 	.word	0x08003389
 80032f0:	0800338f 	.word	0x0800338f
 80032f4:	0800338f 	.word	0x0800338f
 80032f8:	0800338f 	.word	0x0800338f
 80032fc:	0800338f 	.word	0x0800338f
 8003300:	0800338f 	.word	0x0800338f
 8003304:	0800338f 	.word	0x0800338f
 8003308:	0800338f 	.word	0x0800338f
 800330c:	0800338f 	.word	0x0800338f
 8003310:	0800338f 	.word	0x0800338f
 8003314:	0800338f 	.word	0x0800338f
 8003318:	0800338f 	.word	0x0800338f
 800331c:	0800338f 	.word	0x0800338f
 8003320:	0800338f 	.word	0x0800338f
 8003324:	0800333d 	.word	0x0800333d
 8003328:	08003351 	.word	0x08003351
 800332c:	4a79      	ldr	r2, [pc, #484]	@ (8003514 <HAL_GPIO_Init+0x2b4>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d013      	beq.n	800335a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003332:	e02c      	b.n	800338e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	623b      	str	r3, [r7, #32]
          break;
 800333a:	e029      	b.n	8003390 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	68db      	ldr	r3, [r3, #12]
 8003340:	3304      	adds	r3, #4
 8003342:	623b      	str	r3, [r7, #32]
          break;
 8003344:	e024      	b.n	8003390 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	68db      	ldr	r3, [r3, #12]
 800334a:	3308      	adds	r3, #8
 800334c:	623b      	str	r3, [r7, #32]
          break;
 800334e:	e01f      	b.n	8003390 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	330c      	adds	r3, #12
 8003356:	623b      	str	r3, [r7, #32]
          break;
 8003358:	e01a      	b.n	8003390 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d102      	bne.n	8003368 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003362:	2304      	movs	r3, #4
 8003364:	623b      	str	r3, [r7, #32]
          break;
 8003366:	e013      	b.n	8003390 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	2b01      	cmp	r3, #1
 800336e:	d105      	bne.n	800337c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003370:	2308      	movs	r3, #8
 8003372:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	69fa      	ldr	r2, [r7, #28]
 8003378:	611a      	str	r2, [r3, #16]
          break;
 800337a:	e009      	b.n	8003390 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800337c:	2308      	movs	r3, #8
 800337e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	69fa      	ldr	r2, [r7, #28]
 8003384:	615a      	str	r2, [r3, #20]
          break;
 8003386:	e003      	b.n	8003390 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003388:	2300      	movs	r3, #0
 800338a:	623b      	str	r3, [r7, #32]
          break;
 800338c:	e000      	b.n	8003390 <HAL_GPIO_Init+0x130>
          break;
 800338e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003390:	69bb      	ldr	r3, [r7, #24]
 8003392:	2bff      	cmp	r3, #255	@ 0xff
 8003394:	d801      	bhi.n	800339a <HAL_GPIO_Init+0x13a>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	e001      	b.n	800339e <HAL_GPIO_Init+0x13e>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	3304      	adds	r3, #4
 800339e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80033a0:	69bb      	ldr	r3, [r7, #24]
 80033a2:	2bff      	cmp	r3, #255	@ 0xff
 80033a4:	d802      	bhi.n	80033ac <HAL_GPIO_Init+0x14c>
 80033a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	e002      	b.n	80033b2 <HAL_GPIO_Init+0x152>
 80033ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ae:	3b08      	subs	r3, #8
 80033b0:	009b      	lsls	r3, r3, #2
 80033b2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	210f      	movs	r1, #15
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	fa01 f303 	lsl.w	r3, r1, r3
 80033c0:	43db      	mvns	r3, r3
 80033c2:	401a      	ands	r2, r3
 80033c4:	6a39      	ldr	r1, [r7, #32]
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	fa01 f303 	lsl.w	r3, r1, r3
 80033cc:	431a      	orrs	r2, r3
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033da:	2b00      	cmp	r3, #0
 80033dc:	f000 80b1 	beq.w	8003542 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80033e0:	4b4d      	ldr	r3, [pc, #308]	@ (8003518 <HAL_GPIO_Init+0x2b8>)
 80033e2:	699b      	ldr	r3, [r3, #24]
 80033e4:	4a4c      	ldr	r2, [pc, #304]	@ (8003518 <HAL_GPIO_Init+0x2b8>)
 80033e6:	f043 0301 	orr.w	r3, r3, #1
 80033ea:	6193      	str	r3, [r2, #24]
 80033ec:	4b4a      	ldr	r3, [pc, #296]	@ (8003518 <HAL_GPIO_Init+0x2b8>)
 80033ee:	699b      	ldr	r3, [r3, #24]
 80033f0:	f003 0301 	and.w	r3, r3, #1
 80033f4:	60bb      	str	r3, [r7, #8]
 80033f6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80033f8:	4a48      	ldr	r2, [pc, #288]	@ (800351c <HAL_GPIO_Init+0x2bc>)
 80033fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033fc:	089b      	lsrs	r3, r3, #2
 80033fe:	3302      	adds	r3, #2
 8003400:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003404:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003408:	f003 0303 	and.w	r3, r3, #3
 800340c:	009b      	lsls	r3, r3, #2
 800340e:	220f      	movs	r2, #15
 8003410:	fa02 f303 	lsl.w	r3, r2, r3
 8003414:	43db      	mvns	r3, r3
 8003416:	68fa      	ldr	r2, [r7, #12]
 8003418:	4013      	ands	r3, r2
 800341a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	4a40      	ldr	r2, [pc, #256]	@ (8003520 <HAL_GPIO_Init+0x2c0>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d013      	beq.n	800344c <HAL_GPIO_Init+0x1ec>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	4a3f      	ldr	r2, [pc, #252]	@ (8003524 <HAL_GPIO_Init+0x2c4>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d00d      	beq.n	8003448 <HAL_GPIO_Init+0x1e8>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	4a3e      	ldr	r2, [pc, #248]	@ (8003528 <HAL_GPIO_Init+0x2c8>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d007      	beq.n	8003444 <HAL_GPIO_Init+0x1e4>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	4a3d      	ldr	r2, [pc, #244]	@ (800352c <HAL_GPIO_Init+0x2cc>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d101      	bne.n	8003440 <HAL_GPIO_Init+0x1e0>
 800343c:	2303      	movs	r3, #3
 800343e:	e006      	b.n	800344e <HAL_GPIO_Init+0x1ee>
 8003440:	2304      	movs	r3, #4
 8003442:	e004      	b.n	800344e <HAL_GPIO_Init+0x1ee>
 8003444:	2302      	movs	r3, #2
 8003446:	e002      	b.n	800344e <HAL_GPIO_Init+0x1ee>
 8003448:	2301      	movs	r3, #1
 800344a:	e000      	b.n	800344e <HAL_GPIO_Init+0x1ee>
 800344c:	2300      	movs	r3, #0
 800344e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003450:	f002 0203 	and.w	r2, r2, #3
 8003454:	0092      	lsls	r2, r2, #2
 8003456:	4093      	lsls	r3, r2
 8003458:	68fa      	ldr	r2, [r7, #12]
 800345a:	4313      	orrs	r3, r2
 800345c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800345e:	492f      	ldr	r1, [pc, #188]	@ (800351c <HAL_GPIO_Init+0x2bc>)
 8003460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003462:	089b      	lsrs	r3, r3, #2
 8003464:	3302      	adds	r3, #2
 8003466:	68fa      	ldr	r2, [r7, #12]
 8003468:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003474:	2b00      	cmp	r3, #0
 8003476:	d006      	beq.n	8003486 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003478:	4b2d      	ldr	r3, [pc, #180]	@ (8003530 <HAL_GPIO_Init+0x2d0>)
 800347a:	689a      	ldr	r2, [r3, #8]
 800347c:	492c      	ldr	r1, [pc, #176]	@ (8003530 <HAL_GPIO_Init+0x2d0>)
 800347e:	69bb      	ldr	r3, [r7, #24]
 8003480:	4313      	orrs	r3, r2
 8003482:	608b      	str	r3, [r1, #8]
 8003484:	e006      	b.n	8003494 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003486:	4b2a      	ldr	r3, [pc, #168]	@ (8003530 <HAL_GPIO_Init+0x2d0>)
 8003488:	689a      	ldr	r2, [r3, #8]
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	43db      	mvns	r3, r3
 800348e:	4928      	ldr	r1, [pc, #160]	@ (8003530 <HAL_GPIO_Init+0x2d0>)
 8003490:	4013      	ands	r3, r2
 8003492:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d006      	beq.n	80034ae <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80034a0:	4b23      	ldr	r3, [pc, #140]	@ (8003530 <HAL_GPIO_Init+0x2d0>)
 80034a2:	68da      	ldr	r2, [r3, #12]
 80034a4:	4922      	ldr	r1, [pc, #136]	@ (8003530 <HAL_GPIO_Init+0x2d0>)
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	60cb      	str	r3, [r1, #12]
 80034ac:	e006      	b.n	80034bc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80034ae:	4b20      	ldr	r3, [pc, #128]	@ (8003530 <HAL_GPIO_Init+0x2d0>)
 80034b0:	68da      	ldr	r2, [r3, #12]
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	43db      	mvns	r3, r3
 80034b6:	491e      	ldr	r1, [pc, #120]	@ (8003530 <HAL_GPIO_Init+0x2d0>)
 80034b8:	4013      	ands	r3, r2
 80034ba:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d006      	beq.n	80034d6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80034c8:	4b19      	ldr	r3, [pc, #100]	@ (8003530 <HAL_GPIO_Init+0x2d0>)
 80034ca:	685a      	ldr	r2, [r3, #4]
 80034cc:	4918      	ldr	r1, [pc, #96]	@ (8003530 <HAL_GPIO_Init+0x2d0>)
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	604b      	str	r3, [r1, #4]
 80034d4:	e006      	b.n	80034e4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80034d6:	4b16      	ldr	r3, [pc, #88]	@ (8003530 <HAL_GPIO_Init+0x2d0>)
 80034d8:	685a      	ldr	r2, [r3, #4]
 80034da:	69bb      	ldr	r3, [r7, #24]
 80034dc:	43db      	mvns	r3, r3
 80034de:	4914      	ldr	r1, [pc, #80]	@ (8003530 <HAL_GPIO_Init+0x2d0>)
 80034e0:	4013      	ands	r3, r2
 80034e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d021      	beq.n	8003534 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80034f0:	4b0f      	ldr	r3, [pc, #60]	@ (8003530 <HAL_GPIO_Init+0x2d0>)
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	490e      	ldr	r1, [pc, #56]	@ (8003530 <HAL_GPIO_Init+0x2d0>)
 80034f6:	69bb      	ldr	r3, [r7, #24]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	600b      	str	r3, [r1, #0]
 80034fc:	e021      	b.n	8003542 <HAL_GPIO_Init+0x2e2>
 80034fe:	bf00      	nop
 8003500:	10320000 	.word	0x10320000
 8003504:	10310000 	.word	0x10310000
 8003508:	10220000 	.word	0x10220000
 800350c:	10210000 	.word	0x10210000
 8003510:	10120000 	.word	0x10120000
 8003514:	10110000 	.word	0x10110000
 8003518:	40021000 	.word	0x40021000
 800351c:	40010000 	.word	0x40010000
 8003520:	40010800 	.word	0x40010800
 8003524:	40010c00 	.word	0x40010c00
 8003528:	40011000 	.word	0x40011000
 800352c:	40011400 	.word	0x40011400
 8003530:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003534:	4b0b      	ldr	r3, [pc, #44]	@ (8003564 <HAL_GPIO_Init+0x304>)
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	69bb      	ldr	r3, [r7, #24]
 800353a:	43db      	mvns	r3, r3
 800353c:	4909      	ldr	r1, [pc, #36]	@ (8003564 <HAL_GPIO_Init+0x304>)
 800353e:	4013      	ands	r3, r2
 8003540:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003544:	3301      	adds	r3, #1
 8003546:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800354e:	fa22 f303 	lsr.w	r3, r2, r3
 8003552:	2b00      	cmp	r3, #0
 8003554:	f47f ae8e 	bne.w	8003274 <HAL_GPIO_Init+0x14>
  }
}
 8003558:	bf00      	nop
 800355a:	bf00      	nop
 800355c:	372c      	adds	r7, #44	@ 0x2c
 800355e:	46bd      	mov	sp, r7
 8003560:	bc80      	pop	{r7}
 8003562:	4770      	bx	lr
 8003564:	40010400 	.word	0x40010400

08003568 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003568:	b480      	push	{r7}
 800356a:	b083      	sub	sp, #12
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	460b      	mov	r3, r1
 8003572:	807b      	strh	r3, [r7, #2]
 8003574:	4613      	mov	r3, r2
 8003576:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003578:	787b      	ldrb	r3, [r7, #1]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d003      	beq.n	8003586 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800357e:	887a      	ldrh	r2, [r7, #2]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003584:	e003      	b.n	800358e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003586:	887b      	ldrh	r3, [r7, #2]
 8003588:	041a      	lsls	r2, r3, #16
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	611a      	str	r2, [r3, #16]
}
 800358e:	bf00      	nop
 8003590:	370c      	adds	r7, #12
 8003592:	46bd      	mov	sp, r7
 8003594:	bc80      	pop	{r7}
 8003596:	4770      	bx	lr

08003598 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b086      	sub	sp, #24
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d101      	bne.n	80035aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e272      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 0301 	and.w	r3, r3, #1
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	f000 8087 	beq.w	80036c6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80035b8:	4b92      	ldr	r3, [pc, #584]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	f003 030c 	and.w	r3, r3, #12
 80035c0:	2b04      	cmp	r3, #4
 80035c2:	d00c      	beq.n	80035de <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80035c4:	4b8f      	ldr	r3, [pc, #572]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	f003 030c 	and.w	r3, r3, #12
 80035cc:	2b08      	cmp	r3, #8
 80035ce:	d112      	bne.n	80035f6 <HAL_RCC_OscConfig+0x5e>
 80035d0:	4b8c      	ldr	r3, [pc, #560]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035dc:	d10b      	bne.n	80035f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035de:	4b89      	ldr	r3, [pc, #548]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d06c      	beq.n	80036c4 <HAL_RCC_OscConfig+0x12c>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d168      	bne.n	80036c4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e24c      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035fe:	d106      	bne.n	800360e <HAL_RCC_OscConfig+0x76>
 8003600:	4b80      	ldr	r3, [pc, #512]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a7f      	ldr	r2, [pc, #508]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003606:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800360a:	6013      	str	r3, [r2, #0]
 800360c:	e02e      	b.n	800366c <HAL_RCC_OscConfig+0xd4>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d10c      	bne.n	8003630 <HAL_RCC_OscConfig+0x98>
 8003616:	4b7b      	ldr	r3, [pc, #492]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a7a      	ldr	r2, [pc, #488]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 800361c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003620:	6013      	str	r3, [r2, #0]
 8003622:	4b78      	ldr	r3, [pc, #480]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a77      	ldr	r2, [pc, #476]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003628:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800362c:	6013      	str	r3, [r2, #0]
 800362e:	e01d      	b.n	800366c <HAL_RCC_OscConfig+0xd4>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003638:	d10c      	bne.n	8003654 <HAL_RCC_OscConfig+0xbc>
 800363a:	4b72      	ldr	r3, [pc, #456]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a71      	ldr	r2, [pc, #452]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003640:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003644:	6013      	str	r3, [r2, #0]
 8003646:	4b6f      	ldr	r3, [pc, #444]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a6e      	ldr	r2, [pc, #440]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 800364c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003650:	6013      	str	r3, [r2, #0]
 8003652:	e00b      	b.n	800366c <HAL_RCC_OscConfig+0xd4>
 8003654:	4b6b      	ldr	r3, [pc, #428]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a6a      	ldr	r2, [pc, #424]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 800365a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800365e:	6013      	str	r3, [r2, #0]
 8003660:	4b68      	ldr	r3, [pc, #416]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a67      	ldr	r2, [pc, #412]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003666:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800366a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d013      	beq.n	800369c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003674:	f7ff fae2 	bl	8002c3c <HAL_GetTick>
 8003678:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800367a:	e008      	b.n	800368e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800367c:	f7ff fade 	bl	8002c3c <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	2b64      	cmp	r3, #100	@ 0x64
 8003688:	d901      	bls.n	800368e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e200      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800368e:	4b5d      	ldr	r3, [pc, #372]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d0f0      	beq.n	800367c <HAL_RCC_OscConfig+0xe4>
 800369a:	e014      	b.n	80036c6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800369c:	f7ff face 	bl	8002c3c <HAL_GetTick>
 80036a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036a2:	e008      	b.n	80036b6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036a4:	f7ff faca 	bl	8002c3c <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	2b64      	cmp	r3, #100	@ 0x64
 80036b0:	d901      	bls.n	80036b6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e1ec      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036b6:	4b53      	ldr	r3, [pc, #332]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d1f0      	bne.n	80036a4 <HAL_RCC_OscConfig+0x10c>
 80036c2:	e000      	b.n	80036c6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0302 	and.w	r3, r3, #2
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d063      	beq.n	800379a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80036d2:	4b4c      	ldr	r3, [pc, #304]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	f003 030c 	and.w	r3, r3, #12
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d00b      	beq.n	80036f6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80036de:	4b49      	ldr	r3, [pc, #292]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	f003 030c 	and.w	r3, r3, #12
 80036e6:	2b08      	cmp	r3, #8
 80036e8:	d11c      	bne.n	8003724 <HAL_RCC_OscConfig+0x18c>
 80036ea:	4b46      	ldr	r3, [pc, #280]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d116      	bne.n	8003724 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036f6:	4b43      	ldr	r3, [pc, #268]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 0302 	and.w	r3, r3, #2
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d005      	beq.n	800370e <HAL_RCC_OscConfig+0x176>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	691b      	ldr	r3, [r3, #16]
 8003706:	2b01      	cmp	r3, #1
 8003708:	d001      	beq.n	800370e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	e1c0      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800370e:	4b3d      	ldr	r3, [pc, #244]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	695b      	ldr	r3, [r3, #20]
 800371a:	00db      	lsls	r3, r3, #3
 800371c:	4939      	ldr	r1, [pc, #228]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 800371e:	4313      	orrs	r3, r2
 8003720:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003722:	e03a      	b.n	800379a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	691b      	ldr	r3, [r3, #16]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d020      	beq.n	800376e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800372c:	4b36      	ldr	r3, [pc, #216]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 800372e:	2201      	movs	r2, #1
 8003730:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003732:	f7ff fa83 	bl	8002c3c <HAL_GetTick>
 8003736:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003738:	e008      	b.n	800374c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800373a:	f7ff fa7f 	bl	8002c3c <HAL_GetTick>
 800373e:	4602      	mov	r2, r0
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	1ad3      	subs	r3, r2, r3
 8003744:	2b02      	cmp	r3, #2
 8003746:	d901      	bls.n	800374c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003748:	2303      	movs	r3, #3
 800374a:	e1a1      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800374c:	4b2d      	ldr	r3, [pc, #180]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0302 	and.w	r3, r3, #2
 8003754:	2b00      	cmp	r3, #0
 8003756:	d0f0      	beq.n	800373a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003758:	4b2a      	ldr	r3, [pc, #168]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	695b      	ldr	r3, [r3, #20]
 8003764:	00db      	lsls	r3, r3, #3
 8003766:	4927      	ldr	r1, [pc, #156]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003768:	4313      	orrs	r3, r2
 800376a:	600b      	str	r3, [r1, #0]
 800376c:	e015      	b.n	800379a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800376e:	4b26      	ldr	r3, [pc, #152]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 8003770:	2200      	movs	r2, #0
 8003772:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003774:	f7ff fa62 	bl	8002c3c <HAL_GetTick>
 8003778:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800377a:	e008      	b.n	800378e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800377c:	f7ff fa5e 	bl	8002c3c <HAL_GetTick>
 8003780:	4602      	mov	r2, r0
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	1ad3      	subs	r3, r2, r3
 8003786:	2b02      	cmp	r3, #2
 8003788:	d901      	bls.n	800378e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800378a:	2303      	movs	r3, #3
 800378c:	e180      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800378e:	4b1d      	ldr	r3, [pc, #116]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0302 	and.w	r3, r3, #2
 8003796:	2b00      	cmp	r3, #0
 8003798:	d1f0      	bne.n	800377c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 0308 	and.w	r3, r3, #8
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d03a      	beq.n	800381c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	699b      	ldr	r3, [r3, #24]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d019      	beq.n	80037e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037ae:	4b17      	ldr	r3, [pc, #92]	@ (800380c <HAL_RCC_OscConfig+0x274>)
 80037b0:	2201      	movs	r2, #1
 80037b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037b4:	f7ff fa42 	bl	8002c3c <HAL_GetTick>
 80037b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037ba:	e008      	b.n	80037ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037bc:	f7ff fa3e 	bl	8002c3c <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d901      	bls.n	80037ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e160      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 80037d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d0f0      	beq.n	80037bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80037da:	2001      	movs	r0, #1
 80037dc:	f000 face 	bl	8003d7c <RCC_Delay>
 80037e0:	e01c      	b.n	800381c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037e2:	4b0a      	ldr	r3, [pc, #40]	@ (800380c <HAL_RCC_OscConfig+0x274>)
 80037e4:	2200      	movs	r2, #0
 80037e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037e8:	f7ff fa28 	bl	8002c3c <HAL_GetTick>
 80037ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037ee:	e00f      	b.n	8003810 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037f0:	f7ff fa24 	bl	8002c3c <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d908      	bls.n	8003810 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e146      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
 8003802:	bf00      	nop
 8003804:	40021000 	.word	0x40021000
 8003808:	42420000 	.word	0x42420000
 800380c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003810:	4b92      	ldr	r3, [pc, #584]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 8003812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003814:	f003 0302 	and.w	r3, r3, #2
 8003818:	2b00      	cmp	r3, #0
 800381a:	d1e9      	bne.n	80037f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 0304 	and.w	r3, r3, #4
 8003824:	2b00      	cmp	r3, #0
 8003826:	f000 80a6 	beq.w	8003976 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800382a:	2300      	movs	r3, #0
 800382c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800382e:	4b8b      	ldr	r3, [pc, #556]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 8003830:	69db      	ldr	r3, [r3, #28]
 8003832:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d10d      	bne.n	8003856 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800383a:	4b88      	ldr	r3, [pc, #544]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 800383c:	69db      	ldr	r3, [r3, #28]
 800383e:	4a87      	ldr	r2, [pc, #540]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 8003840:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003844:	61d3      	str	r3, [r2, #28]
 8003846:	4b85      	ldr	r3, [pc, #532]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 8003848:	69db      	ldr	r3, [r3, #28]
 800384a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800384e:	60bb      	str	r3, [r7, #8]
 8003850:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003852:	2301      	movs	r3, #1
 8003854:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003856:	4b82      	ldr	r3, [pc, #520]	@ (8003a60 <HAL_RCC_OscConfig+0x4c8>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800385e:	2b00      	cmp	r3, #0
 8003860:	d118      	bne.n	8003894 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003862:	4b7f      	ldr	r3, [pc, #508]	@ (8003a60 <HAL_RCC_OscConfig+0x4c8>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a7e      	ldr	r2, [pc, #504]	@ (8003a60 <HAL_RCC_OscConfig+0x4c8>)
 8003868:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800386c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800386e:	f7ff f9e5 	bl	8002c3c <HAL_GetTick>
 8003872:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003874:	e008      	b.n	8003888 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003876:	f7ff f9e1 	bl	8002c3c <HAL_GetTick>
 800387a:	4602      	mov	r2, r0
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	2b64      	cmp	r3, #100	@ 0x64
 8003882:	d901      	bls.n	8003888 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003884:	2303      	movs	r3, #3
 8003886:	e103      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003888:	4b75      	ldr	r3, [pc, #468]	@ (8003a60 <HAL_RCC_OscConfig+0x4c8>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003890:	2b00      	cmp	r3, #0
 8003892:	d0f0      	beq.n	8003876 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	2b01      	cmp	r3, #1
 800389a:	d106      	bne.n	80038aa <HAL_RCC_OscConfig+0x312>
 800389c:	4b6f      	ldr	r3, [pc, #444]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 800389e:	6a1b      	ldr	r3, [r3, #32]
 80038a0:	4a6e      	ldr	r2, [pc, #440]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80038a2:	f043 0301 	orr.w	r3, r3, #1
 80038a6:	6213      	str	r3, [r2, #32]
 80038a8:	e02d      	b.n	8003906 <HAL_RCC_OscConfig+0x36e>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d10c      	bne.n	80038cc <HAL_RCC_OscConfig+0x334>
 80038b2:	4b6a      	ldr	r3, [pc, #424]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80038b4:	6a1b      	ldr	r3, [r3, #32]
 80038b6:	4a69      	ldr	r2, [pc, #420]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80038b8:	f023 0301 	bic.w	r3, r3, #1
 80038bc:	6213      	str	r3, [r2, #32]
 80038be:	4b67      	ldr	r3, [pc, #412]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80038c0:	6a1b      	ldr	r3, [r3, #32]
 80038c2:	4a66      	ldr	r2, [pc, #408]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80038c4:	f023 0304 	bic.w	r3, r3, #4
 80038c8:	6213      	str	r3, [r2, #32]
 80038ca:	e01c      	b.n	8003906 <HAL_RCC_OscConfig+0x36e>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	2b05      	cmp	r3, #5
 80038d2:	d10c      	bne.n	80038ee <HAL_RCC_OscConfig+0x356>
 80038d4:	4b61      	ldr	r3, [pc, #388]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80038d6:	6a1b      	ldr	r3, [r3, #32]
 80038d8:	4a60      	ldr	r2, [pc, #384]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80038da:	f043 0304 	orr.w	r3, r3, #4
 80038de:	6213      	str	r3, [r2, #32]
 80038e0:	4b5e      	ldr	r3, [pc, #376]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80038e2:	6a1b      	ldr	r3, [r3, #32]
 80038e4:	4a5d      	ldr	r2, [pc, #372]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80038e6:	f043 0301 	orr.w	r3, r3, #1
 80038ea:	6213      	str	r3, [r2, #32]
 80038ec:	e00b      	b.n	8003906 <HAL_RCC_OscConfig+0x36e>
 80038ee:	4b5b      	ldr	r3, [pc, #364]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80038f0:	6a1b      	ldr	r3, [r3, #32]
 80038f2:	4a5a      	ldr	r2, [pc, #360]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80038f4:	f023 0301 	bic.w	r3, r3, #1
 80038f8:	6213      	str	r3, [r2, #32]
 80038fa:	4b58      	ldr	r3, [pc, #352]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80038fc:	6a1b      	ldr	r3, [r3, #32]
 80038fe:	4a57      	ldr	r2, [pc, #348]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 8003900:	f023 0304 	bic.w	r3, r3, #4
 8003904:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	68db      	ldr	r3, [r3, #12]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d015      	beq.n	800393a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800390e:	f7ff f995 	bl	8002c3c <HAL_GetTick>
 8003912:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003914:	e00a      	b.n	800392c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003916:	f7ff f991 	bl	8002c3c <HAL_GetTick>
 800391a:	4602      	mov	r2, r0
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	1ad3      	subs	r3, r2, r3
 8003920:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003924:	4293      	cmp	r3, r2
 8003926:	d901      	bls.n	800392c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003928:	2303      	movs	r3, #3
 800392a:	e0b1      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800392c:	4b4b      	ldr	r3, [pc, #300]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 800392e:	6a1b      	ldr	r3, [r3, #32]
 8003930:	f003 0302 	and.w	r3, r3, #2
 8003934:	2b00      	cmp	r3, #0
 8003936:	d0ee      	beq.n	8003916 <HAL_RCC_OscConfig+0x37e>
 8003938:	e014      	b.n	8003964 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800393a:	f7ff f97f 	bl	8002c3c <HAL_GetTick>
 800393e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003940:	e00a      	b.n	8003958 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003942:	f7ff f97b 	bl	8002c3c <HAL_GetTick>
 8003946:	4602      	mov	r2, r0
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	1ad3      	subs	r3, r2, r3
 800394c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003950:	4293      	cmp	r3, r2
 8003952:	d901      	bls.n	8003958 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003954:	2303      	movs	r3, #3
 8003956:	e09b      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003958:	4b40      	ldr	r3, [pc, #256]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 800395a:	6a1b      	ldr	r3, [r3, #32]
 800395c:	f003 0302 	and.w	r3, r3, #2
 8003960:	2b00      	cmp	r3, #0
 8003962:	d1ee      	bne.n	8003942 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003964:	7dfb      	ldrb	r3, [r7, #23]
 8003966:	2b01      	cmp	r3, #1
 8003968:	d105      	bne.n	8003976 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800396a:	4b3c      	ldr	r3, [pc, #240]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 800396c:	69db      	ldr	r3, [r3, #28]
 800396e:	4a3b      	ldr	r2, [pc, #236]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 8003970:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003974:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	69db      	ldr	r3, [r3, #28]
 800397a:	2b00      	cmp	r3, #0
 800397c:	f000 8087 	beq.w	8003a8e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003980:	4b36      	ldr	r3, [pc, #216]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	f003 030c 	and.w	r3, r3, #12
 8003988:	2b08      	cmp	r3, #8
 800398a:	d061      	beq.n	8003a50 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	69db      	ldr	r3, [r3, #28]
 8003990:	2b02      	cmp	r3, #2
 8003992:	d146      	bne.n	8003a22 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003994:	4b33      	ldr	r3, [pc, #204]	@ (8003a64 <HAL_RCC_OscConfig+0x4cc>)
 8003996:	2200      	movs	r2, #0
 8003998:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800399a:	f7ff f94f 	bl	8002c3c <HAL_GetTick>
 800399e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039a0:	e008      	b.n	80039b4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039a2:	f7ff f94b 	bl	8002c3c <HAL_GetTick>
 80039a6:	4602      	mov	r2, r0
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	2b02      	cmp	r3, #2
 80039ae:	d901      	bls.n	80039b4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e06d      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039b4:	4b29      	ldr	r3, [pc, #164]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d1f0      	bne.n	80039a2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6a1b      	ldr	r3, [r3, #32]
 80039c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039c8:	d108      	bne.n	80039dc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80039ca:	4b24      	ldr	r3, [pc, #144]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	4921      	ldr	r1, [pc, #132]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80039d8:	4313      	orrs	r3, r2
 80039da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80039dc:	4b1f      	ldr	r3, [pc, #124]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6a19      	ldr	r1, [r3, #32]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ec:	430b      	orrs	r3, r1
 80039ee:	491b      	ldr	r1, [pc, #108]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80039f0:	4313      	orrs	r3, r2
 80039f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039f4:	4b1b      	ldr	r3, [pc, #108]	@ (8003a64 <HAL_RCC_OscConfig+0x4cc>)
 80039f6:	2201      	movs	r2, #1
 80039f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039fa:	f7ff f91f 	bl	8002c3c <HAL_GetTick>
 80039fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a00:	e008      	b.n	8003a14 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a02:	f7ff f91b 	bl	8002c3c <HAL_GetTick>
 8003a06:	4602      	mov	r2, r0
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	1ad3      	subs	r3, r2, r3
 8003a0c:	2b02      	cmp	r3, #2
 8003a0e:	d901      	bls.n	8003a14 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003a10:	2303      	movs	r3, #3
 8003a12:	e03d      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a14:	4b11      	ldr	r3, [pc, #68]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d0f0      	beq.n	8003a02 <HAL_RCC_OscConfig+0x46a>
 8003a20:	e035      	b.n	8003a8e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a22:	4b10      	ldr	r3, [pc, #64]	@ (8003a64 <HAL_RCC_OscConfig+0x4cc>)
 8003a24:	2200      	movs	r2, #0
 8003a26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a28:	f7ff f908 	bl	8002c3c <HAL_GetTick>
 8003a2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a2e:	e008      	b.n	8003a42 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a30:	f7ff f904 	bl	8002c3c <HAL_GetTick>
 8003a34:	4602      	mov	r2, r0
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d901      	bls.n	8003a42 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e026      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a42:	4b06      	ldr	r3, [pc, #24]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d1f0      	bne.n	8003a30 <HAL_RCC_OscConfig+0x498>
 8003a4e:	e01e      	b.n	8003a8e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	69db      	ldr	r3, [r3, #28]
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d107      	bne.n	8003a68 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	e019      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
 8003a5c:	40021000 	.word	0x40021000
 8003a60:	40007000 	.word	0x40007000
 8003a64:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003a68:	4b0b      	ldr	r3, [pc, #44]	@ (8003a98 <HAL_RCC_OscConfig+0x500>)
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6a1b      	ldr	r3, [r3, #32]
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	d106      	bne.n	8003a8a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a86:	429a      	cmp	r2, r3
 8003a88:	d001      	beq.n	8003a8e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e000      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003a8e:	2300      	movs	r3, #0
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3718      	adds	r7, #24
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	40021000 	.word	0x40021000

08003a9c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b084      	sub	sp, #16
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
 8003aa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d101      	bne.n	8003ab0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e0d0      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ab0:	4b6a      	ldr	r3, [pc, #424]	@ (8003c5c <HAL_RCC_ClockConfig+0x1c0>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 0307 	and.w	r3, r3, #7
 8003ab8:	683a      	ldr	r2, [r7, #0]
 8003aba:	429a      	cmp	r2, r3
 8003abc:	d910      	bls.n	8003ae0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003abe:	4b67      	ldr	r3, [pc, #412]	@ (8003c5c <HAL_RCC_ClockConfig+0x1c0>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f023 0207 	bic.w	r2, r3, #7
 8003ac6:	4965      	ldr	r1, [pc, #404]	@ (8003c5c <HAL_RCC_ClockConfig+0x1c0>)
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	4313      	orrs	r3, r2
 8003acc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ace:	4b63      	ldr	r3, [pc, #396]	@ (8003c5c <HAL_RCC_ClockConfig+0x1c0>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0307 	and.w	r3, r3, #7
 8003ad6:	683a      	ldr	r2, [r7, #0]
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d001      	beq.n	8003ae0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e0b8      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0302 	and.w	r3, r3, #2
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d020      	beq.n	8003b2e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0304 	and.w	r3, r3, #4
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d005      	beq.n	8003b04 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003af8:	4b59      	ldr	r3, [pc, #356]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	4a58      	ldr	r2, [pc, #352]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003afe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003b02:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0308 	and.w	r3, r3, #8
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d005      	beq.n	8003b1c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b10:	4b53      	ldr	r3, [pc, #332]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	4a52      	ldr	r2, [pc, #328]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003b16:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003b1a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b1c:	4b50      	ldr	r3, [pc, #320]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	494d      	ldr	r1, [pc, #308]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0301 	and.w	r3, r3, #1
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d040      	beq.n	8003bbc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d107      	bne.n	8003b52 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b42:	4b47      	ldr	r3, [pc, #284]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d115      	bne.n	8003b7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e07f      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d107      	bne.n	8003b6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b5a:	4b41      	ldr	r3, [pc, #260]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d109      	bne.n	8003b7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e073      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b6a:	4b3d      	ldr	r3, [pc, #244]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0302 	and.w	r3, r3, #2
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d101      	bne.n	8003b7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e06b      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b7a:	4b39      	ldr	r3, [pc, #228]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	f023 0203 	bic.w	r2, r3, #3
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	4936      	ldr	r1, [pc, #216]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b8c:	f7ff f856 	bl	8002c3c <HAL_GetTick>
 8003b90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b92:	e00a      	b.n	8003baa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b94:	f7ff f852 	bl	8002c3c <HAL_GetTick>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	1ad3      	subs	r3, r2, r3
 8003b9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d901      	bls.n	8003baa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	e053      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003baa:	4b2d      	ldr	r3, [pc, #180]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	f003 020c 	and.w	r2, r3, #12
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	009b      	lsls	r3, r3, #2
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d1eb      	bne.n	8003b94 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003bbc:	4b27      	ldr	r3, [pc, #156]	@ (8003c5c <HAL_RCC_ClockConfig+0x1c0>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 0307 	and.w	r3, r3, #7
 8003bc4:	683a      	ldr	r2, [r7, #0]
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	d210      	bcs.n	8003bec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bca:	4b24      	ldr	r3, [pc, #144]	@ (8003c5c <HAL_RCC_ClockConfig+0x1c0>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f023 0207 	bic.w	r2, r3, #7
 8003bd2:	4922      	ldr	r1, [pc, #136]	@ (8003c5c <HAL_RCC_ClockConfig+0x1c0>)
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bda:	4b20      	ldr	r3, [pc, #128]	@ (8003c5c <HAL_RCC_ClockConfig+0x1c0>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0307 	and.w	r3, r3, #7
 8003be2:	683a      	ldr	r2, [r7, #0]
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d001      	beq.n	8003bec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e032      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0304 	and.w	r3, r3, #4
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d008      	beq.n	8003c0a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bf8:	4b19      	ldr	r3, [pc, #100]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	4916      	ldr	r1, [pc, #88]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003c06:	4313      	orrs	r3, r2
 8003c08:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0308 	and.w	r3, r3, #8
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d009      	beq.n	8003c2a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003c16:	4b12      	ldr	r3, [pc, #72]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	691b      	ldr	r3, [r3, #16]
 8003c22:	00db      	lsls	r3, r3, #3
 8003c24:	490e      	ldr	r1, [pc, #56]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003c26:	4313      	orrs	r3, r2
 8003c28:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003c2a:	f000 f821 	bl	8003c70 <HAL_RCC_GetSysClockFreq>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	4b0b      	ldr	r3, [pc, #44]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	091b      	lsrs	r3, r3, #4
 8003c36:	f003 030f 	and.w	r3, r3, #15
 8003c3a:	490a      	ldr	r1, [pc, #40]	@ (8003c64 <HAL_RCC_ClockConfig+0x1c8>)
 8003c3c:	5ccb      	ldrb	r3, [r1, r3]
 8003c3e:	fa22 f303 	lsr.w	r3, r2, r3
 8003c42:	4a09      	ldr	r2, [pc, #36]	@ (8003c68 <HAL_RCC_ClockConfig+0x1cc>)
 8003c44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003c46:	4b09      	ldr	r3, [pc, #36]	@ (8003c6c <HAL_RCC_ClockConfig+0x1d0>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f7fe ffb4 	bl	8002bb8 <HAL_InitTick>

  return HAL_OK;
 8003c50:	2300      	movs	r3, #0
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3710      	adds	r7, #16
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	40022000 	.word	0x40022000
 8003c60:	40021000 	.word	0x40021000
 8003c64:	0800a26c 	.word	0x0800a26c
 8003c68:	20000004 	.word	0x20000004
 8003c6c:	20000008 	.word	0x20000008

08003c70 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b087      	sub	sp, #28
 8003c74:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003c76:	2300      	movs	r3, #0
 8003c78:	60fb      	str	r3, [r7, #12]
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	60bb      	str	r3, [r7, #8]
 8003c7e:	2300      	movs	r3, #0
 8003c80:	617b      	str	r3, [r7, #20]
 8003c82:	2300      	movs	r3, #0
 8003c84:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003c86:	2300      	movs	r3, #0
 8003c88:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003c8a:	4b1e      	ldr	r3, [pc, #120]	@ (8003d04 <HAL_RCC_GetSysClockFreq+0x94>)
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	f003 030c 	and.w	r3, r3, #12
 8003c96:	2b04      	cmp	r3, #4
 8003c98:	d002      	beq.n	8003ca0 <HAL_RCC_GetSysClockFreq+0x30>
 8003c9a:	2b08      	cmp	r3, #8
 8003c9c:	d003      	beq.n	8003ca6 <HAL_RCC_GetSysClockFreq+0x36>
 8003c9e:	e027      	b.n	8003cf0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003ca0:	4b19      	ldr	r3, [pc, #100]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x98>)
 8003ca2:	613b      	str	r3, [r7, #16]
      break;
 8003ca4:	e027      	b.n	8003cf6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	0c9b      	lsrs	r3, r3, #18
 8003caa:	f003 030f 	and.w	r3, r3, #15
 8003cae:	4a17      	ldr	r2, [pc, #92]	@ (8003d0c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003cb0:	5cd3      	ldrb	r3, [r2, r3]
 8003cb2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d010      	beq.n	8003ce0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003cbe:	4b11      	ldr	r3, [pc, #68]	@ (8003d04 <HAL_RCC_GetSysClockFreq+0x94>)
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	0c5b      	lsrs	r3, r3, #17
 8003cc4:	f003 0301 	and.w	r3, r3, #1
 8003cc8:	4a11      	ldr	r2, [pc, #68]	@ (8003d10 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003cca:	5cd3      	ldrb	r3, [r2, r3]
 8003ccc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	4a0d      	ldr	r2, [pc, #52]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x98>)
 8003cd2:	fb03 f202 	mul.w	r2, r3, r2
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cdc:	617b      	str	r3, [r7, #20]
 8003cde:	e004      	b.n	8003cea <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	4a0c      	ldr	r2, [pc, #48]	@ (8003d14 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003ce4:	fb02 f303 	mul.w	r3, r2, r3
 8003ce8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	613b      	str	r3, [r7, #16]
      break;
 8003cee:	e002      	b.n	8003cf6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003cf0:	4b05      	ldr	r3, [pc, #20]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x98>)
 8003cf2:	613b      	str	r3, [r7, #16]
      break;
 8003cf4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003cf6:	693b      	ldr	r3, [r7, #16]
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	371c      	adds	r7, #28
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bc80      	pop	{r7}
 8003d00:	4770      	bx	lr
 8003d02:	bf00      	nop
 8003d04:	40021000 	.word	0x40021000
 8003d08:	007a1200 	.word	0x007a1200
 8003d0c:	0800a284 	.word	0x0800a284
 8003d10:	0800a294 	.word	0x0800a294
 8003d14:	003d0900 	.word	0x003d0900

08003d18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d1c:	4b02      	ldr	r3, [pc, #8]	@ (8003d28 <HAL_RCC_GetHCLKFreq+0x10>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bc80      	pop	{r7}
 8003d26:	4770      	bx	lr
 8003d28:	20000004 	.word	0x20000004

08003d2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003d30:	f7ff fff2 	bl	8003d18 <HAL_RCC_GetHCLKFreq>
 8003d34:	4602      	mov	r2, r0
 8003d36:	4b05      	ldr	r3, [pc, #20]	@ (8003d4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	0a1b      	lsrs	r3, r3, #8
 8003d3c:	f003 0307 	and.w	r3, r3, #7
 8003d40:	4903      	ldr	r1, [pc, #12]	@ (8003d50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d42:	5ccb      	ldrb	r3, [r1, r3]
 8003d44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	40021000 	.word	0x40021000
 8003d50:	0800a27c 	.word	0x0800a27c

08003d54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003d58:	f7ff ffde 	bl	8003d18 <HAL_RCC_GetHCLKFreq>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	4b05      	ldr	r3, [pc, #20]	@ (8003d74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	0adb      	lsrs	r3, r3, #11
 8003d64:	f003 0307 	and.w	r3, r3, #7
 8003d68:	4903      	ldr	r1, [pc, #12]	@ (8003d78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d6a:	5ccb      	ldrb	r3, [r1, r3]
 8003d6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	40021000 	.word	0x40021000
 8003d78:	0800a27c 	.word	0x0800a27c

08003d7c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b085      	sub	sp, #20
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003d84:	4b0a      	ldr	r3, [pc, #40]	@ (8003db0 <RCC_Delay+0x34>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a0a      	ldr	r2, [pc, #40]	@ (8003db4 <RCC_Delay+0x38>)
 8003d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d8e:	0a5b      	lsrs	r3, r3, #9
 8003d90:	687a      	ldr	r2, [r7, #4]
 8003d92:	fb02 f303 	mul.w	r3, r2, r3
 8003d96:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003d98:	bf00      	nop
  }
  while (Delay --);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	1e5a      	subs	r2, r3, #1
 8003d9e:	60fa      	str	r2, [r7, #12]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1f9      	bne.n	8003d98 <RCC_Delay+0x1c>
}
 8003da4:	bf00      	nop
 8003da6:	bf00      	nop
 8003da8:	3714      	adds	r7, #20
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bc80      	pop	{r7}
 8003dae:	4770      	bx	lr
 8003db0:	20000004 	.word	0x20000004
 8003db4:	10624dd3 	.word	0x10624dd3

08003db8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b082      	sub	sp, #8
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d101      	bne.n	8003dca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e076      	b.n	8003eb8 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d108      	bne.n	8003de4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003dda:	d009      	beq.n	8003df0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2200      	movs	r2, #0
 8003de0:	61da      	str	r2, [r3, #28]
 8003de2:	e005      	b.n	8003df0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2200      	movs	r2, #0
 8003de8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2200      	movs	r2, #0
 8003dee:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2200      	movs	r2, #0
 8003df4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d106      	bne.n	8003e10 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2200      	movs	r2, #0
 8003e06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f7fe fcb2 	bl	8002774 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2202      	movs	r2, #2
 8003e14:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e26:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003e38:	431a      	orrs	r2, r3
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	68db      	ldr	r3, [r3, #12]
 8003e3e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e42:	431a      	orrs	r2, r3
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	691b      	ldr	r3, [r3, #16]
 8003e48:	f003 0302 	and.w	r3, r3, #2
 8003e4c:	431a      	orrs	r2, r3
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	695b      	ldr	r3, [r3, #20]
 8003e52:	f003 0301 	and.w	r3, r3, #1
 8003e56:	431a      	orrs	r2, r3
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	699b      	ldr	r3, [r3, #24]
 8003e5c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e60:	431a      	orrs	r2, r3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	69db      	ldr	r3, [r3, #28]
 8003e66:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003e6a:	431a      	orrs	r2, r3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6a1b      	ldr	r3, [r3, #32]
 8003e70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e74:	ea42 0103 	orr.w	r1, r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e7c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	430a      	orrs	r2, r1
 8003e86:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	699b      	ldr	r3, [r3, #24]
 8003e8c:	0c1a      	lsrs	r2, r3, #16
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f002 0204 	and.w	r2, r2, #4
 8003e96:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	69da      	ldr	r2, [r3, #28]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ea6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003eb6:	2300      	movs	r3, #0
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	3708      	adds	r7, #8
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}

08003ec0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b088      	sub	sp, #32
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	60f8      	str	r0, [r7, #12]
 8003ec8:	60b9      	str	r1, [r7, #8]
 8003eca:	603b      	str	r3, [r7, #0]
 8003ecc:	4613      	mov	r3, r2
 8003ece:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003ed0:	f7fe feb4 	bl	8002c3c <HAL_GetTick>
 8003ed4:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003ed6:	88fb      	ldrh	r3, [r7, #6]
 8003ed8:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003ee0:	b2db      	uxtb	r3, r3
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d001      	beq.n	8003eea <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003ee6:	2302      	movs	r3, #2
 8003ee8:	e12a      	b.n	8004140 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d002      	beq.n	8003ef6 <HAL_SPI_Transmit+0x36>
 8003ef0:	88fb      	ldrh	r3, [r7, #6]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d101      	bne.n	8003efa <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e122      	b.n	8004140 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	d101      	bne.n	8003f08 <HAL_SPI_Transmit+0x48>
 8003f04:	2302      	movs	r3, #2
 8003f06:	e11b      	b.n	8004140 <HAL_SPI_Transmit+0x280>
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2203      	movs	r2, #3
 8003f14:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	68ba      	ldr	r2, [r7, #8]
 8003f22:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	88fa      	ldrh	r2, [r7, #6]
 8003f28:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	88fa      	ldrh	r2, [r7, #6]
 8003f2e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2200      	movs	r2, #0
 8003f34:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2200      	movs	r2, #0
 8003f46:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f56:	d10f      	bne.n	8003f78 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f66:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003f76:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f82:	2b40      	cmp	r3, #64	@ 0x40
 8003f84:	d007      	beq.n	8003f96 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003f94:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f9e:	d152      	bne.n	8004046 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d002      	beq.n	8003fae <HAL_SPI_Transmit+0xee>
 8003fa8:	8b7b      	ldrh	r3, [r7, #26]
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d145      	bne.n	800403a <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fb2:	881a      	ldrh	r2, [r3, #0]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fbe:	1c9a      	adds	r2, r3, #2
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003fc8:	b29b      	uxth	r3, r3
 8003fca:	3b01      	subs	r3, #1
 8003fcc:	b29a      	uxth	r2, r3
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003fd2:	e032      	b.n	800403a <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	f003 0302 	and.w	r3, r3, #2
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d112      	bne.n	8004008 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fe6:	881a      	ldrh	r2, [r3, #0]
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ff2:	1c9a      	adds	r2, r3, #2
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	3b01      	subs	r3, #1
 8004000:	b29a      	uxth	r2, r3
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004006:	e018      	b.n	800403a <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004008:	f7fe fe18 	bl	8002c3c <HAL_GetTick>
 800400c:	4602      	mov	r2, r0
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	683a      	ldr	r2, [r7, #0]
 8004014:	429a      	cmp	r2, r3
 8004016:	d803      	bhi.n	8004020 <HAL_SPI_Transmit+0x160>
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800401e:	d102      	bne.n	8004026 <HAL_SPI_Transmit+0x166>
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d109      	bne.n	800403a <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2201      	movs	r2, #1
 800402a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2200      	movs	r2, #0
 8004032:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004036:	2303      	movs	r3, #3
 8004038:	e082      	b.n	8004140 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800403e:	b29b      	uxth	r3, r3
 8004040:	2b00      	cmp	r3, #0
 8004042:	d1c7      	bne.n	8003fd4 <HAL_SPI_Transmit+0x114>
 8004044:	e053      	b.n	80040ee <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d002      	beq.n	8004054 <HAL_SPI_Transmit+0x194>
 800404e:	8b7b      	ldrh	r3, [r7, #26]
 8004050:	2b01      	cmp	r3, #1
 8004052:	d147      	bne.n	80040e4 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	330c      	adds	r3, #12
 800405e:	7812      	ldrb	r2, [r2, #0]
 8004060:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004066:	1c5a      	adds	r2, r3, #1
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004070:	b29b      	uxth	r3, r3
 8004072:	3b01      	subs	r3, #1
 8004074:	b29a      	uxth	r2, r3
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800407a:	e033      	b.n	80040e4 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	f003 0302 	and.w	r3, r3, #2
 8004086:	2b02      	cmp	r3, #2
 8004088:	d113      	bne.n	80040b2 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	330c      	adds	r3, #12
 8004094:	7812      	ldrb	r2, [r2, #0]
 8004096:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800409c:	1c5a      	adds	r2, r3, #1
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80040a6:	b29b      	uxth	r3, r3
 80040a8:	3b01      	subs	r3, #1
 80040aa:	b29a      	uxth	r2, r3
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	86da      	strh	r2, [r3, #54]	@ 0x36
 80040b0:	e018      	b.n	80040e4 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80040b2:	f7fe fdc3 	bl	8002c3c <HAL_GetTick>
 80040b6:	4602      	mov	r2, r0
 80040b8:	69fb      	ldr	r3, [r7, #28]
 80040ba:	1ad3      	subs	r3, r2, r3
 80040bc:	683a      	ldr	r2, [r7, #0]
 80040be:	429a      	cmp	r2, r3
 80040c0:	d803      	bhi.n	80040ca <HAL_SPI_Transmit+0x20a>
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040c8:	d102      	bne.n	80040d0 <HAL_SPI_Transmit+0x210>
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d109      	bne.n	80040e4 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2201      	movs	r2, #1
 80040d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2200      	movs	r2, #0
 80040dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	e02d      	b.n	8004140 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80040e8:	b29b      	uxth	r3, r3
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d1c6      	bne.n	800407c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80040ee:	69fa      	ldr	r2, [r7, #28]
 80040f0:	6839      	ldr	r1, [r7, #0]
 80040f2:	68f8      	ldr	r0, [r7, #12]
 80040f4:	f000 fbd2 	bl	800489c <SPI_EndRxTxTransaction>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d002      	beq.n	8004104 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2220      	movs	r2, #32
 8004102:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d10a      	bne.n	8004122 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800410c:	2300      	movs	r3, #0
 800410e:	617b      	str	r3, [r7, #20]
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	68db      	ldr	r3, [r3, #12]
 8004116:	617b      	str	r3, [r7, #20]
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	617b      	str	r3, [r7, #20]
 8004120:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2201      	movs	r2, #1
 8004126:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2200      	movs	r2, #0
 800412e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004136:	2b00      	cmp	r3, #0
 8004138:	d001      	beq.n	800413e <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e000      	b.n	8004140 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800413e:	2300      	movs	r3, #0
  }
}
 8004140:	4618      	mov	r0, r3
 8004142:	3720      	adds	r7, #32
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b088      	sub	sp, #32
 800414c:	af02      	add	r7, sp, #8
 800414e:	60f8      	str	r0, [r7, #12]
 8004150:	60b9      	str	r1, [r7, #8]
 8004152:	603b      	str	r3, [r7, #0]
 8004154:	4613      	mov	r3, r2
 8004156:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800415e:	b2db      	uxtb	r3, r3
 8004160:	2b01      	cmp	r3, #1
 8004162:	d001      	beq.n	8004168 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004164:	2302      	movs	r3, #2
 8004166:	e104      	b.n	8004372 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004170:	d112      	bne.n	8004198 <HAL_SPI_Receive+0x50>
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d10e      	bne.n	8004198 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2204      	movs	r2, #4
 800417e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004182:	88fa      	ldrh	r2, [r7, #6]
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	9300      	str	r3, [sp, #0]
 8004188:	4613      	mov	r3, r2
 800418a:	68ba      	ldr	r2, [r7, #8]
 800418c:	68b9      	ldr	r1, [r7, #8]
 800418e:	68f8      	ldr	r0, [r7, #12]
 8004190:	f000 f8f3 	bl	800437a <HAL_SPI_TransmitReceive>
 8004194:	4603      	mov	r3, r0
 8004196:	e0ec      	b.n	8004372 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004198:	f7fe fd50 	bl	8002c3c <HAL_GetTick>
 800419c:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d002      	beq.n	80041aa <HAL_SPI_Receive+0x62>
 80041a4:	88fb      	ldrh	r3, [r7, #6]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d101      	bne.n	80041ae <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e0e1      	b.n	8004372 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d101      	bne.n	80041bc <HAL_SPI_Receive+0x74>
 80041b8:	2302      	movs	r3, #2
 80041ba:	e0da      	b.n	8004372 <HAL_SPI_Receive+0x22a>
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2201      	movs	r2, #1
 80041c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2204      	movs	r2, #4
 80041c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2200      	movs	r2, #0
 80041d0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	68ba      	ldr	r2, [r7, #8]
 80041d6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	88fa      	ldrh	r2, [r7, #6]
 80041dc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	88fa      	ldrh	r2, [r7, #6]
 80041e2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2200      	movs	r2, #0
 80041e8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2200      	movs	r2, #0
 80041ee:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2200      	movs	r2, #0
 80041f4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2200      	movs	r2, #0
 80041fa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2200      	movs	r2, #0
 8004200:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800420a:	d10f      	bne.n	800422c <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800421a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800422a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004236:	2b40      	cmp	r3, #64	@ 0x40
 8004238:	d007      	beq.n	800424a <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004248:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	68db      	ldr	r3, [r3, #12]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d170      	bne.n	8004334 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004252:	e035      	b.n	80042c0 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	f003 0301 	and.w	r3, r3, #1
 800425e:	2b01      	cmp	r3, #1
 8004260:	d115      	bne.n	800428e <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f103 020c 	add.w	r2, r3, #12
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800426e:	7812      	ldrb	r2, [r2, #0]
 8004270:	b2d2      	uxtb	r2, r2
 8004272:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004278:	1c5a      	adds	r2, r3, #1
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004282:	b29b      	uxth	r3, r3
 8004284:	3b01      	subs	r3, #1
 8004286:	b29a      	uxth	r2, r3
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800428c:	e018      	b.n	80042c0 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800428e:	f7fe fcd5 	bl	8002c3c <HAL_GetTick>
 8004292:	4602      	mov	r2, r0
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	1ad3      	subs	r3, r2, r3
 8004298:	683a      	ldr	r2, [r7, #0]
 800429a:	429a      	cmp	r2, r3
 800429c:	d803      	bhi.n	80042a6 <HAL_SPI_Receive+0x15e>
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042a4:	d102      	bne.n	80042ac <HAL_SPI_Receive+0x164>
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d109      	bne.n	80042c0 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2200      	movs	r2, #0
 80042b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80042bc:	2303      	movs	r3, #3
 80042be:	e058      	b.n	8004372 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042c4:	b29b      	uxth	r3, r3
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d1c4      	bne.n	8004254 <HAL_SPI_Receive+0x10c>
 80042ca:	e038      	b.n	800433e <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	f003 0301 	and.w	r3, r3, #1
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d113      	bne.n	8004302 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	68da      	ldr	r2, [r3, #12]
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042e4:	b292      	uxth	r2, r2
 80042e6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ec:	1c9a      	adds	r2, r3, #2
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	3b01      	subs	r3, #1
 80042fa:	b29a      	uxth	r2, r3
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004300:	e018      	b.n	8004334 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004302:	f7fe fc9b 	bl	8002c3c <HAL_GetTick>
 8004306:	4602      	mov	r2, r0
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	683a      	ldr	r2, [r7, #0]
 800430e:	429a      	cmp	r2, r3
 8004310:	d803      	bhi.n	800431a <HAL_SPI_Receive+0x1d2>
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004318:	d102      	bne.n	8004320 <HAL_SPI_Receive+0x1d8>
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d109      	bne.n	8004334 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2201      	movs	r2, #1
 8004324:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2200      	movs	r2, #0
 800432c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004330:	2303      	movs	r3, #3
 8004332:	e01e      	b.n	8004372 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004338:	b29b      	uxth	r3, r3
 800433a:	2b00      	cmp	r3, #0
 800433c:	d1c6      	bne.n	80042cc <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800433e:	697a      	ldr	r2, [r7, #20]
 8004340:	6839      	ldr	r1, [r7, #0]
 8004342:	68f8      	ldr	r0, [r7, #12]
 8004344:	f000 fa58 	bl	80047f8 <SPI_EndRxTransaction>
 8004348:	4603      	mov	r3, r0
 800434a:	2b00      	cmp	r3, #0
 800434c:	d002      	beq.n	8004354 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2220      	movs	r2, #32
 8004352:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2200      	movs	r2, #0
 8004360:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004368:	2b00      	cmp	r3, #0
 800436a:	d001      	beq.n	8004370 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	e000      	b.n	8004372 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004370:	2300      	movs	r3, #0
  }
}
 8004372:	4618      	mov	r0, r3
 8004374:	3718      	adds	r7, #24
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}

0800437a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800437a:	b580      	push	{r7, lr}
 800437c:	b08a      	sub	sp, #40	@ 0x28
 800437e:	af00      	add	r7, sp, #0
 8004380:	60f8      	str	r0, [r7, #12]
 8004382:	60b9      	str	r1, [r7, #8]
 8004384:	607a      	str	r2, [r7, #4]
 8004386:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004388:	2301      	movs	r3, #1
 800438a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800438c:	f7fe fc56 	bl	8002c3c <HAL_GetTick>
 8004390:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004398:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80043a0:	887b      	ldrh	r3, [r7, #2]
 80043a2:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80043a4:	7ffb      	ldrb	r3, [r7, #31]
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d00c      	beq.n	80043c4 <HAL_SPI_TransmitReceive+0x4a>
 80043aa:	69bb      	ldr	r3, [r7, #24]
 80043ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043b0:	d106      	bne.n	80043c0 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d102      	bne.n	80043c0 <HAL_SPI_TransmitReceive+0x46>
 80043ba:	7ffb      	ldrb	r3, [r7, #31]
 80043bc:	2b04      	cmp	r3, #4
 80043be:	d001      	beq.n	80043c4 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80043c0:	2302      	movs	r3, #2
 80043c2:	e17f      	b.n	80046c4 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d005      	beq.n	80043d6 <HAL_SPI_TransmitReceive+0x5c>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d002      	beq.n	80043d6 <HAL_SPI_TransmitReceive+0x5c>
 80043d0:	887b      	ldrh	r3, [r7, #2]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d101      	bne.n	80043da <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	e174      	b.n	80046c4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d101      	bne.n	80043e8 <HAL_SPI_TransmitReceive+0x6e>
 80043e4:	2302      	movs	r3, #2
 80043e6:	e16d      	b.n	80046c4 <HAL_SPI_TransmitReceive+0x34a>
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	2b04      	cmp	r3, #4
 80043fa:	d003      	beq.n	8004404 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2205      	movs	r2, #5
 8004400:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2200      	movs	r2, #0
 8004408:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	687a      	ldr	r2, [r7, #4]
 800440e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	887a      	ldrh	r2, [r7, #2]
 8004414:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	887a      	ldrh	r2, [r7, #2]
 800441a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	68ba      	ldr	r2, [r7, #8]
 8004420:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	887a      	ldrh	r2, [r7, #2]
 8004426:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	887a      	ldrh	r2, [r7, #2]
 800442c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2200      	movs	r2, #0
 8004432:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2200      	movs	r2, #0
 8004438:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004444:	2b40      	cmp	r3, #64	@ 0x40
 8004446:	d007      	beq.n	8004458 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004456:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004460:	d17e      	bne.n	8004560 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d002      	beq.n	8004470 <HAL_SPI_TransmitReceive+0xf6>
 800446a:	8afb      	ldrh	r3, [r7, #22]
 800446c:	2b01      	cmp	r3, #1
 800446e:	d16c      	bne.n	800454a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004474:	881a      	ldrh	r2, [r3, #0]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004480:	1c9a      	adds	r2, r3, #2
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800448a:	b29b      	uxth	r3, r3
 800448c:	3b01      	subs	r3, #1
 800448e:	b29a      	uxth	r2, r3
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004494:	e059      	b.n	800454a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	f003 0302 	and.w	r3, r3, #2
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d11b      	bne.n	80044dc <HAL_SPI_TransmitReceive+0x162>
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044a8:	b29b      	uxth	r3, r3
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d016      	beq.n	80044dc <HAL_SPI_TransmitReceive+0x162>
 80044ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d113      	bne.n	80044dc <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044b8:	881a      	ldrh	r2, [r3, #0]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044c4:	1c9a      	adds	r2, r3, #2
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	3b01      	subs	r3, #1
 80044d2:	b29a      	uxth	r2, r3
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80044d8:	2300      	movs	r3, #0
 80044da:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	f003 0301 	and.w	r3, r3, #1
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	d119      	bne.n	800451e <HAL_SPI_TransmitReceive+0x1a4>
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044ee:	b29b      	uxth	r3, r3
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d014      	beq.n	800451e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	68da      	ldr	r2, [r3, #12]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044fe:	b292      	uxth	r2, r2
 8004500:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004506:	1c9a      	adds	r2, r3, #2
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004510:	b29b      	uxth	r3, r3
 8004512:	3b01      	subs	r3, #1
 8004514:	b29a      	uxth	r2, r3
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800451a:	2301      	movs	r3, #1
 800451c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800451e:	f7fe fb8d 	bl	8002c3c <HAL_GetTick>
 8004522:	4602      	mov	r2, r0
 8004524:	6a3b      	ldr	r3, [r7, #32]
 8004526:	1ad3      	subs	r3, r2, r3
 8004528:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800452a:	429a      	cmp	r2, r3
 800452c:	d80d      	bhi.n	800454a <HAL_SPI_TransmitReceive+0x1d0>
 800452e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004534:	d009      	beq.n	800454a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2201      	movs	r2, #1
 800453a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2200      	movs	r2, #0
 8004542:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004546:	2303      	movs	r3, #3
 8004548:	e0bc      	b.n	80046c4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800454e:	b29b      	uxth	r3, r3
 8004550:	2b00      	cmp	r3, #0
 8004552:	d1a0      	bne.n	8004496 <HAL_SPI_TransmitReceive+0x11c>
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004558:	b29b      	uxth	r3, r3
 800455a:	2b00      	cmp	r3, #0
 800455c:	d19b      	bne.n	8004496 <HAL_SPI_TransmitReceive+0x11c>
 800455e:	e082      	b.n	8004666 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d002      	beq.n	800456e <HAL_SPI_TransmitReceive+0x1f4>
 8004568:	8afb      	ldrh	r3, [r7, #22]
 800456a:	2b01      	cmp	r3, #1
 800456c:	d171      	bne.n	8004652 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	330c      	adds	r3, #12
 8004578:	7812      	ldrb	r2, [r2, #0]
 800457a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004580:	1c5a      	adds	r2, r3, #1
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800458a:	b29b      	uxth	r3, r3
 800458c:	3b01      	subs	r3, #1
 800458e:	b29a      	uxth	r2, r3
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004594:	e05d      	b.n	8004652 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	f003 0302 	and.w	r3, r3, #2
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d11c      	bne.n	80045de <HAL_SPI_TransmitReceive+0x264>
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d017      	beq.n	80045de <HAL_SPI_TransmitReceive+0x264>
 80045ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d114      	bne.n	80045de <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	330c      	adds	r3, #12
 80045be:	7812      	ldrb	r2, [r2, #0]
 80045c0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045c6:	1c5a      	adds	r2, r3, #1
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045d0:	b29b      	uxth	r3, r3
 80045d2:	3b01      	subs	r3, #1
 80045d4:	b29a      	uxth	r2, r3
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80045da:	2300      	movs	r3, #0
 80045dc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	f003 0301 	and.w	r3, r3, #1
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d119      	bne.n	8004620 <HAL_SPI_TransmitReceive+0x2a6>
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d014      	beq.n	8004620 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	68da      	ldr	r2, [r3, #12]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004600:	b2d2      	uxtb	r2, r2
 8004602:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004608:	1c5a      	adds	r2, r3, #1
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004612:	b29b      	uxth	r3, r3
 8004614:	3b01      	subs	r3, #1
 8004616:	b29a      	uxth	r2, r3
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800461c:	2301      	movs	r3, #1
 800461e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004620:	f7fe fb0c 	bl	8002c3c <HAL_GetTick>
 8004624:	4602      	mov	r2, r0
 8004626:	6a3b      	ldr	r3, [r7, #32]
 8004628:	1ad3      	subs	r3, r2, r3
 800462a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800462c:	429a      	cmp	r2, r3
 800462e:	d803      	bhi.n	8004638 <HAL_SPI_TransmitReceive+0x2be>
 8004630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004632:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004636:	d102      	bne.n	800463e <HAL_SPI_TransmitReceive+0x2c4>
 8004638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800463a:	2b00      	cmp	r3, #0
 800463c:	d109      	bne.n	8004652 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2201      	movs	r2, #1
 8004642:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2200      	movs	r2, #0
 800464a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800464e:	2303      	movs	r3, #3
 8004650:	e038      	b.n	80046c4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004656:	b29b      	uxth	r3, r3
 8004658:	2b00      	cmp	r3, #0
 800465a:	d19c      	bne.n	8004596 <HAL_SPI_TransmitReceive+0x21c>
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004660:	b29b      	uxth	r3, r3
 8004662:	2b00      	cmp	r3, #0
 8004664:	d197      	bne.n	8004596 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004666:	6a3a      	ldr	r2, [r7, #32]
 8004668:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800466a:	68f8      	ldr	r0, [r7, #12]
 800466c:	f000 f916 	bl	800489c <SPI_EndRxTxTransaction>
 8004670:	4603      	mov	r3, r0
 8004672:	2b00      	cmp	r3, #0
 8004674:	d008      	beq.n	8004688 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2220      	movs	r2, #32
 800467a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2200      	movs	r2, #0
 8004680:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	e01d      	b.n	80046c4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d10a      	bne.n	80046a6 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004690:	2300      	movs	r3, #0
 8004692:	613b      	str	r3, [r7, #16]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	68db      	ldr	r3, [r3, #12]
 800469a:	613b      	str	r3, [r7, #16]
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	613b      	str	r3, [r7, #16]
 80046a4:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2201      	movs	r2, #1
 80046aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2200      	movs	r2, #0
 80046b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d001      	beq.n	80046c2 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	e000      	b.n	80046c4 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80046c2:	2300      	movs	r3, #0
  }
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	3728      	adds	r7, #40	@ 0x28
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bd80      	pop	{r7, pc}

080046cc <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b083      	sub	sp, #12
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80046da:	b2db      	uxtb	r3, r3
}
 80046dc:	4618      	mov	r0, r3
 80046de:	370c      	adds	r7, #12
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bc80      	pop	{r7}
 80046e4:	4770      	bx	lr
	...

080046e8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b088      	sub	sp, #32
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	60b9      	str	r1, [r7, #8]
 80046f2:	603b      	str	r3, [r7, #0]
 80046f4:	4613      	mov	r3, r2
 80046f6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80046f8:	f7fe faa0 	bl	8002c3c <HAL_GetTick>
 80046fc:	4602      	mov	r2, r0
 80046fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004700:	1a9b      	subs	r3, r3, r2
 8004702:	683a      	ldr	r2, [r7, #0]
 8004704:	4413      	add	r3, r2
 8004706:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004708:	f7fe fa98 	bl	8002c3c <HAL_GetTick>
 800470c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800470e:	4b39      	ldr	r3, [pc, #228]	@ (80047f4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	015b      	lsls	r3, r3, #5
 8004714:	0d1b      	lsrs	r3, r3, #20
 8004716:	69fa      	ldr	r2, [r7, #28]
 8004718:	fb02 f303 	mul.w	r3, r2, r3
 800471c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800471e:	e054      	b.n	80047ca <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004726:	d050      	beq.n	80047ca <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004728:	f7fe fa88 	bl	8002c3c <HAL_GetTick>
 800472c:	4602      	mov	r2, r0
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	69fa      	ldr	r2, [r7, #28]
 8004734:	429a      	cmp	r2, r3
 8004736:	d902      	bls.n	800473e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004738:	69fb      	ldr	r3, [r7, #28]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d13d      	bne.n	80047ba <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	685a      	ldr	r2, [r3, #4]
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800474c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004756:	d111      	bne.n	800477c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004760:	d004      	beq.n	800476c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800476a:	d107      	bne.n	800477c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800477a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004780:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004784:	d10f      	bne.n	80047a6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004794:	601a      	str	r2, [r3, #0]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80047a4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2201      	movs	r2, #1
 80047aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2200      	movs	r2, #0
 80047b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80047b6:	2303      	movs	r3, #3
 80047b8:	e017      	b.n	80047ea <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d101      	bne.n	80047c4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80047c0:	2300      	movs	r3, #0
 80047c2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	3b01      	subs	r3, #1
 80047c8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	689a      	ldr	r2, [r3, #8]
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	4013      	ands	r3, r2
 80047d4:	68ba      	ldr	r2, [r7, #8]
 80047d6:	429a      	cmp	r2, r3
 80047d8:	bf0c      	ite	eq
 80047da:	2301      	moveq	r3, #1
 80047dc:	2300      	movne	r3, #0
 80047de:	b2db      	uxtb	r3, r3
 80047e0:	461a      	mov	r2, r3
 80047e2:	79fb      	ldrb	r3, [r7, #7]
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d19b      	bne.n	8004720 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80047e8:	2300      	movs	r3, #0
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3720      	adds	r7, #32
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	20000004 	.word	0x20000004

080047f8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b086      	sub	sp, #24
 80047fc:	af02      	add	r7, sp, #8
 80047fe:	60f8      	str	r0, [r7, #12]
 8004800:	60b9      	str	r1, [r7, #8]
 8004802:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800480c:	d111      	bne.n	8004832 <SPI_EndRxTransaction+0x3a>
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004816:	d004      	beq.n	8004822 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004820:	d107      	bne.n	8004832 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004830:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800483a:	d117      	bne.n	800486c <SPI_EndRxTransaction+0x74>
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004844:	d112      	bne.n	800486c <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	9300      	str	r3, [sp, #0]
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	2200      	movs	r2, #0
 800484e:	2101      	movs	r1, #1
 8004850:	68f8      	ldr	r0, [r7, #12]
 8004852:	f7ff ff49 	bl	80046e8 <SPI_WaitFlagStateUntilTimeout>
 8004856:	4603      	mov	r3, r0
 8004858:	2b00      	cmp	r3, #0
 800485a:	d01a      	beq.n	8004892 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004860:	f043 0220 	orr.w	r2, r3, #32
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004868:	2303      	movs	r3, #3
 800486a:	e013      	b.n	8004894 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	9300      	str	r3, [sp, #0]
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	2200      	movs	r2, #0
 8004874:	2180      	movs	r1, #128	@ 0x80
 8004876:	68f8      	ldr	r0, [r7, #12]
 8004878:	f7ff ff36 	bl	80046e8 <SPI_WaitFlagStateUntilTimeout>
 800487c:	4603      	mov	r3, r0
 800487e:	2b00      	cmp	r3, #0
 8004880:	d007      	beq.n	8004892 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004886:	f043 0220 	orr.w	r2, r3, #32
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800488e:	2303      	movs	r3, #3
 8004890:	e000      	b.n	8004894 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004892:	2300      	movs	r3, #0
}
 8004894:	4618      	mov	r0, r3
 8004896:	3710      	adds	r7, #16
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}

0800489c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b086      	sub	sp, #24
 80048a0:	af02      	add	r7, sp, #8
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	60b9      	str	r1, [r7, #8]
 80048a6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	9300      	str	r3, [sp, #0]
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	2201      	movs	r2, #1
 80048b0:	2102      	movs	r1, #2
 80048b2:	68f8      	ldr	r0, [r7, #12]
 80048b4:	f7ff ff18 	bl	80046e8 <SPI_WaitFlagStateUntilTimeout>
 80048b8:	4603      	mov	r3, r0
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d007      	beq.n	80048ce <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048c2:	f043 0220 	orr.w	r2, r3, #32
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e013      	b.n	80048f6 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	9300      	str	r3, [sp, #0]
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	2200      	movs	r2, #0
 80048d6:	2180      	movs	r1, #128	@ 0x80
 80048d8:	68f8      	ldr	r0, [r7, #12]
 80048da:	f7ff ff05 	bl	80046e8 <SPI_WaitFlagStateUntilTimeout>
 80048de:	4603      	mov	r3, r0
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d007      	beq.n	80048f4 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048e8:	f043 0220 	orr.w	r2, r3, #32
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80048f0:	2303      	movs	r3, #3
 80048f2:	e000      	b.n	80048f6 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80048f4:	2300      	movs	r3, #0
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3710      	adds	r7, #16
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}

080048fe <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80048fe:	b580      	push	{r7, lr}
 8004900:	b082      	sub	sp, #8
 8004902:	af00      	add	r7, sp, #0
 8004904:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d101      	bne.n	8004910 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800490c:	2301      	movs	r3, #1
 800490e:	e042      	b.n	8004996 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004916:	b2db      	uxtb	r3, r3
 8004918:	2b00      	cmp	r3, #0
 800491a:	d106      	bne.n	800492a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004924:	6878      	ldr	r0, [r7, #4]
 8004926:	f7fe f8bf 	bl	8002aa8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2224      	movs	r2, #36	@ 0x24
 800492e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	68da      	ldr	r2, [r3, #12]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004940:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f000 f972 	bl	8004c2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	691a      	ldr	r2, [r3, #16]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004956:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	695a      	ldr	r2, [r3, #20]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004966:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68da      	ldr	r2, [r3, #12]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004976:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2200      	movs	r2, #0
 800497c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2220      	movs	r2, #32
 8004982:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2220      	movs	r2, #32
 800498a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2200      	movs	r2, #0
 8004992:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004994:	2300      	movs	r3, #0
}
 8004996:	4618      	mov	r0, r3
 8004998:	3708      	adds	r7, #8
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}

0800499e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800499e:	b580      	push	{r7, lr}
 80049a0:	b08a      	sub	sp, #40	@ 0x28
 80049a2:	af02      	add	r7, sp, #8
 80049a4:	60f8      	str	r0, [r7, #12]
 80049a6:	60b9      	str	r1, [r7, #8]
 80049a8:	603b      	str	r3, [r7, #0]
 80049aa:	4613      	mov	r3, r2
 80049ac:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80049ae:	2300      	movs	r3, #0
 80049b0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	2b20      	cmp	r3, #32
 80049bc:	d175      	bne.n	8004aaa <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d002      	beq.n	80049ca <HAL_UART_Transmit+0x2c>
 80049c4:	88fb      	ldrh	r3, [r7, #6]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d101      	bne.n	80049ce <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e06e      	b.n	8004aac <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2200      	movs	r2, #0
 80049d2:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2221      	movs	r2, #33	@ 0x21
 80049d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80049dc:	f7fe f92e 	bl	8002c3c <HAL_GetTick>
 80049e0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	88fa      	ldrh	r2, [r7, #6]
 80049e6:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	88fa      	ldrh	r2, [r7, #6]
 80049ec:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049f6:	d108      	bne.n	8004a0a <HAL_UART_Transmit+0x6c>
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	691b      	ldr	r3, [r3, #16]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d104      	bne.n	8004a0a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004a00:	2300      	movs	r3, #0
 8004a02:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	61bb      	str	r3, [r7, #24]
 8004a08:	e003      	b.n	8004a12 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004a12:	e02e      	b.n	8004a72 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	9300      	str	r3, [sp, #0]
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	2180      	movs	r1, #128	@ 0x80
 8004a1e:	68f8      	ldr	r0, [r7, #12]
 8004a20:	f000 f848 	bl	8004ab4 <UART_WaitOnFlagUntilTimeout>
 8004a24:	4603      	mov	r3, r0
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d005      	beq.n	8004a36 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2220      	movs	r2, #32
 8004a2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	e03a      	b.n	8004aac <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004a36:	69fb      	ldr	r3, [r7, #28]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d10b      	bne.n	8004a54 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004a3c:	69bb      	ldr	r3, [r7, #24]
 8004a3e:	881b      	ldrh	r3, [r3, #0]
 8004a40:	461a      	mov	r2, r3
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a4a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004a4c:	69bb      	ldr	r3, [r7, #24]
 8004a4e:	3302      	adds	r3, #2
 8004a50:	61bb      	str	r3, [r7, #24]
 8004a52:	e007      	b.n	8004a64 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004a54:	69fb      	ldr	r3, [r7, #28]
 8004a56:	781a      	ldrb	r2, [r3, #0]
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	3301      	adds	r3, #1
 8004a62:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004a68:	b29b      	uxth	r3, r3
 8004a6a:	3b01      	subs	r3, #1
 8004a6c:	b29a      	uxth	r2, r3
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004a76:	b29b      	uxth	r3, r3
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d1cb      	bne.n	8004a14 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	9300      	str	r3, [sp, #0]
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	2200      	movs	r2, #0
 8004a84:	2140      	movs	r1, #64	@ 0x40
 8004a86:	68f8      	ldr	r0, [r7, #12]
 8004a88:	f000 f814 	bl	8004ab4 <UART_WaitOnFlagUntilTimeout>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d005      	beq.n	8004a9e <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2220      	movs	r2, #32
 8004a96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004a9a:	2303      	movs	r3, #3
 8004a9c:	e006      	b.n	8004aac <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2220      	movs	r2, #32
 8004aa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	e000      	b.n	8004aac <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004aaa:	2302      	movs	r3, #2
  }
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3720      	adds	r7, #32
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}

08004ab4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b086      	sub	sp, #24
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	60f8      	str	r0, [r7, #12]
 8004abc:	60b9      	str	r1, [r7, #8]
 8004abe:	603b      	str	r3, [r7, #0]
 8004ac0:	4613      	mov	r3, r2
 8004ac2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ac4:	e03b      	b.n	8004b3e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ac6:	6a3b      	ldr	r3, [r7, #32]
 8004ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004acc:	d037      	beq.n	8004b3e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ace:	f7fe f8b5 	bl	8002c3c <HAL_GetTick>
 8004ad2:	4602      	mov	r2, r0
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	1ad3      	subs	r3, r2, r3
 8004ad8:	6a3a      	ldr	r2, [r7, #32]
 8004ada:	429a      	cmp	r2, r3
 8004adc:	d302      	bcc.n	8004ae4 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ade:	6a3b      	ldr	r3, [r7, #32]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d101      	bne.n	8004ae8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004ae4:	2303      	movs	r3, #3
 8004ae6:	e03a      	b.n	8004b5e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	68db      	ldr	r3, [r3, #12]
 8004aee:	f003 0304 	and.w	r3, r3, #4
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d023      	beq.n	8004b3e <UART_WaitOnFlagUntilTimeout+0x8a>
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	2b80      	cmp	r3, #128	@ 0x80
 8004afa:	d020      	beq.n	8004b3e <UART_WaitOnFlagUntilTimeout+0x8a>
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	2b40      	cmp	r3, #64	@ 0x40
 8004b00:	d01d      	beq.n	8004b3e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f003 0308 	and.w	r3, r3, #8
 8004b0c:	2b08      	cmp	r3, #8
 8004b0e:	d116      	bne.n	8004b3e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004b10:	2300      	movs	r3, #0
 8004b12:	617b      	str	r3, [r7, #20]
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	617b      	str	r3, [r7, #20]
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	617b      	str	r3, [r7, #20]
 8004b24:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b26:	68f8      	ldr	r0, [r7, #12]
 8004b28:	f000 f81d 	bl	8004b66 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2208      	movs	r2, #8
 8004b30:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2200      	movs	r2, #0
 8004b36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e00f      	b.n	8004b5e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	681a      	ldr	r2, [r3, #0]
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	4013      	ands	r3, r2
 8004b48:	68ba      	ldr	r2, [r7, #8]
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	bf0c      	ite	eq
 8004b4e:	2301      	moveq	r3, #1
 8004b50:	2300      	movne	r3, #0
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	461a      	mov	r2, r3
 8004b56:	79fb      	ldrb	r3, [r7, #7]
 8004b58:	429a      	cmp	r2, r3
 8004b5a:	d0b4      	beq.n	8004ac6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b5c:	2300      	movs	r3, #0
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3718      	adds	r7, #24
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}

08004b66 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b66:	b480      	push	{r7}
 8004b68:	b095      	sub	sp, #84	@ 0x54
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	330c      	adds	r3, #12
 8004b74:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b78:	e853 3f00 	ldrex	r3, [r3]
 8004b7c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	330c      	adds	r3, #12
 8004b8c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004b8e:	643a      	str	r2, [r7, #64]	@ 0x40
 8004b90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b92:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004b94:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004b96:	e841 2300 	strex	r3, r2, [r1]
 8004b9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004b9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1e5      	bne.n	8004b6e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	3314      	adds	r3, #20
 8004ba8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004baa:	6a3b      	ldr	r3, [r7, #32]
 8004bac:	e853 3f00 	ldrex	r3, [r3]
 8004bb0:	61fb      	str	r3, [r7, #28]
   return(result);
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	f023 0301 	bic.w	r3, r3, #1
 8004bb8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	3314      	adds	r3, #20
 8004bc0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004bc2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004bc4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bc6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004bc8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004bca:	e841 2300 	strex	r3, r2, [r1]
 8004bce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d1e5      	bne.n	8004ba2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d119      	bne.n	8004c12 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	330c      	adds	r3, #12
 8004be4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	e853 3f00 	ldrex	r3, [r3]
 8004bec:	60bb      	str	r3, [r7, #8]
   return(result);
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	f023 0310 	bic.w	r3, r3, #16
 8004bf4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	330c      	adds	r3, #12
 8004bfc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004bfe:	61ba      	str	r2, [r7, #24]
 8004c00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c02:	6979      	ldr	r1, [r7, #20]
 8004c04:	69ba      	ldr	r2, [r7, #24]
 8004c06:	e841 2300 	strex	r3, r2, [r1]
 8004c0a:	613b      	str	r3, [r7, #16]
   return(result);
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d1e5      	bne.n	8004bde <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2220      	movs	r2, #32
 8004c16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004c20:	bf00      	nop
 8004c22:	3754      	adds	r7, #84	@ 0x54
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bc80      	pop	{r7}
 8004c28:	4770      	bx	lr
	...

08004c2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b084      	sub	sp, #16
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	691b      	ldr	r3, [r3, #16]
 8004c3a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	68da      	ldr	r2, [r3, #12]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	430a      	orrs	r2, r1
 8004c48:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	689a      	ldr	r2, [r3, #8]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	691b      	ldr	r3, [r3, #16]
 8004c52:	431a      	orrs	r2, r3
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	695b      	ldr	r3, [r3, #20]
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	68db      	ldr	r3, [r3, #12]
 8004c62:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004c66:	f023 030c 	bic.w	r3, r3, #12
 8004c6a:	687a      	ldr	r2, [r7, #4]
 8004c6c:	6812      	ldr	r2, [r2, #0]
 8004c6e:	68b9      	ldr	r1, [r7, #8]
 8004c70:	430b      	orrs	r3, r1
 8004c72:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	695b      	ldr	r3, [r3, #20]
 8004c7a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	699a      	ldr	r2, [r3, #24]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	430a      	orrs	r2, r1
 8004c88:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a2c      	ldr	r2, [pc, #176]	@ (8004d40 <UART_SetConfig+0x114>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d103      	bne.n	8004c9c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004c94:	f7ff f85e 	bl	8003d54 <HAL_RCC_GetPCLK2Freq>
 8004c98:	60f8      	str	r0, [r7, #12]
 8004c9a:	e002      	b.n	8004ca2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004c9c:	f7ff f846 	bl	8003d2c <HAL_RCC_GetPCLK1Freq>
 8004ca0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ca2:	68fa      	ldr	r2, [r7, #12]
 8004ca4:	4613      	mov	r3, r2
 8004ca6:	009b      	lsls	r3, r3, #2
 8004ca8:	4413      	add	r3, r2
 8004caa:	009a      	lsls	r2, r3, #2
 8004cac:	441a      	add	r2, r3
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cb8:	4a22      	ldr	r2, [pc, #136]	@ (8004d44 <UART_SetConfig+0x118>)
 8004cba:	fba2 2303 	umull	r2, r3, r2, r3
 8004cbe:	095b      	lsrs	r3, r3, #5
 8004cc0:	0119      	lsls	r1, r3, #4
 8004cc2:	68fa      	ldr	r2, [r7, #12]
 8004cc4:	4613      	mov	r3, r2
 8004cc6:	009b      	lsls	r3, r3, #2
 8004cc8:	4413      	add	r3, r2
 8004cca:	009a      	lsls	r2, r3, #2
 8004ccc:	441a      	add	r2, r3
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	009b      	lsls	r3, r3, #2
 8004cd4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004cd8:	4b1a      	ldr	r3, [pc, #104]	@ (8004d44 <UART_SetConfig+0x118>)
 8004cda:	fba3 0302 	umull	r0, r3, r3, r2
 8004cde:	095b      	lsrs	r3, r3, #5
 8004ce0:	2064      	movs	r0, #100	@ 0x64
 8004ce2:	fb00 f303 	mul.w	r3, r0, r3
 8004ce6:	1ad3      	subs	r3, r2, r3
 8004ce8:	011b      	lsls	r3, r3, #4
 8004cea:	3332      	adds	r3, #50	@ 0x32
 8004cec:	4a15      	ldr	r2, [pc, #84]	@ (8004d44 <UART_SetConfig+0x118>)
 8004cee:	fba2 2303 	umull	r2, r3, r2, r3
 8004cf2:	095b      	lsrs	r3, r3, #5
 8004cf4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004cf8:	4419      	add	r1, r3
 8004cfa:	68fa      	ldr	r2, [r7, #12]
 8004cfc:	4613      	mov	r3, r2
 8004cfe:	009b      	lsls	r3, r3, #2
 8004d00:	4413      	add	r3, r2
 8004d02:	009a      	lsls	r2, r3, #2
 8004d04:	441a      	add	r2, r3
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004d10:	4b0c      	ldr	r3, [pc, #48]	@ (8004d44 <UART_SetConfig+0x118>)
 8004d12:	fba3 0302 	umull	r0, r3, r3, r2
 8004d16:	095b      	lsrs	r3, r3, #5
 8004d18:	2064      	movs	r0, #100	@ 0x64
 8004d1a:	fb00 f303 	mul.w	r3, r0, r3
 8004d1e:	1ad3      	subs	r3, r2, r3
 8004d20:	011b      	lsls	r3, r3, #4
 8004d22:	3332      	adds	r3, #50	@ 0x32
 8004d24:	4a07      	ldr	r2, [pc, #28]	@ (8004d44 <UART_SetConfig+0x118>)
 8004d26:	fba2 2303 	umull	r2, r3, r2, r3
 8004d2a:	095b      	lsrs	r3, r3, #5
 8004d2c:	f003 020f 	and.w	r2, r3, #15
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	440a      	add	r2, r1
 8004d36:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004d38:	bf00      	nop
 8004d3a:	3710      	adds	r7, #16
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}
 8004d40:	40013800 	.word	0x40013800
 8004d44:	51eb851f 	.word	0x51eb851f

08004d48 <atoi>:
 8004d48:	220a      	movs	r2, #10
 8004d4a:	2100      	movs	r1, #0
 8004d4c:	f000 b87c 	b.w	8004e48 <strtol>

08004d50 <_strtol_l.isra.0>:
 8004d50:	2b24      	cmp	r3, #36	@ 0x24
 8004d52:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d56:	4686      	mov	lr, r0
 8004d58:	4690      	mov	r8, r2
 8004d5a:	d801      	bhi.n	8004d60 <_strtol_l.isra.0+0x10>
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d106      	bne.n	8004d6e <_strtol_l.isra.0+0x1e>
 8004d60:	f001 f912 	bl	8005f88 <__errno>
 8004d64:	2316      	movs	r3, #22
 8004d66:	6003      	str	r3, [r0, #0]
 8004d68:	2000      	movs	r0, #0
 8004d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d6e:	460d      	mov	r5, r1
 8004d70:	4833      	ldr	r0, [pc, #204]	@ (8004e40 <_strtol_l.isra.0+0xf0>)
 8004d72:	462a      	mov	r2, r5
 8004d74:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004d78:	5d06      	ldrb	r6, [r0, r4]
 8004d7a:	f016 0608 	ands.w	r6, r6, #8
 8004d7e:	d1f8      	bne.n	8004d72 <_strtol_l.isra.0+0x22>
 8004d80:	2c2d      	cmp	r4, #45	@ 0x2d
 8004d82:	d110      	bne.n	8004da6 <_strtol_l.isra.0+0x56>
 8004d84:	2601      	movs	r6, #1
 8004d86:	782c      	ldrb	r4, [r5, #0]
 8004d88:	1c95      	adds	r5, r2, #2
 8004d8a:	f033 0210 	bics.w	r2, r3, #16
 8004d8e:	d115      	bne.n	8004dbc <_strtol_l.isra.0+0x6c>
 8004d90:	2c30      	cmp	r4, #48	@ 0x30
 8004d92:	d10d      	bne.n	8004db0 <_strtol_l.isra.0+0x60>
 8004d94:	782a      	ldrb	r2, [r5, #0]
 8004d96:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004d9a:	2a58      	cmp	r2, #88	@ 0x58
 8004d9c:	d108      	bne.n	8004db0 <_strtol_l.isra.0+0x60>
 8004d9e:	786c      	ldrb	r4, [r5, #1]
 8004da0:	3502      	adds	r5, #2
 8004da2:	2310      	movs	r3, #16
 8004da4:	e00a      	b.n	8004dbc <_strtol_l.isra.0+0x6c>
 8004da6:	2c2b      	cmp	r4, #43	@ 0x2b
 8004da8:	bf04      	itt	eq
 8004daa:	782c      	ldrbeq	r4, [r5, #0]
 8004dac:	1c95      	addeq	r5, r2, #2
 8004dae:	e7ec      	b.n	8004d8a <_strtol_l.isra.0+0x3a>
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d1f6      	bne.n	8004da2 <_strtol_l.isra.0+0x52>
 8004db4:	2c30      	cmp	r4, #48	@ 0x30
 8004db6:	bf14      	ite	ne
 8004db8:	230a      	movne	r3, #10
 8004dba:	2308      	moveq	r3, #8
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8004dc2:	f10c 3cff 	add.w	ip, ip, #4294967295
 8004dc6:	fbbc f9f3 	udiv	r9, ip, r3
 8004dca:	4610      	mov	r0, r2
 8004dcc:	fb03 ca19 	mls	sl, r3, r9, ip
 8004dd0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8004dd4:	2f09      	cmp	r7, #9
 8004dd6:	d80f      	bhi.n	8004df8 <_strtol_l.isra.0+0xa8>
 8004dd8:	463c      	mov	r4, r7
 8004dda:	42a3      	cmp	r3, r4
 8004ddc:	dd1b      	ble.n	8004e16 <_strtol_l.isra.0+0xc6>
 8004dde:	1c57      	adds	r7, r2, #1
 8004de0:	d007      	beq.n	8004df2 <_strtol_l.isra.0+0xa2>
 8004de2:	4581      	cmp	r9, r0
 8004de4:	d314      	bcc.n	8004e10 <_strtol_l.isra.0+0xc0>
 8004de6:	d101      	bne.n	8004dec <_strtol_l.isra.0+0x9c>
 8004de8:	45a2      	cmp	sl, r4
 8004dea:	db11      	blt.n	8004e10 <_strtol_l.isra.0+0xc0>
 8004dec:	2201      	movs	r2, #1
 8004dee:	fb00 4003 	mla	r0, r0, r3, r4
 8004df2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004df6:	e7eb      	b.n	8004dd0 <_strtol_l.isra.0+0x80>
 8004df8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8004dfc:	2f19      	cmp	r7, #25
 8004dfe:	d801      	bhi.n	8004e04 <_strtol_l.isra.0+0xb4>
 8004e00:	3c37      	subs	r4, #55	@ 0x37
 8004e02:	e7ea      	b.n	8004dda <_strtol_l.isra.0+0x8a>
 8004e04:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8004e08:	2f19      	cmp	r7, #25
 8004e0a:	d804      	bhi.n	8004e16 <_strtol_l.isra.0+0xc6>
 8004e0c:	3c57      	subs	r4, #87	@ 0x57
 8004e0e:	e7e4      	b.n	8004dda <_strtol_l.isra.0+0x8a>
 8004e10:	f04f 32ff 	mov.w	r2, #4294967295
 8004e14:	e7ed      	b.n	8004df2 <_strtol_l.isra.0+0xa2>
 8004e16:	1c53      	adds	r3, r2, #1
 8004e18:	d108      	bne.n	8004e2c <_strtol_l.isra.0+0xdc>
 8004e1a:	2322      	movs	r3, #34	@ 0x22
 8004e1c:	4660      	mov	r0, ip
 8004e1e:	f8ce 3000 	str.w	r3, [lr]
 8004e22:	f1b8 0f00 	cmp.w	r8, #0
 8004e26:	d0a0      	beq.n	8004d6a <_strtol_l.isra.0+0x1a>
 8004e28:	1e69      	subs	r1, r5, #1
 8004e2a:	e006      	b.n	8004e3a <_strtol_l.isra.0+0xea>
 8004e2c:	b106      	cbz	r6, 8004e30 <_strtol_l.isra.0+0xe0>
 8004e2e:	4240      	negs	r0, r0
 8004e30:	f1b8 0f00 	cmp.w	r8, #0
 8004e34:	d099      	beq.n	8004d6a <_strtol_l.isra.0+0x1a>
 8004e36:	2a00      	cmp	r2, #0
 8004e38:	d1f6      	bne.n	8004e28 <_strtol_l.isra.0+0xd8>
 8004e3a:	f8c8 1000 	str.w	r1, [r8]
 8004e3e:	e794      	b.n	8004d6a <_strtol_l.isra.0+0x1a>
 8004e40:	0800a297 	.word	0x0800a297

08004e44 <_strtol_r>:
 8004e44:	f7ff bf84 	b.w	8004d50 <_strtol_l.isra.0>

08004e48 <strtol>:
 8004e48:	4613      	mov	r3, r2
 8004e4a:	460a      	mov	r2, r1
 8004e4c:	4601      	mov	r1, r0
 8004e4e:	4802      	ldr	r0, [pc, #8]	@ (8004e58 <strtol+0x10>)
 8004e50:	6800      	ldr	r0, [r0, #0]
 8004e52:	f7ff bf7d 	b.w	8004d50 <_strtol_l.isra.0>
 8004e56:	bf00      	nop
 8004e58:	2000001c 	.word	0x2000001c

08004e5c <__cvt>:
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e62:	461d      	mov	r5, r3
 8004e64:	bfbb      	ittet	lt
 8004e66:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004e6a:	461d      	movlt	r5, r3
 8004e6c:	2300      	movge	r3, #0
 8004e6e:	232d      	movlt	r3, #45	@ 0x2d
 8004e70:	b088      	sub	sp, #32
 8004e72:	4614      	mov	r4, r2
 8004e74:	bfb8      	it	lt
 8004e76:	4614      	movlt	r4, r2
 8004e78:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004e7a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004e7c:	7013      	strb	r3, [r2, #0]
 8004e7e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004e80:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004e84:	f023 0820 	bic.w	r8, r3, #32
 8004e88:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004e8c:	d005      	beq.n	8004e9a <__cvt+0x3e>
 8004e8e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004e92:	d100      	bne.n	8004e96 <__cvt+0x3a>
 8004e94:	3601      	adds	r6, #1
 8004e96:	2302      	movs	r3, #2
 8004e98:	e000      	b.n	8004e9c <__cvt+0x40>
 8004e9a:	2303      	movs	r3, #3
 8004e9c:	aa07      	add	r2, sp, #28
 8004e9e:	9204      	str	r2, [sp, #16]
 8004ea0:	aa06      	add	r2, sp, #24
 8004ea2:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004ea6:	e9cd 3600 	strd	r3, r6, [sp]
 8004eaa:	4622      	mov	r2, r4
 8004eac:	462b      	mov	r3, r5
 8004eae:	f001 f943 	bl	8006138 <_dtoa_r>
 8004eb2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004eb6:	4607      	mov	r7, r0
 8004eb8:	d119      	bne.n	8004eee <__cvt+0x92>
 8004eba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004ebc:	07db      	lsls	r3, r3, #31
 8004ebe:	d50e      	bpl.n	8004ede <__cvt+0x82>
 8004ec0:	eb00 0906 	add.w	r9, r0, r6
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	4620      	mov	r0, r4
 8004eca:	4629      	mov	r1, r5
 8004ecc:	f7fb fd76 	bl	80009bc <__aeabi_dcmpeq>
 8004ed0:	b108      	cbz	r0, 8004ed6 <__cvt+0x7a>
 8004ed2:	f8cd 901c 	str.w	r9, [sp, #28]
 8004ed6:	2230      	movs	r2, #48	@ 0x30
 8004ed8:	9b07      	ldr	r3, [sp, #28]
 8004eda:	454b      	cmp	r3, r9
 8004edc:	d31e      	bcc.n	8004f1c <__cvt+0xc0>
 8004ede:	4638      	mov	r0, r7
 8004ee0:	9b07      	ldr	r3, [sp, #28]
 8004ee2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004ee4:	1bdb      	subs	r3, r3, r7
 8004ee6:	6013      	str	r3, [r2, #0]
 8004ee8:	b008      	add	sp, #32
 8004eea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004eee:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004ef2:	eb00 0906 	add.w	r9, r0, r6
 8004ef6:	d1e5      	bne.n	8004ec4 <__cvt+0x68>
 8004ef8:	7803      	ldrb	r3, [r0, #0]
 8004efa:	2b30      	cmp	r3, #48	@ 0x30
 8004efc:	d10a      	bne.n	8004f14 <__cvt+0xb8>
 8004efe:	2200      	movs	r2, #0
 8004f00:	2300      	movs	r3, #0
 8004f02:	4620      	mov	r0, r4
 8004f04:	4629      	mov	r1, r5
 8004f06:	f7fb fd59 	bl	80009bc <__aeabi_dcmpeq>
 8004f0a:	b918      	cbnz	r0, 8004f14 <__cvt+0xb8>
 8004f0c:	f1c6 0601 	rsb	r6, r6, #1
 8004f10:	f8ca 6000 	str.w	r6, [sl]
 8004f14:	f8da 3000 	ldr.w	r3, [sl]
 8004f18:	4499      	add	r9, r3
 8004f1a:	e7d3      	b.n	8004ec4 <__cvt+0x68>
 8004f1c:	1c59      	adds	r1, r3, #1
 8004f1e:	9107      	str	r1, [sp, #28]
 8004f20:	701a      	strb	r2, [r3, #0]
 8004f22:	e7d9      	b.n	8004ed8 <__cvt+0x7c>

08004f24 <__exponent>:
 8004f24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f26:	2900      	cmp	r1, #0
 8004f28:	bfb6      	itet	lt
 8004f2a:	232d      	movlt	r3, #45	@ 0x2d
 8004f2c:	232b      	movge	r3, #43	@ 0x2b
 8004f2e:	4249      	neglt	r1, r1
 8004f30:	2909      	cmp	r1, #9
 8004f32:	7002      	strb	r2, [r0, #0]
 8004f34:	7043      	strb	r3, [r0, #1]
 8004f36:	dd29      	ble.n	8004f8c <__exponent+0x68>
 8004f38:	f10d 0307 	add.w	r3, sp, #7
 8004f3c:	461d      	mov	r5, r3
 8004f3e:	270a      	movs	r7, #10
 8004f40:	fbb1 f6f7 	udiv	r6, r1, r7
 8004f44:	461a      	mov	r2, r3
 8004f46:	fb07 1416 	mls	r4, r7, r6, r1
 8004f4a:	3430      	adds	r4, #48	@ 0x30
 8004f4c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004f50:	460c      	mov	r4, r1
 8004f52:	2c63      	cmp	r4, #99	@ 0x63
 8004f54:	4631      	mov	r1, r6
 8004f56:	f103 33ff 	add.w	r3, r3, #4294967295
 8004f5a:	dcf1      	bgt.n	8004f40 <__exponent+0x1c>
 8004f5c:	3130      	adds	r1, #48	@ 0x30
 8004f5e:	1e94      	subs	r4, r2, #2
 8004f60:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004f64:	4623      	mov	r3, r4
 8004f66:	1c41      	adds	r1, r0, #1
 8004f68:	42ab      	cmp	r3, r5
 8004f6a:	d30a      	bcc.n	8004f82 <__exponent+0x5e>
 8004f6c:	f10d 0309 	add.w	r3, sp, #9
 8004f70:	1a9b      	subs	r3, r3, r2
 8004f72:	42ac      	cmp	r4, r5
 8004f74:	bf88      	it	hi
 8004f76:	2300      	movhi	r3, #0
 8004f78:	3302      	adds	r3, #2
 8004f7a:	4403      	add	r3, r0
 8004f7c:	1a18      	subs	r0, r3, r0
 8004f7e:	b003      	add	sp, #12
 8004f80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f82:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004f86:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004f8a:	e7ed      	b.n	8004f68 <__exponent+0x44>
 8004f8c:	2330      	movs	r3, #48	@ 0x30
 8004f8e:	3130      	adds	r1, #48	@ 0x30
 8004f90:	7083      	strb	r3, [r0, #2]
 8004f92:	70c1      	strb	r1, [r0, #3]
 8004f94:	1d03      	adds	r3, r0, #4
 8004f96:	e7f1      	b.n	8004f7c <__exponent+0x58>

08004f98 <_printf_float>:
 8004f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f9c:	b091      	sub	sp, #68	@ 0x44
 8004f9e:	460c      	mov	r4, r1
 8004fa0:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004fa4:	4616      	mov	r6, r2
 8004fa6:	461f      	mov	r7, r3
 8004fa8:	4605      	mov	r5, r0
 8004faa:	f000 ffa3 	bl	8005ef4 <_localeconv_r>
 8004fae:	6803      	ldr	r3, [r0, #0]
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	9308      	str	r3, [sp, #32]
 8004fb4:	f7fb f8d6 	bl	8000164 <strlen>
 8004fb8:	2300      	movs	r3, #0
 8004fba:	930e      	str	r3, [sp, #56]	@ 0x38
 8004fbc:	f8d8 3000 	ldr.w	r3, [r8]
 8004fc0:	9009      	str	r0, [sp, #36]	@ 0x24
 8004fc2:	3307      	adds	r3, #7
 8004fc4:	f023 0307 	bic.w	r3, r3, #7
 8004fc8:	f103 0208 	add.w	r2, r3, #8
 8004fcc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004fd0:	f8d4 b000 	ldr.w	fp, [r4]
 8004fd4:	f8c8 2000 	str.w	r2, [r8]
 8004fd8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004fdc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004fe0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004fe2:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004fe6:	f04f 32ff 	mov.w	r2, #4294967295
 8004fea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004fee:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004ff2:	4b9c      	ldr	r3, [pc, #624]	@ (8005264 <_printf_float+0x2cc>)
 8004ff4:	f7fb fd14 	bl	8000a20 <__aeabi_dcmpun>
 8004ff8:	bb70      	cbnz	r0, 8005058 <_printf_float+0xc0>
 8004ffa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004ffe:	f04f 32ff 	mov.w	r2, #4294967295
 8005002:	4b98      	ldr	r3, [pc, #608]	@ (8005264 <_printf_float+0x2cc>)
 8005004:	f7fb fcee 	bl	80009e4 <__aeabi_dcmple>
 8005008:	bb30      	cbnz	r0, 8005058 <_printf_float+0xc0>
 800500a:	2200      	movs	r2, #0
 800500c:	2300      	movs	r3, #0
 800500e:	4640      	mov	r0, r8
 8005010:	4649      	mov	r1, r9
 8005012:	f7fb fcdd 	bl	80009d0 <__aeabi_dcmplt>
 8005016:	b110      	cbz	r0, 800501e <_printf_float+0x86>
 8005018:	232d      	movs	r3, #45	@ 0x2d
 800501a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800501e:	4a92      	ldr	r2, [pc, #584]	@ (8005268 <_printf_float+0x2d0>)
 8005020:	4b92      	ldr	r3, [pc, #584]	@ (800526c <_printf_float+0x2d4>)
 8005022:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005026:	bf8c      	ite	hi
 8005028:	4690      	movhi	r8, r2
 800502a:	4698      	movls	r8, r3
 800502c:	2303      	movs	r3, #3
 800502e:	f04f 0900 	mov.w	r9, #0
 8005032:	6123      	str	r3, [r4, #16]
 8005034:	f02b 0304 	bic.w	r3, fp, #4
 8005038:	6023      	str	r3, [r4, #0]
 800503a:	4633      	mov	r3, r6
 800503c:	4621      	mov	r1, r4
 800503e:	4628      	mov	r0, r5
 8005040:	9700      	str	r7, [sp, #0]
 8005042:	aa0f      	add	r2, sp, #60	@ 0x3c
 8005044:	f000 f9d4 	bl	80053f0 <_printf_common>
 8005048:	3001      	adds	r0, #1
 800504a:	f040 8090 	bne.w	800516e <_printf_float+0x1d6>
 800504e:	f04f 30ff 	mov.w	r0, #4294967295
 8005052:	b011      	add	sp, #68	@ 0x44
 8005054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005058:	4642      	mov	r2, r8
 800505a:	464b      	mov	r3, r9
 800505c:	4640      	mov	r0, r8
 800505e:	4649      	mov	r1, r9
 8005060:	f7fb fcde 	bl	8000a20 <__aeabi_dcmpun>
 8005064:	b148      	cbz	r0, 800507a <_printf_float+0xe2>
 8005066:	464b      	mov	r3, r9
 8005068:	2b00      	cmp	r3, #0
 800506a:	bfb8      	it	lt
 800506c:	232d      	movlt	r3, #45	@ 0x2d
 800506e:	4a80      	ldr	r2, [pc, #512]	@ (8005270 <_printf_float+0x2d8>)
 8005070:	bfb8      	it	lt
 8005072:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005076:	4b7f      	ldr	r3, [pc, #508]	@ (8005274 <_printf_float+0x2dc>)
 8005078:	e7d3      	b.n	8005022 <_printf_float+0x8a>
 800507a:	6863      	ldr	r3, [r4, #4]
 800507c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005080:	1c5a      	adds	r2, r3, #1
 8005082:	d13f      	bne.n	8005104 <_printf_float+0x16c>
 8005084:	2306      	movs	r3, #6
 8005086:	6063      	str	r3, [r4, #4]
 8005088:	2200      	movs	r2, #0
 800508a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800508e:	6023      	str	r3, [r4, #0]
 8005090:	9206      	str	r2, [sp, #24]
 8005092:	aa0e      	add	r2, sp, #56	@ 0x38
 8005094:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005098:	aa0d      	add	r2, sp, #52	@ 0x34
 800509a:	9203      	str	r2, [sp, #12]
 800509c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80050a0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80050a4:	6863      	ldr	r3, [r4, #4]
 80050a6:	4642      	mov	r2, r8
 80050a8:	9300      	str	r3, [sp, #0]
 80050aa:	4628      	mov	r0, r5
 80050ac:	464b      	mov	r3, r9
 80050ae:	910a      	str	r1, [sp, #40]	@ 0x28
 80050b0:	f7ff fed4 	bl	8004e5c <__cvt>
 80050b4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80050b6:	4680      	mov	r8, r0
 80050b8:	2947      	cmp	r1, #71	@ 0x47
 80050ba:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80050bc:	d128      	bne.n	8005110 <_printf_float+0x178>
 80050be:	1cc8      	adds	r0, r1, #3
 80050c0:	db02      	blt.n	80050c8 <_printf_float+0x130>
 80050c2:	6863      	ldr	r3, [r4, #4]
 80050c4:	4299      	cmp	r1, r3
 80050c6:	dd40      	ble.n	800514a <_printf_float+0x1b2>
 80050c8:	f1aa 0a02 	sub.w	sl, sl, #2
 80050cc:	fa5f fa8a 	uxtb.w	sl, sl
 80050d0:	4652      	mov	r2, sl
 80050d2:	3901      	subs	r1, #1
 80050d4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80050d8:	910d      	str	r1, [sp, #52]	@ 0x34
 80050da:	f7ff ff23 	bl	8004f24 <__exponent>
 80050de:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80050e0:	4681      	mov	r9, r0
 80050e2:	1813      	adds	r3, r2, r0
 80050e4:	2a01      	cmp	r2, #1
 80050e6:	6123      	str	r3, [r4, #16]
 80050e8:	dc02      	bgt.n	80050f0 <_printf_float+0x158>
 80050ea:	6822      	ldr	r2, [r4, #0]
 80050ec:	07d2      	lsls	r2, r2, #31
 80050ee:	d501      	bpl.n	80050f4 <_printf_float+0x15c>
 80050f0:	3301      	adds	r3, #1
 80050f2:	6123      	str	r3, [r4, #16]
 80050f4:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d09e      	beq.n	800503a <_printf_float+0xa2>
 80050fc:	232d      	movs	r3, #45	@ 0x2d
 80050fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005102:	e79a      	b.n	800503a <_printf_float+0xa2>
 8005104:	2947      	cmp	r1, #71	@ 0x47
 8005106:	d1bf      	bne.n	8005088 <_printf_float+0xf0>
 8005108:	2b00      	cmp	r3, #0
 800510a:	d1bd      	bne.n	8005088 <_printf_float+0xf0>
 800510c:	2301      	movs	r3, #1
 800510e:	e7ba      	b.n	8005086 <_printf_float+0xee>
 8005110:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005114:	d9dc      	bls.n	80050d0 <_printf_float+0x138>
 8005116:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800511a:	d118      	bne.n	800514e <_printf_float+0x1b6>
 800511c:	2900      	cmp	r1, #0
 800511e:	6863      	ldr	r3, [r4, #4]
 8005120:	dd0b      	ble.n	800513a <_printf_float+0x1a2>
 8005122:	6121      	str	r1, [r4, #16]
 8005124:	b913      	cbnz	r3, 800512c <_printf_float+0x194>
 8005126:	6822      	ldr	r2, [r4, #0]
 8005128:	07d0      	lsls	r0, r2, #31
 800512a:	d502      	bpl.n	8005132 <_printf_float+0x19a>
 800512c:	3301      	adds	r3, #1
 800512e:	440b      	add	r3, r1
 8005130:	6123      	str	r3, [r4, #16]
 8005132:	f04f 0900 	mov.w	r9, #0
 8005136:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005138:	e7dc      	b.n	80050f4 <_printf_float+0x15c>
 800513a:	b913      	cbnz	r3, 8005142 <_printf_float+0x1aa>
 800513c:	6822      	ldr	r2, [r4, #0]
 800513e:	07d2      	lsls	r2, r2, #31
 8005140:	d501      	bpl.n	8005146 <_printf_float+0x1ae>
 8005142:	3302      	adds	r3, #2
 8005144:	e7f4      	b.n	8005130 <_printf_float+0x198>
 8005146:	2301      	movs	r3, #1
 8005148:	e7f2      	b.n	8005130 <_printf_float+0x198>
 800514a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800514e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005150:	4299      	cmp	r1, r3
 8005152:	db05      	blt.n	8005160 <_printf_float+0x1c8>
 8005154:	6823      	ldr	r3, [r4, #0]
 8005156:	6121      	str	r1, [r4, #16]
 8005158:	07d8      	lsls	r0, r3, #31
 800515a:	d5ea      	bpl.n	8005132 <_printf_float+0x19a>
 800515c:	1c4b      	adds	r3, r1, #1
 800515e:	e7e7      	b.n	8005130 <_printf_float+0x198>
 8005160:	2900      	cmp	r1, #0
 8005162:	bfcc      	ite	gt
 8005164:	2201      	movgt	r2, #1
 8005166:	f1c1 0202 	rsble	r2, r1, #2
 800516a:	4413      	add	r3, r2
 800516c:	e7e0      	b.n	8005130 <_printf_float+0x198>
 800516e:	6823      	ldr	r3, [r4, #0]
 8005170:	055a      	lsls	r2, r3, #21
 8005172:	d407      	bmi.n	8005184 <_printf_float+0x1ec>
 8005174:	6923      	ldr	r3, [r4, #16]
 8005176:	4642      	mov	r2, r8
 8005178:	4631      	mov	r1, r6
 800517a:	4628      	mov	r0, r5
 800517c:	47b8      	blx	r7
 800517e:	3001      	adds	r0, #1
 8005180:	d12b      	bne.n	80051da <_printf_float+0x242>
 8005182:	e764      	b.n	800504e <_printf_float+0xb6>
 8005184:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005188:	f240 80dc 	bls.w	8005344 <_printf_float+0x3ac>
 800518c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005190:	2200      	movs	r2, #0
 8005192:	2300      	movs	r3, #0
 8005194:	f7fb fc12 	bl	80009bc <__aeabi_dcmpeq>
 8005198:	2800      	cmp	r0, #0
 800519a:	d033      	beq.n	8005204 <_printf_float+0x26c>
 800519c:	2301      	movs	r3, #1
 800519e:	4631      	mov	r1, r6
 80051a0:	4628      	mov	r0, r5
 80051a2:	4a35      	ldr	r2, [pc, #212]	@ (8005278 <_printf_float+0x2e0>)
 80051a4:	47b8      	blx	r7
 80051a6:	3001      	adds	r0, #1
 80051a8:	f43f af51 	beq.w	800504e <_printf_float+0xb6>
 80051ac:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80051b0:	4543      	cmp	r3, r8
 80051b2:	db02      	blt.n	80051ba <_printf_float+0x222>
 80051b4:	6823      	ldr	r3, [r4, #0]
 80051b6:	07d8      	lsls	r0, r3, #31
 80051b8:	d50f      	bpl.n	80051da <_printf_float+0x242>
 80051ba:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80051be:	4631      	mov	r1, r6
 80051c0:	4628      	mov	r0, r5
 80051c2:	47b8      	blx	r7
 80051c4:	3001      	adds	r0, #1
 80051c6:	f43f af42 	beq.w	800504e <_printf_float+0xb6>
 80051ca:	f04f 0900 	mov.w	r9, #0
 80051ce:	f108 38ff 	add.w	r8, r8, #4294967295
 80051d2:	f104 0a1a 	add.w	sl, r4, #26
 80051d6:	45c8      	cmp	r8, r9
 80051d8:	dc09      	bgt.n	80051ee <_printf_float+0x256>
 80051da:	6823      	ldr	r3, [r4, #0]
 80051dc:	079b      	lsls	r3, r3, #30
 80051de:	f100 8102 	bmi.w	80053e6 <_printf_float+0x44e>
 80051e2:	68e0      	ldr	r0, [r4, #12]
 80051e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80051e6:	4298      	cmp	r0, r3
 80051e8:	bfb8      	it	lt
 80051ea:	4618      	movlt	r0, r3
 80051ec:	e731      	b.n	8005052 <_printf_float+0xba>
 80051ee:	2301      	movs	r3, #1
 80051f0:	4652      	mov	r2, sl
 80051f2:	4631      	mov	r1, r6
 80051f4:	4628      	mov	r0, r5
 80051f6:	47b8      	blx	r7
 80051f8:	3001      	adds	r0, #1
 80051fa:	f43f af28 	beq.w	800504e <_printf_float+0xb6>
 80051fe:	f109 0901 	add.w	r9, r9, #1
 8005202:	e7e8      	b.n	80051d6 <_printf_float+0x23e>
 8005204:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005206:	2b00      	cmp	r3, #0
 8005208:	dc38      	bgt.n	800527c <_printf_float+0x2e4>
 800520a:	2301      	movs	r3, #1
 800520c:	4631      	mov	r1, r6
 800520e:	4628      	mov	r0, r5
 8005210:	4a19      	ldr	r2, [pc, #100]	@ (8005278 <_printf_float+0x2e0>)
 8005212:	47b8      	blx	r7
 8005214:	3001      	adds	r0, #1
 8005216:	f43f af1a 	beq.w	800504e <_printf_float+0xb6>
 800521a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800521e:	ea59 0303 	orrs.w	r3, r9, r3
 8005222:	d102      	bne.n	800522a <_printf_float+0x292>
 8005224:	6823      	ldr	r3, [r4, #0]
 8005226:	07d9      	lsls	r1, r3, #31
 8005228:	d5d7      	bpl.n	80051da <_printf_float+0x242>
 800522a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800522e:	4631      	mov	r1, r6
 8005230:	4628      	mov	r0, r5
 8005232:	47b8      	blx	r7
 8005234:	3001      	adds	r0, #1
 8005236:	f43f af0a 	beq.w	800504e <_printf_float+0xb6>
 800523a:	f04f 0a00 	mov.w	sl, #0
 800523e:	f104 0b1a 	add.w	fp, r4, #26
 8005242:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005244:	425b      	negs	r3, r3
 8005246:	4553      	cmp	r3, sl
 8005248:	dc01      	bgt.n	800524e <_printf_float+0x2b6>
 800524a:	464b      	mov	r3, r9
 800524c:	e793      	b.n	8005176 <_printf_float+0x1de>
 800524e:	2301      	movs	r3, #1
 8005250:	465a      	mov	r2, fp
 8005252:	4631      	mov	r1, r6
 8005254:	4628      	mov	r0, r5
 8005256:	47b8      	blx	r7
 8005258:	3001      	adds	r0, #1
 800525a:	f43f aef8 	beq.w	800504e <_printf_float+0xb6>
 800525e:	f10a 0a01 	add.w	sl, sl, #1
 8005262:	e7ee      	b.n	8005242 <_printf_float+0x2aa>
 8005264:	7fefffff 	.word	0x7fefffff
 8005268:	0800a39b 	.word	0x0800a39b
 800526c:	0800a397 	.word	0x0800a397
 8005270:	0800a3a3 	.word	0x0800a3a3
 8005274:	0800a39f 	.word	0x0800a39f
 8005278:	0800a4dd 	.word	0x0800a4dd
 800527c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800527e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005282:	4553      	cmp	r3, sl
 8005284:	bfa8      	it	ge
 8005286:	4653      	movge	r3, sl
 8005288:	2b00      	cmp	r3, #0
 800528a:	4699      	mov	r9, r3
 800528c:	dc36      	bgt.n	80052fc <_printf_float+0x364>
 800528e:	f04f 0b00 	mov.w	fp, #0
 8005292:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005296:	f104 021a 	add.w	r2, r4, #26
 800529a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800529c:	930a      	str	r3, [sp, #40]	@ 0x28
 800529e:	eba3 0309 	sub.w	r3, r3, r9
 80052a2:	455b      	cmp	r3, fp
 80052a4:	dc31      	bgt.n	800530a <_printf_float+0x372>
 80052a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80052a8:	459a      	cmp	sl, r3
 80052aa:	dc3a      	bgt.n	8005322 <_printf_float+0x38a>
 80052ac:	6823      	ldr	r3, [r4, #0]
 80052ae:	07da      	lsls	r2, r3, #31
 80052b0:	d437      	bmi.n	8005322 <_printf_float+0x38a>
 80052b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80052b4:	ebaa 0903 	sub.w	r9, sl, r3
 80052b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80052ba:	ebaa 0303 	sub.w	r3, sl, r3
 80052be:	4599      	cmp	r9, r3
 80052c0:	bfa8      	it	ge
 80052c2:	4699      	movge	r9, r3
 80052c4:	f1b9 0f00 	cmp.w	r9, #0
 80052c8:	dc33      	bgt.n	8005332 <_printf_float+0x39a>
 80052ca:	f04f 0800 	mov.w	r8, #0
 80052ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80052d2:	f104 0b1a 	add.w	fp, r4, #26
 80052d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80052d8:	ebaa 0303 	sub.w	r3, sl, r3
 80052dc:	eba3 0309 	sub.w	r3, r3, r9
 80052e0:	4543      	cmp	r3, r8
 80052e2:	f77f af7a 	ble.w	80051da <_printf_float+0x242>
 80052e6:	2301      	movs	r3, #1
 80052e8:	465a      	mov	r2, fp
 80052ea:	4631      	mov	r1, r6
 80052ec:	4628      	mov	r0, r5
 80052ee:	47b8      	blx	r7
 80052f0:	3001      	adds	r0, #1
 80052f2:	f43f aeac 	beq.w	800504e <_printf_float+0xb6>
 80052f6:	f108 0801 	add.w	r8, r8, #1
 80052fa:	e7ec      	b.n	80052d6 <_printf_float+0x33e>
 80052fc:	4642      	mov	r2, r8
 80052fe:	4631      	mov	r1, r6
 8005300:	4628      	mov	r0, r5
 8005302:	47b8      	blx	r7
 8005304:	3001      	adds	r0, #1
 8005306:	d1c2      	bne.n	800528e <_printf_float+0x2f6>
 8005308:	e6a1      	b.n	800504e <_printf_float+0xb6>
 800530a:	2301      	movs	r3, #1
 800530c:	4631      	mov	r1, r6
 800530e:	4628      	mov	r0, r5
 8005310:	920a      	str	r2, [sp, #40]	@ 0x28
 8005312:	47b8      	blx	r7
 8005314:	3001      	adds	r0, #1
 8005316:	f43f ae9a 	beq.w	800504e <_printf_float+0xb6>
 800531a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800531c:	f10b 0b01 	add.w	fp, fp, #1
 8005320:	e7bb      	b.n	800529a <_printf_float+0x302>
 8005322:	4631      	mov	r1, r6
 8005324:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005328:	4628      	mov	r0, r5
 800532a:	47b8      	blx	r7
 800532c:	3001      	adds	r0, #1
 800532e:	d1c0      	bne.n	80052b2 <_printf_float+0x31a>
 8005330:	e68d      	b.n	800504e <_printf_float+0xb6>
 8005332:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005334:	464b      	mov	r3, r9
 8005336:	4631      	mov	r1, r6
 8005338:	4628      	mov	r0, r5
 800533a:	4442      	add	r2, r8
 800533c:	47b8      	blx	r7
 800533e:	3001      	adds	r0, #1
 8005340:	d1c3      	bne.n	80052ca <_printf_float+0x332>
 8005342:	e684      	b.n	800504e <_printf_float+0xb6>
 8005344:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005348:	f1ba 0f01 	cmp.w	sl, #1
 800534c:	dc01      	bgt.n	8005352 <_printf_float+0x3ba>
 800534e:	07db      	lsls	r3, r3, #31
 8005350:	d536      	bpl.n	80053c0 <_printf_float+0x428>
 8005352:	2301      	movs	r3, #1
 8005354:	4642      	mov	r2, r8
 8005356:	4631      	mov	r1, r6
 8005358:	4628      	mov	r0, r5
 800535a:	47b8      	blx	r7
 800535c:	3001      	adds	r0, #1
 800535e:	f43f ae76 	beq.w	800504e <_printf_float+0xb6>
 8005362:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005366:	4631      	mov	r1, r6
 8005368:	4628      	mov	r0, r5
 800536a:	47b8      	blx	r7
 800536c:	3001      	adds	r0, #1
 800536e:	f43f ae6e 	beq.w	800504e <_printf_float+0xb6>
 8005372:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005376:	2200      	movs	r2, #0
 8005378:	2300      	movs	r3, #0
 800537a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800537e:	f7fb fb1d 	bl	80009bc <__aeabi_dcmpeq>
 8005382:	b9c0      	cbnz	r0, 80053b6 <_printf_float+0x41e>
 8005384:	4653      	mov	r3, sl
 8005386:	f108 0201 	add.w	r2, r8, #1
 800538a:	4631      	mov	r1, r6
 800538c:	4628      	mov	r0, r5
 800538e:	47b8      	blx	r7
 8005390:	3001      	adds	r0, #1
 8005392:	d10c      	bne.n	80053ae <_printf_float+0x416>
 8005394:	e65b      	b.n	800504e <_printf_float+0xb6>
 8005396:	2301      	movs	r3, #1
 8005398:	465a      	mov	r2, fp
 800539a:	4631      	mov	r1, r6
 800539c:	4628      	mov	r0, r5
 800539e:	47b8      	blx	r7
 80053a0:	3001      	adds	r0, #1
 80053a2:	f43f ae54 	beq.w	800504e <_printf_float+0xb6>
 80053a6:	f108 0801 	add.w	r8, r8, #1
 80053aa:	45d0      	cmp	r8, sl
 80053ac:	dbf3      	blt.n	8005396 <_printf_float+0x3fe>
 80053ae:	464b      	mov	r3, r9
 80053b0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80053b4:	e6e0      	b.n	8005178 <_printf_float+0x1e0>
 80053b6:	f04f 0800 	mov.w	r8, #0
 80053ba:	f104 0b1a 	add.w	fp, r4, #26
 80053be:	e7f4      	b.n	80053aa <_printf_float+0x412>
 80053c0:	2301      	movs	r3, #1
 80053c2:	4642      	mov	r2, r8
 80053c4:	e7e1      	b.n	800538a <_printf_float+0x3f2>
 80053c6:	2301      	movs	r3, #1
 80053c8:	464a      	mov	r2, r9
 80053ca:	4631      	mov	r1, r6
 80053cc:	4628      	mov	r0, r5
 80053ce:	47b8      	blx	r7
 80053d0:	3001      	adds	r0, #1
 80053d2:	f43f ae3c 	beq.w	800504e <_printf_float+0xb6>
 80053d6:	f108 0801 	add.w	r8, r8, #1
 80053da:	68e3      	ldr	r3, [r4, #12]
 80053dc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80053de:	1a5b      	subs	r3, r3, r1
 80053e0:	4543      	cmp	r3, r8
 80053e2:	dcf0      	bgt.n	80053c6 <_printf_float+0x42e>
 80053e4:	e6fd      	b.n	80051e2 <_printf_float+0x24a>
 80053e6:	f04f 0800 	mov.w	r8, #0
 80053ea:	f104 0919 	add.w	r9, r4, #25
 80053ee:	e7f4      	b.n	80053da <_printf_float+0x442>

080053f0 <_printf_common>:
 80053f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053f4:	4616      	mov	r6, r2
 80053f6:	4698      	mov	r8, r3
 80053f8:	688a      	ldr	r2, [r1, #8]
 80053fa:	690b      	ldr	r3, [r1, #16]
 80053fc:	4607      	mov	r7, r0
 80053fe:	4293      	cmp	r3, r2
 8005400:	bfb8      	it	lt
 8005402:	4613      	movlt	r3, r2
 8005404:	6033      	str	r3, [r6, #0]
 8005406:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800540a:	460c      	mov	r4, r1
 800540c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005410:	b10a      	cbz	r2, 8005416 <_printf_common+0x26>
 8005412:	3301      	adds	r3, #1
 8005414:	6033      	str	r3, [r6, #0]
 8005416:	6823      	ldr	r3, [r4, #0]
 8005418:	0699      	lsls	r1, r3, #26
 800541a:	bf42      	ittt	mi
 800541c:	6833      	ldrmi	r3, [r6, #0]
 800541e:	3302      	addmi	r3, #2
 8005420:	6033      	strmi	r3, [r6, #0]
 8005422:	6825      	ldr	r5, [r4, #0]
 8005424:	f015 0506 	ands.w	r5, r5, #6
 8005428:	d106      	bne.n	8005438 <_printf_common+0x48>
 800542a:	f104 0a19 	add.w	sl, r4, #25
 800542e:	68e3      	ldr	r3, [r4, #12]
 8005430:	6832      	ldr	r2, [r6, #0]
 8005432:	1a9b      	subs	r3, r3, r2
 8005434:	42ab      	cmp	r3, r5
 8005436:	dc2b      	bgt.n	8005490 <_printf_common+0xa0>
 8005438:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800543c:	6822      	ldr	r2, [r4, #0]
 800543e:	3b00      	subs	r3, #0
 8005440:	bf18      	it	ne
 8005442:	2301      	movne	r3, #1
 8005444:	0692      	lsls	r2, r2, #26
 8005446:	d430      	bmi.n	80054aa <_printf_common+0xba>
 8005448:	4641      	mov	r1, r8
 800544a:	4638      	mov	r0, r7
 800544c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005450:	47c8      	blx	r9
 8005452:	3001      	adds	r0, #1
 8005454:	d023      	beq.n	800549e <_printf_common+0xae>
 8005456:	6823      	ldr	r3, [r4, #0]
 8005458:	6922      	ldr	r2, [r4, #16]
 800545a:	f003 0306 	and.w	r3, r3, #6
 800545e:	2b04      	cmp	r3, #4
 8005460:	bf14      	ite	ne
 8005462:	2500      	movne	r5, #0
 8005464:	6833      	ldreq	r3, [r6, #0]
 8005466:	f04f 0600 	mov.w	r6, #0
 800546a:	bf08      	it	eq
 800546c:	68e5      	ldreq	r5, [r4, #12]
 800546e:	f104 041a 	add.w	r4, r4, #26
 8005472:	bf08      	it	eq
 8005474:	1aed      	subeq	r5, r5, r3
 8005476:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800547a:	bf08      	it	eq
 800547c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005480:	4293      	cmp	r3, r2
 8005482:	bfc4      	itt	gt
 8005484:	1a9b      	subgt	r3, r3, r2
 8005486:	18ed      	addgt	r5, r5, r3
 8005488:	42b5      	cmp	r5, r6
 800548a:	d11a      	bne.n	80054c2 <_printf_common+0xd2>
 800548c:	2000      	movs	r0, #0
 800548e:	e008      	b.n	80054a2 <_printf_common+0xb2>
 8005490:	2301      	movs	r3, #1
 8005492:	4652      	mov	r2, sl
 8005494:	4641      	mov	r1, r8
 8005496:	4638      	mov	r0, r7
 8005498:	47c8      	blx	r9
 800549a:	3001      	adds	r0, #1
 800549c:	d103      	bne.n	80054a6 <_printf_common+0xb6>
 800549e:	f04f 30ff 	mov.w	r0, #4294967295
 80054a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054a6:	3501      	adds	r5, #1
 80054a8:	e7c1      	b.n	800542e <_printf_common+0x3e>
 80054aa:	2030      	movs	r0, #48	@ 0x30
 80054ac:	18e1      	adds	r1, r4, r3
 80054ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80054b2:	1c5a      	adds	r2, r3, #1
 80054b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80054b8:	4422      	add	r2, r4
 80054ba:	3302      	adds	r3, #2
 80054bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80054c0:	e7c2      	b.n	8005448 <_printf_common+0x58>
 80054c2:	2301      	movs	r3, #1
 80054c4:	4622      	mov	r2, r4
 80054c6:	4641      	mov	r1, r8
 80054c8:	4638      	mov	r0, r7
 80054ca:	47c8      	blx	r9
 80054cc:	3001      	adds	r0, #1
 80054ce:	d0e6      	beq.n	800549e <_printf_common+0xae>
 80054d0:	3601      	adds	r6, #1
 80054d2:	e7d9      	b.n	8005488 <_printf_common+0x98>

080054d4 <_printf_i>:
 80054d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054d8:	7e0f      	ldrb	r7, [r1, #24]
 80054da:	4691      	mov	r9, r2
 80054dc:	2f78      	cmp	r7, #120	@ 0x78
 80054de:	4680      	mov	r8, r0
 80054e0:	460c      	mov	r4, r1
 80054e2:	469a      	mov	sl, r3
 80054e4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80054e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80054ea:	d807      	bhi.n	80054fc <_printf_i+0x28>
 80054ec:	2f62      	cmp	r7, #98	@ 0x62
 80054ee:	d80a      	bhi.n	8005506 <_printf_i+0x32>
 80054f0:	2f00      	cmp	r7, #0
 80054f2:	f000 80d1 	beq.w	8005698 <_printf_i+0x1c4>
 80054f6:	2f58      	cmp	r7, #88	@ 0x58
 80054f8:	f000 80b8 	beq.w	800566c <_printf_i+0x198>
 80054fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005500:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005504:	e03a      	b.n	800557c <_printf_i+0xa8>
 8005506:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800550a:	2b15      	cmp	r3, #21
 800550c:	d8f6      	bhi.n	80054fc <_printf_i+0x28>
 800550e:	a101      	add	r1, pc, #4	@ (adr r1, 8005514 <_printf_i+0x40>)
 8005510:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005514:	0800556d 	.word	0x0800556d
 8005518:	08005581 	.word	0x08005581
 800551c:	080054fd 	.word	0x080054fd
 8005520:	080054fd 	.word	0x080054fd
 8005524:	080054fd 	.word	0x080054fd
 8005528:	080054fd 	.word	0x080054fd
 800552c:	08005581 	.word	0x08005581
 8005530:	080054fd 	.word	0x080054fd
 8005534:	080054fd 	.word	0x080054fd
 8005538:	080054fd 	.word	0x080054fd
 800553c:	080054fd 	.word	0x080054fd
 8005540:	0800567f 	.word	0x0800567f
 8005544:	080055ab 	.word	0x080055ab
 8005548:	08005639 	.word	0x08005639
 800554c:	080054fd 	.word	0x080054fd
 8005550:	080054fd 	.word	0x080054fd
 8005554:	080056a1 	.word	0x080056a1
 8005558:	080054fd 	.word	0x080054fd
 800555c:	080055ab 	.word	0x080055ab
 8005560:	080054fd 	.word	0x080054fd
 8005564:	080054fd 	.word	0x080054fd
 8005568:	08005641 	.word	0x08005641
 800556c:	6833      	ldr	r3, [r6, #0]
 800556e:	1d1a      	adds	r2, r3, #4
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	6032      	str	r2, [r6, #0]
 8005574:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005578:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800557c:	2301      	movs	r3, #1
 800557e:	e09c      	b.n	80056ba <_printf_i+0x1e6>
 8005580:	6833      	ldr	r3, [r6, #0]
 8005582:	6820      	ldr	r0, [r4, #0]
 8005584:	1d19      	adds	r1, r3, #4
 8005586:	6031      	str	r1, [r6, #0]
 8005588:	0606      	lsls	r6, r0, #24
 800558a:	d501      	bpl.n	8005590 <_printf_i+0xbc>
 800558c:	681d      	ldr	r5, [r3, #0]
 800558e:	e003      	b.n	8005598 <_printf_i+0xc4>
 8005590:	0645      	lsls	r5, r0, #25
 8005592:	d5fb      	bpl.n	800558c <_printf_i+0xb8>
 8005594:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005598:	2d00      	cmp	r5, #0
 800559a:	da03      	bge.n	80055a4 <_printf_i+0xd0>
 800559c:	232d      	movs	r3, #45	@ 0x2d
 800559e:	426d      	negs	r5, r5
 80055a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80055a4:	230a      	movs	r3, #10
 80055a6:	4858      	ldr	r0, [pc, #352]	@ (8005708 <_printf_i+0x234>)
 80055a8:	e011      	b.n	80055ce <_printf_i+0xfa>
 80055aa:	6821      	ldr	r1, [r4, #0]
 80055ac:	6833      	ldr	r3, [r6, #0]
 80055ae:	0608      	lsls	r0, r1, #24
 80055b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80055b4:	d402      	bmi.n	80055bc <_printf_i+0xe8>
 80055b6:	0649      	lsls	r1, r1, #25
 80055b8:	bf48      	it	mi
 80055ba:	b2ad      	uxthmi	r5, r5
 80055bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80055be:	6033      	str	r3, [r6, #0]
 80055c0:	bf14      	ite	ne
 80055c2:	230a      	movne	r3, #10
 80055c4:	2308      	moveq	r3, #8
 80055c6:	4850      	ldr	r0, [pc, #320]	@ (8005708 <_printf_i+0x234>)
 80055c8:	2100      	movs	r1, #0
 80055ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80055ce:	6866      	ldr	r6, [r4, #4]
 80055d0:	2e00      	cmp	r6, #0
 80055d2:	60a6      	str	r6, [r4, #8]
 80055d4:	db05      	blt.n	80055e2 <_printf_i+0x10e>
 80055d6:	6821      	ldr	r1, [r4, #0]
 80055d8:	432e      	orrs	r6, r5
 80055da:	f021 0104 	bic.w	r1, r1, #4
 80055de:	6021      	str	r1, [r4, #0]
 80055e0:	d04b      	beq.n	800567a <_printf_i+0x1a6>
 80055e2:	4616      	mov	r6, r2
 80055e4:	fbb5 f1f3 	udiv	r1, r5, r3
 80055e8:	fb03 5711 	mls	r7, r3, r1, r5
 80055ec:	5dc7      	ldrb	r7, [r0, r7]
 80055ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80055f2:	462f      	mov	r7, r5
 80055f4:	42bb      	cmp	r3, r7
 80055f6:	460d      	mov	r5, r1
 80055f8:	d9f4      	bls.n	80055e4 <_printf_i+0x110>
 80055fa:	2b08      	cmp	r3, #8
 80055fc:	d10b      	bne.n	8005616 <_printf_i+0x142>
 80055fe:	6823      	ldr	r3, [r4, #0]
 8005600:	07df      	lsls	r7, r3, #31
 8005602:	d508      	bpl.n	8005616 <_printf_i+0x142>
 8005604:	6923      	ldr	r3, [r4, #16]
 8005606:	6861      	ldr	r1, [r4, #4]
 8005608:	4299      	cmp	r1, r3
 800560a:	bfde      	ittt	le
 800560c:	2330      	movle	r3, #48	@ 0x30
 800560e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005612:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005616:	1b92      	subs	r2, r2, r6
 8005618:	6122      	str	r2, [r4, #16]
 800561a:	464b      	mov	r3, r9
 800561c:	4621      	mov	r1, r4
 800561e:	4640      	mov	r0, r8
 8005620:	f8cd a000 	str.w	sl, [sp]
 8005624:	aa03      	add	r2, sp, #12
 8005626:	f7ff fee3 	bl	80053f0 <_printf_common>
 800562a:	3001      	adds	r0, #1
 800562c:	d14a      	bne.n	80056c4 <_printf_i+0x1f0>
 800562e:	f04f 30ff 	mov.w	r0, #4294967295
 8005632:	b004      	add	sp, #16
 8005634:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005638:	6823      	ldr	r3, [r4, #0]
 800563a:	f043 0320 	orr.w	r3, r3, #32
 800563e:	6023      	str	r3, [r4, #0]
 8005640:	2778      	movs	r7, #120	@ 0x78
 8005642:	4832      	ldr	r0, [pc, #200]	@ (800570c <_printf_i+0x238>)
 8005644:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005648:	6823      	ldr	r3, [r4, #0]
 800564a:	6831      	ldr	r1, [r6, #0]
 800564c:	061f      	lsls	r7, r3, #24
 800564e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005652:	d402      	bmi.n	800565a <_printf_i+0x186>
 8005654:	065f      	lsls	r7, r3, #25
 8005656:	bf48      	it	mi
 8005658:	b2ad      	uxthmi	r5, r5
 800565a:	6031      	str	r1, [r6, #0]
 800565c:	07d9      	lsls	r1, r3, #31
 800565e:	bf44      	itt	mi
 8005660:	f043 0320 	orrmi.w	r3, r3, #32
 8005664:	6023      	strmi	r3, [r4, #0]
 8005666:	b11d      	cbz	r5, 8005670 <_printf_i+0x19c>
 8005668:	2310      	movs	r3, #16
 800566a:	e7ad      	b.n	80055c8 <_printf_i+0xf4>
 800566c:	4826      	ldr	r0, [pc, #152]	@ (8005708 <_printf_i+0x234>)
 800566e:	e7e9      	b.n	8005644 <_printf_i+0x170>
 8005670:	6823      	ldr	r3, [r4, #0]
 8005672:	f023 0320 	bic.w	r3, r3, #32
 8005676:	6023      	str	r3, [r4, #0]
 8005678:	e7f6      	b.n	8005668 <_printf_i+0x194>
 800567a:	4616      	mov	r6, r2
 800567c:	e7bd      	b.n	80055fa <_printf_i+0x126>
 800567e:	6833      	ldr	r3, [r6, #0]
 8005680:	6825      	ldr	r5, [r4, #0]
 8005682:	1d18      	adds	r0, r3, #4
 8005684:	6961      	ldr	r1, [r4, #20]
 8005686:	6030      	str	r0, [r6, #0]
 8005688:	062e      	lsls	r6, r5, #24
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	d501      	bpl.n	8005692 <_printf_i+0x1be>
 800568e:	6019      	str	r1, [r3, #0]
 8005690:	e002      	b.n	8005698 <_printf_i+0x1c4>
 8005692:	0668      	lsls	r0, r5, #25
 8005694:	d5fb      	bpl.n	800568e <_printf_i+0x1ba>
 8005696:	8019      	strh	r1, [r3, #0]
 8005698:	2300      	movs	r3, #0
 800569a:	4616      	mov	r6, r2
 800569c:	6123      	str	r3, [r4, #16]
 800569e:	e7bc      	b.n	800561a <_printf_i+0x146>
 80056a0:	6833      	ldr	r3, [r6, #0]
 80056a2:	2100      	movs	r1, #0
 80056a4:	1d1a      	adds	r2, r3, #4
 80056a6:	6032      	str	r2, [r6, #0]
 80056a8:	681e      	ldr	r6, [r3, #0]
 80056aa:	6862      	ldr	r2, [r4, #4]
 80056ac:	4630      	mov	r0, r6
 80056ae:	f000 fc98 	bl	8005fe2 <memchr>
 80056b2:	b108      	cbz	r0, 80056b8 <_printf_i+0x1e4>
 80056b4:	1b80      	subs	r0, r0, r6
 80056b6:	6060      	str	r0, [r4, #4]
 80056b8:	6863      	ldr	r3, [r4, #4]
 80056ba:	6123      	str	r3, [r4, #16]
 80056bc:	2300      	movs	r3, #0
 80056be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80056c2:	e7aa      	b.n	800561a <_printf_i+0x146>
 80056c4:	4632      	mov	r2, r6
 80056c6:	4649      	mov	r1, r9
 80056c8:	4640      	mov	r0, r8
 80056ca:	6923      	ldr	r3, [r4, #16]
 80056cc:	47d0      	blx	sl
 80056ce:	3001      	adds	r0, #1
 80056d0:	d0ad      	beq.n	800562e <_printf_i+0x15a>
 80056d2:	6823      	ldr	r3, [r4, #0]
 80056d4:	079b      	lsls	r3, r3, #30
 80056d6:	d413      	bmi.n	8005700 <_printf_i+0x22c>
 80056d8:	68e0      	ldr	r0, [r4, #12]
 80056da:	9b03      	ldr	r3, [sp, #12]
 80056dc:	4298      	cmp	r0, r3
 80056de:	bfb8      	it	lt
 80056e0:	4618      	movlt	r0, r3
 80056e2:	e7a6      	b.n	8005632 <_printf_i+0x15e>
 80056e4:	2301      	movs	r3, #1
 80056e6:	4632      	mov	r2, r6
 80056e8:	4649      	mov	r1, r9
 80056ea:	4640      	mov	r0, r8
 80056ec:	47d0      	blx	sl
 80056ee:	3001      	adds	r0, #1
 80056f0:	d09d      	beq.n	800562e <_printf_i+0x15a>
 80056f2:	3501      	adds	r5, #1
 80056f4:	68e3      	ldr	r3, [r4, #12]
 80056f6:	9903      	ldr	r1, [sp, #12]
 80056f8:	1a5b      	subs	r3, r3, r1
 80056fa:	42ab      	cmp	r3, r5
 80056fc:	dcf2      	bgt.n	80056e4 <_printf_i+0x210>
 80056fe:	e7eb      	b.n	80056d8 <_printf_i+0x204>
 8005700:	2500      	movs	r5, #0
 8005702:	f104 0619 	add.w	r6, r4, #25
 8005706:	e7f5      	b.n	80056f4 <_printf_i+0x220>
 8005708:	0800a3a7 	.word	0x0800a3a7
 800570c:	0800a3b8 	.word	0x0800a3b8

08005710 <_scanf_float>:
 8005710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005714:	b087      	sub	sp, #28
 8005716:	9303      	str	r3, [sp, #12]
 8005718:	688b      	ldr	r3, [r1, #8]
 800571a:	4691      	mov	r9, r2
 800571c:	1e5a      	subs	r2, r3, #1
 800571e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005722:	bf82      	ittt	hi
 8005724:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005728:	eb03 0b05 	addhi.w	fp, r3, r5
 800572c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005730:	460a      	mov	r2, r1
 8005732:	f04f 0500 	mov.w	r5, #0
 8005736:	bf88      	it	hi
 8005738:	608b      	strhi	r3, [r1, #8]
 800573a:	680b      	ldr	r3, [r1, #0]
 800573c:	4680      	mov	r8, r0
 800573e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005742:	f842 3b1c 	str.w	r3, [r2], #28
 8005746:	460c      	mov	r4, r1
 8005748:	bf98      	it	ls
 800574a:	f04f 0b00 	movls.w	fp, #0
 800574e:	4616      	mov	r6, r2
 8005750:	46aa      	mov	sl, r5
 8005752:	462f      	mov	r7, r5
 8005754:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005758:	9201      	str	r2, [sp, #4]
 800575a:	9502      	str	r5, [sp, #8]
 800575c:	68a2      	ldr	r2, [r4, #8]
 800575e:	b15a      	cbz	r2, 8005778 <_scanf_float+0x68>
 8005760:	f8d9 3000 	ldr.w	r3, [r9]
 8005764:	781b      	ldrb	r3, [r3, #0]
 8005766:	2b4e      	cmp	r3, #78	@ 0x4e
 8005768:	d862      	bhi.n	8005830 <_scanf_float+0x120>
 800576a:	2b40      	cmp	r3, #64	@ 0x40
 800576c:	d83a      	bhi.n	80057e4 <_scanf_float+0xd4>
 800576e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005772:	b2c8      	uxtb	r0, r1
 8005774:	280e      	cmp	r0, #14
 8005776:	d938      	bls.n	80057ea <_scanf_float+0xda>
 8005778:	b11f      	cbz	r7, 8005782 <_scanf_float+0x72>
 800577a:	6823      	ldr	r3, [r4, #0]
 800577c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005780:	6023      	str	r3, [r4, #0]
 8005782:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005786:	f1ba 0f01 	cmp.w	sl, #1
 800578a:	f200 8114 	bhi.w	80059b6 <_scanf_float+0x2a6>
 800578e:	9b01      	ldr	r3, [sp, #4]
 8005790:	429e      	cmp	r6, r3
 8005792:	f200 8105 	bhi.w	80059a0 <_scanf_float+0x290>
 8005796:	2001      	movs	r0, #1
 8005798:	b007      	add	sp, #28
 800579a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800579e:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80057a2:	2a0d      	cmp	r2, #13
 80057a4:	d8e8      	bhi.n	8005778 <_scanf_float+0x68>
 80057a6:	a101      	add	r1, pc, #4	@ (adr r1, 80057ac <_scanf_float+0x9c>)
 80057a8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80057ac:	080058f5 	.word	0x080058f5
 80057b0:	08005779 	.word	0x08005779
 80057b4:	08005779 	.word	0x08005779
 80057b8:	08005779 	.word	0x08005779
 80057bc:	08005951 	.word	0x08005951
 80057c0:	0800592b 	.word	0x0800592b
 80057c4:	08005779 	.word	0x08005779
 80057c8:	08005779 	.word	0x08005779
 80057cc:	08005903 	.word	0x08005903
 80057d0:	08005779 	.word	0x08005779
 80057d4:	08005779 	.word	0x08005779
 80057d8:	08005779 	.word	0x08005779
 80057dc:	08005779 	.word	0x08005779
 80057e0:	080058bf 	.word	0x080058bf
 80057e4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80057e8:	e7db      	b.n	80057a2 <_scanf_float+0x92>
 80057ea:	290e      	cmp	r1, #14
 80057ec:	d8c4      	bhi.n	8005778 <_scanf_float+0x68>
 80057ee:	a001      	add	r0, pc, #4	@ (adr r0, 80057f4 <_scanf_float+0xe4>)
 80057f0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80057f4:	080058af 	.word	0x080058af
 80057f8:	08005779 	.word	0x08005779
 80057fc:	080058af 	.word	0x080058af
 8005800:	0800593f 	.word	0x0800593f
 8005804:	08005779 	.word	0x08005779
 8005808:	08005851 	.word	0x08005851
 800580c:	08005895 	.word	0x08005895
 8005810:	08005895 	.word	0x08005895
 8005814:	08005895 	.word	0x08005895
 8005818:	08005895 	.word	0x08005895
 800581c:	08005895 	.word	0x08005895
 8005820:	08005895 	.word	0x08005895
 8005824:	08005895 	.word	0x08005895
 8005828:	08005895 	.word	0x08005895
 800582c:	08005895 	.word	0x08005895
 8005830:	2b6e      	cmp	r3, #110	@ 0x6e
 8005832:	d809      	bhi.n	8005848 <_scanf_float+0x138>
 8005834:	2b60      	cmp	r3, #96	@ 0x60
 8005836:	d8b2      	bhi.n	800579e <_scanf_float+0x8e>
 8005838:	2b54      	cmp	r3, #84	@ 0x54
 800583a:	d07b      	beq.n	8005934 <_scanf_float+0x224>
 800583c:	2b59      	cmp	r3, #89	@ 0x59
 800583e:	d19b      	bne.n	8005778 <_scanf_float+0x68>
 8005840:	2d07      	cmp	r5, #7
 8005842:	d199      	bne.n	8005778 <_scanf_float+0x68>
 8005844:	2508      	movs	r5, #8
 8005846:	e02f      	b.n	80058a8 <_scanf_float+0x198>
 8005848:	2b74      	cmp	r3, #116	@ 0x74
 800584a:	d073      	beq.n	8005934 <_scanf_float+0x224>
 800584c:	2b79      	cmp	r3, #121	@ 0x79
 800584e:	e7f6      	b.n	800583e <_scanf_float+0x12e>
 8005850:	6821      	ldr	r1, [r4, #0]
 8005852:	05c8      	lsls	r0, r1, #23
 8005854:	d51e      	bpl.n	8005894 <_scanf_float+0x184>
 8005856:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800585a:	6021      	str	r1, [r4, #0]
 800585c:	3701      	adds	r7, #1
 800585e:	f1bb 0f00 	cmp.w	fp, #0
 8005862:	d003      	beq.n	800586c <_scanf_float+0x15c>
 8005864:	3201      	adds	r2, #1
 8005866:	f10b 3bff 	add.w	fp, fp, #4294967295
 800586a:	60a2      	str	r2, [r4, #8]
 800586c:	68a3      	ldr	r3, [r4, #8]
 800586e:	3b01      	subs	r3, #1
 8005870:	60a3      	str	r3, [r4, #8]
 8005872:	6923      	ldr	r3, [r4, #16]
 8005874:	3301      	adds	r3, #1
 8005876:	6123      	str	r3, [r4, #16]
 8005878:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800587c:	3b01      	subs	r3, #1
 800587e:	2b00      	cmp	r3, #0
 8005880:	f8c9 3004 	str.w	r3, [r9, #4]
 8005884:	f340 8083 	ble.w	800598e <_scanf_float+0x27e>
 8005888:	f8d9 3000 	ldr.w	r3, [r9]
 800588c:	3301      	adds	r3, #1
 800588e:	f8c9 3000 	str.w	r3, [r9]
 8005892:	e763      	b.n	800575c <_scanf_float+0x4c>
 8005894:	eb1a 0105 	adds.w	r1, sl, r5
 8005898:	f47f af6e 	bne.w	8005778 <_scanf_float+0x68>
 800589c:	460d      	mov	r5, r1
 800589e:	468a      	mov	sl, r1
 80058a0:	6822      	ldr	r2, [r4, #0]
 80058a2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80058a6:	6022      	str	r2, [r4, #0]
 80058a8:	f806 3b01 	strb.w	r3, [r6], #1
 80058ac:	e7de      	b.n	800586c <_scanf_float+0x15c>
 80058ae:	6822      	ldr	r2, [r4, #0]
 80058b0:	0610      	lsls	r0, r2, #24
 80058b2:	f57f af61 	bpl.w	8005778 <_scanf_float+0x68>
 80058b6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80058ba:	6022      	str	r2, [r4, #0]
 80058bc:	e7f4      	b.n	80058a8 <_scanf_float+0x198>
 80058be:	f1ba 0f00 	cmp.w	sl, #0
 80058c2:	d10c      	bne.n	80058de <_scanf_float+0x1ce>
 80058c4:	b977      	cbnz	r7, 80058e4 <_scanf_float+0x1d4>
 80058c6:	6822      	ldr	r2, [r4, #0]
 80058c8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80058cc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80058d0:	d108      	bne.n	80058e4 <_scanf_float+0x1d4>
 80058d2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80058d6:	f04f 0a01 	mov.w	sl, #1
 80058da:	6022      	str	r2, [r4, #0]
 80058dc:	e7e4      	b.n	80058a8 <_scanf_float+0x198>
 80058de:	f1ba 0f02 	cmp.w	sl, #2
 80058e2:	d051      	beq.n	8005988 <_scanf_float+0x278>
 80058e4:	2d01      	cmp	r5, #1
 80058e6:	d002      	beq.n	80058ee <_scanf_float+0x1de>
 80058e8:	2d04      	cmp	r5, #4
 80058ea:	f47f af45 	bne.w	8005778 <_scanf_float+0x68>
 80058ee:	3501      	adds	r5, #1
 80058f0:	b2ed      	uxtb	r5, r5
 80058f2:	e7d9      	b.n	80058a8 <_scanf_float+0x198>
 80058f4:	f1ba 0f01 	cmp.w	sl, #1
 80058f8:	f47f af3e 	bne.w	8005778 <_scanf_float+0x68>
 80058fc:	f04f 0a02 	mov.w	sl, #2
 8005900:	e7d2      	b.n	80058a8 <_scanf_float+0x198>
 8005902:	b975      	cbnz	r5, 8005922 <_scanf_float+0x212>
 8005904:	2f00      	cmp	r7, #0
 8005906:	f47f af38 	bne.w	800577a <_scanf_float+0x6a>
 800590a:	6822      	ldr	r2, [r4, #0]
 800590c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005910:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005914:	f040 80ff 	bne.w	8005b16 <_scanf_float+0x406>
 8005918:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800591c:	2501      	movs	r5, #1
 800591e:	6022      	str	r2, [r4, #0]
 8005920:	e7c2      	b.n	80058a8 <_scanf_float+0x198>
 8005922:	2d03      	cmp	r5, #3
 8005924:	d0e3      	beq.n	80058ee <_scanf_float+0x1de>
 8005926:	2d05      	cmp	r5, #5
 8005928:	e7df      	b.n	80058ea <_scanf_float+0x1da>
 800592a:	2d02      	cmp	r5, #2
 800592c:	f47f af24 	bne.w	8005778 <_scanf_float+0x68>
 8005930:	2503      	movs	r5, #3
 8005932:	e7b9      	b.n	80058a8 <_scanf_float+0x198>
 8005934:	2d06      	cmp	r5, #6
 8005936:	f47f af1f 	bne.w	8005778 <_scanf_float+0x68>
 800593a:	2507      	movs	r5, #7
 800593c:	e7b4      	b.n	80058a8 <_scanf_float+0x198>
 800593e:	6822      	ldr	r2, [r4, #0]
 8005940:	0591      	lsls	r1, r2, #22
 8005942:	f57f af19 	bpl.w	8005778 <_scanf_float+0x68>
 8005946:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800594a:	6022      	str	r2, [r4, #0]
 800594c:	9702      	str	r7, [sp, #8]
 800594e:	e7ab      	b.n	80058a8 <_scanf_float+0x198>
 8005950:	6822      	ldr	r2, [r4, #0]
 8005952:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8005956:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800595a:	d005      	beq.n	8005968 <_scanf_float+0x258>
 800595c:	0550      	lsls	r0, r2, #21
 800595e:	f57f af0b 	bpl.w	8005778 <_scanf_float+0x68>
 8005962:	2f00      	cmp	r7, #0
 8005964:	f000 80d7 	beq.w	8005b16 <_scanf_float+0x406>
 8005968:	0591      	lsls	r1, r2, #22
 800596a:	bf58      	it	pl
 800596c:	9902      	ldrpl	r1, [sp, #8]
 800596e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005972:	bf58      	it	pl
 8005974:	1a79      	subpl	r1, r7, r1
 8005976:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800597a:	f04f 0700 	mov.w	r7, #0
 800597e:	bf58      	it	pl
 8005980:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005984:	6022      	str	r2, [r4, #0]
 8005986:	e78f      	b.n	80058a8 <_scanf_float+0x198>
 8005988:	f04f 0a03 	mov.w	sl, #3
 800598c:	e78c      	b.n	80058a8 <_scanf_float+0x198>
 800598e:	4649      	mov	r1, r9
 8005990:	4640      	mov	r0, r8
 8005992:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005996:	4798      	blx	r3
 8005998:	2800      	cmp	r0, #0
 800599a:	f43f aedf 	beq.w	800575c <_scanf_float+0x4c>
 800599e:	e6eb      	b.n	8005778 <_scanf_float+0x68>
 80059a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80059a4:	464a      	mov	r2, r9
 80059a6:	4640      	mov	r0, r8
 80059a8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80059ac:	4798      	blx	r3
 80059ae:	6923      	ldr	r3, [r4, #16]
 80059b0:	3b01      	subs	r3, #1
 80059b2:	6123      	str	r3, [r4, #16]
 80059b4:	e6eb      	b.n	800578e <_scanf_float+0x7e>
 80059b6:	1e6b      	subs	r3, r5, #1
 80059b8:	2b06      	cmp	r3, #6
 80059ba:	d824      	bhi.n	8005a06 <_scanf_float+0x2f6>
 80059bc:	2d02      	cmp	r5, #2
 80059be:	d836      	bhi.n	8005a2e <_scanf_float+0x31e>
 80059c0:	9b01      	ldr	r3, [sp, #4]
 80059c2:	429e      	cmp	r6, r3
 80059c4:	f67f aee7 	bls.w	8005796 <_scanf_float+0x86>
 80059c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80059cc:	464a      	mov	r2, r9
 80059ce:	4640      	mov	r0, r8
 80059d0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80059d4:	4798      	blx	r3
 80059d6:	6923      	ldr	r3, [r4, #16]
 80059d8:	3b01      	subs	r3, #1
 80059da:	6123      	str	r3, [r4, #16]
 80059dc:	e7f0      	b.n	80059c0 <_scanf_float+0x2b0>
 80059de:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80059e2:	464a      	mov	r2, r9
 80059e4:	4640      	mov	r0, r8
 80059e6:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80059ea:	4798      	blx	r3
 80059ec:	6923      	ldr	r3, [r4, #16]
 80059ee:	3b01      	subs	r3, #1
 80059f0:	6123      	str	r3, [r4, #16]
 80059f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80059f6:	fa5f fa8a 	uxtb.w	sl, sl
 80059fa:	f1ba 0f02 	cmp.w	sl, #2
 80059fe:	d1ee      	bne.n	80059de <_scanf_float+0x2ce>
 8005a00:	3d03      	subs	r5, #3
 8005a02:	b2ed      	uxtb	r5, r5
 8005a04:	1b76      	subs	r6, r6, r5
 8005a06:	6823      	ldr	r3, [r4, #0]
 8005a08:	05da      	lsls	r2, r3, #23
 8005a0a:	d530      	bpl.n	8005a6e <_scanf_float+0x35e>
 8005a0c:	055b      	lsls	r3, r3, #21
 8005a0e:	d511      	bpl.n	8005a34 <_scanf_float+0x324>
 8005a10:	9b01      	ldr	r3, [sp, #4]
 8005a12:	429e      	cmp	r6, r3
 8005a14:	f67f aebf 	bls.w	8005796 <_scanf_float+0x86>
 8005a18:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005a1c:	464a      	mov	r2, r9
 8005a1e:	4640      	mov	r0, r8
 8005a20:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005a24:	4798      	blx	r3
 8005a26:	6923      	ldr	r3, [r4, #16]
 8005a28:	3b01      	subs	r3, #1
 8005a2a:	6123      	str	r3, [r4, #16]
 8005a2c:	e7f0      	b.n	8005a10 <_scanf_float+0x300>
 8005a2e:	46aa      	mov	sl, r5
 8005a30:	46b3      	mov	fp, r6
 8005a32:	e7de      	b.n	80059f2 <_scanf_float+0x2e2>
 8005a34:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005a38:	6923      	ldr	r3, [r4, #16]
 8005a3a:	2965      	cmp	r1, #101	@ 0x65
 8005a3c:	f103 33ff 	add.w	r3, r3, #4294967295
 8005a40:	f106 35ff 	add.w	r5, r6, #4294967295
 8005a44:	6123      	str	r3, [r4, #16]
 8005a46:	d00c      	beq.n	8005a62 <_scanf_float+0x352>
 8005a48:	2945      	cmp	r1, #69	@ 0x45
 8005a4a:	d00a      	beq.n	8005a62 <_scanf_float+0x352>
 8005a4c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005a50:	464a      	mov	r2, r9
 8005a52:	4640      	mov	r0, r8
 8005a54:	4798      	blx	r3
 8005a56:	6923      	ldr	r3, [r4, #16]
 8005a58:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005a5c:	3b01      	subs	r3, #1
 8005a5e:	1eb5      	subs	r5, r6, #2
 8005a60:	6123      	str	r3, [r4, #16]
 8005a62:	464a      	mov	r2, r9
 8005a64:	4640      	mov	r0, r8
 8005a66:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005a6a:	4798      	blx	r3
 8005a6c:	462e      	mov	r6, r5
 8005a6e:	6822      	ldr	r2, [r4, #0]
 8005a70:	f012 0210 	ands.w	r2, r2, #16
 8005a74:	d001      	beq.n	8005a7a <_scanf_float+0x36a>
 8005a76:	2000      	movs	r0, #0
 8005a78:	e68e      	b.n	8005798 <_scanf_float+0x88>
 8005a7a:	7032      	strb	r2, [r6, #0]
 8005a7c:	6823      	ldr	r3, [r4, #0]
 8005a7e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005a82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a86:	d125      	bne.n	8005ad4 <_scanf_float+0x3c4>
 8005a88:	9b02      	ldr	r3, [sp, #8]
 8005a8a:	429f      	cmp	r7, r3
 8005a8c:	d00a      	beq.n	8005aa4 <_scanf_float+0x394>
 8005a8e:	1bda      	subs	r2, r3, r7
 8005a90:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005a94:	429e      	cmp	r6, r3
 8005a96:	bf28      	it	cs
 8005a98:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8005a9c:	4630      	mov	r0, r6
 8005a9e:	491f      	ldr	r1, [pc, #124]	@ (8005b1c <_scanf_float+0x40c>)
 8005aa0:	f000 f938 	bl	8005d14 <siprintf>
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	4640      	mov	r0, r8
 8005aa8:	9901      	ldr	r1, [sp, #4]
 8005aaa:	f002 fcb1 	bl	8008410 <_strtod_r>
 8005aae:	9b03      	ldr	r3, [sp, #12]
 8005ab0:	6825      	ldr	r5, [r4, #0]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f015 0f02 	tst.w	r5, #2
 8005ab8:	4606      	mov	r6, r0
 8005aba:	460f      	mov	r7, r1
 8005abc:	f103 0204 	add.w	r2, r3, #4
 8005ac0:	d015      	beq.n	8005aee <_scanf_float+0x3de>
 8005ac2:	9903      	ldr	r1, [sp, #12]
 8005ac4:	600a      	str	r2, [r1, #0]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	e9c3 6700 	strd	r6, r7, [r3]
 8005acc:	68e3      	ldr	r3, [r4, #12]
 8005ace:	3301      	adds	r3, #1
 8005ad0:	60e3      	str	r3, [r4, #12]
 8005ad2:	e7d0      	b.n	8005a76 <_scanf_float+0x366>
 8005ad4:	9b04      	ldr	r3, [sp, #16]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d0e4      	beq.n	8005aa4 <_scanf_float+0x394>
 8005ada:	9905      	ldr	r1, [sp, #20]
 8005adc:	230a      	movs	r3, #10
 8005ade:	4640      	mov	r0, r8
 8005ae0:	3101      	adds	r1, #1
 8005ae2:	f7ff f9af 	bl	8004e44 <_strtol_r>
 8005ae6:	9b04      	ldr	r3, [sp, #16]
 8005ae8:	9e05      	ldr	r6, [sp, #20]
 8005aea:	1ac2      	subs	r2, r0, r3
 8005aec:	e7d0      	b.n	8005a90 <_scanf_float+0x380>
 8005aee:	076d      	lsls	r5, r5, #29
 8005af0:	d4e7      	bmi.n	8005ac2 <_scanf_float+0x3b2>
 8005af2:	9d03      	ldr	r5, [sp, #12]
 8005af4:	602a      	str	r2, [r5, #0]
 8005af6:	681d      	ldr	r5, [r3, #0]
 8005af8:	4602      	mov	r2, r0
 8005afa:	460b      	mov	r3, r1
 8005afc:	f7fa ff90 	bl	8000a20 <__aeabi_dcmpun>
 8005b00:	b120      	cbz	r0, 8005b0c <_scanf_float+0x3fc>
 8005b02:	4807      	ldr	r0, [pc, #28]	@ (8005b20 <_scanf_float+0x410>)
 8005b04:	f000 fa8a 	bl	800601c <nanf>
 8005b08:	6028      	str	r0, [r5, #0]
 8005b0a:	e7df      	b.n	8005acc <_scanf_float+0x3bc>
 8005b0c:	4630      	mov	r0, r6
 8005b0e:	4639      	mov	r1, r7
 8005b10:	f7fa ffe4 	bl	8000adc <__aeabi_d2f>
 8005b14:	e7f8      	b.n	8005b08 <_scanf_float+0x3f8>
 8005b16:	2700      	movs	r7, #0
 8005b18:	e633      	b.n	8005782 <_scanf_float+0x72>
 8005b1a:	bf00      	nop
 8005b1c:	0800a3c9 	.word	0x0800a3c9
 8005b20:	0800a525 	.word	0x0800a525

08005b24 <std>:
 8005b24:	2300      	movs	r3, #0
 8005b26:	b510      	push	{r4, lr}
 8005b28:	4604      	mov	r4, r0
 8005b2a:	e9c0 3300 	strd	r3, r3, [r0]
 8005b2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005b32:	6083      	str	r3, [r0, #8]
 8005b34:	8181      	strh	r1, [r0, #12]
 8005b36:	6643      	str	r3, [r0, #100]	@ 0x64
 8005b38:	81c2      	strh	r2, [r0, #14]
 8005b3a:	6183      	str	r3, [r0, #24]
 8005b3c:	4619      	mov	r1, r3
 8005b3e:	2208      	movs	r2, #8
 8005b40:	305c      	adds	r0, #92	@ 0x5c
 8005b42:	f000 f97a 	bl	8005e3a <memset>
 8005b46:	4b0d      	ldr	r3, [pc, #52]	@ (8005b7c <std+0x58>)
 8005b48:	6224      	str	r4, [r4, #32]
 8005b4a:	6263      	str	r3, [r4, #36]	@ 0x24
 8005b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8005b80 <std+0x5c>)
 8005b4e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005b50:	4b0c      	ldr	r3, [pc, #48]	@ (8005b84 <std+0x60>)
 8005b52:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005b54:	4b0c      	ldr	r3, [pc, #48]	@ (8005b88 <std+0x64>)
 8005b56:	6323      	str	r3, [r4, #48]	@ 0x30
 8005b58:	4b0c      	ldr	r3, [pc, #48]	@ (8005b8c <std+0x68>)
 8005b5a:	429c      	cmp	r4, r3
 8005b5c:	d006      	beq.n	8005b6c <std+0x48>
 8005b5e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005b62:	4294      	cmp	r4, r2
 8005b64:	d002      	beq.n	8005b6c <std+0x48>
 8005b66:	33d0      	adds	r3, #208	@ 0xd0
 8005b68:	429c      	cmp	r4, r3
 8005b6a:	d105      	bne.n	8005b78 <std+0x54>
 8005b6c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005b70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b74:	f000 ba32 	b.w	8005fdc <__retarget_lock_init_recursive>
 8005b78:	bd10      	pop	{r4, pc}
 8005b7a:	bf00      	nop
 8005b7c:	08005db1 	.word	0x08005db1
 8005b80:	08005dd7 	.word	0x08005dd7
 8005b84:	08005e0f 	.word	0x08005e0f
 8005b88:	08005e33 	.word	0x08005e33
 8005b8c:	20000300 	.word	0x20000300

08005b90 <stdio_exit_handler>:
 8005b90:	4a02      	ldr	r2, [pc, #8]	@ (8005b9c <stdio_exit_handler+0xc>)
 8005b92:	4903      	ldr	r1, [pc, #12]	@ (8005ba0 <stdio_exit_handler+0x10>)
 8005b94:	4803      	ldr	r0, [pc, #12]	@ (8005ba4 <stdio_exit_handler+0x14>)
 8005b96:	f000 b869 	b.w	8005c6c <_fwalk_sglue>
 8005b9a:	bf00      	nop
 8005b9c:	20000010 	.word	0x20000010
 8005ba0:	08008e01 	.word	0x08008e01
 8005ba4:	20000020 	.word	0x20000020

08005ba8 <cleanup_stdio>:
 8005ba8:	6841      	ldr	r1, [r0, #4]
 8005baa:	4b0c      	ldr	r3, [pc, #48]	@ (8005bdc <cleanup_stdio+0x34>)
 8005bac:	b510      	push	{r4, lr}
 8005bae:	4299      	cmp	r1, r3
 8005bb0:	4604      	mov	r4, r0
 8005bb2:	d001      	beq.n	8005bb8 <cleanup_stdio+0x10>
 8005bb4:	f003 f924 	bl	8008e00 <_fflush_r>
 8005bb8:	68a1      	ldr	r1, [r4, #8]
 8005bba:	4b09      	ldr	r3, [pc, #36]	@ (8005be0 <cleanup_stdio+0x38>)
 8005bbc:	4299      	cmp	r1, r3
 8005bbe:	d002      	beq.n	8005bc6 <cleanup_stdio+0x1e>
 8005bc0:	4620      	mov	r0, r4
 8005bc2:	f003 f91d 	bl	8008e00 <_fflush_r>
 8005bc6:	68e1      	ldr	r1, [r4, #12]
 8005bc8:	4b06      	ldr	r3, [pc, #24]	@ (8005be4 <cleanup_stdio+0x3c>)
 8005bca:	4299      	cmp	r1, r3
 8005bcc:	d004      	beq.n	8005bd8 <cleanup_stdio+0x30>
 8005bce:	4620      	mov	r0, r4
 8005bd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005bd4:	f003 b914 	b.w	8008e00 <_fflush_r>
 8005bd8:	bd10      	pop	{r4, pc}
 8005bda:	bf00      	nop
 8005bdc:	20000300 	.word	0x20000300
 8005be0:	20000368 	.word	0x20000368
 8005be4:	200003d0 	.word	0x200003d0

08005be8 <global_stdio_init.part.0>:
 8005be8:	b510      	push	{r4, lr}
 8005bea:	4b0b      	ldr	r3, [pc, #44]	@ (8005c18 <global_stdio_init.part.0+0x30>)
 8005bec:	4c0b      	ldr	r4, [pc, #44]	@ (8005c1c <global_stdio_init.part.0+0x34>)
 8005bee:	4a0c      	ldr	r2, [pc, #48]	@ (8005c20 <global_stdio_init.part.0+0x38>)
 8005bf0:	4620      	mov	r0, r4
 8005bf2:	601a      	str	r2, [r3, #0]
 8005bf4:	2104      	movs	r1, #4
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f7ff ff94 	bl	8005b24 <std>
 8005bfc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005c00:	2201      	movs	r2, #1
 8005c02:	2109      	movs	r1, #9
 8005c04:	f7ff ff8e 	bl	8005b24 <std>
 8005c08:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005c0c:	2202      	movs	r2, #2
 8005c0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c12:	2112      	movs	r1, #18
 8005c14:	f7ff bf86 	b.w	8005b24 <std>
 8005c18:	20000438 	.word	0x20000438
 8005c1c:	20000300 	.word	0x20000300
 8005c20:	08005b91 	.word	0x08005b91

08005c24 <__sfp_lock_acquire>:
 8005c24:	4801      	ldr	r0, [pc, #4]	@ (8005c2c <__sfp_lock_acquire+0x8>)
 8005c26:	f000 b9da 	b.w	8005fde <__retarget_lock_acquire_recursive>
 8005c2a:	bf00      	nop
 8005c2c:	20000441 	.word	0x20000441

08005c30 <__sfp_lock_release>:
 8005c30:	4801      	ldr	r0, [pc, #4]	@ (8005c38 <__sfp_lock_release+0x8>)
 8005c32:	f000 b9d5 	b.w	8005fe0 <__retarget_lock_release_recursive>
 8005c36:	bf00      	nop
 8005c38:	20000441 	.word	0x20000441

08005c3c <__sinit>:
 8005c3c:	b510      	push	{r4, lr}
 8005c3e:	4604      	mov	r4, r0
 8005c40:	f7ff fff0 	bl	8005c24 <__sfp_lock_acquire>
 8005c44:	6a23      	ldr	r3, [r4, #32]
 8005c46:	b11b      	cbz	r3, 8005c50 <__sinit+0x14>
 8005c48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c4c:	f7ff bff0 	b.w	8005c30 <__sfp_lock_release>
 8005c50:	4b04      	ldr	r3, [pc, #16]	@ (8005c64 <__sinit+0x28>)
 8005c52:	6223      	str	r3, [r4, #32]
 8005c54:	4b04      	ldr	r3, [pc, #16]	@ (8005c68 <__sinit+0x2c>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d1f5      	bne.n	8005c48 <__sinit+0xc>
 8005c5c:	f7ff ffc4 	bl	8005be8 <global_stdio_init.part.0>
 8005c60:	e7f2      	b.n	8005c48 <__sinit+0xc>
 8005c62:	bf00      	nop
 8005c64:	08005ba9 	.word	0x08005ba9
 8005c68:	20000438 	.word	0x20000438

08005c6c <_fwalk_sglue>:
 8005c6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c70:	4607      	mov	r7, r0
 8005c72:	4688      	mov	r8, r1
 8005c74:	4614      	mov	r4, r2
 8005c76:	2600      	movs	r6, #0
 8005c78:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005c7c:	f1b9 0901 	subs.w	r9, r9, #1
 8005c80:	d505      	bpl.n	8005c8e <_fwalk_sglue+0x22>
 8005c82:	6824      	ldr	r4, [r4, #0]
 8005c84:	2c00      	cmp	r4, #0
 8005c86:	d1f7      	bne.n	8005c78 <_fwalk_sglue+0xc>
 8005c88:	4630      	mov	r0, r6
 8005c8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c8e:	89ab      	ldrh	r3, [r5, #12]
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	d907      	bls.n	8005ca4 <_fwalk_sglue+0x38>
 8005c94:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005c98:	3301      	adds	r3, #1
 8005c9a:	d003      	beq.n	8005ca4 <_fwalk_sglue+0x38>
 8005c9c:	4629      	mov	r1, r5
 8005c9e:	4638      	mov	r0, r7
 8005ca0:	47c0      	blx	r8
 8005ca2:	4306      	orrs	r6, r0
 8005ca4:	3568      	adds	r5, #104	@ 0x68
 8005ca6:	e7e9      	b.n	8005c7c <_fwalk_sglue+0x10>

08005ca8 <sniprintf>:
 8005ca8:	b40c      	push	{r2, r3}
 8005caa:	b530      	push	{r4, r5, lr}
 8005cac:	4b18      	ldr	r3, [pc, #96]	@ (8005d10 <sniprintf+0x68>)
 8005cae:	1e0c      	subs	r4, r1, #0
 8005cb0:	681d      	ldr	r5, [r3, #0]
 8005cb2:	b09d      	sub	sp, #116	@ 0x74
 8005cb4:	da08      	bge.n	8005cc8 <sniprintf+0x20>
 8005cb6:	238b      	movs	r3, #139	@ 0x8b
 8005cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8005cbc:	602b      	str	r3, [r5, #0]
 8005cbe:	b01d      	add	sp, #116	@ 0x74
 8005cc0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005cc4:	b002      	add	sp, #8
 8005cc6:	4770      	bx	lr
 8005cc8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005ccc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005cd0:	f04f 0300 	mov.w	r3, #0
 8005cd4:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005cd6:	bf0c      	ite	eq
 8005cd8:	4623      	moveq	r3, r4
 8005cda:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005cde:	9304      	str	r3, [sp, #16]
 8005ce0:	9307      	str	r3, [sp, #28]
 8005ce2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005ce6:	9002      	str	r0, [sp, #8]
 8005ce8:	9006      	str	r0, [sp, #24]
 8005cea:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005cee:	4628      	mov	r0, r5
 8005cf0:	ab21      	add	r3, sp, #132	@ 0x84
 8005cf2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005cf4:	a902      	add	r1, sp, #8
 8005cf6:	9301      	str	r3, [sp, #4]
 8005cf8:	f002 fbec 	bl	80084d4 <_svfiprintf_r>
 8005cfc:	1c43      	adds	r3, r0, #1
 8005cfe:	bfbc      	itt	lt
 8005d00:	238b      	movlt	r3, #139	@ 0x8b
 8005d02:	602b      	strlt	r3, [r5, #0]
 8005d04:	2c00      	cmp	r4, #0
 8005d06:	d0da      	beq.n	8005cbe <sniprintf+0x16>
 8005d08:	2200      	movs	r2, #0
 8005d0a:	9b02      	ldr	r3, [sp, #8]
 8005d0c:	701a      	strb	r2, [r3, #0]
 8005d0e:	e7d6      	b.n	8005cbe <sniprintf+0x16>
 8005d10:	2000001c 	.word	0x2000001c

08005d14 <siprintf>:
 8005d14:	b40e      	push	{r1, r2, r3}
 8005d16:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005d1a:	b510      	push	{r4, lr}
 8005d1c:	2400      	movs	r4, #0
 8005d1e:	b09d      	sub	sp, #116	@ 0x74
 8005d20:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005d22:	9002      	str	r0, [sp, #8]
 8005d24:	9006      	str	r0, [sp, #24]
 8005d26:	9107      	str	r1, [sp, #28]
 8005d28:	9104      	str	r1, [sp, #16]
 8005d2a:	4809      	ldr	r0, [pc, #36]	@ (8005d50 <siprintf+0x3c>)
 8005d2c:	4909      	ldr	r1, [pc, #36]	@ (8005d54 <siprintf+0x40>)
 8005d2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d32:	9105      	str	r1, [sp, #20]
 8005d34:	6800      	ldr	r0, [r0, #0]
 8005d36:	a902      	add	r1, sp, #8
 8005d38:	9301      	str	r3, [sp, #4]
 8005d3a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005d3c:	f002 fbca 	bl	80084d4 <_svfiprintf_r>
 8005d40:	9b02      	ldr	r3, [sp, #8]
 8005d42:	701c      	strb	r4, [r3, #0]
 8005d44:	b01d      	add	sp, #116	@ 0x74
 8005d46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d4a:	b003      	add	sp, #12
 8005d4c:	4770      	bx	lr
 8005d4e:	bf00      	nop
 8005d50:	2000001c 	.word	0x2000001c
 8005d54:	ffff0208 	.word	0xffff0208

08005d58 <siscanf>:
 8005d58:	b40e      	push	{r1, r2, r3}
 8005d5a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8005d5e:	b570      	push	{r4, r5, r6, lr}
 8005d60:	2500      	movs	r5, #0
 8005d62:	b09d      	sub	sp, #116	@ 0x74
 8005d64:	ac21      	add	r4, sp, #132	@ 0x84
 8005d66:	f854 6b04 	ldr.w	r6, [r4], #4
 8005d6a:	f8ad 2014 	strh.w	r2, [sp, #20]
 8005d6e:	951b      	str	r5, [sp, #108]	@ 0x6c
 8005d70:	9002      	str	r0, [sp, #8]
 8005d72:	9006      	str	r0, [sp, #24]
 8005d74:	f7fa f9f6 	bl	8000164 <strlen>
 8005d78:	4b0b      	ldr	r3, [pc, #44]	@ (8005da8 <siscanf+0x50>)
 8005d7a:	9003      	str	r0, [sp, #12]
 8005d7c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005d7e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005d82:	9007      	str	r0, [sp, #28]
 8005d84:	4809      	ldr	r0, [pc, #36]	@ (8005dac <siscanf+0x54>)
 8005d86:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005d8a:	4632      	mov	r2, r6
 8005d8c:	4623      	mov	r3, r4
 8005d8e:	a902      	add	r1, sp, #8
 8005d90:	6800      	ldr	r0, [r0, #0]
 8005d92:	950f      	str	r5, [sp, #60]	@ 0x3c
 8005d94:	9514      	str	r5, [sp, #80]	@ 0x50
 8005d96:	9401      	str	r4, [sp, #4]
 8005d98:	f002 fcf2 	bl	8008780 <__ssvfiscanf_r>
 8005d9c:	b01d      	add	sp, #116	@ 0x74
 8005d9e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005da2:	b003      	add	sp, #12
 8005da4:	4770      	bx	lr
 8005da6:	bf00      	nop
 8005da8:	08005dd3 	.word	0x08005dd3
 8005dac:	2000001c 	.word	0x2000001c

08005db0 <__sread>:
 8005db0:	b510      	push	{r4, lr}
 8005db2:	460c      	mov	r4, r1
 8005db4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005db8:	f000 f8c2 	bl	8005f40 <_read_r>
 8005dbc:	2800      	cmp	r0, #0
 8005dbe:	bfab      	itete	ge
 8005dc0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005dc2:	89a3      	ldrhlt	r3, [r4, #12]
 8005dc4:	181b      	addge	r3, r3, r0
 8005dc6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005dca:	bfac      	ite	ge
 8005dcc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005dce:	81a3      	strhlt	r3, [r4, #12]
 8005dd0:	bd10      	pop	{r4, pc}

08005dd2 <__seofread>:
 8005dd2:	2000      	movs	r0, #0
 8005dd4:	4770      	bx	lr

08005dd6 <__swrite>:
 8005dd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dda:	461f      	mov	r7, r3
 8005ddc:	898b      	ldrh	r3, [r1, #12]
 8005dde:	4605      	mov	r5, r0
 8005de0:	05db      	lsls	r3, r3, #23
 8005de2:	460c      	mov	r4, r1
 8005de4:	4616      	mov	r6, r2
 8005de6:	d505      	bpl.n	8005df4 <__swrite+0x1e>
 8005de8:	2302      	movs	r3, #2
 8005dea:	2200      	movs	r2, #0
 8005dec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005df0:	f000 f894 	bl	8005f1c <_lseek_r>
 8005df4:	89a3      	ldrh	r3, [r4, #12]
 8005df6:	4632      	mov	r2, r6
 8005df8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005dfc:	81a3      	strh	r3, [r4, #12]
 8005dfe:	4628      	mov	r0, r5
 8005e00:	463b      	mov	r3, r7
 8005e02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e0a:	f000 b8ab 	b.w	8005f64 <_write_r>

08005e0e <__sseek>:
 8005e0e:	b510      	push	{r4, lr}
 8005e10:	460c      	mov	r4, r1
 8005e12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e16:	f000 f881 	bl	8005f1c <_lseek_r>
 8005e1a:	1c43      	adds	r3, r0, #1
 8005e1c:	89a3      	ldrh	r3, [r4, #12]
 8005e1e:	bf15      	itete	ne
 8005e20:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005e22:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005e26:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005e2a:	81a3      	strheq	r3, [r4, #12]
 8005e2c:	bf18      	it	ne
 8005e2e:	81a3      	strhne	r3, [r4, #12]
 8005e30:	bd10      	pop	{r4, pc}

08005e32 <__sclose>:
 8005e32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e36:	f000 b861 	b.w	8005efc <_close_r>

08005e3a <memset>:
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	4402      	add	r2, r0
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d100      	bne.n	8005e44 <memset+0xa>
 8005e42:	4770      	bx	lr
 8005e44:	f803 1b01 	strb.w	r1, [r3], #1
 8005e48:	e7f9      	b.n	8005e3e <memset+0x4>

08005e4a <strncpy>:
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	b510      	push	{r4, lr}
 8005e4e:	3901      	subs	r1, #1
 8005e50:	b132      	cbz	r2, 8005e60 <strncpy+0x16>
 8005e52:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005e56:	3a01      	subs	r2, #1
 8005e58:	f803 4b01 	strb.w	r4, [r3], #1
 8005e5c:	2c00      	cmp	r4, #0
 8005e5e:	d1f7      	bne.n	8005e50 <strncpy+0x6>
 8005e60:	2100      	movs	r1, #0
 8005e62:	441a      	add	r2, r3
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d100      	bne.n	8005e6a <strncpy+0x20>
 8005e68:	bd10      	pop	{r4, pc}
 8005e6a:	f803 1b01 	strb.w	r1, [r3], #1
 8005e6e:	e7f9      	b.n	8005e64 <strncpy+0x1a>

08005e70 <__strtok_r>:
 8005e70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e72:	4604      	mov	r4, r0
 8005e74:	b908      	cbnz	r0, 8005e7a <__strtok_r+0xa>
 8005e76:	6814      	ldr	r4, [r2, #0]
 8005e78:	b144      	cbz	r4, 8005e8c <__strtok_r+0x1c>
 8005e7a:	460f      	mov	r7, r1
 8005e7c:	4620      	mov	r0, r4
 8005e7e:	f814 5b01 	ldrb.w	r5, [r4], #1
 8005e82:	f817 6b01 	ldrb.w	r6, [r7], #1
 8005e86:	b91e      	cbnz	r6, 8005e90 <__strtok_r+0x20>
 8005e88:	b965      	cbnz	r5, 8005ea4 <__strtok_r+0x34>
 8005e8a:	6015      	str	r5, [r2, #0]
 8005e8c:	2000      	movs	r0, #0
 8005e8e:	e005      	b.n	8005e9c <__strtok_r+0x2c>
 8005e90:	42b5      	cmp	r5, r6
 8005e92:	d1f6      	bne.n	8005e82 <__strtok_r+0x12>
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d1f0      	bne.n	8005e7a <__strtok_r+0xa>
 8005e98:	6014      	str	r4, [r2, #0]
 8005e9a:	7003      	strb	r3, [r0, #0]
 8005e9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e9e:	461c      	mov	r4, r3
 8005ea0:	e00c      	b.n	8005ebc <__strtok_r+0x4c>
 8005ea2:	b91d      	cbnz	r5, 8005eac <__strtok_r+0x3c>
 8005ea4:	460e      	mov	r6, r1
 8005ea6:	4627      	mov	r7, r4
 8005ea8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005eac:	f816 5b01 	ldrb.w	r5, [r6], #1
 8005eb0:	42ab      	cmp	r3, r5
 8005eb2:	d1f6      	bne.n	8005ea2 <__strtok_r+0x32>
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d0f2      	beq.n	8005e9e <__strtok_r+0x2e>
 8005eb8:	2300      	movs	r3, #0
 8005eba:	703b      	strb	r3, [r7, #0]
 8005ebc:	6014      	str	r4, [r2, #0]
 8005ebe:	e7ed      	b.n	8005e9c <__strtok_r+0x2c>

08005ec0 <strtok_r>:
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	f7ff bfd5 	b.w	8005e70 <__strtok_r>

08005ec6 <strstr>:
 8005ec6:	780a      	ldrb	r2, [r1, #0]
 8005ec8:	b570      	push	{r4, r5, r6, lr}
 8005eca:	b96a      	cbnz	r2, 8005ee8 <strstr+0x22>
 8005ecc:	bd70      	pop	{r4, r5, r6, pc}
 8005ece:	429a      	cmp	r2, r3
 8005ed0:	d109      	bne.n	8005ee6 <strstr+0x20>
 8005ed2:	460c      	mov	r4, r1
 8005ed4:	4605      	mov	r5, r0
 8005ed6:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d0f6      	beq.n	8005ecc <strstr+0x6>
 8005ede:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8005ee2:	429e      	cmp	r6, r3
 8005ee4:	d0f7      	beq.n	8005ed6 <strstr+0x10>
 8005ee6:	3001      	adds	r0, #1
 8005ee8:	7803      	ldrb	r3, [r0, #0]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d1ef      	bne.n	8005ece <strstr+0x8>
 8005eee:	4618      	mov	r0, r3
 8005ef0:	e7ec      	b.n	8005ecc <strstr+0x6>
	...

08005ef4 <_localeconv_r>:
 8005ef4:	4800      	ldr	r0, [pc, #0]	@ (8005ef8 <_localeconv_r+0x4>)
 8005ef6:	4770      	bx	lr
 8005ef8:	2000015c 	.word	0x2000015c

08005efc <_close_r>:
 8005efc:	b538      	push	{r3, r4, r5, lr}
 8005efe:	2300      	movs	r3, #0
 8005f00:	4d05      	ldr	r5, [pc, #20]	@ (8005f18 <_close_r+0x1c>)
 8005f02:	4604      	mov	r4, r0
 8005f04:	4608      	mov	r0, r1
 8005f06:	602b      	str	r3, [r5, #0]
 8005f08:	f7fc fd37 	bl	800297a <_close>
 8005f0c:	1c43      	adds	r3, r0, #1
 8005f0e:	d102      	bne.n	8005f16 <_close_r+0x1a>
 8005f10:	682b      	ldr	r3, [r5, #0]
 8005f12:	b103      	cbz	r3, 8005f16 <_close_r+0x1a>
 8005f14:	6023      	str	r3, [r4, #0]
 8005f16:	bd38      	pop	{r3, r4, r5, pc}
 8005f18:	2000043c 	.word	0x2000043c

08005f1c <_lseek_r>:
 8005f1c:	b538      	push	{r3, r4, r5, lr}
 8005f1e:	4604      	mov	r4, r0
 8005f20:	4608      	mov	r0, r1
 8005f22:	4611      	mov	r1, r2
 8005f24:	2200      	movs	r2, #0
 8005f26:	4d05      	ldr	r5, [pc, #20]	@ (8005f3c <_lseek_r+0x20>)
 8005f28:	602a      	str	r2, [r5, #0]
 8005f2a:	461a      	mov	r2, r3
 8005f2c:	f7fc fd49 	bl	80029c2 <_lseek>
 8005f30:	1c43      	adds	r3, r0, #1
 8005f32:	d102      	bne.n	8005f3a <_lseek_r+0x1e>
 8005f34:	682b      	ldr	r3, [r5, #0]
 8005f36:	b103      	cbz	r3, 8005f3a <_lseek_r+0x1e>
 8005f38:	6023      	str	r3, [r4, #0]
 8005f3a:	bd38      	pop	{r3, r4, r5, pc}
 8005f3c:	2000043c 	.word	0x2000043c

08005f40 <_read_r>:
 8005f40:	b538      	push	{r3, r4, r5, lr}
 8005f42:	4604      	mov	r4, r0
 8005f44:	4608      	mov	r0, r1
 8005f46:	4611      	mov	r1, r2
 8005f48:	2200      	movs	r2, #0
 8005f4a:	4d05      	ldr	r5, [pc, #20]	@ (8005f60 <_read_r+0x20>)
 8005f4c:	602a      	str	r2, [r5, #0]
 8005f4e:	461a      	mov	r2, r3
 8005f50:	f7fc fcda 	bl	8002908 <_read>
 8005f54:	1c43      	adds	r3, r0, #1
 8005f56:	d102      	bne.n	8005f5e <_read_r+0x1e>
 8005f58:	682b      	ldr	r3, [r5, #0]
 8005f5a:	b103      	cbz	r3, 8005f5e <_read_r+0x1e>
 8005f5c:	6023      	str	r3, [r4, #0]
 8005f5e:	bd38      	pop	{r3, r4, r5, pc}
 8005f60:	2000043c 	.word	0x2000043c

08005f64 <_write_r>:
 8005f64:	b538      	push	{r3, r4, r5, lr}
 8005f66:	4604      	mov	r4, r0
 8005f68:	4608      	mov	r0, r1
 8005f6a:	4611      	mov	r1, r2
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	4d05      	ldr	r5, [pc, #20]	@ (8005f84 <_write_r+0x20>)
 8005f70:	602a      	str	r2, [r5, #0]
 8005f72:	461a      	mov	r2, r3
 8005f74:	f7fc fce5 	bl	8002942 <_write>
 8005f78:	1c43      	adds	r3, r0, #1
 8005f7a:	d102      	bne.n	8005f82 <_write_r+0x1e>
 8005f7c:	682b      	ldr	r3, [r5, #0]
 8005f7e:	b103      	cbz	r3, 8005f82 <_write_r+0x1e>
 8005f80:	6023      	str	r3, [r4, #0]
 8005f82:	bd38      	pop	{r3, r4, r5, pc}
 8005f84:	2000043c 	.word	0x2000043c

08005f88 <__errno>:
 8005f88:	4b01      	ldr	r3, [pc, #4]	@ (8005f90 <__errno+0x8>)
 8005f8a:	6818      	ldr	r0, [r3, #0]
 8005f8c:	4770      	bx	lr
 8005f8e:	bf00      	nop
 8005f90:	2000001c 	.word	0x2000001c

08005f94 <__libc_init_array>:
 8005f94:	b570      	push	{r4, r5, r6, lr}
 8005f96:	2600      	movs	r6, #0
 8005f98:	4d0c      	ldr	r5, [pc, #48]	@ (8005fcc <__libc_init_array+0x38>)
 8005f9a:	4c0d      	ldr	r4, [pc, #52]	@ (8005fd0 <__libc_init_array+0x3c>)
 8005f9c:	1b64      	subs	r4, r4, r5
 8005f9e:	10a4      	asrs	r4, r4, #2
 8005fa0:	42a6      	cmp	r6, r4
 8005fa2:	d109      	bne.n	8005fb8 <__libc_init_array+0x24>
 8005fa4:	f003 feee 	bl	8009d84 <_init>
 8005fa8:	2600      	movs	r6, #0
 8005faa:	4d0a      	ldr	r5, [pc, #40]	@ (8005fd4 <__libc_init_array+0x40>)
 8005fac:	4c0a      	ldr	r4, [pc, #40]	@ (8005fd8 <__libc_init_array+0x44>)
 8005fae:	1b64      	subs	r4, r4, r5
 8005fb0:	10a4      	asrs	r4, r4, #2
 8005fb2:	42a6      	cmp	r6, r4
 8005fb4:	d105      	bne.n	8005fc2 <__libc_init_array+0x2e>
 8005fb6:	bd70      	pop	{r4, r5, r6, pc}
 8005fb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fbc:	4798      	blx	r3
 8005fbe:	3601      	adds	r6, #1
 8005fc0:	e7ee      	b.n	8005fa0 <__libc_init_array+0xc>
 8005fc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fc6:	4798      	blx	r3
 8005fc8:	3601      	adds	r6, #1
 8005fca:	e7f2      	b.n	8005fb2 <__libc_init_array+0x1e>
 8005fcc:	0800a6e0 	.word	0x0800a6e0
 8005fd0:	0800a6e0 	.word	0x0800a6e0
 8005fd4:	0800a6e0 	.word	0x0800a6e0
 8005fd8:	0800a6e4 	.word	0x0800a6e4

08005fdc <__retarget_lock_init_recursive>:
 8005fdc:	4770      	bx	lr

08005fde <__retarget_lock_acquire_recursive>:
 8005fde:	4770      	bx	lr

08005fe0 <__retarget_lock_release_recursive>:
 8005fe0:	4770      	bx	lr

08005fe2 <memchr>:
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	b510      	push	{r4, lr}
 8005fe6:	b2c9      	uxtb	r1, r1
 8005fe8:	4402      	add	r2, r0
 8005fea:	4293      	cmp	r3, r2
 8005fec:	4618      	mov	r0, r3
 8005fee:	d101      	bne.n	8005ff4 <memchr+0x12>
 8005ff0:	2000      	movs	r0, #0
 8005ff2:	e003      	b.n	8005ffc <memchr+0x1a>
 8005ff4:	7804      	ldrb	r4, [r0, #0]
 8005ff6:	3301      	adds	r3, #1
 8005ff8:	428c      	cmp	r4, r1
 8005ffa:	d1f6      	bne.n	8005fea <memchr+0x8>
 8005ffc:	bd10      	pop	{r4, pc}

08005ffe <memcpy>:
 8005ffe:	440a      	add	r2, r1
 8006000:	4291      	cmp	r1, r2
 8006002:	f100 33ff 	add.w	r3, r0, #4294967295
 8006006:	d100      	bne.n	800600a <memcpy+0xc>
 8006008:	4770      	bx	lr
 800600a:	b510      	push	{r4, lr}
 800600c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006010:	4291      	cmp	r1, r2
 8006012:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006016:	d1f9      	bne.n	800600c <memcpy+0xe>
 8006018:	bd10      	pop	{r4, pc}
	...

0800601c <nanf>:
 800601c:	4800      	ldr	r0, [pc, #0]	@ (8006020 <nanf+0x4>)
 800601e:	4770      	bx	lr
 8006020:	7fc00000 	.word	0x7fc00000

08006024 <quorem>:
 8006024:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006028:	6903      	ldr	r3, [r0, #16]
 800602a:	690c      	ldr	r4, [r1, #16]
 800602c:	4607      	mov	r7, r0
 800602e:	42a3      	cmp	r3, r4
 8006030:	db7e      	blt.n	8006130 <quorem+0x10c>
 8006032:	3c01      	subs	r4, #1
 8006034:	00a3      	lsls	r3, r4, #2
 8006036:	f100 0514 	add.w	r5, r0, #20
 800603a:	f101 0814 	add.w	r8, r1, #20
 800603e:	9300      	str	r3, [sp, #0]
 8006040:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006044:	9301      	str	r3, [sp, #4]
 8006046:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800604a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800604e:	3301      	adds	r3, #1
 8006050:	429a      	cmp	r2, r3
 8006052:	fbb2 f6f3 	udiv	r6, r2, r3
 8006056:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800605a:	d32e      	bcc.n	80060ba <quorem+0x96>
 800605c:	f04f 0a00 	mov.w	sl, #0
 8006060:	46c4      	mov	ip, r8
 8006062:	46ae      	mov	lr, r5
 8006064:	46d3      	mov	fp, sl
 8006066:	f85c 3b04 	ldr.w	r3, [ip], #4
 800606a:	b298      	uxth	r0, r3
 800606c:	fb06 a000 	mla	r0, r6, r0, sl
 8006070:	0c1b      	lsrs	r3, r3, #16
 8006072:	0c02      	lsrs	r2, r0, #16
 8006074:	fb06 2303 	mla	r3, r6, r3, r2
 8006078:	f8de 2000 	ldr.w	r2, [lr]
 800607c:	b280      	uxth	r0, r0
 800607e:	b292      	uxth	r2, r2
 8006080:	1a12      	subs	r2, r2, r0
 8006082:	445a      	add	r2, fp
 8006084:	f8de 0000 	ldr.w	r0, [lr]
 8006088:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800608c:	b29b      	uxth	r3, r3
 800608e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006092:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006096:	b292      	uxth	r2, r2
 8006098:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800609c:	45e1      	cmp	r9, ip
 800609e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80060a2:	f84e 2b04 	str.w	r2, [lr], #4
 80060a6:	d2de      	bcs.n	8006066 <quorem+0x42>
 80060a8:	9b00      	ldr	r3, [sp, #0]
 80060aa:	58eb      	ldr	r3, [r5, r3]
 80060ac:	b92b      	cbnz	r3, 80060ba <quorem+0x96>
 80060ae:	9b01      	ldr	r3, [sp, #4]
 80060b0:	3b04      	subs	r3, #4
 80060b2:	429d      	cmp	r5, r3
 80060b4:	461a      	mov	r2, r3
 80060b6:	d32f      	bcc.n	8006118 <quorem+0xf4>
 80060b8:	613c      	str	r4, [r7, #16]
 80060ba:	4638      	mov	r0, r7
 80060bc:	f001 f9ca 	bl	8007454 <__mcmp>
 80060c0:	2800      	cmp	r0, #0
 80060c2:	db25      	blt.n	8006110 <quorem+0xec>
 80060c4:	4629      	mov	r1, r5
 80060c6:	2000      	movs	r0, #0
 80060c8:	f858 2b04 	ldr.w	r2, [r8], #4
 80060cc:	f8d1 c000 	ldr.w	ip, [r1]
 80060d0:	fa1f fe82 	uxth.w	lr, r2
 80060d4:	fa1f f38c 	uxth.w	r3, ip
 80060d8:	eba3 030e 	sub.w	r3, r3, lr
 80060dc:	4403      	add	r3, r0
 80060de:	0c12      	lsrs	r2, r2, #16
 80060e0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80060e4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80060e8:	b29b      	uxth	r3, r3
 80060ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80060ee:	45c1      	cmp	r9, r8
 80060f0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80060f4:	f841 3b04 	str.w	r3, [r1], #4
 80060f8:	d2e6      	bcs.n	80060c8 <quorem+0xa4>
 80060fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80060fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006102:	b922      	cbnz	r2, 800610e <quorem+0xea>
 8006104:	3b04      	subs	r3, #4
 8006106:	429d      	cmp	r5, r3
 8006108:	461a      	mov	r2, r3
 800610a:	d30b      	bcc.n	8006124 <quorem+0x100>
 800610c:	613c      	str	r4, [r7, #16]
 800610e:	3601      	adds	r6, #1
 8006110:	4630      	mov	r0, r6
 8006112:	b003      	add	sp, #12
 8006114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006118:	6812      	ldr	r2, [r2, #0]
 800611a:	3b04      	subs	r3, #4
 800611c:	2a00      	cmp	r2, #0
 800611e:	d1cb      	bne.n	80060b8 <quorem+0x94>
 8006120:	3c01      	subs	r4, #1
 8006122:	e7c6      	b.n	80060b2 <quorem+0x8e>
 8006124:	6812      	ldr	r2, [r2, #0]
 8006126:	3b04      	subs	r3, #4
 8006128:	2a00      	cmp	r2, #0
 800612a:	d1ef      	bne.n	800610c <quorem+0xe8>
 800612c:	3c01      	subs	r4, #1
 800612e:	e7ea      	b.n	8006106 <quorem+0xe2>
 8006130:	2000      	movs	r0, #0
 8006132:	e7ee      	b.n	8006112 <quorem+0xee>
 8006134:	0000      	movs	r0, r0
	...

08006138 <_dtoa_r>:
 8006138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800613c:	4614      	mov	r4, r2
 800613e:	461d      	mov	r5, r3
 8006140:	69c7      	ldr	r7, [r0, #28]
 8006142:	b097      	sub	sp, #92	@ 0x5c
 8006144:	4681      	mov	r9, r0
 8006146:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800614a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800614c:	b97f      	cbnz	r7, 800616e <_dtoa_r+0x36>
 800614e:	2010      	movs	r0, #16
 8006150:	f000 fe0e 	bl	8006d70 <malloc>
 8006154:	4602      	mov	r2, r0
 8006156:	f8c9 001c 	str.w	r0, [r9, #28]
 800615a:	b920      	cbnz	r0, 8006166 <_dtoa_r+0x2e>
 800615c:	21ef      	movs	r1, #239	@ 0xef
 800615e:	4bac      	ldr	r3, [pc, #688]	@ (8006410 <_dtoa_r+0x2d8>)
 8006160:	48ac      	ldr	r0, [pc, #688]	@ (8006414 <_dtoa_r+0x2dc>)
 8006162:	f002 ff29 	bl	8008fb8 <__assert_func>
 8006166:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800616a:	6007      	str	r7, [r0, #0]
 800616c:	60c7      	str	r7, [r0, #12]
 800616e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006172:	6819      	ldr	r1, [r3, #0]
 8006174:	b159      	cbz	r1, 800618e <_dtoa_r+0x56>
 8006176:	685a      	ldr	r2, [r3, #4]
 8006178:	2301      	movs	r3, #1
 800617a:	4093      	lsls	r3, r2
 800617c:	604a      	str	r2, [r1, #4]
 800617e:	608b      	str	r3, [r1, #8]
 8006180:	4648      	mov	r0, r9
 8006182:	f000 feeb 	bl	8006f5c <_Bfree>
 8006186:	2200      	movs	r2, #0
 8006188:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800618c:	601a      	str	r2, [r3, #0]
 800618e:	1e2b      	subs	r3, r5, #0
 8006190:	bfaf      	iteee	ge
 8006192:	2300      	movge	r3, #0
 8006194:	2201      	movlt	r2, #1
 8006196:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800619a:	9307      	strlt	r3, [sp, #28]
 800619c:	bfa8      	it	ge
 800619e:	6033      	strge	r3, [r6, #0]
 80061a0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80061a4:	4b9c      	ldr	r3, [pc, #624]	@ (8006418 <_dtoa_r+0x2e0>)
 80061a6:	bfb8      	it	lt
 80061a8:	6032      	strlt	r2, [r6, #0]
 80061aa:	ea33 0308 	bics.w	r3, r3, r8
 80061ae:	d112      	bne.n	80061d6 <_dtoa_r+0x9e>
 80061b0:	f242 730f 	movw	r3, #9999	@ 0x270f
 80061b4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80061b6:	6013      	str	r3, [r2, #0]
 80061b8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80061bc:	4323      	orrs	r3, r4
 80061be:	f000 855e 	beq.w	8006c7e <_dtoa_r+0xb46>
 80061c2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80061c4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800641c <_dtoa_r+0x2e4>
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	f000 8560 	beq.w	8006c8e <_dtoa_r+0xb56>
 80061ce:	f10a 0303 	add.w	r3, sl, #3
 80061d2:	f000 bd5a 	b.w	8006c8a <_dtoa_r+0xb52>
 80061d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80061da:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80061de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80061e2:	2200      	movs	r2, #0
 80061e4:	2300      	movs	r3, #0
 80061e6:	f7fa fbe9 	bl	80009bc <__aeabi_dcmpeq>
 80061ea:	4607      	mov	r7, r0
 80061ec:	b158      	cbz	r0, 8006206 <_dtoa_r+0xce>
 80061ee:	2301      	movs	r3, #1
 80061f0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80061f2:	6013      	str	r3, [r2, #0]
 80061f4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80061f6:	b113      	cbz	r3, 80061fe <_dtoa_r+0xc6>
 80061f8:	4b89      	ldr	r3, [pc, #548]	@ (8006420 <_dtoa_r+0x2e8>)
 80061fa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80061fc:	6013      	str	r3, [r2, #0]
 80061fe:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8006424 <_dtoa_r+0x2ec>
 8006202:	f000 bd44 	b.w	8006c8e <_dtoa_r+0xb56>
 8006206:	ab14      	add	r3, sp, #80	@ 0x50
 8006208:	9301      	str	r3, [sp, #4]
 800620a:	ab15      	add	r3, sp, #84	@ 0x54
 800620c:	9300      	str	r3, [sp, #0]
 800620e:	4648      	mov	r0, r9
 8006210:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006214:	f001 fa36 	bl	8007684 <__d2b>
 8006218:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800621c:	9003      	str	r0, [sp, #12]
 800621e:	2e00      	cmp	r6, #0
 8006220:	d078      	beq.n	8006314 <_dtoa_r+0x1dc>
 8006222:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006226:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006228:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800622c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006230:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006234:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006238:	9712      	str	r7, [sp, #72]	@ 0x48
 800623a:	4619      	mov	r1, r3
 800623c:	2200      	movs	r2, #0
 800623e:	4b7a      	ldr	r3, [pc, #488]	@ (8006428 <_dtoa_r+0x2f0>)
 8006240:	f7f9 ff9c 	bl	800017c <__aeabi_dsub>
 8006244:	a36c      	add	r3, pc, #432	@ (adr r3, 80063f8 <_dtoa_r+0x2c0>)
 8006246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800624a:	f7fa f94f 	bl	80004ec <__aeabi_dmul>
 800624e:	a36c      	add	r3, pc, #432	@ (adr r3, 8006400 <_dtoa_r+0x2c8>)
 8006250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006254:	f7f9 ff94 	bl	8000180 <__adddf3>
 8006258:	4604      	mov	r4, r0
 800625a:	4630      	mov	r0, r6
 800625c:	460d      	mov	r5, r1
 800625e:	f7fa f8db 	bl	8000418 <__aeabi_i2d>
 8006262:	a369      	add	r3, pc, #420	@ (adr r3, 8006408 <_dtoa_r+0x2d0>)
 8006264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006268:	f7fa f940 	bl	80004ec <__aeabi_dmul>
 800626c:	4602      	mov	r2, r0
 800626e:	460b      	mov	r3, r1
 8006270:	4620      	mov	r0, r4
 8006272:	4629      	mov	r1, r5
 8006274:	f7f9 ff84 	bl	8000180 <__adddf3>
 8006278:	4604      	mov	r4, r0
 800627a:	460d      	mov	r5, r1
 800627c:	f7fa fbe6 	bl	8000a4c <__aeabi_d2iz>
 8006280:	2200      	movs	r2, #0
 8006282:	4607      	mov	r7, r0
 8006284:	2300      	movs	r3, #0
 8006286:	4620      	mov	r0, r4
 8006288:	4629      	mov	r1, r5
 800628a:	f7fa fba1 	bl	80009d0 <__aeabi_dcmplt>
 800628e:	b140      	cbz	r0, 80062a2 <_dtoa_r+0x16a>
 8006290:	4638      	mov	r0, r7
 8006292:	f7fa f8c1 	bl	8000418 <__aeabi_i2d>
 8006296:	4622      	mov	r2, r4
 8006298:	462b      	mov	r3, r5
 800629a:	f7fa fb8f 	bl	80009bc <__aeabi_dcmpeq>
 800629e:	b900      	cbnz	r0, 80062a2 <_dtoa_r+0x16a>
 80062a0:	3f01      	subs	r7, #1
 80062a2:	2f16      	cmp	r7, #22
 80062a4:	d854      	bhi.n	8006350 <_dtoa_r+0x218>
 80062a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80062aa:	4b60      	ldr	r3, [pc, #384]	@ (800642c <_dtoa_r+0x2f4>)
 80062ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80062b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062b4:	f7fa fb8c 	bl	80009d0 <__aeabi_dcmplt>
 80062b8:	2800      	cmp	r0, #0
 80062ba:	d04b      	beq.n	8006354 <_dtoa_r+0x21c>
 80062bc:	2300      	movs	r3, #0
 80062be:	3f01      	subs	r7, #1
 80062c0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80062c2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80062c4:	1b9b      	subs	r3, r3, r6
 80062c6:	1e5a      	subs	r2, r3, #1
 80062c8:	bf49      	itett	mi
 80062ca:	f1c3 0301 	rsbmi	r3, r3, #1
 80062ce:	2300      	movpl	r3, #0
 80062d0:	9304      	strmi	r3, [sp, #16]
 80062d2:	2300      	movmi	r3, #0
 80062d4:	9209      	str	r2, [sp, #36]	@ 0x24
 80062d6:	bf54      	ite	pl
 80062d8:	9304      	strpl	r3, [sp, #16]
 80062da:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80062dc:	2f00      	cmp	r7, #0
 80062de:	db3b      	blt.n	8006358 <_dtoa_r+0x220>
 80062e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062e2:	970e      	str	r7, [sp, #56]	@ 0x38
 80062e4:	443b      	add	r3, r7
 80062e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80062e8:	2300      	movs	r3, #0
 80062ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80062ec:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80062ee:	2b09      	cmp	r3, #9
 80062f0:	d865      	bhi.n	80063be <_dtoa_r+0x286>
 80062f2:	2b05      	cmp	r3, #5
 80062f4:	bfc4      	itt	gt
 80062f6:	3b04      	subgt	r3, #4
 80062f8:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80062fa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80062fc:	bfc8      	it	gt
 80062fe:	2400      	movgt	r4, #0
 8006300:	f1a3 0302 	sub.w	r3, r3, #2
 8006304:	bfd8      	it	le
 8006306:	2401      	movle	r4, #1
 8006308:	2b03      	cmp	r3, #3
 800630a:	d864      	bhi.n	80063d6 <_dtoa_r+0x29e>
 800630c:	e8df f003 	tbb	[pc, r3]
 8006310:	2c385553 	.word	0x2c385553
 8006314:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006318:	441e      	add	r6, r3
 800631a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800631e:	2b20      	cmp	r3, #32
 8006320:	bfc1      	itttt	gt
 8006322:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006326:	fa08 f803 	lslgt.w	r8, r8, r3
 800632a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800632e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006332:	bfd6      	itet	le
 8006334:	f1c3 0320 	rsble	r3, r3, #32
 8006338:	ea48 0003 	orrgt.w	r0, r8, r3
 800633c:	fa04 f003 	lslle.w	r0, r4, r3
 8006340:	f7fa f85a 	bl	80003f8 <__aeabi_ui2d>
 8006344:	2201      	movs	r2, #1
 8006346:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800634a:	3e01      	subs	r6, #1
 800634c:	9212      	str	r2, [sp, #72]	@ 0x48
 800634e:	e774      	b.n	800623a <_dtoa_r+0x102>
 8006350:	2301      	movs	r3, #1
 8006352:	e7b5      	b.n	80062c0 <_dtoa_r+0x188>
 8006354:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006356:	e7b4      	b.n	80062c2 <_dtoa_r+0x18a>
 8006358:	9b04      	ldr	r3, [sp, #16]
 800635a:	1bdb      	subs	r3, r3, r7
 800635c:	9304      	str	r3, [sp, #16]
 800635e:	427b      	negs	r3, r7
 8006360:	930a      	str	r3, [sp, #40]	@ 0x28
 8006362:	2300      	movs	r3, #0
 8006364:	930e      	str	r3, [sp, #56]	@ 0x38
 8006366:	e7c1      	b.n	80062ec <_dtoa_r+0x1b4>
 8006368:	2301      	movs	r3, #1
 800636a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800636c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800636e:	eb07 0b03 	add.w	fp, r7, r3
 8006372:	f10b 0301 	add.w	r3, fp, #1
 8006376:	2b01      	cmp	r3, #1
 8006378:	9308      	str	r3, [sp, #32]
 800637a:	bfb8      	it	lt
 800637c:	2301      	movlt	r3, #1
 800637e:	e006      	b.n	800638e <_dtoa_r+0x256>
 8006380:	2301      	movs	r3, #1
 8006382:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006384:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006386:	2b00      	cmp	r3, #0
 8006388:	dd28      	ble.n	80063dc <_dtoa_r+0x2a4>
 800638a:	469b      	mov	fp, r3
 800638c:	9308      	str	r3, [sp, #32]
 800638e:	2100      	movs	r1, #0
 8006390:	2204      	movs	r2, #4
 8006392:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006396:	f102 0514 	add.w	r5, r2, #20
 800639a:	429d      	cmp	r5, r3
 800639c:	d926      	bls.n	80063ec <_dtoa_r+0x2b4>
 800639e:	6041      	str	r1, [r0, #4]
 80063a0:	4648      	mov	r0, r9
 80063a2:	f000 fd9b 	bl	8006edc <_Balloc>
 80063a6:	4682      	mov	sl, r0
 80063a8:	2800      	cmp	r0, #0
 80063aa:	d143      	bne.n	8006434 <_dtoa_r+0x2fc>
 80063ac:	4602      	mov	r2, r0
 80063ae:	f240 11af 	movw	r1, #431	@ 0x1af
 80063b2:	4b1f      	ldr	r3, [pc, #124]	@ (8006430 <_dtoa_r+0x2f8>)
 80063b4:	e6d4      	b.n	8006160 <_dtoa_r+0x28>
 80063b6:	2300      	movs	r3, #0
 80063b8:	e7e3      	b.n	8006382 <_dtoa_r+0x24a>
 80063ba:	2300      	movs	r3, #0
 80063bc:	e7d5      	b.n	800636a <_dtoa_r+0x232>
 80063be:	2401      	movs	r4, #1
 80063c0:	2300      	movs	r3, #0
 80063c2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80063c4:	9320      	str	r3, [sp, #128]	@ 0x80
 80063c6:	f04f 3bff 	mov.w	fp, #4294967295
 80063ca:	2200      	movs	r2, #0
 80063cc:	2312      	movs	r3, #18
 80063ce:	f8cd b020 	str.w	fp, [sp, #32]
 80063d2:	9221      	str	r2, [sp, #132]	@ 0x84
 80063d4:	e7db      	b.n	800638e <_dtoa_r+0x256>
 80063d6:	2301      	movs	r3, #1
 80063d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80063da:	e7f4      	b.n	80063c6 <_dtoa_r+0x28e>
 80063dc:	f04f 0b01 	mov.w	fp, #1
 80063e0:	465b      	mov	r3, fp
 80063e2:	f8cd b020 	str.w	fp, [sp, #32]
 80063e6:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80063ea:	e7d0      	b.n	800638e <_dtoa_r+0x256>
 80063ec:	3101      	adds	r1, #1
 80063ee:	0052      	lsls	r2, r2, #1
 80063f0:	e7d1      	b.n	8006396 <_dtoa_r+0x25e>
 80063f2:	bf00      	nop
 80063f4:	f3af 8000 	nop.w
 80063f8:	636f4361 	.word	0x636f4361
 80063fc:	3fd287a7 	.word	0x3fd287a7
 8006400:	8b60c8b3 	.word	0x8b60c8b3
 8006404:	3fc68a28 	.word	0x3fc68a28
 8006408:	509f79fb 	.word	0x509f79fb
 800640c:	3fd34413 	.word	0x3fd34413
 8006410:	0800a3db 	.word	0x0800a3db
 8006414:	0800a3f2 	.word	0x0800a3f2
 8006418:	7ff00000 	.word	0x7ff00000
 800641c:	0800a3d7 	.word	0x0800a3d7
 8006420:	0800a4de 	.word	0x0800a4de
 8006424:	0800a4dd 	.word	0x0800a4dd
 8006428:	3ff80000 	.word	0x3ff80000
 800642c:	0800a5c0 	.word	0x0800a5c0
 8006430:	0800a44a 	.word	0x0800a44a
 8006434:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006438:	6018      	str	r0, [r3, #0]
 800643a:	9b08      	ldr	r3, [sp, #32]
 800643c:	2b0e      	cmp	r3, #14
 800643e:	f200 80a1 	bhi.w	8006584 <_dtoa_r+0x44c>
 8006442:	2c00      	cmp	r4, #0
 8006444:	f000 809e 	beq.w	8006584 <_dtoa_r+0x44c>
 8006448:	2f00      	cmp	r7, #0
 800644a:	dd33      	ble.n	80064b4 <_dtoa_r+0x37c>
 800644c:	4b9c      	ldr	r3, [pc, #624]	@ (80066c0 <_dtoa_r+0x588>)
 800644e:	f007 020f 	and.w	r2, r7, #15
 8006452:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006456:	05f8      	lsls	r0, r7, #23
 8006458:	e9d3 3400 	ldrd	r3, r4, [r3]
 800645c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8006460:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006464:	d516      	bpl.n	8006494 <_dtoa_r+0x35c>
 8006466:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800646a:	4b96      	ldr	r3, [pc, #600]	@ (80066c4 <_dtoa_r+0x58c>)
 800646c:	2603      	movs	r6, #3
 800646e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006472:	f7fa f965 	bl	8000740 <__aeabi_ddiv>
 8006476:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800647a:	f004 040f 	and.w	r4, r4, #15
 800647e:	4d91      	ldr	r5, [pc, #580]	@ (80066c4 <_dtoa_r+0x58c>)
 8006480:	b954      	cbnz	r4, 8006498 <_dtoa_r+0x360>
 8006482:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006486:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800648a:	f7fa f959 	bl	8000740 <__aeabi_ddiv>
 800648e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006492:	e028      	b.n	80064e6 <_dtoa_r+0x3ae>
 8006494:	2602      	movs	r6, #2
 8006496:	e7f2      	b.n	800647e <_dtoa_r+0x346>
 8006498:	07e1      	lsls	r1, r4, #31
 800649a:	d508      	bpl.n	80064ae <_dtoa_r+0x376>
 800649c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80064a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80064a4:	f7fa f822 	bl	80004ec <__aeabi_dmul>
 80064a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80064ac:	3601      	adds	r6, #1
 80064ae:	1064      	asrs	r4, r4, #1
 80064b0:	3508      	adds	r5, #8
 80064b2:	e7e5      	b.n	8006480 <_dtoa_r+0x348>
 80064b4:	f000 80af 	beq.w	8006616 <_dtoa_r+0x4de>
 80064b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80064bc:	427c      	negs	r4, r7
 80064be:	4b80      	ldr	r3, [pc, #512]	@ (80066c0 <_dtoa_r+0x588>)
 80064c0:	f004 020f 	and.w	r2, r4, #15
 80064c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80064c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064cc:	f7fa f80e 	bl	80004ec <__aeabi_dmul>
 80064d0:	2602      	movs	r6, #2
 80064d2:	2300      	movs	r3, #0
 80064d4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80064d8:	4d7a      	ldr	r5, [pc, #488]	@ (80066c4 <_dtoa_r+0x58c>)
 80064da:	1124      	asrs	r4, r4, #4
 80064dc:	2c00      	cmp	r4, #0
 80064de:	f040 808f 	bne.w	8006600 <_dtoa_r+0x4c8>
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d1d3      	bne.n	800648e <_dtoa_r+0x356>
 80064e6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80064ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	f000 8094 	beq.w	800661a <_dtoa_r+0x4e2>
 80064f2:	2200      	movs	r2, #0
 80064f4:	4620      	mov	r0, r4
 80064f6:	4629      	mov	r1, r5
 80064f8:	4b73      	ldr	r3, [pc, #460]	@ (80066c8 <_dtoa_r+0x590>)
 80064fa:	f7fa fa69 	bl	80009d0 <__aeabi_dcmplt>
 80064fe:	2800      	cmp	r0, #0
 8006500:	f000 808b 	beq.w	800661a <_dtoa_r+0x4e2>
 8006504:	9b08      	ldr	r3, [sp, #32]
 8006506:	2b00      	cmp	r3, #0
 8006508:	f000 8087 	beq.w	800661a <_dtoa_r+0x4e2>
 800650c:	f1bb 0f00 	cmp.w	fp, #0
 8006510:	dd34      	ble.n	800657c <_dtoa_r+0x444>
 8006512:	4620      	mov	r0, r4
 8006514:	2200      	movs	r2, #0
 8006516:	4629      	mov	r1, r5
 8006518:	4b6c      	ldr	r3, [pc, #432]	@ (80066cc <_dtoa_r+0x594>)
 800651a:	f7f9 ffe7 	bl	80004ec <__aeabi_dmul>
 800651e:	465c      	mov	r4, fp
 8006520:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006524:	f107 38ff 	add.w	r8, r7, #4294967295
 8006528:	3601      	adds	r6, #1
 800652a:	4630      	mov	r0, r6
 800652c:	f7f9 ff74 	bl	8000418 <__aeabi_i2d>
 8006530:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006534:	f7f9 ffda 	bl	80004ec <__aeabi_dmul>
 8006538:	2200      	movs	r2, #0
 800653a:	4b65      	ldr	r3, [pc, #404]	@ (80066d0 <_dtoa_r+0x598>)
 800653c:	f7f9 fe20 	bl	8000180 <__adddf3>
 8006540:	4605      	mov	r5, r0
 8006542:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006546:	2c00      	cmp	r4, #0
 8006548:	d16a      	bne.n	8006620 <_dtoa_r+0x4e8>
 800654a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800654e:	2200      	movs	r2, #0
 8006550:	4b60      	ldr	r3, [pc, #384]	@ (80066d4 <_dtoa_r+0x59c>)
 8006552:	f7f9 fe13 	bl	800017c <__aeabi_dsub>
 8006556:	4602      	mov	r2, r0
 8006558:	460b      	mov	r3, r1
 800655a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800655e:	462a      	mov	r2, r5
 8006560:	4633      	mov	r3, r6
 8006562:	f7fa fa53 	bl	8000a0c <__aeabi_dcmpgt>
 8006566:	2800      	cmp	r0, #0
 8006568:	f040 8298 	bne.w	8006a9c <_dtoa_r+0x964>
 800656c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006570:	462a      	mov	r2, r5
 8006572:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006576:	f7fa fa2b 	bl	80009d0 <__aeabi_dcmplt>
 800657a:	bb38      	cbnz	r0, 80065cc <_dtoa_r+0x494>
 800657c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006580:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006584:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006586:	2b00      	cmp	r3, #0
 8006588:	f2c0 8157 	blt.w	800683a <_dtoa_r+0x702>
 800658c:	2f0e      	cmp	r7, #14
 800658e:	f300 8154 	bgt.w	800683a <_dtoa_r+0x702>
 8006592:	4b4b      	ldr	r3, [pc, #300]	@ (80066c0 <_dtoa_r+0x588>)
 8006594:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006598:	e9d3 3400 	ldrd	r3, r4, [r3]
 800659c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80065a0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	f280 80e5 	bge.w	8006772 <_dtoa_r+0x63a>
 80065a8:	9b08      	ldr	r3, [sp, #32]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	f300 80e1 	bgt.w	8006772 <_dtoa_r+0x63a>
 80065b0:	d10c      	bne.n	80065cc <_dtoa_r+0x494>
 80065b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065b6:	2200      	movs	r2, #0
 80065b8:	4b46      	ldr	r3, [pc, #280]	@ (80066d4 <_dtoa_r+0x59c>)
 80065ba:	f7f9 ff97 	bl	80004ec <__aeabi_dmul>
 80065be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80065c2:	f7fa fa19 	bl	80009f8 <__aeabi_dcmpge>
 80065c6:	2800      	cmp	r0, #0
 80065c8:	f000 8266 	beq.w	8006a98 <_dtoa_r+0x960>
 80065cc:	2400      	movs	r4, #0
 80065ce:	4625      	mov	r5, r4
 80065d0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80065d2:	4656      	mov	r6, sl
 80065d4:	ea6f 0803 	mvn.w	r8, r3
 80065d8:	2700      	movs	r7, #0
 80065da:	4621      	mov	r1, r4
 80065dc:	4648      	mov	r0, r9
 80065de:	f000 fcbd 	bl	8006f5c <_Bfree>
 80065e2:	2d00      	cmp	r5, #0
 80065e4:	f000 80bd 	beq.w	8006762 <_dtoa_r+0x62a>
 80065e8:	b12f      	cbz	r7, 80065f6 <_dtoa_r+0x4be>
 80065ea:	42af      	cmp	r7, r5
 80065ec:	d003      	beq.n	80065f6 <_dtoa_r+0x4be>
 80065ee:	4639      	mov	r1, r7
 80065f0:	4648      	mov	r0, r9
 80065f2:	f000 fcb3 	bl	8006f5c <_Bfree>
 80065f6:	4629      	mov	r1, r5
 80065f8:	4648      	mov	r0, r9
 80065fa:	f000 fcaf 	bl	8006f5c <_Bfree>
 80065fe:	e0b0      	b.n	8006762 <_dtoa_r+0x62a>
 8006600:	07e2      	lsls	r2, r4, #31
 8006602:	d505      	bpl.n	8006610 <_dtoa_r+0x4d8>
 8006604:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006608:	f7f9 ff70 	bl	80004ec <__aeabi_dmul>
 800660c:	2301      	movs	r3, #1
 800660e:	3601      	adds	r6, #1
 8006610:	1064      	asrs	r4, r4, #1
 8006612:	3508      	adds	r5, #8
 8006614:	e762      	b.n	80064dc <_dtoa_r+0x3a4>
 8006616:	2602      	movs	r6, #2
 8006618:	e765      	b.n	80064e6 <_dtoa_r+0x3ae>
 800661a:	46b8      	mov	r8, r7
 800661c:	9c08      	ldr	r4, [sp, #32]
 800661e:	e784      	b.n	800652a <_dtoa_r+0x3f2>
 8006620:	4b27      	ldr	r3, [pc, #156]	@ (80066c0 <_dtoa_r+0x588>)
 8006622:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006624:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006628:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800662c:	4454      	add	r4, sl
 800662e:	2900      	cmp	r1, #0
 8006630:	d054      	beq.n	80066dc <_dtoa_r+0x5a4>
 8006632:	2000      	movs	r0, #0
 8006634:	4928      	ldr	r1, [pc, #160]	@ (80066d8 <_dtoa_r+0x5a0>)
 8006636:	f7fa f883 	bl	8000740 <__aeabi_ddiv>
 800663a:	4633      	mov	r3, r6
 800663c:	462a      	mov	r2, r5
 800663e:	f7f9 fd9d 	bl	800017c <__aeabi_dsub>
 8006642:	4656      	mov	r6, sl
 8006644:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006648:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800664c:	f7fa f9fe 	bl	8000a4c <__aeabi_d2iz>
 8006650:	4605      	mov	r5, r0
 8006652:	f7f9 fee1 	bl	8000418 <__aeabi_i2d>
 8006656:	4602      	mov	r2, r0
 8006658:	460b      	mov	r3, r1
 800665a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800665e:	f7f9 fd8d 	bl	800017c <__aeabi_dsub>
 8006662:	4602      	mov	r2, r0
 8006664:	460b      	mov	r3, r1
 8006666:	3530      	adds	r5, #48	@ 0x30
 8006668:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800666c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006670:	f806 5b01 	strb.w	r5, [r6], #1
 8006674:	f7fa f9ac 	bl	80009d0 <__aeabi_dcmplt>
 8006678:	2800      	cmp	r0, #0
 800667a:	d172      	bne.n	8006762 <_dtoa_r+0x62a>
 800667c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006680:	2000      	movs	r0, #0
 8006682:	4911      	ldr	r1, [pc, #68]	@ (80066c8 <_dtoa_r+0x590>)
 8006684:	f7f9 fd7a 	bl	800017c <__aeabi_dsub>
 8006688:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800668c:	f7fa f9a0 	bl	80009d0 <__aeabi_dcmplt>
 8006690:	2800      	cmp	r0, #0
 8006692:	f040 80b4 	bne.w	80067fe <_dtoa_r+0x6c6>
 8006696:	42a6      	cmp	r6, r4
 8006698:	f43f af70 	beq.w	800657c <_dtoa_r+0x444>
 800669c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80066a0:	2200      	movs	r2, #0
 80066a2:	4b0a      	ldr	r3, [pc, #40]	@ (80066cc <_dtoa_r+0x594>)
 80066a4:	f7f9 ff22 	bl	80004ec <__aeabi_dmul>
 80066a8:	2200      	movs	r2, #0
 80066aa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80066ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80066b2:	4b06      	ldr	r3, [pc, #24]	@ (80066cc <_dtoa_r+0x594>)
 80066b4:	f7f9 ff1a 	bl	80004ec <__aeabi_dmul>
 80066b8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80066bc:	e7c4      	b.n	8006648 <_dtoa_r+0x510>
 80066be:	bf00      	nop
 80066c0:	0800a5c0 	.word	0x0800a5c0
 80066c4:	0800a598 	.word	0x0800a598
 80066c8:	3ff00000 	.word	0x3ff00000
 80066cc:	40240000 	.word	0x40240000
 80066d0:	401c0000 	.word	0x401c0000
 80066d4:	40140000 	.word	0x40140000
 80066d8:	3fe00000 	.word	0x3fe00000
 80066dc:	4631      	mov	r1, r6
 80066de:	4628      	mov	r0, r5
 80066e0:	f7f9 ff04 	bl	80004ec <__aeabi_dmul>
 80066e4:	4656      	mov	r6, sl
 80066e6:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80066ea:	9413      	str	r4, [sp, #76]	@ 0x4c
 80066ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80066f0:	f7fa f9ac 	bl	8000a4c <__aeabi_d2iz>
 80066f4:	4605      	mov	r5, r0
 80066f6:	f7f9 fe8f 	bl	8000418 <__aeabi_i2d>
 80066fa:	4602      	mov	r2, r0
 80066fc:	460b      	mov	r3, r1
 80066fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006702:	f7f9 fd3b 	bl	800017c <__aeabi_dsub>
 8006706:	4602      	mov	r2, r0
 8006708:	460b      	mov	r3, r1
 800670a:	3530      	adds	r5, #48	@ 0x30
 800670c:	f806 5b01 	strb.w	r5, [r6], #1
 8006710:	42a6      	cmp	r6, r4
 8006712:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006716:	f04f 0200 	mov.w	r2, #0
 800671a:	d124      	bne.n	8006766 <_dtoa_r+0x62e>
 800671c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006720:	4bae      	ldr	r3, [pc, #696]	@ (80069dc <_dtoa_r+0x8a4>)
 8006722:	f7f9 fd2d 	bl	8000180 <__adddf3>
 8006726:	4602      	mov	r2, r0
 8006728:	460b      	mov	r3, r1
 800672a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800672e:	f7fa f96d 	bl	8000a0c <__aeabi_dcmpgt>
 8006732:	2800      	cmp	r0, #0
 8006734:	d163      	bne.n	80067fe <_dtoa_r+0x6c6>
 8006736:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800673a:	2000      	movs	r0, #0
 800673c:	49a7      	ldr	r1, [pc, #668]	@ (80069dc <_dtoa_r+0x8a4>)
 800673e:	f7f9 fd1d 	bl	800017c <__aeabi_dsub>
 8006742:	4602      	mov	r2, r0
 8006744:	460b      	mov	r3, r1
 8006746:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800674a:	f7fa f941 	bl	80009d0 <__aeabi_dcmplt>
 800674e:	2800      	cmp	r0, #0
 8006750:	f43f af14 	beq.w	800657c <_dtoa_r+0x444>
 8006754:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006756:	1e73      	subs	r3, r6, #1
 8006758:	9313      	str	r3, [sp, #76]	@ 0x4c
 800675a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800675e:	2b30      	cmp	r3, #48	@ 0x30
 8006760:	d0f8      	beq.n	8006754 <_dtoa_r+0x61c>
 8006762:	4647      	mov	r7, r8
 8006764:	e03b      	b.n	80067de <_dtoa_r+0x6a6>
 8006766:	4b9e      	ldr	r3, [pc, #632]	@ (80069e0 <_dtoa_r+0x8a8>)
 8006768:	f7f9 fec0 	bl	80004ec <__aeabi_dmul>
 800676c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006770:	e7bc      	b.n	80066ec <_dtoa_r+0x5b4>
 8006772:	4656      	mov	r6, sl
 8006774:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006778:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800677c:	4620      	mov	r0, r4
 800677e:	4629      	mov	r1, r5
 8006780:	f7f9 ffde 	bl	8000740 <__aeabi_ddiv>
 8006784:	f7fa f962 	bl	8000a4c <__aeabi_d2iz>
 8006788:	4680      	mov	r8, r0
 800678a:	f7f9 fe45 	bl	8000418 <__aeabi_i2d>
 800678e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006792:	f7f9 feab 	bl	80004ec <__aeabi_dmul>
 8006796:	4602      	mov	r2, r0
 8006798:	460b      	mov	r3, r1
 800679a:	4620      	mov	r0, r4
 800679c:	4629      	mov	r1, r5
 800679e:	f7f9 fced 	bl	800017c <__aeabi_dsub>
 80067a2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80067a6:	9d08      	ldr	r5, [sp, #32]
 80067a8:	f806 4b01 	strb.w	r4, [r6], #1
 80067ac:	eba6 040a 	sub.w	r4, r6, sl
 80067b0:	42a5      	cmp	r5, r4
 80067b2:	4602      	mov	r2, r0
 80067b4:	460b      	mov	r3, r1
 80067b6:	d133      	bne.n	8006820 <_dtoa_r+0x6e8>
 80067b8:	f7f9 fce2 	bl	8000180 <__adddf3>
 80067bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067c0:	4604      	mov	r4, r0
 80067c2:	460d      	mov	r5, r1
 80067c4:	f7fa f922 	bl	8000a0c <__aeabi_dcmpgt>
 80067c8:	b9c0      	cbnz	r0, 80067fc <_dtoa_r+0x6c4>
 80067ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067ce:	4620      	mov	r0, r4
 80067d0:	4629      	mov	r1, r5
 80067d2:	f7fa f8f3 	bl	80009bc <__aeabi_dcmpeq>
 80067d6:	b110      	cbz	r0, 80067de <_dtoa_r+0x6a6>
 80067d8:	f018 0f01 	tst.w	r8, #1
 80067dc:	d10e      	bne.n	80067fc <_dtoa_r+0x6c4>
 80067de:	4648      	mov	r0, r9
 80067e0:	9903      	ldr	r1, [sp, #12]
 80067e2:	f000 fbbb 	bl	8006f5c <_Bfree>
 80067e6:	2300      	movs	r3, #0
 80067e8:	7033      	strb	r3, [r6, #0]
 80067ea:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80067ec:	3701      	adds	r7, #1
 80067ee:	601f      	str	r7, [r3, #0]
 80067f0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	f000 824b 	beq.w	8006c8e <_dtoa_r+0xb56>
 80067f8:	601e      	str	r6, [r3, #0]
 80067fa:	e248      	b.n	8006c8e <_dtoa_r+0xb56>
 80067fc:	46b8      	mov	r8, r7
 80067fe:	4633      	mov	r3, r6
 8006800:	461e      	mov	r6, r3
 8006802:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006806:	2a39      	cmp	r2, #57	@ 0x39
 8006808:	d106      	bne.n	8006818 <_dtoa_r+0x6e0>
 800680a:	459a      	cmp	sl, r3
 800680c:	d1f8      	bne.n	8006800 <_dtoa_r+0x6c8>
 800680e:	2230      	movs	r2, #48	@ 0x30
 8006810:	f108 0801 	add.w	r8, r8, #1
 8006814:	f88a 2000 	strb.w	r2, [sl]
 8006818:	781a      	ldrb	r2, [r3, #0]
 800681a:	3201      	adds	r2, #1
 800681c:	701a      	strb	r2, [r3, #0]
 800681e:	e7a0      	b.n	8006762 <_dtoa_r+0x62a>
 8006820:	2200      	movs	r2, #0
 8006822:	4b6f      	ldr	r3, [pc, #444]	@ (80069e0 <_dtoa_r+0x8a8>)
 8006824:	f7f9 fe62 	bl	80004ec <__aeabi_dmul>
 8006828:	2200      	movs	r2, #0
 800682a:	2300      	movs	r3, #0
 800682c:	4604      	mov	r4, r0
 800682e:	460d      	mov	r5, r1
 8006830:	f7fa f8c4 	bl	80009bc <__aeabi_dcmpeq>
 8006834:	2800      	cmp	r0, #0
 8006836:	d09f      	beq.n	8006778 <_dtoa_r+0x640>
 8006838:	e7d1      	b.n	80067de <_dtoa_r+0x6a6>
 800683a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800683c:	2a00      	cmp	r2, #0
 800683e:	f000 80ea 	beq.w	8006a16 <_dtoa_r+0x8de>
 8006842:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006844:	2a01      	cmp	r2, #1
 8006846:	f300 80cd 	bgt.w	80069e4 <_dtoa_r+0x8ac>
 800684a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800684c:	2a00      	cmp	r2, #0
 800684e:	f000 80c1 	beq.w	80069d4 <_dtoa_r+0x89c>
 8006852:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006856:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006858:	9e04      	ldr	r6, [sp, #16]
 800685a:	9a04      	ldr	r2, [sp, #16]
 800685c:	2101      	movs	r1, #1
 800685e:	441a      	add	r2, r3
 8006860:	9204      	str	r2, [sp, #16]
 8006862:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006864:	4648      	mov	r0, r9
 8006866:	441a      	add	r2, r3
 8006868:	9209      	str	r2, [sp, #36]	@ 0x24
 800686a:	f000 fc75 	bl	8007158 <__i2b>
 800686e:	4605      	mov	r5, r0
 8006870:	b166      	cbz	r6, 800688c <_dtoa_r+0x754>
 8006872:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006874:	2b00      	cmp	r3, #0
 8006876:	dd09      	ble.n	800688c <_dtoa_r+0x754>
 8006878:	42b3      	cmp	r3, r6
 800687a:	bfa8      	it	ge
 800687c:	4633      	movge	r3, r6
 800687e:	9a04      	ldr	r2, [sp, #16]
 8006880:	1af6      	subs	r6, r6, r3
 8006882:	1ad2      	subs	r2, r2, r3
 8006884:	9204      	str	r2, [sp, #16]
 8006886:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006888:	1ad3      	subs	r3, r2, r3
 800688a:	9309      	str	r3, [sp, #36]	@ 0x24
 800688c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800688e:	b30b      	cbz	r3, 80068d4 <_dtoa_r+0x79c>
 8006890:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006892:	2b00      	cmp	r3, #0
 8006894:	f000 80c6 	beq.w	8006a24 <_dtoa_r+0x8ec>
 8006898:	2c00      	cmp	r4, #0
 800689a:	f000 80c0 	beq.w	8006a1e <_dtoa_r+0x8e6>
 800689e:	4629      	mov	r1, r5
 80068a0:	4622      	mov	r2, r4
 80068a2:	4648      	mov	r0, r9
 80068a4:	f000 fd10 	bl	80072c8 <__pow5mult>
 80068a8:	9a03      	ldr	r2, [sp, #12]
 80068aa:	4601      	mov	r1, r0
 80068ac:	4605      	mov	r5, r0
 80068ae:	4648      	mov	r0, r9
 80068b0:	f000 fc68 	bl	8007184 <__multiply>
 80068b4:	9903      	ldr	r1, [sp, #12]
 80068b6:	4680      	mov	r8, r0
 80068b8:	4648      	mov	r0, r9
 80068ba:	f000 fb4f 	bl	8006f5c <_Bfree>
 80068be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068c0:	1b1b      	subs	r3, r3, r4
 80068c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80068c4:	f000 80b1 	beq.w	8006a2a <_dtoa_r+0x8f2>
 80068c8:	4641      	mov	r1, r8
 80068ca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80068cc:	4648      	mov	r0, r9
 80068ce:	f000 fcfb 	bl	80072c8 <__pow5mult>
 80068d2:	9003      	str	r0, [sp, #12]
 80068d4:	2101      	movs	r1, #1
 80068d6:	4648      	mov	r0, r9
 80068d8:	f000 fc3e 	bl	8007158 <__i2b>
 80068dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80068de:	4604      	mov	r4, r0
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	f000 81d8 	beq.w	8006c96 <_dtoa_r+0xb5e>
 80068e6:	461a      	mov	r2, r3
 80068e8:	4601      	mov	r1, r0
 80068ea:	4648      	mov	r0, r9
 80068ec:	f000 fcec 	bl	80072c8 <__pow5mult>
 80068f0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80068f2:	4604      	mov	r4, r0
 80068f4:	2b01      	cmp	r3, #1
 80068f6:	f300 809f 	bgt.w	8006a38 <_dtoa_r+0x900>
 80068fa:	9b06      	ldr	r3, [sp, #24]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	f040 8097 	bne.w	8006a30 <_dtoa_r+0x8f8>
 8006902:	9b07      	ldr	r3, [sp, #28]
 8006904:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006908:	2b00      	cmp	r3, #0
 800690a:	f040 8093 	bne.w	8006a34 <_dtoa_r+0x8fc>
 800690e:	9b07      	ldr	r3, [sp, #28]
 8006910:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006914:	0d1b      	lsrs	r3, r3, #20
 8006916:	051b      	lsls	r3, r3, #20
 8006918:	b133      	cbz	r3, 8006928 <_dtoa_r+0x7f0>
 800691a:	9b04      	ldr	r3, [sp, #16]
 800691c:	3301      	adds	r3, #1
 800691e:	9304      	str	r3, [sp, #16]
 8006920:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006922:	3301      	adds	r3, #1
 8006924:	9309      	str	r3, [sp, #36]	@ 0x24
 8006926:	2301      	movs	r3, #1
 8006928:	930a      	str	r3, [sp, #40]	@ 0x28
 800692a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800692c:	2b00      	cmp	r3, #0
 800692e:	f000 81b8 	beq.w	8006ca2 <_dtoa_r+0xb6a>
 8006932:	6923      	ldr	r3, [r4, #16]
 8006934:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006938:	6918      	ldr	r0, [r3, #16]
 800693a:	f000 fbc1 	bl	80070c0 <__hi0bits>
 800693e:	f1c0 0020 	rsb	r0, r0, #32
 8006942:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006944:	4418      	add	r0, r3
 8006946:	f010 001f 	ands.w	r0, r0, #31
 800694a:	f000 8082 	beq.w	8006a52 <_dtoa_r+0x91a>
 800694e:	f1c0 0320 	rsb	r3, r0, #32
 8006952:	2b04      	cmp	r3, #4
 8006954:	dd73      	ble.n	8006a3e <_dtoa_r+0x906>
 8006956:	9b04      	ldr	r3, [sp, #16]
 8006958:	f1c0 001c 	rsb	r0, r0, #28
 800695c:	4403      	add	r3, r0
 800695e:	9304      	str	r3, [sp, #16]
 8006960:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006962:	4406      	add	r6, r0
 8006964:	4403      	add	r3, r0
 8006966:	9309      	str	r3, [sp, #36]	@ 0x24
 8006968:	9b04      	ldr	r3, [sp, #16]
 800696a:	2b00      	cmp	r3, #0
 800696c:	dd05      	ble.n	800697a <_dtoa_r+0x842>
 800696e:	461a      	mov	r2, r3
 8006970:	4648      	mov	r0, r9
 8006972:	9903      	ldr	r1, [sp, #12]
 8006974:	f000 fd02 	bl	800737c <__lshift>
 8006978:	9003      	str	r0, [sp, #12]
 800697a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800697c:	2b00      	cmp	r3, #0
 800697e:	dd05      	ble.n	800698c <_dtoa_r+0x854>
 8006980:	4621      	mov	r1, r4
 8006982:	461a      	mov	r2, r3
 8006984:	4648      	mov	r0, r9
 8006986:	f000 fcf9 	bl	800737c <__lshift>
 800698a:	4604      	mov	r4, r0
 800698c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800698e:	2b00      	cmp	r3, #0
 8006990:	d061      	beq.n	8006a56 <_dtoa_r+0x91e>
 8006992:	4621      	mov	r1, r4
 8006994:	9803      	ldr	r0, [sp, #12]
 8006996:	f000 fd5d 	bl	8007454 <__mcmp>
 800699a:	2800      	cmp	r0, #0
 800699c:	da5b      	bge.n	8006a56 <_dtoa_r+0x91e>
 800699e:	2300      	movs	r3, #0
 80069a0:	220a      	movs	r2, #10
 80069a2:	4648      	mov	r0, r9
 80069a4:	9903      	ldr	r1, [sp, #12]
 80069a6:	f000 fafb 	bl	8006fa0 <__multadd>
 80069aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80069ac:	f107 38ff 	add.w	r8, r7, #4294967295
 80069b0:	9003      	str	r0, [sp, #12]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	f000 8177 	beq.w	8006ca6 <_dtoa_r+0xb6e>
 80069b8:	4629      	mov	r1, r5
 80069ba:	2300      	movs	r3, #0
 80069bc:	220a      	movs	r2, #10
 80069be:	4648      	mov	r0, r9
 80069c0:	f000 faee 	bl	8006fa0 <__multadd>
 80069c4:	f1bb 0f00 	cmp.w	fp, #0
 80069c8:	4605      	mov	r5, r0
 80069ca:	dc6f      	bgt.n	8006aac <_dtoa_r+0x974>
 80069cc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80069ce:	2b02      	cmp	r3, #2
 80069d0:	dc49      	bgt.n	8006a66 <_dtoa_r+0x92e>
 80069d2:	e06b      	b.n	8006aac <_dtoa_r+0x974>
 80069d4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80069d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80069da:	e73c      	b.n	8006856 <_dtoa_r+0x71e>
 80069dc:	3fe00000 	.word	0x3fe00000
 80069e0:	40240000 	.word	0x40240000
 80069e4:	9b08      	ldr	r3, [sp, #32]
 80069e6:	1e5c      	subs	r4, r3, #1
 80069e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80069ea:	42a3      	cmp	r3, r4
 80069ec:	db09      	blt.n	8006a02 <_dtoa_r+0x8ca>
 80069ee:	1b1c      	subs	r4, r3, r4
 80069f0:	9b08      	ldr	r3, [sp, #32]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	f6bf af30 	bge.w	8006858 <_dtoa_r+0x720>
 80069f8:	9b04      	ldr	r3, [sp, #16]
 80069fa:	9a08      	ldr	r2, [sp, #32]
 80069fc:	1a9e      	subs	r6, r3, r2
 80069fe:	2300      	movs	r3, #0
 8006a00:	e72b      	b.n	800685a <_dtoa_r+0x722>
 8006a02:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a04:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006a06:	1ae3      	subs	r3, r4, r3
 8006a08:	441a      	add	r2, r3
 8006a0a:	940a      	str	r4, [sp, #40]	@ 0x28
 8006a0c:	9e04      	ldr	r6, [sp, #16]
 8006a0e:	2400      	movs	r4, #0
 8006a10:	9b08      	ldr	r3, [sp, #32]
 8006a12:	920e      	str	r2, [sp, #56]	@ 0x38
 8006a14:	e721      	b.n	800685a <_dtoa_r+0x722>
 8006a16:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006a18:	9e04      	ldr	r6, [sp, #16]
 8006a1a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006a1c:	e728      	b.n	8006870 <_dtoa_r+0x738>
 8006a1e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006a22:	e751      	b.n	80068c8 <_dtoa_r+0x790>
 8006a24:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006a26:	9903      	ldr	r1, [sp, #12]
 8006a28:	e750      	b.n	80068cc <_dtoa_r+0x794>
 8006a2a:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a2e:	e751      	b.n	80068d4 <_dtoa_r+0x79c>
 8006a30:	2300      	movs	r3, #0
 8006a32:	e779      	b.n	8006928 <_dtoa_r+0x7f0>
 8006a34:	9b06      	ldr	r3, [sp, #24]
 8006a36:	e777      	b.n	8006928 <_dtoa_r+0x7f0>
 8006a38:	2300      	movs	r3, #0
 8006a3a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a3c:	e779      	b.n	8006932 <_dtoa_r+0x7fa>
 8006a3e:	d093      	beq.n	8006968 <_dtoa_r+0x830>
 8006a40:	9a04      	ldr	r2, [sp, #16]
 8006a42:	331c      	adds	r3, #28
 8006a44:	441a      	add	r2, r3
 8006a46:	9204      	str	r2, [sp, #16]
 8006a48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a4a:	441e      	add	r6, r3
 8006a4c:	441a      	add	r2, r3
 8006a4e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a50:	e78a      	b.n	8006968 <_dtoa_r+0x830>
 8006a52:	4603      	mov	r3, r0
 8006a54:	e7f4      	b.n	8006a40 <_dtoa_r+0x908>
 8006a56:	9b08      	ldr	r3, [sp, #32]
 8006a58:	46b8      	mov	r8, r7
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	dc20      	bgt.n	8006aa0 <_dtoa_r+0x968>
 8006a5e:	469b      	mov	fp, r3
 8006a60:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006a62:	2b02      	cmp	r3, #2
 8006a64:	dd1e      	ble.n	8006aa4 <_dtoa_r+0x96c>
 8006a66:	f1bb 0f00 	cmp.w	fp, #0
 8006a6a:	f47f adb1 	bne.w	80065d0 <_dtoa_r+0x498>
 8006a6e:	4621      	mov	r1, r4
 8006a70:	465b      	mov	r3, fp
 8006a72:	2205      	movs	r2, #5
 8006a74:	4648      	mov	r0, r9
 8006a76:	f000 fa93 	bl	8006fa0 <__multadd>
 8006a7a:	4601      	mov	r1, r0
 8006a7c:	4604      	mov	r4, r0
 8006a7e:	9803      	ldr	r0, [sp, #12]
 8006a80:	f000 fce8 	bl	8007454 <__mcmp>
 8006a84:	2800      	cmp	r0, #0
 8006a86:	f77f ada3 	ble.w	80065d0 <_dtoa_r+0x498>
 8006a8a:	4656      	mov	r6, sl
 8006a8c:	2331      	movs	r3, #49	@ 0x31
 8006a8e:	f108 0801 	add.w	r8, r8, #1
 8006a92:	f806 3b01 	strb.w	r3, [r6], #1
 8006a96:	e59f      	b.n	80065d8 <_dtoa_r+0x4a0>
 8006a98:	46b8      	mov	r8, r7
 8006a9a:	9c08      	ldr	r4, [sp, #32]
 8006a9c:	4625      	mov	r5, r4
 8006a9e:	e7f4      	b.n	8006a8a <_dtoa_r+0x952>
 8006aa0:	f8dd b020 	ldr.w	fp, [sp, #32]
 8006aa4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	f000 8101 	beq.w	8006cae <_dtoa_r+0xb76>
 8006aac:	2e00      	cmp	r6, #0
 8006aae:	dd05      	ble.n	8006abc <_dtoa_r+0x984>
 8006ab0:	4629      	mov	r1, r5
 8006ab2:	4632      	mov	r2, r6
 8006ab4:	4648      	mov	r0, r9
 8006ab6:	f000 fc61 	bl	800737c <__lshift>
 8006aba:	4605      	mov	r5, r0
 8006abc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d05c      	beq.n	8006b7c <_dtoa_r+0xa44>
 8006ac2:	4648      	mov	r0, r9
 8006ac4:	6869      	ldr	r1, [r5, #4]
 8006ac6:	f000 fa09 	bl	8006edc <_Balloc>
 8006aca:	4606      	mov	r6, r0
 8006acc:	b928      	cbnz	r0, 8006ada <_dtoa_r+0x9a2>
 8006ace:	4602      	mov	r2, r0
 8006ad0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006ad4:	4b80      	ldr	r3, [pc, #512]	@ (8006cd8 <_dtoa_r+0xba0>)
 8006ad6:	f7ff bb43 	b.w	8006160 <_dtoa_r+0x28>
 8006ada:	692a      	ldr	r2, [r5, #16]
 8006adc:	f105 010c 	add.w	r1, r5, #12
 8006ae0:	3202      	adds	r2, #2
 8006ae2:	0092      	lsls	r2, r2, #2
 8006ae4:	300c      	adds	r0, #12
 8006ae6:	f7ff fa8a 	bl	8005ffe <memcpy>
 8006aea:	2201      	movs	r2, #1
 8006aec:	4631      	mov	r1, r6
 8006aee:	4648      	mov	r0, r9
 8006af0:	f000 fc44 	bl	800737c <__lshift>
 8006af4:	462f      	mov	r7, r5
 8006af6:	4605      	mov	r5, r0
 8006af8:	f10a 0301 	add.w	r3, sl, #1
 8006afc:	9304      	str	r3, [sp, #16]
 8006afe:	eb0a 030b 	add.w	r3, sl, fp
 8006b02:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b04:	9b06      	ldr	r3, [sp, #24]
 8006b06:	f003 0301 	and.w	r3, r3, #1
 8006b0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b0c:	9b04      	ldr	r3, [sp, #16]
 8006b0e:	4621      	mov	r1, r4
 8006b10:	9803      	ldr	r0, [sp, #12]
 8006b12:	f103 3bff 	add.w	fp, r3, #4294967295
 8006b16:	f7ff fa85 	bl	8006024 <quorem>
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	4639      	mov	r1, r7
 8006b1e:	3330      	adds	r3, #48	@ 0x30
 8006b20:	9006      	str	r0, [sp, #24]
 8006b22:	9803      	ldr	r0, [sp, #12]
 8006b24:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b26:	f000 fc95 	bl	8007454 <__mcmp>
 8006b2a:	462a      	mov	r2, r5
 8006b2c:	9008      	str	r0, [sp, #32]
 8006b2e:	4621      	mov	r1, r4
 8006b30:	4648      	mov	r0, r9
 8006b32:	f000 fcab 	bl	800748c <__mdiff>
 8006b36:	68c2      	ldr	r2, [r0, #12]
 8006b38:	4606      	mov	r6, r0
 8006b3a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b3c:	bb02      	cbnz	r2, 8006b80 <_dtoa_r+0xa48>
 8006b3e:	4601      	mov	r1, r0
 8006b40:	9803      	ldr	r0, [sp, #12]
 8006b42:	f000 fc87 	bl	8007454 <__mcmp>
 8006b46:	4602      	mov	r2, r0
 8006b48:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b4a:	4631      	mov	r1, r6
 8006b4c:	4648      	mov	r0, r9
 8006b4e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8006b52:	f000 fa03 	bl	8006f5c <_Bfree>
 8006b56:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006b58:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006b5a:	9e04      	ldr	r6, [sp, #16]
 8006b5c:	ea42 0103 	orr.w	r1, r2, r3
 8006b60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b62:	4319      	orrs	r1, r3
 8006b64:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b66:	d10d      	bne.n	8006b84 <_dtoa_r+0xa4c>
 8006b68:	2b39      	cmp	r3, #57	@ 0x39
 8006b6a:	d027      	beq.n	8006bbc <_dtoa_r+0xa84>
 8006b6c:	9a08      	ldr	r2, [sp, #32]
 8006b6e:	2a00      	cmp	r2, #0
 8006b70:	dd01      	ble.n	8006b76 <_dtoa_r+0xa3e>
 8006b72:	9b06      	ldr	r3, [sp, #24]
 8006b74:	3331      	adds	r3, #49	@ 0x31
 8006b76:	f88b 3000 	strb.w	r3, [fp]
 8006b7a:	e52e      	b.n	80065da <_dtoa_r+0x4a2>
 8006b7c:	4628      	mov	r0, r5
 8006b7e:	e7b9      	b.n	8006af4 <_dtoa_r+0x9bc>
 8006b80:	2201      	movs	r2, #1
 8006b82:	e7e2      	b.n	8006b4a <_dtoa_r+0xa12>
 8006b84:	9908      	ldr	r1, [sp, #32]
 8006b86:	2900      	cmp	r1, #0
 8006b88:	db04      	blt.n	8006b94 <_dtoa_r+0xa5c>
 8006b8a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8006b8c:	4301      	orrs	r1, r0
 8006b8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006b90:	4301      	orrs	r1, r0
 8006b92:	d120      	bne.n	8006bd6 <_dtoa_r+0xa9e>
 8006b94:	2a00      	cmp	r2, #0
 8006b96:	ddee      	ble.n	8006b76 <_dtoa_r+0xa3e>
 8006b98:	2201      	movs	r2, #1
 8006b9a:	9903      	ldr	r1, [sp, #12]
 8006b9c:	4648      	mov	r0, r9
 8006b9e:	9304      	str	r3, [sp, #16]
 8006ba0:	f000 fbec 	bl	800737c <__lshift>
 8006ba4:	4621      	mov	r1, r4
 8006ba6:	9003      	str	r0, [sp, #12]
 8006ba8:	f000 fc54 	bl	8007454 <__mcmp>
 8006bac:	2800      	cmp	r0, #0
 8006bae:	9b04      	ldr	r3, [sp, #16]
 8006bb0:	dc02      	bgt.n	8006bb8 <_dtoa_r+0xa80>
 8006bb2:	d1e0      	bne.n	8006b76 <_dtoa_r+0xa3e>
 8006bb4:	07da      	lsls	r2, r3, #31
 8006bb6:	d5de      	bpl.n	8006b76 <_dtoa_r+0xa3e>
 8006bb8:	2b39      	cmp	r3, #57	@ 0x39
 8006bba:	d1da      	bne.n	8006b72 <_dtoa_r+0xa3a>
 8006bbc:	2339      	movs	r3, #57	@ 0x39
 8006bbe:	f88b 3000 	strb.w	r3, [fp]
 8006bc2:	4633      	mov	r3, r6
 8006bc4:	461e      	mov	r6, r3
 8006bc6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006bca:	3b01      	subs	r3, #1
 8006bcc:	2a39      	cmp	r2, #57	@ 0x39
 8006bce:	d04e      	beq.n	8006c6e <_dtoa_r+0xb36>
 8006bd0:	3201      	adds	r2, #1
 8006bd2:	701a      	strb	r2, [r3, #0]
 8006bd4:	e501      	b.n	80065da <_dtoa_r+0x4a2>
 8006bd6:	2a00      	cmp	r2, #0
 8006bd8:	dd03      	ble.n	8006be2 <_dtoa_r+0xaaa>
 8006bda:	2b39      	cmp	r3, #57	@ 0x39
 8006bdc:	d0ee      	beq.n	8006bbc <_dtoa_r+0xa84>
 8006bde:	3301      	adds	r3, #1
 8006be0:	e7c9      	b.n	8006b76 <_dtoa_r+0xa3e>
 8006be2:	9a04      	ldr	r2, [sp, #16]
 8006be4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006be6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006bea:	428a      	cmp	r2, r1
 8006bec:	d028      	beq.n	8006c40 <_dtoa_r+0xb08>
 8006bee:	2300      	movs	r3, #0
 8006bf0:	220a      	movs	r2, #10
 8006bf2:	9903      	ldr	r1, [sp, #12]
 8006bf4:	4648      	mov	r0, r9
 8006bf6:	f000 f9d3 	bl	8006fa0 <__multadd>
 8006bfa:	42af      	cmp	r7, r5
 8006bfc:	9003      	str	r0, [sp, #12]
 8006bfe:	f04f 0300 	mov.w	r3, #0
 8006c02:	f04f 020a 	mov.w	r2, #10
 8006c06:	4639      	mov	r1, r7
 8006c08:	4648      	mov	r0, r9
 8006c0a:	d107      	bne.n	8006c1c <_dtoa_r+0xae4>
 8006c0c:	f000 f9c8 	bl	8006fa0 <__multadd>
 8006c10:	4607      	mov	r7, r0
 8006c12:	4605      	mov	r5, r0
 8006c14:	9b04      	ldr	r3, [sp, #16]
 8006c16:	3301      	adds	r3, #1
 8006c18:	9304      	str	r3, [sp, #16]
 8006c1a:	e777      	b.n	8006b0c <_dtoa_r+0x9d4>
 8006c1c:	f000 f9c0 	bl	8006fa0 <__multadd>
 8006c20:	4629      	mov	r1, r5
 8006c22:	4607      	mov	r7, r0
 8006c24:	2300      	movs	r3, #0
 8006c26:	220a      	movs	r2, #10
 8006c28:	4648      	mov	r0, r9
 8006c2a:	f000 f9b9 	bl	8006fa0 <__multadd>
 8006c2e:	4605      	mov	r5, r0
 8006c30:	e7f0      	b.n	8006c14 <_dtoa_r+0xadc>
 8006c32:	f1bb 0f00 	cmp.w	fp, #0
 8006c36:	bfcc      	ite	gt
 8006c38:	465e      	movgt	r6, fp
 8006c3a:	2601      	movle	r6, #1
 8006c3c:	2700      	movs	r7, #0
 8006c3e:	4456      	add	r6, sl
 8006c40:	2201      	movs	r2, #1
 8006c42:	9903      	ldr	r1, [sp, #12]
 8006c44:	4648      	mov	r0, r9
 8006c46:	9304      	str	r3, [sp, #16]
 8006c48:	f000 fb98 	bl	800737c <__lshift>
 8006c4c:	4621      	mov	r1, r4
 8006c4e:	9003      	str	r0, [sp, #12]
 8006c50:	f000 fc00 	bl	8007454 <__mcmp>
 8006c54:	2800      	cmp	r0, #0
 8006c56:	dcb4      	bgt.n	8006bc2 <_dtoa_r+0xa8a>
 8006c58:	d102      	bne.n	8006c60 <_dtoa_r+0xb28>
 8006c5a:	9b04      	ldr	r3, [sp, #16]
 8006c5c:	07db      	lsls	r3, r3, #31
 8006c5e:	d4b0      	bmi.n	8006bc2 <_dtoa_r+0xa8a>
 8006c60:	4633      	mov	r3, r6
 8006c62:	461e      	mov	r6, r3
 8006c64:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006c68:	2a30      	cmp	r2, #48	@ 0x30
 8006c6a:	d0fa      	beq.n	8006c62 <_dtoa_r+0xb2a>
 8006c6c:	e4b5      	b.n	80065da <_dtoa_r+0x4a2>
 8006c6e:	459a      	cmp	sl, r3
 8006c70:	d1a8      	bne.n	8006bc4 <_dtoa_r+0xa8c>
 8006c72:	2331      	movs	r3, #49	@ 0x31
 8006c74:	f108 0801 	add.w	r8, r8, #1
 8006c78:	f88a 3000 	strb.w	r3, [sl]
 8006c7c:	e4ad      	b.n	80065da <_dtoa_r+0x4a2>
 8006c7e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006c80:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006cdc <_dtoa_r+0xba4>
 8006c84:	b11b      	cbz	r3, 8006c8e <_dtoa_r+0xb56>
 8006c86:	f10a 0308 	add.w	r3, sl, #8
 8006c8a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006c8c:	6013      	str	r3, [r2, #0]
 8006c8e:	4650      	mov	r0, sl
 8006c90:	b017      	add	sp, #92	@ 0x5c
 8006c92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c96:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006c98:	2b01      	cmp	r3, #1
 8006c9a:	f77f ae2e 	ble.w	80068fa <_dtoa_r+0x7c2>
 8006c9e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ca0:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ca2:	2001      	movs	r0, #1
 8006ca4:	e64d      	b.n	8006942 <_dtoa_r+0x80a>
 8006ca6:	f1bb 0f00 	cmp.w	fp, #0
 8006caa:	f77f aed9 	ble.w	8006a60 <_dtoa_r+0x928>
 8006cae:	4656      	mov	r6, sl
 8006cb0:	4621      	mov	r1, r4
 8006cb2:	9803      	ldr	r0, [sp, #12]
 8006cb4:	f7ff f9b6 	bl	8006024 <quorem>
 8006cb8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006cbc:	f806 3b01 	strb.w	r3, [r6], #1
 8006cc0:	eba6 020a 	sub.w	r2, r6, sl
 8006cc4:	4593      	cmp	fp, r2
 8006cc6:	ddb4      	ble.n	8006c32 <_dtoa_r+0xafa>
 8006cc8:	2300      	movs	r3, #0
 8006cca:	220a      	movs	r2, #10
 8006ccc:	4648      	mov	r0, r9
 8006cce:	9903      	ldr	r1, [sp, #12]
 8006cd0:	f000 f966 	bl	8006fa0 <__multadd>
 8006cd4:	9003      	str	r0, [sp, #12]
 8006cd6:	e7eb      	b.n	8006cb0 <_dtoa_r+0xb78>
 8006cd8:	0800a44a 	.word	0x0800a44a
 8006cdc:	0800a3ce 	.word	0x0800a3ce

08006ce0 <_free_r>:
 8006ce0:	b538      	push	{r3, r4, r5, lr}
 8006ce2:	4605      	mov	r5, r0
 8006ce4:	2900      	cmp	r1, #0
 8006ce6:	d040      	beq.n	8006d6a <_free_r+0x8a>
 8006ce8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006cec:	1f0c      	subs	r4, r1, #4
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	bfb8      	it	lt
 8006cf2:	18e4      	addlt	r4, r4, r3
 8006cf4:	f000 f8e6 	bl	8006ec4 <__malloc_lock>
 8006cf8:	4a1c      	ldr	r2, [pc, #112]	@ (8006d6c <_free_r+0x8c>)
 8006cfa:	6813      	ldr	r3, [r2, #0]
 8006cfc:	b933      	cbnz	r3, 8006d0c <_free_r+0x2c>
 8006cfe:	6063      	str	r3, [r4, #4]
 8006d00:	6014      	str	r4, [r2, #0]
 8006d02:	4628      	mov	r0, r5
 8006d04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d08:	f000 b8e2 	b.w	8006ed0 <__malloc_unlock>
 8006d0c:	42a3      	cmp	r3, r4
 8006d0e:	d908      	bls.n	8006d22 <_free_r+0x42>
 8006d10:	6820      	ldr	r0, [r4, #0]
 8006d12:	1821      	adds	r1, r4, r0
 8006d14:	428b      	cmp	r3, r1
 8006d16:	bf01      	itttt	eq
 8006d18:	6819      	ldreq	r1, [r3, #0]
 8006d1a:	685b      	ldreq	r3, [r3, #4]
 8006d1c:	1809      	addeq	r1, r1, r0
 8006d1e:	6021      	streq	r1, [r4, #0]
 8006d20:	e7ed      	b.n	8006cfe <_free_r+0x1e>
 8006d22:	461a      	mov	r2, r3
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	b10b      	cbz	r3, 8006d2c <_free_r+0x4c>
 8006d28:	42a3      	cmp	r3, r4
 8006d2a:	d9fa      	bls.n	8006d22 <_free_r+0x42>
 8006d2c:	6811      	ldr	r1, [r2, #0]
 8006d2e:	1850      	adds	r0, r2, r1
 8006d30:	42a0      	cmp	r0, r4
 8006d32:	d10b      	bne.n	8006d4c <_free_r+0x6c>
 8006d34:	6820      	ldr	r0, [r4, #0]
 8006d36:	4401      	add	r1, r0
 8006d38:	1850      	adds	r0, r2, r1
 8006d3a:	4283      	cmp	r3, r0
 8006d3c:	6011      	str	r1, [r2, #0]
 8006d3e:	d1e0      	bne.n	8006d02 <_free_r+0x22>
 8006d40:	6818      	ldr	r0, [r3, #0]
 8006d42:	685b      	ldr	r3, [r3, #4]
 8006d44:	4408      	add	r0, r1
 8006d46:	6010      	str	r0, [r2, #0]
 8006d48:	6053      	str	r3, [r2, #4]
 8006d4a:	e7da      	b.n	8006d02 <_free_r+0x22>
 8006d4c:	d902      	bls.n	8006d54 <_free_r+0x74>
 8006d4e:	230c      	movs	r3, #12
 8006d50:	602b      	str	r3, [r5, #0]
 8006d52:	e7d6      	b.n	8006d02 <_free_r+0x22>
 8006d54:	6820      	ldr	r0, [r4, #0]
 8006d56:	1821      	adds	r1, r4, r0
 8006d58:	428b      	cmp	r3, r1
 8006d5a:	bf01      	itttt	eq
 8006d5c:	6819      	ldreq	r1, [r3, #0]
 8006d5e:	685b      	ldreq	r3, [r3, #4]
 8006d60:	1809      	addeq	r1, r1, r0
 8006d62:	6021      	streq	r1, [r4, #0]
 8006d64:	6063      	str	r3, [r4, #4]
 8006d66:	6054      	str	r4, [r2, #4]
 8006d68:	e7cb      	b.n	8006d02 <_free_r+0x22>
 8006d6a:	bd38      	pop	{r3, r4, r5, pc}
 8006d6c:	20000448 	.word	0x20000448

08006d70 <malloc>:
 8006d70:	4b02      	ldr	r3, [pc, #8]	@ (8006d7c <malloc+0xc>)
 8006d72:	4601      	mov	r1, r0
 8006d74:	6818      	ldr	r0, [r3, #0]
 8006d76:	f000 b825 	b.w	8006dc4 <_malloc_r>
 8006d7a:	bf00      	nop
 8006d7c:	2000001c 	.word	0x2000001c

08006d80 <sbrk_aligned>:
 8006d80:	b570      	push	{r4, r5, r6, lr}
 8006d82:	4e0f      	ldr	r6, [pc, #60]	@ (8006dc0 <sbrk_aligned+0x40>)
 8006d84:	460c      	mov	r4, r1
 8006d86:	6831      	ldr	r1, [r6, #0]
 8006d88:	4605      	mov	r5, r0
 8006d8a:	b911      	cbnz	r1, 8006d92 <sbrk_aligned+0x12>
 8006d8c:	f002 f8fe 	bl	8008f8c <_sbrk_r>
 8006d90:	6030      	str	r0, [r6, #0]
 8006d92:	4621      	mov	r1, r4
 8006d94:	4628      	mov	r0, r5
 8006d96:	f002 f8f9 	bl	8008f8c <_sbrk_r>
 8006d9a:	1c43      	adds	r3, r0, #1
 8006d9c:	d103      	bne.n	8006da6 <sbrk_aligned+0x26>
 8006d9e:	f04f 34ff 	mov.w	r4, #4294967295
 8006da2:	4620      	mov	r0, r4
 8006da4:	bd70      	pop	{r4, r5, r6, pc}
 8006da6:	1cc4      	adds	r4, r0, #3
 8006da8:	f024 0403 	bic.w	r4, r4, #3
 8006dac:	42a0      	cmp	r0, r4
 8006dae:	d0f8      	beq.n	8006da2 <sbrk_aligned+0x22>
 8006db0:	1a21      	subs	r1, r4, r0
 8006db2:	4628      	mov	r0, r5
 8006db4:	f002 f8ea 	bl	8008f8c <_sbrk_r>
 8006db8:	3001      	adds	r0, #1
 8006dba:	d1f2      	bne.n	8006da2 <sbrk_aligned+0x22>
 8006dbc:	e7ef      	b.n	8006d9e <sbrk_aligned+0x1e>
 8006dbe:	bf00      	nop
 8006dc0:	20000444 	.word	0x20000444

08006dc4 <_malloc_r>:
 8006dc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006dc8:	1ccd      	adds	r5, r1, #3
 8006dca:	f025 0503 	bic.w	r5, r5, #3
 8006dce:	3508      	adds	r5, #8
 8006dd0:	2d0c      	cmp	r5, #12
 8006dd2:	bf38      	it	cc
 8006dd4:	250c      	movcc	r5, #12
 8006dd6:	2d00      	cmp	r5, #0
 8006dd8:	4606      	mov	r6, r0
 8006dda:	db01      	blt.n	8006de0 <_malloc_r+0x1c>
 8006ddc:	42a9      	cmp	r1, r5
 8006dde:	d904      	bls.n	8006dea <_malloc_r+0x26>
 8006de0:	230c      	movs	r3, #12
 8006de2:	6033      	str	r3, [r6, #0]
 8006de4:	2000      	movs	r0, #0
 8006de6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006dea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006ec0 <_malloc_r+0xfc>
 8006dee:	f000 f869 	bl	8006ec4 <__malloc_lock>
 8006df2:	f8d8 3000 	ldr.w	r3, [r8]
 8006df6:	461c      	mov	r4, r3
 8006df8:	bb44      	cbnz	r4, 8006e4c <_malloc_r+0x88>
 8006dfa:	4629      	mov	r1, r5
 8006dfc:	4630      	mov	r0, r6
 8006dfe:	f7ff ffbf 	bl	8006d80 <sbrk_aligned>
 8006e02:	1c43      	adds	r3, r0, #1
 8006e04:	4604      	mov	r4, r0
 8006e06:	d158      	bne.n	8006eba <_malloc_r+0xf6>
 8006e08:	f8d8 4000 	ldr.w	r4, [r8]
 8006e0c:	4627      	mov	r7, r4
 8006e0e:	2f00      	cmp	r7, #0
 8006e10:	d143      	bne.n	8006e9a <_malloc_r+0xd6>
 8006e12:	2c00      	cmp	r4, #0
 8006e14:	d04b      	beq.n	8006eae <_malloc_r+0xea>
 8006e16:	6823      	ldr	r3, [r4, #0]
 8006e18:	4639      	mov	r1, r7
 8006e1a:	4630      	mov	r0, r6
 8006e1c:	eb04 0903 	add.w	r9, r4, r3
 8006e20:	f002 f8b4 	bl	8008f8c <_sbrk_r>
 8006e24:	4581      	cmp	r9, r0
 8006e26:	d142      	bne.n	8006eae <_malloc_r+0xea>
 8006e28:	6821      	ldr	r1, [r4, #0]
 8006e2a:	4630      	mov	r0, r6
 8006e2c:	1a6d      	subs	r5, r5, r1
 8006e2e:	4629      	mov	r1, r5
 8006e30:	f7ff ffa6 	bl	8006d80 <sbrk_aligned>
 8006e34:	3001      	adds	r0, #1
 8006e36:	d03a      	beq.n	8006eae <_malloc_r+0xea>
 8006e38:	6823      	ldr	r3, [r4, #0]
 8006e3a:	442b      	add	r3, r5
 8006e3c:	6023      	str	r3, [r4, #0]
 8006e3e:	f8d8 3000 	ldr.w	r3, [r8]
 8006e42:	685a      	ldr	r2, [r3, #4]
 8006e44:	bb62      	cbnz	r2, 8006ea0 <_malloc_r+0xdc>
 8006e46:	f8c8 7000 	str.w	r7, [r8]
 8006e4a:	e00f      	b.n	8006e6c <_malloc_r+0xa8>
 8006e4c:	6822      	ldr	r2, [r4, #0]
 8006e4e:	1b52      	subs	r2, r2, r5
 8006e50:	d420      	bmi.n	8006e94 <_malloc_r+0xd0>
 8006e52:	2a0b      	cmp	r2, #11
 8006e54:	d917      	bls.n	8006e86 <_malloc_r+0xc2>
 8006e56:	1961      	adds	r1, r4, r5
 8006e58:	42a3      	cmp	r3, r4
 8006e5a:	6025      	str	r5, [r4, #0]
 8006e5c:	bf18      	it	ne
 8006e5e:	6059      	strne	r1, [r3, #4]
 8006e60:	6863      	ldr	r3, [r4, #4]
 8006e62:	bf08      	it	eq
 8006e64:	f8c8 1000 	streq.w	r1, [r8]
 8006e68:	5162      	str	r2, [r4, r5]
 8006e6a:	604b      	str	r3, [r1, #4]
 8006e6c:	4630      	mov	r0, r6
 8006e6e:	f000 f82f 	bl	8006ed0 <__malloc_unlock>
 8006e72:	f104 000b 	add.w	r0, r4, #11
 8006e76:	1d23      	adds	r3, r4, #4
 8006e78:	f020 0007 	bic.w	r0, r0, #7
 8006e7c:	1ac2      	subs	r2, r0, r3
 8006e7e:	bf1c      	itt	ne
 8006e80:	1a1b      	subne	r3, r3, r0
 8006e82:	50a3      	strne	r3, [r4, r2]
 8006e84:	e7af      	b.n	8006de6 <_malloc_r+0x22>
 8006e86:	6862      	ldr	r2, [r4, #4]
 8006e88:	42a3      	cmp	r3, r4
 8006e8a:	bf0c      	ite	eq
 8006e8c:	f8c8 2000 	streq.w	r2, [r8]
 8006e90:	605a      	strne	r2, [r3, #4]
 8006e92:	e7eb      	b.n	8006e6c <_malloc_r+0xa8>
 8006e94:	4623      	mov	r3, r4
 8006e96:	6864      	ldr	r4, [r4, #4]
 8006e98:	e7ae      	b.n	8006df8 <_malloc_r+0x34>
 8006e9a:	463c      	mov	r4, r7
 8006e9c:	687f      	ldr	r7, [r7, #4]
 8006e9e:	e7b6      	b.n	8006e0e <_malloc_r+0x4a>
 8006ea0:	461a      	mov	r2, r3
 8006ea2:	685b      	ldr	r3, [r3, #4]
 8006ea4:	42a3      	cmp	r3, r4
 8006ea6:	d1fb      	bne.n	8006ea0 <_malloc_r+0xdc>
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	6053      	str	r3, [r2, #4]
 8006eac:	e7de      	b.n	8006e6c <_malloc_r+0xa8>
 8006eae:	230c      	movs	r3, #12
 8006eb0:	4630      	mov	r0, r6
 8006eb2:	6033      	str	r3, [r6, #0]
 8006eb4:	f000 f80c 	bl	8006ed0 <__malloc_unlock>
 8006eb8:	e794      	b.n	8006de4 <_malloc_r+0x20>
 8006eba:	6005      	str	r5, [r0, #0]
 8006ebc:	e7d6      	b.n	8006e6c <_malloc_r+0xa8>
 8006ebe:	bf00      	nop
 8006ec0:	20000448 	.word	0x20000448

08006ec4 <__malloc_lock>:
 8006ec4:	4801      	ldr	r0, [pc, #4]	@ (8006ecc <__malloc_lock+0x8>)
 8006ec6:	f7ff b88a 	b.w	8005fde <__retarget_lock_acquire_recursive>
 8006eca:	bf00      	nop
 8006ecc:	20000440 	.word	0x20000440

08006ed0 <__malloc_unlock>:
 8006ed0:	4801      	ldr	r0, [pc, #4]	@ (8006ed8 <__malloc_unlock+0x8>)
 8006ed2:	f7ff b885 	b.w	8005fe0 <__retarget_lock_release_recursive>
 8006ed6:	bf00      	nop
 8006ed8:	20000440 	.word	0x20000440

08006edc <_Balloc>:
 8006edc:	b570      	push	{r4, r5, r6, lr}
 8006ede:	69c6      	ldr	r6, [r0, #28]
 8006ee0:	4604      	mov	r4, r0
 8006ee2:	460d      	mov	r5, r1
 8006ee4:	b976      	cbnz	r6, 8006f04 <_Balloc+0x28>
 8006ee6:	2010      	movs	r0, #16
 8006ee8:	f7ff ff42 	bl	8006d70 <malloc>
 8006eec:	4602      	mov	r2, r0
 8006eee:	61e0      	str	r0, [r4, #28]
 8006ef0:	b920      	cbnz	r0, 8006efc <_Balloc+0x20>
 8006ef2:	216b      	movs	r1, #107	@ 0x6b
 8006ef4:	4b17      	ldr	r3, [pc, #92]	@ (8006f54 <_Balloc+0x78>)
 8006ef6:	4818      	ldr	r0, [pc, #96]	@ (8006f58 <_Balloc+0x7c>)
 8006ef8:	f002 f85e 	bl	8008fb8 <__assert_func>
 8006efc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006f00:	6006      	str	r6, [r0, #0]
 8006f02:	60c6      	str	r6, [r0, #12]
 8006f04:	69e6      	ldr	r6, [r4, #28]
 8006f06:	68f3      	ldr	r3, [r6, #12]
 8006f08:	b183      	cbz	r3, 8006f2c <_Balloc+0x50>
 8006f0a:	69e3      	ldr	r3, [r4, #28]
 8006f0c:	68db      	ldr	r3, [r3, #12]
 8006f0e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006f12:	b9b8      	cbnz	r0, 8006f44 <_Balloc+0x68>
 8006f14:	2101      	movs	r1, #1
 8006f16:	fa01 f605 	lsl.w	r6, r1, r5
 8006f1a:	1d72      	adds	r2, r6, #5
 8006f1c:	4620      	mov	r0, r4
 8006f1e:	0092      	lsls	r2, r2, #2
 8006f20:	f002 f868 	bl	8008ff4 <_calloc_r>
 8006f24:	b160      	cbz	r0, 8006f40 <_Balloc+0x64>
 8006f26:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006f2a:	e00e      	b.n	8006f4a <_Balloc+0x6e>
 8006f2c:	2221      	movs	r2, #33	@ 0x21
 8006f2e:	2104      	movs	r1, #4
 8006f30:	4620      	mov	r0, r4
 8006f32:	f002 f85f 	bl	8008ff4 <_calloc_r>
 8006f36:	69e3      	ldr	r3, [r4, #28]
 8006f38:	60f0      	str	r0, [r6, #12]
 8006f3a:	68db      	ldr	r3, [r3, #12]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d1e4      	bne.n	8006f0a <_Balloc+0x2e>
 8006f40:	2000      	movs	r0, #0
 8006f42:	bd70      	pop	{r4, r5, r6, pc}
 8006f44:	6802      	ldr	r2, [r0, #0]
 8006f46:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006f50:	e7f7      	b.n	8006f42 <_Balloc+0x66>
 8006f52:	bf00      	nop
 8006f54:	0800a3db 	.word	0x0800a3db
 8006f58:	0800a45b 	.word	0x0800a45b

08006f5c <_Bfree>:
 8006f5c:	b570      	push	{r4, r5, r6, lr}
 8006f5e:	69c6      	ldr	r6, [r0, #28]
 8006f60:	4605      	mov	r5, r0
 8006f62:	460c      	mov	r4, r1
 8006f64:	b976      	cbnz	r6, 8006f84 <_Bfree+0x28>
 8006f66:	2010      	movs	r0, #16
 8006f68:	f7ff ff02 	bl	8006d70 <malloc>
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	61e8      	str	r0, [r5, #28]
 8006f70:	b920      	cbnz	r0, 8006f7c <_Bfree+0x20>
 8006f72:	218f      	movs	r1, #143	@ 0x8f
 8006f74:	4b08      	ldr	r3, [pc, #32]	@ (8006f98 <_Bfree+0x3c>)
 8006f76:	4809      	ldr	r0, [pc, #36]	@ (8006f9c <_Bfree+0x40>)
 8006f78:	f002 f81e 	bl	8008fb8 <__assert_func>
 8006f7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006f80:	6006      	str	r6, [r0, #0]
 8006f82:	60c6      	str	r6, [r0, #12]
 8006f84:	b13c      	cbz	r4, 8006f96 <_Bfree+0x3a>
 8006f86:	69eb      	ldr	r3, [r5, #28]
 8006f88:	6862      	ldr	r2, [r4, #4]
 8006f8a:	68db      	ldr	r3, [r3, #12]
 8006f8c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006f90:	6021      	str	r1, [r4, #0]
 8006f92:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006f96:	bd70      	pop	{r4, r5, r6, pc}
 8006f98:	0800a3db 	.word	0x0800a3db
 8006f9c:	0800a45b 	.word	0x0800a45b

08006fa0 <__multadd>:
 8006fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fa4:	4607      	mov	r7, r0
 8006fa6:	460c      	mov	r4, r1
 8006fa8:	461e      	mov	r6, r3
 8006faa:	2000      	movs	r0, #0
 8006fac:	690d      	ldr	r5, [r1, #16]
 8006fae:	f101 0c14 	add.w	ip, r1, #20
 8006fb2:	f8dc 3000 	ldr.w	r3, [ip]
 8006fb6:	3001      	adds	r0, #1
 8006fb8:	b299      	uxth	r1, r3
 8006fba:	fb02 6101 	mla	r1, r2, r1, r6
 8006fbe:	0c1e      	lsrs	r6, r3, #16
 8006fc0:	0c0b      	lsrs	r3, r1, #16
 8006fc2:	fb02 3306 	mla	r3, r2, r6, r3
 8006fc6:	b289      	uxth	r1, r1
 8006fc8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006fcc:	4285      	cmp	r5, r0
 8006fce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006fd2:	f84c 1b04 	str.w	r1, [ip], #4
 8006fd6:	dcec      	bgt.n	8006fb2 <__multadd+0x12>
 8006fd8:	b30e      	cbz	r6, 800701e <__multadd+0x7e>
 8006fda:	68a3      	ldr	r3, [r4, #8]
 8006fdc:	42ab      	cmp	r3, r5
 8006fde:	dc19      	bgt.n	8007014 <__multadd+0x74>
 8006fe0:	6861      	ldr	r1, [r4, #4]
 8006fe2:	4638      	mov	r0, r7
 8006fe4:	3101      	adds	r1, #1
 8006fe6:	f7ff ff79 	bl	8006edc <_Balloc>
 8006fea:	4680      	mov	r8, r0
 8006fec:	b928      	cbnz	r0, 8006ffa <__multadd+0x5a>
 8006fee:	4602      	mov	r2, r0
 8006ff0:	21ba      	movs	r1, #186	@ 0xba
 8006ff2:	4b0c      	ldr	r3, [pc, #48]	@ (8007024 <__multadd+0x84>)
 8006ff4:	480c      	ldr	r0, [pc, #48]	@ (8007028 <__multadd+0x88>)
 8006ff6:	f001 ffdf 	bl	8008fb8 <__assert_func>
 8006ffa:	6922      	ldr	r2, [r4, #16]
 8006ffc:	f104 010c 	add.w	r1, r4, #12
 8007000:	3202      	adds	r2, #2
 8007002:	0092      	lsls	r2, r2, #2
 8007004:	300c      	adds	r0, #12
 8007006:	f7fe fffa 	bl	8005ffe <memcpy>
 800700a:	4621      	mov	r1, r4
 800700c:	4638      	mov	r0, r7
 800700e:	f7ff ffa5 	bl	8006f5c <_Bfree>
 8007012:	4644      	mov	r4, r8
 8007014:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007018:	3501      	adds	r5, #1
 800701a:	615e      	str	r6, [r3, #20]
 800701c:	6125      	str	r5, [r4, #16]
 800701e:	4620      	mov	r0, r4
 8007020:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007024:	0800a44a 	.word	0x0800a44a
 8007028:	0800a45b 	.word	0x0800a45b

0800702c <__s2b>:
 800702c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007030:	4615      	mov	r5, r2
 8007032:	2209      	movs	r2, #9
 8007034:	461f      	mov	r7, r3
 8007036:	3308      	adds	r3, #8
 8007038:	460c      	mov	r4, r1
 800703a:	fb93 f3f2 	sdiv	r3, r3, r2
 800703e:	4606      	mov	r6, r0
 8007040:	2201      	movs	r2, #1
 8007042:	2100      	movs	r1, #0
 8007044:	429a      	cmp	r2, r3
 8007046:	db09      	blt.n	800705c <__s2b+0x30>
 8007048:	4630      	mov	r0, r6
 800704a:	f7ff ff47 	bl	8006edc <_Balloc>
 800704e:	b940      	cbnz	r0, 8007062 <__s2b+0x36>
 8007050:	4602      	mov	r2, r0
 8007052:	21d3      	movs	r1, #211	@ 0xd3
 8007054:	4b18      	ldr	r3, [pc, #96]	@ (80070b8 <__s2b+0x8c>)
 8007056:	4819      	ldr	r0, [pc, #100]	@ (80070bc <__s2b+0x90>)
 8007058:	f001 ffae 	bl	8008fb8 <__assert_func>
 800705c:	0052      	lsls	r2, r2, #1
 800705e:	3101      	adds	r1, #1
 8007060:	e7f0      	b.n	8007044 <__s2b+0x18>
 8007062:	9b08      	ldr	r3, [sp, #32]
 8007064:	2d09      	cmp	r5, #9
 8007066:	6143      	str	r3, [r0, #20]
 8007068:	f04f 0301 	mov.w	r3, #1
 800706c:	6103      	str	r3, [r0, #16]
 800706e:	dd16      	ble.n	800709e <__s2b+0x72>
 8007070:	f104 0909 	add.w	r9, r4, #9
 8007074:	46c8      	mov	r8, r9
 8007076:	442c      	add	r4, r5
 8007078:	f818 3b01 	ldrb.w	r3, [r8], #1
 800707c:	4601      	mov	r1, r0
 800707e:	220a      	movs	r2, #10
 8007080:	4630      	mov	r0, r6
 8007082:	3b30      	subs	r3, #48	@ 0x30
 8007084:	f7ff ff8c 	bl	8006fa0 <__multadd>
 8007088:	45a0      	cmp	r8, r4
 800708a:	d1f5      	bne.n	8007078 <__s2b+0x4c>
 800708c:	f1a5 0408 	sub.w	r4, r5, #8
 8007090:	444c      	add	r4, r9
 8007092:	1b2d      	subs	r5, r5, r4
 8007094:	1963      	adds	r3, r4, r5
 8007096:	42bb      	cmp	r3, r7
 8007098:	db04      	blt.n	80070a4 <__s2b+0x78>
 800709a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800709e:	2509      	movs	r5, #9
 80070a0:	340a      	adds	r4, #10
 80070a2:	e7f6      	b.n	8007092 <__s2b+0x66>
 80070a4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80070a8:	4601      	mov	r1, r0
 80070aa:	220a      	movs	r2, #10
 80070ac:	4630      	mov	r0, r6
 80070ae:	3b30      	subs	r3, #48	@ 0x30
 80070b0:	f7ff ff76 	bl	8006fa0 <__multadd>
 80070b4:	e7ee      	b.n	8007094 <__s2b+0x68>
 80070b6:	bf00      	nop
 80070b8:	0800a44a 	.word	0x0800a44a
 80070bc:	0800a45b 	.word	0x0800a45b

080070c0 <__hi0bits>:
 80070c0:	4603      	mov	r3, r0
 80070c2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80070c6:	bf3a      	itte	cc
 80070c8:	0403      	lslcc	r3, r0, #16
 80070ca:	2010      	movcc	r0, #16
 80070cc:	2000      	movcs	r0, #0
 80070ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80070d2:	bf3c      	itt	cc
 80070d4:	021b      	lslcc	r3, r3, #8
 80070d6:	3008      	addcc	r0, #8
 80070d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80070dc:	bf3c      	itt	cc
 80070de:	011b      	lslcc	r3, r3, #4
 80070e0:	3004      	addcc	r0, #4
 80070e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070e6:	bf3c      	itt	cc
 80070e8:	009b      	lslcc	r3, r3, #2
 80070ea:	3002      	addcc	r0, #2
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	db05      	blt.n	80070fc <__hi0bits+0x3c>
 80070f0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80070f4:	f100 0001 	add.w	r0, r0, #1
 80070f8:	bf08      	it	eq
 80070fa:	2020      	moveq	r0, #32
 80070fc:	4770      	bx	lr

080070fe <__lo0bits>:
 80070fe:	6803      	ldr	r3, [r0, #0]
 8007100:	4602      	mov	r2, r0
 8007102:	f013 0007 	ands.w	r0, r3, #7
 8007106:	d00b      	beq.n	8007120 <__lo0bits+0x22>
 8007108:	07d9      	lsls	r1, r3, #31
 800710a:	d421      	bmi.n	8007150 <__lo0bits+0x52>
 800710c:	0798      	lsls	r0, r3, #30
 800710e:	bf49      	itett	mi
 8007110:	085b      	lsrmi	r3, r3, #1
 8007112:	089b      	lsrpl	r3, r3, #2
 8007114:	2001      	movmi	r0, #1
 8007116:	6013      	strmi	r3, [r2, #0]
 8007118:	bf5c      	itt	pl
 800711a:	2002      	movpl	r0, #2
 800711c:	6013      	strpl	r3, [r2, #0]
 800711e:	4770      	bx	lr
 8007120:	b299      	uxth	r1, r3
 8007122:	b909      	cbnz	r1, 8007128 <__lo0bits+0x2a>
 8007124:	2010      	movs	r0, #16
 8007126:	0c1b      	lsrs	r3, r3, #16
 8007128:	b2d9      	uxtb	r1, r3
 800712a:	b909      	cbnz	r1, 8007130 <__lo0bits+0x32>
 800712c:	3008      	adds	r0, #8
 800712e:	0a1b      	lsrs	r3, r3, #8
 8007130:	0719      	lsls	r1, r3, #28
 8007132:	bf04      	itt	eq
 8007134:	091b      	lsreq	r3, r3, #4
 8007136:	3004      	addeq	r0, #4
 8007138:	0799      	lsls	r1, r3, #30
 800713a:	bf04      	itt	eq
 800713c:	089b      	lsreq	r3, r3, #2
 800713e:	3002      	addeq	r0, #2
 8007140:	07d9      	lsls	r1, r3, #31
 8007142:	d403      	bmi.n	800714c <__lo0bits+0x4e>
 8007144:	085b      	lsrs	r3, r3, #1
 8007146:	f100 0001 	add.w	r0, r0, #1
 800714a:	d003      	beq.n	8007154 <__lo0bits+0x56>
 800714c:	6013      	str	r3, [r2, #0]
 800714e:	4770      	bx	lr
 8007150:	2000      	movs	r0, #0
 8007152:	4770      	bx	lr
 8007154:	2020      	movs	r0, #32
 8007156:	4770      	bx	lr

08007158 <__i2b>:
 8007158:	b510      	push	{r4, lr}
 800715a:	460c      	mov	r4, r1
 800715c:	2101      	movs	r1, #1
 800715e:	f7ff febd 	bl	8006edc <_Balloc>
 8007162:	4602      	mov	r2, r0
 8007164:	b928      	cbnz	r0, 8007172 <__i2b+0x1a>
 8007166:	f240 1145 	movw	r1, #325	@ 0x145
 800716a:	4b04      	ldr	r3, [pc, #16]	@ (800717c <__i2b+0x24>)
 800716c:	4804      	ldr	r0, [pc, #16]	@ (8007180 <__i2b+0x28>)
 800716e:	f001 ff23 	bl	8008fb8 <__assert_func>
 8007172:	2301      	movs	r3, #1
 8007174:	6144      	str	r4, [r0, #20]
 8007176:	6103      	str	r3, [r0, #16]
 8007178:	bd10      	pop	{r4, pc}
 800717a:	bf00      	nop
 800717c:	0800a44a 	.word	0x0800a44a
 8007180:	0800a45b 	.word	0x0800a45b

08007184 <__multiply>:
 8007184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007188:	4617      	mov	r7, r2
 800718a:	690a      	ldr	r2, [r1, #16]
 800718c:	693b      	ldr	r3, [r7, #16]
 800718e:	4689      	mov	r9, r1
 8007190:	429a      	cmp	r2, r3
 8007192:	bfa2      	ittt	ge
 8007194:	463b      	movge	r3, r7
 8007196:	460f      	movge	r7, r1
 8007198:	4699      	movge	r9, r3
 800719a:	693d      	ldr	r5, [r7, #16]
 800719c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	6879      	ldr	r1, [r7, #4]
 80071a4:	eb05 060a 	add.w	r6, r5, sl
 80071a8:	42b3      	cmp	r3, r6
 80071aa:	b085      	sub	sp, #20
 80071ac:	bfb8      	it	lt
 80071ae:	3101      	addlt	r1, #1
 80071b0:	f7ff fe94 	bl	8006edc <_Balloc>
 80071b4:	b930      	cbnz	r0, 80071c4 <__multiply+0x40>
 80071b6:	4602      	mov	r2, r0
 80071b8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80071bc:	4b40      	ldr	r3, [pc, #256]	@ (80072c0 <__multiply+0x13c>)
 80071be:	4841      	ldr	r0, [pc, #260]	@ (80072c4 <__multiply+0x140>)
 80071c0:	f001 fefa 	bl	8008fb8 <__assert_func>
 80071c4:	f100 0414 	add.w	r4, r0, #20
 80071c8:	4623      	mov	r3, r4
 80071ca:	2200      	movs	r2, #0
 80071cc:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80071d0:	4573      	cmp	r3, lr
 80071d2:	d320      	bcc.n	8007216 <__multiply+0x92>
 80071d4:	f107 0814 	add.w	r8, r7, #20
 80071d8:	f109 0114 	add.w	r1, r9, #20
 80071dc:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80071e0:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80071e4:	9302      	str	r3, [sp, #8]
 80071e6:	1beb      	subs	r3, r5, r7
 80071e8:	3b15      	subs	r3, #21
 80071ea:	f023 0303 	bic.w	r3, r3, #3
 80071ee:	3304      	adds	r3, #4
 80071f0:	3715      	adds	r7, #21
 80071f2:	42bd      	cmp	r5, r7
 80071f4:	bf38      	it	cc
 80071f6:	2304      	movcc	r3, #4
 80071f8:	9301      	str	r3, [sp, #4]
 80071fa:	9b02      	ldr	r3, [sp, #8]
 80071fc:	9103      	str	r1, [sp, #12]
 80071fe:	428b      	cmp	r3, r1
 8007200:	d80c      	bhi.n	800721c <__multiply+0x98>
 8007202:	2e00      	cmp	r6, #0
 8007204:	dd03      	ble.n	800720e <__multiply+0x8a>
 8007206:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800720a:	2b00      	cmp	r3, #0
 800720c:	d055      	beq.n	80072ba <__multiply+0x136>
 800720e:	6106      	str	r6, [r0, #16]
 8007210:	b005      	add	sp, #20
 8007212:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007216:	f843 2b04 	str.w	r2, [r3], #4
 800721a:	e7d9      	b.n	80071d0 <__multiply+0x4c>
 800721c:	f8b1 a000 	ldrh.w	sl, [r1]
 8007220:	f1ba 0f00 	cmp.w	sl, #0
 8007224:	d01f      	beq.n	8007266 <__multiply+0xe2>
 8007226:	46c4      	mov	ip, r8
 8007228:	46a1      	mov	r9, r4
 800722a:	2700      	movs	r7, #0
 800722c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007230:	f8d9 3000 	ldr.w	r3, [r9]
 8007234:	fa1f fb82 	uxth.w	fp, r2
 8007238:	b29b      	uxth	r3, r3
 800723a:	fb0a 330b 	mla	r3, sl, fp, r3
 800723e:	443b      	add	r3, r7
 8007240:	f8d9 7000 	ldr.w	r7, [r9]
 8007244:	0c12      	lsrs	r2, r2, #16
 8007246:	0c3f      	lsrs	r7, r7, #16
 8007248:	fb0a 7202 	mla	r2, sl, r2, r7
 800724c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007250:	b29b      	uxth	r3, r3
 8007252:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007256:	4565      	cmp	r5, ip
 8007258:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800725c:	f849 3b04 	str.w	r3, [r9], #4
 8007260:	d8e4      	bhi.n	800722c <__multiply+0xa8>
 8007262:	9b01      	ldr	r3, [sp, #4]
 8007264:	50e7      	str	r7, [r4, r3]
 8007266:	9b03      	ldr	r3, [sp, #12]
 8007268:	3104      	adds	r1, #4
 800726a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800726e:	f1b9 0f00 	cmp.w	r9, #0
 8007272:	d020      	beq.n	80072b6 <__multiply+0x132>
 8007274:	4647      	mov	r7, r8
 8007276:	46a4      	mov	ip, r4
 8007278:	f04f 0a00 	mov.w	sl, #0
 800727c:	6823      	ldr	r3, [r4, #0]
 800727e:	f8b7 b000 	ldrh.w	fp, [r7]
 8007282:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007286:	b29b      	uxth	r3, r3
 8007288:	fb09 220b 	mla	r2, r9, fp, r2
 800728c:	4452      	add	r2, sl
 800728e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007292:	f84c 3b04 	str.w	r3, [ip], #4
 8007296:	f857 3b04 	ldr.w	r3, [r7], #4
 800729a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800729e:	f8bc 3000 	ldrh.w	r3, [ip]
 80072a2:	42bd      	cmp	r5, r7
 80072a4:	fb09 330a 	mla	r3, r9, sl, r3
 80072a8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80072ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80072b0:	d8e5      	bhi.n	800727e <__multiply+0xfa>
 80072b2:	9a01      	ldr	r2, [sp, #4]
 80072b4:	50a3      	str	r3, [r4, r2]
 80072b6:	3404      	adds	r4, #4
 80072b8:	e79f      	b.n	80071fa <__multiply+0x76>
 80072ba:	3e01      	subs	r6, #1
 80072bc:	e7a1      	b.n	8007202 <__multiply+0x7e>
 80072be:	bf00      	nop
 80072c0:	0800a44a 	.word	0x0800a44a
 80072c4:	0800a45b 	.word	0x0800a45b

080072c8 <__pow5mult>:
 80072c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072cc:	4615      	mov	r5, r2
 80072ce:	f012 0203 	ands.w	r2, r2, #3
 80072d2:	4607      	mov	r7, r0
 80072d4:	460e      	mov	r6, r1
 80072d6:	d007      	beq.n	80072e8 <__pow5mult+0x20>
 80072d8:	4c25      	ldr	r4, [pc, #148]	@ (8007370 <__pow5mult+0xa8>)
 80072da:	3a01      	subs	r2, #1
 80072dc:	2300      	movs	r3, #0
 80072de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80072e2:	f7ff fe5d 	bl	8006fa0 <__multadd>
 80072e6:	4606      	mov	r6, r0
 80072e8:	10ad      	asrs	r5, r5, #2
 80072ea:	d03d      	beq.n	8007368 <__pow5mult+0xa0>
 80072ec:	69fc      	ldr	r4, [r7, #28]
 80072ee:	b97c      	cbnz	r4, 8007310 <__pow5mult+0x48>
 80072f0:	2010      	movs	r0, #16
 80072f2:	f7ff fd3d 	bl	8006d70 <malloc>
 80072f6:	4602      	mov	r2, r0
 80072f8:	61f8      	str	r0, [r7, #28]
 80072fa:	b928      	cbnz	r0, 8007308 <__pow5mult+0x40>
 80072fc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007300:	4b1c      	ldr	r3, [pc, #112]	@ (8007374 <__pow5mult+0xac>)
 8007302:	481d      	ldr	r0, [pc, #116]	@ (8007378 <__pow5mult+0xb0>)
 8007304:	f001 fe58 	bl	8008fb8 <__assert_func>
 8007308:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800730c:	6004      	str	r4, [r0, #0]
 800730e:	60c4      	str	r4, [r0, #12]
 8007310:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007314:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007318:	b94c      	cbnz	r4, 800732e <__pow5mult+0x66>
 800731a:	f240 2171 	movw	r1, #625	@ 0x271
 800731e:	4638      	mov	r0, r7
 8007320:	f7ff ff1a 	bl	8007158 <__i2b>
 8007324:	2300      	movs	r3, #0
 8007326:	4604      	mov	r4, r0
 8007328:	f8c8 0008 	str.w	r0, [r8, #8]
 800732c:	6003      	str	r3, [r0, #0]
 800732e:	f04f 0900 	mov.w	r9, #0
 8007332:	07eb      	lsls	r3, r5, #31
 8007334:	d50a      	bpl.n	800734c <__pow5mult+0x84>
 8007336:	4631      	mov	r1, r6
 8007338:	4622      	mov	r2, r4
 800733a:	4638      	mov	r0, r7
 800733c:	f7ff ff22 	bl	8007184 <__multiply>
 8007340:	4680      	mov	r8, r0
 8007342:	4631      	mov	r1, r6
 8007344:	4638      	mov	r0, r7
 8007346:	f7ff fe09 	bl	8006f5c <_Bfree>
 800734a:	4646      	mov	r6, r8
 800734c:	106d      	asrs	r5, r5, #1
 800734e:	d00b      	beq.n	8007368 <__pow5mult+0xa0>
 8007350:	6820      	ldr	r0, [r4, #0]
 8007352:	b938      	cbnz	r0, 8007364 <__pow5mult+0x9c>
 8007354:	4622      	mov	r2, r4
 8007356:	4621      	mov	r1, r4
 8007358:	4638      	mov	r0, r7
 800735a:	f7ff ff13 	bl	8007184 <__multiply>
 800735e:	6020      	str	r0, [r4, #0]
 8007360:	f8c0 9000 	str.w	r9, [r0]
 8007364:	4604      	mov	r4, r0
 8007366:	e7e4      	b.n	8007332 <__pow5mult+0x6a>
 8007368:	4630      	mov	r0, r6
 800736a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800736e:	bf00      	nop
 8007370:	0800a588 	.word	0x0800a588
 8007374:	0800a3db 	.word	0x0800a3db
 8007378:	0800a45b 	.word	0x0800a45b

0800737c <__lshift>:
 800737c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007380:	460c      	mov	r4, r1
 8007382:	4607      	mov	r7, r0
 8007384:	4691      	mov	r9, r2
 8007386:	6923      	ldr	r3, [r4, #16]
 8007388:	6849      	ldr	r1, [r1, #4]
 800738a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800738e:	68a3      	ldr	r3, [r4, #8]
 8007390:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007394:	f108 0601 	add.w	r6, r8, #1
 8007398:	42b3      	cmp	r3, r6
 800739a:	db0b      	blt.n	80073b4 <__lshift+0x38>
 800739c:	4638      	mov	r0, r7
 800739e:	f7ff fd9d 	bl	8006edc <_Balloc>
 80073a2:	4605      	mov	r5, r0
 80073a4:	b948      	cbnz	r0, 80073ba <__lshift+0x3e>
 80073a6:	4602      	mov	r2, r0
 80073a8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80073ac:	4b27      	ldr	r3, [pc, #156]	@ (800744c <__lshift+0xd0>)
 80073ae:	4828      	ldr	r0, [pc, #160]	@ (8007450 <__lshift+0xd4>)
 80073b0:	f001 fe02 	bl	8008fb8 <__assert_func>
 80073b4:	3101      	adds	r1, #1
 80073b6:	005b      	lsls	r3, r3, #1
 80073b8:	e7ee      	b.n	8007398 <__lshift+0x1c>
 80073ba:	2300      	movs	r3, #0
 80073bc:	f100 0114 	add.w	r1, r0, #20
 80073c0:	f100 0210 	add.w	r2, r0, #16
 80073c4:	4618      	mov	r0, r3
 80073c6:	4553      	cmp	r3, sl
 80073c8:	db33      	blt.n	8007432 <__lshift+0xb6>
 80073ca:	6920      	ldr	r0, [r4, #16]
 80073cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80073d0:	f104 0314 	add.w	r3, r4, #20
 80073d4:	f019 091f 	ands.w	r9, r9, #31
 80073d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80073dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80073e0:	d02b      	beq.n	800743a <__lshift+0xbe>
 80073e2:	468a      	mov	sl, r1
 80073e4:	2200      	movs	r2, #0
 80073e6:	f1c9 0e20 	rsb	lr, r9, #32
 80073ea:	6818      	ldr	r0, [r3, #0]
 80073ec:	fa00 f009 	lsl.w	r0, r0, r9
 80073f0:	4310      	orrs	r0, r2
 80073f2:	f84a 0b04 	str.w	r0, [sl], #4
 80073f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80073fa:	459c      	cmp	ip, r3
 80073fc:	fa22 f20e 	lsr.w	r2, r2, lr
 8007400:	d8f3      	bhi.n	80073ea <__lshift+0x6e>
 8007402:	ebac 0304 	sub.w	r3, ip, r4
 8007406:	3b15      	subs	r3, #21
 8007408:	f023 0303 	bic.w	r3, r3, #3
 800740c:	3304      	adds	r3, #4
 800740e:	f104 0015 	add.w	r0, r4, #21
 8007412:	4560      	cmp	r0, ip
 8007414:	bf88      	it	hi
 8007416:	2304      	movhi	r3, #4
 8007418:	50ca      	str	r2, [r1, r3]
 800741a:	b10a      	cbz	r2, 8007420 <__lshift+0xa4>
 800741c:	f108 0602 	add.w	r6, r8, #2
 8007420:	3e01      	subs	r6, #1
 8007422:	4638      	mov	r0, r7
 8007424:	4621      	mov	r1, r4
 8007426:	612e      	str	r6, [r5, #16]
 8007428:	f7ff fd98 	bl	8006f5c <_Bfree>
 800742c:	4628      	mov	r0, r5
 800742e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007432:	f842 0f04 	str.w	r0, [r2, #4]!
 8007436:	3301      	adds	r3, #1
 8007438:	e7c5      	b.n	80073c6 <__lshift+0x4a>
 800743a:	3904      	subs	r1, #4
 800743c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007440:	459c      	cmp	ip, r3
 8007442:	f841 2f04 	str.w	r2, [r1, #4]!
 8007446:	d8f9      	bhi.n	800743c <__lshift+0xc0>
 8007448:	e7ea      	b.n	8007420 <__lshift+0xa4>
 800744a:	bf00      	nop
 800744c:	0800a44a 	.word	0x0800a44a
 8007450:	0800a45b 	.word	0x0800a45b

08007454 <__mcmp>:
 8007454:	4603      	mov	r3, r0
 8007456:	690a      	ldr	r2, [r1, #16]
 8007458:	6900      	ldr	r0, [r0, #16]
 800745a:	b530      	push	{r4, r5, lr}
 800745c:	1a80      	subs	r0, r0, r2
 800745e:	d10e      	bne.n	800747e <__mcmp+0x2a>
 8007460:	3314      	adds	r3, #20
 8007462:	3114      	adds	r1, #20
 8007464:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007468:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800746c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007470:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007474:	4295      	cmp	r5, r2
 8007476:	d003      	beq.n	8007480 <__mcmp+0x2c>
 8007478:	d205      	bcs.n	8007486 <__mcmp+0x32>
 800747a:	f04f 30ff 	mov.w	r0, #4294967295
 800747e:	bd30      	pop	{r4, r5, pc}
 8007480:	42a3      	cmp	r3, r4
 8007482:	d3f3      	bcc.n	800746c <__mcmp+0x18>
 8007484:	e7fb      	b.n	800747e <__mcmp+0x2a>
 8007486:	2001      	movs	r0, #1
 8007488:	e7f9      	b.n	800747e <__mcmp+0x2a>
	...

0800748c <__mdiff>:
 800748c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007490:	4689      	mov	r9, r1
 8007492:	4606      	mov	r6, r0
 8007494:	4611      	mov	r1, r2
 8007496:	4648      	mov	r0, r9
 8007498:	4614      	mov	r4, r2
 800749a:	f7ff ffdb 	bl	8007454 <__mcmp>
 800749e:	1e05      	subs	r5, r0, #0
 80074a0:	d112      	bne.n	80074c8 <__mdiff+0x3c>
 80074a2:	4629      	mov	r1, r5
 80074a4:	4630      	mov	r0, r6
 80074a6:	f7ff fd19 	bl	8006edc <_Balloc>
 80074aa:	4602      	mov	r2, r0
 80074ac:	b928      	cbnz	r0, 80074ba <__mdiff+0x2e>
 80074ae:	f240 2137 	movw	r1, #567	@ 0x237
 80074b2:	4b3e      	ldr	r3, [pc, #248]	@ (80075ac <__mdiff+0x120>)
 80074b4:	483e      	ldr	r0, [pc, #248]	@ (80075b0 <__mdiff+0x124>)
 80074b6:	f001 fd7f 	bl	8008fb8 <__assert_func>
 80074ba:	2301      	movs	r3, #1
 80074bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80074c0:	4610      	mov	r0, r2
 80074c2:	b003      	add	sp, #12
 80074c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074c8:	bfbc      	itt	lt
 80074ca:	464b      	movlt	r3, r9
 80074cc:	46a1      	movlt	r9, r4
 80074ce:	4630      	mov	r0, r6
 80074d0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80074d4:	bfba      	itte	lt
 80074d6:	461c      	movlt	r4, r3
 80074d8:	2501      	movlt	r5, #1
 80074da:	2500      	movge	r5, #0
 80074dc:	f7ff fcfe 	bl	8006edc <_Balloc>
 80074e0:	4602      	mov	r2, r0
 80074e2:	b918      	cbnz	r0, 80074ec <__mdiff+0x60>
 80074e4:	f240 2145 	movw	r1, #581	@ 0x245
 80074e8:	4b30      	ldr	r3, [pc, #192]	@ (80075ac <__mdiff+0x120>)
 80074ea:	e7e3      	b.n	80074b4 <__mdiff+0x28>
 80074ec:	f100 0b14 	add.w	fp, r0, #20
 80074f0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80074f4:	f109 0310 	add.w	r3, r9, #16
 80074f8:	60c5      	str	r5, [r0, #12]
 80074fa:	f04f 0c00 	mov.w	ip, #0
 80074fe:	f109 0514 	add.w	r5, r9, #20
 8007502:	46d9      	mov	r9, fp
 8007504:	6926      	ldr	r6, [r4, #16]
 8007506:	f104 0e14 	add.w	lr, r4, #20
 800750a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800750e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007512:	9301      	str	r3, [sp, #4]
 8007514:	9b01      	ldr	r3, [sp, #4]
 8007516:	f85e 0b04 	ldr.w	r0, [lr], #4
 800751a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800751e:	b281      	uxth	r1, r0
 8007520:	9301      	str	r3, [sp, #4]
 8007522:	fa1f f38a 	uxth.w	r3, sl
 8007526:	1a5b      	subs	r3, r3, r1
 8007528:	0c00      	lsrs	r0, r0, #16
 800752a:	4463      	add	r3, ip
 800752c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007530:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007534:	b29b      	uxth	r3, r3
 8007536:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800753a:	4576      	cmp	r6, lr
 800753c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007540:	f849 3b04 	str.w	r3, [r9], #4
 8007544:	d8e6      	bhi.n	8007514 <__mdiff+0x88>
 8007546:	1b33      	subs	r3, r6, r4
 8007548:	3b15      	subs	r3, #21
 800754a:	f023 0303 	bic.w	r3, r3, #3
 800754e:	3415      	adds	r4, #21
 8007550:	3304      	adds	r3, #4
 8007552:	42a6      	cmp	r6, r4
 8007554:	bf38      	it	cc
 8007556:	2304      	movcc	r3, #4
 8007558:	441d      	add	r5, r3
 800755a:	445b      	add	r3, fp
 800755c:	461e      	mov	r6, r3
 800755e:	462c      	mov	r4, r5
 8007560:	4544      	cmp	r4, r8
 8007562:	d30e      	bcc.n	8007582 <__mdiff+0xf6>
 8007564:	f108 0103 	add.w	r1, r8, #3
 8007568:	1b49      	subs	r1, r1, r5
 800756a:	f021 0103 	bic.w	r1, r1, #3
 800756e:	3d03      	subs	r5, #3
 8007570:	45a8      	cmp	r8, r5
 8007572:	bf38      	it	cc
 8007574:	2100      	movcc	r1, #0
 8007576:	440b      	add	r3, r1
 8007578:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800757c:	b199      	cbz	r1, 80075a6 <__mdiff+0x11a>
 800757e:	6117      	str	r7, [r2, #16]
 8007580:	e79e      	b.n	80074c0 <__mdiff+0x34>
 8007582:	46e6      	mov	lr, ip
 8007584:	f854 1b04 	ldr.w	r1, [r4], #4
 8007588:	fa1f fc81 	uxth.w	ip, r1
 800758c:	44f4      	add	ip, lr
 800758e:	0c08      	lsrs	r0, r1, #16
 8007590:	4471      	add	r1, lr
 8007592:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007596:	b289      	uxth	r1, r1
 8007598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800759c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80075a0:	f846 1b04 	str.w	r1, [r6], #4
 80075a4:	e7dc      	b.n	8007560 <__mdiff+0xd4>
 80075a6:	3f01      	subs	r7, #1
 80075a8:	e7e6      	b.n	8007578 <__mdiff+0xec>
 80075aa:	bf00      	nop
 80075ac:	0800a44a 	.word	0x0800a44a
 80075b0:	0800a45b 	.word	0x0800a45b

080075b4 <__ulp>:
 80075b4:	4b0e      	ldr	r3, [pc, #56]	@ (80075f0 <__ulp+0x3c>)
 80075b6:	400b      	ands	r3, r1
 80075b8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80075bc:	2b00      	cmp	r3, #0
 80075be:	dc08      	bgt.n	80075d2 <__ulp+0x1e>
 80075c0:	425b      	negs	r3, r3
 80075c2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80075c6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80075ca:	da04      	bge.n	80075d6 <__ulp+0x22>
 80075cc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80075d0:	4113      	asrs	r3, r2
 80075d2:	2200      	movs	r2, #0
 80075d4:	e008      	b.n	80075e8 <__ulp+0x34>
 80075d6:	f1a2 0314 	sub.w	r3, r2, #20
 80075da:	2b1e      	cmp	r3, #30
 80075dc:	bfd6      	itet	le
 80075de:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80075e2:	2201      	movgt	r2, #1
 80075e4:	40da      	lsrle	r2, r3
 80075e6:	2300      	movs	r3, #0
 80075e8:	4619      	mov	r1, r3
 80075ea:	4610      	mov	r0, r2
 80075ec:	4770      	bx	lr
 80075ee:	bf00      	nop
 80075f0:	7ff00000 	.word	0x7ff00000

080075f4 <__b2d>:
 80075f4:	6902      	ldr	r2, [r0, #16]
 80075f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075f8:	f100 0614 	add.w	r6, r0, #20
 80075fc:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8007600:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8007604:	4f1e      	ldr	r7, [pc, #120]	@ (8007680 <__b2d+0x8c>)
 8007606:	4620      	mov	r0, r4
 8007608:	f7ff fd5a 	bl	80070c0 <__hi0bits>
 800760c:	4603      	mov	r3, r0
 800760e:	f1c0 0020 	rsb	r0, r0, #32
 8007612:	2b0a      	cmp	r3, #10
 8007614:	f1a2 0504 	sub.w	r5, r2, #4
 8007618:	6008      	str	r0, [r1, #0]
 800761a:	dc12      	bgt.n	8007642 <__b2d+0x4e>
 800761c:	42ae      	cmp	r6, r5
 800761e:	bf2c      	ite	cs
 8007620:	2200      	movcs	r2, #0
 8007622:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007626:	f1c3 0c0b 	rsb	ip, r3, #11
 800762a:	3315      	adds	r3, #21
 800762c:	fa24 fe0c 	lsr.w	lr, r4, ip
 8007630:	fa04 f303 	lsl.w	r3, r4, r3
 8007634:	fa22 f20c 	lsr.w	r2, r2, ip
 8007638:	ea4e 0107 	orr.w	r1, lr, r7
 800763c:	431a      	orrs	r2, r3
 800763e:	4610      	mov	r0, r2
 8007640:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007642:	42ae      	cmp	r6, r5
 8007644:	bf36      	itet	cc
 8007646:	f1a2 0508 	subcc.w	r5, r2, #8
 800764a:	2200      	movcs	r2, #0
 800764c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007650:	3b0b      	subs	r3, #11
 8007652:	d012      	beq.n	800767a <__b2d+0x86>
 8007654:	f1c3 0720 	rsb	r7, r3, #32
 8007658:	fa22 f107 	lsr.w	r1, r2, r7
 800765c:	409c      	lsls	r4, r3
 800765e:	430c      	orrs	r4, r1
 8007660:	42b5      	cmp	r5, r6
 8007662:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8007666:	bf94      	ite	ls
 8007668:	2400      	movls	r4, #0
 800766a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800766e:	409a      	lsls	r2, r3
 8007670:	40fc      	lsrs	r4, r7
 8007672:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8007676:	4322      	orrs	r2, r4
 8007678:	e7e1      	b.n	800763e <__b2d+0x4a>
 800767a:	ea44 0107 	orr.w	r1, r4, r7
 800767e:	e7de      	b.n	800763e <__b2d+0x4a>
 8007680:	3ff00000 	.word	0x3ff00000

08007684 <__d2b>:
 8007684:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007688:	2101      	movs	r1, #1
 800768a:	4690      	mov	r8, r2
 800768c:	4699      	mov	r9, r3
 800768e:	9e08      	ldr	r6, [sp, #32]
 8007690:	f7ff fc24 	bl	8006edc <_Balloc>
 8007694:	4604      	mov	r4, r0
 8007696:	b930      	cbnz	r0, 80076a6 <__d2b+0x22>
 8007698:	4602      	mov	r2, r0
 800769a:	f240 310f 	movw	r1, #783	@ 0x30f
 800769e:	4b23      	ldr	r3, [pc, #140]	@ (800772c <__d2b+0xa8>)
 80076a0:	4823      	ldr	r0, [pc, #140]	@ (8007730 <__d2b+0xac>)
 80076a2:	f001 fc89 	bl	8008fb8 <__assert_func>
 80076a6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80076aa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80076ae:	b10d      	cbz	r5, 80076b4 <__d2b+0x30>
 80076b0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80076b4:	9301      	str	r3, [sp, #4]
 80076b6:	f1b8 0300 	subs.w	r3, r8, #0
 80076ba:	d024      	beq.n	8007706 <__d2b+0x82>
 80076bc:	4668      	mov	r0, sp
 80076be:	9300      	str	r3, [sp, #0]
 80076c0:	f7ff fd1d 	bl	80070fe <__lo0bits>
 80076c4:	e9dd 1200 	ldrd	r1, r2, [sp]
 80076c8:	b1d8      	cbz	r0, 8007702 <__d2b+0x7e>
 80076ca:	f1c0 0320 	rsb	r3, r0, #32
 80076ce:	fa02 f303 	lsl.w	r3, r2, r3
 80076d2:	430b      	orrs	r3, r1
 80076d4:	40c2      	lsrs	r2, r0
 80076d6:	6163      	str	r3, [r4, #20]
 80076d8:	9201      	str	r2, [sp, #4]
 80076da:	9b01      	ldr	r3, [sp, #4]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	bf0c      	ite	eq
 80076e0:	2201      	moveq	r2, #1
 80076e2:	2202      	movne	r2, #2
 80076e4:	61a3      	str	r3, [r4, #24]
 80076e6:	6122      	str	r2, [r4, #16]
 80076e8:	b1ad      	cbz	r5, 8007716 <__d2b+0x92>
 80076ea:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80076ee:	4405      	add	r5, r0
 80076f0:	6035      	str	r5, [r6, #0]
 80076f2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80076f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076f8:	6018      	str	r0, [r3, #0]
 80076fa:	4620      	mov	r0, r4
 80076fc:	b002      	add	sp, #8
 80076fe:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007702:	6161      	str	r1, [r4, #20]
 8007704:	e7e9      	b.n	80076da <__d2b+0x56>
 8007706:	a801      	add	r0, sp, #4
 8007708:	f7ff fcf9 	bl	80070fe <__lo0bits>
 800770c:	9b01      	ldr	r3, [sp, #4]
 800770e:	2201      	movs	r2, #1
 8007710:	6163      	str	r3, [r4, #20]
 8007712:	3020      	adds	r0, #32
 8007714:	e7e7      	b.n	80076e6 <__d2b+0x62>
 8007716:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800771a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800771e:	6030      	str	r0, [r6, #0]
 8007720:	6918      	ldr	r0, [r3, #16]
 8007722:	f7ff fccd 	bl	80070c0 <__hi0bits>
 8007726:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800772a:	e7e4      	b.n	80076f6 <__d2b+0x72>
 800772c:	0800a44a 	.word	0x0800a44a
 8007730:	0800a45b 	.word	0x0800a45b

08007734 <__ratio>:
 8007734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007738:	b085      	sub	sp, #20
 800773a:	e9cd 1000 	strd	r1, r0, [sp]
 800773e:	a902      	add	r1, sp, #8
 8007740:	f7ff ff58 	bl	80075f4 <__b2d>
 8007744:	468b      	mov	fp, r1
 8007746:	4606      	mov	r6, r0
 8007748:	460f      	mov	r7, r1
 800774a:	9800      	ldr	r0, [sp, #0]
 800774c:	a903      	add	r1, sp, #12
 800774e:	f7ff ff51 	bl	80075f4 <__b2d>
 8007752:	460d      	mov	r5, r1
 8007754:	9b01      	ldr	r3, [sp, #4]
 8007756:	4689      	mov	r9, r1
 8007758:	6919      	ldr	r1, [r3, #16]
 800775a:	9b00      	ldr	r3, [sp, #0]
 800775c:	4604      	mov	r4, r0
 800775e:	691b      	ldr	r3, [r3, #16]
 8007760:	4630      	mov	r0, r6
 8007762:	1ac9      	subs	r1, r1, r3
 8007764:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007768:	1a9b      	subs	r3, r3, r2
 800776a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800776e:	2b00      	cmp	r3, #0
 8007770:	bfcd      	iteet	gt
 8007772:	463a      	movgt	r2, r7
 8007774:	462a      	movle	r2, r5
 8007776:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800777a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800777e:	bfd8      	it	le
 8007780:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007784:	464b      	mov	r3, r9
 8007786:	4622      	mov	r2, r4
 8007788:	4659      	mov	r1, fp
 800778a:	f7f8 ffd9 	bl	8000740 <__aeabi_ddiv>
 800778e:	b005      	add	sp, #20
 8007790:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007794 <__copybits>:
 8007794:	3901      	subs	r1, #1
 8007796:	b570      	push	{r4, r5, r6, lr}
 8007798:	1149      	asrs	r1, r1, #5
 800779a:	6914      	ldr	r4, [r2, #16]
 800779c:	3101      	adds	r1, #1
 800779e:	f102 0314 	add.w	r3, r2, #20
 80077a2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80077a6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80077aa:	1f05      	subs	r5, r0, #4
 80077ac:	42a3      	cmp	r3, r4
 80077ae:	d30c      	bcc.n	80077ca <__copybits+0x36>
 80077b0:	1aa3      	subs	r3, r4, r2
 80077b2:	3b11      	subs	r3, #17
 80077b4:	f023 0303 	bic.w	r3, r3, #3
 80077b8:	3211      	adds	r2, #17
 80077ba:	42a2      	cmp	r2, r4
 80077bc:	bf88      	it	hi
 80077be:	2300      	movhi	r3, #0
 80077c0:	4418      	add	r0, r3
 80077c2:	2300      	movs	r3, #0
 80077c4:	4288      	cmp	r0, r1
 80077c6:	d305      	bcc.n	80077d4 <__copybits+0x40>
 80077c8:	bd70      	pop	{r4, r5, r6, pc}
 80077ca:	f853 6b04 	ldr.w	r6, [r3], #4
 80077ce:	f845 6f04 	str.w	r6, [r5, #4]!
 80077d2:	e7eb      	b.n	80077ac <__copybits+0x18>
 80077d4:	f840 3b04 	str.w	r3, [r0], #4
 80077d8:	e7f4      	b.n	80077c4 <__copybits+0x30>

080077da <__any_on>:
 80077da:	f100 0214 	add.w	r2, r0, #20
 80077de:	6900      	ldr	r0, [r0, #16]
 80077e0:	114b      	asrs	r3, r1, #5
 80077e2:	4298      	cmp	r0, r3
 80077e4:	b510      	push	{r4, lr}
 80077e6:	db11      	blt.n	800780c <__any_on+0x32>
 80077e8:	dd0a      	ble.n	8007800 <__any_on+0x26>
 80077ea:	f011 011f 	ands.w	r1, r1, #31
 80077ee:	d007      	beq.n	8007800 <__any_on+0x26>
 80077f0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80077f4:	fa24 f001 	lsr.w	r0, r4, r1
 80077f8:	fa00 f101 	lsl.w	r1, r0, r1
 80077fc:	428c      	cmp	r4, r1
 80077fe:	d10b      	bne.n	8007818 <__any_on+0x3e>
 8007800:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007804:	4293      	cmp	r3, r2
 8007806:	d803      	bhi.n	8007810 <__any_on+0x36>
 8007808:	2000      	movs	r0, #0
 800780a:	bd10      	pop	{r4, pc}
 800780c:	4603      	mov	r3, r0
 800780e:	e7f7      	b.n	8007800 <__any_on+0x26>
 8007810:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007814:	2900      	cmp	r1, #0
 8007816:	d0f5      	beq.n	8007804 <__any_on+0x2a>
 8007818:	2001      	movs	r0, #1
 800781a:	e7f6      	b.n	800780a <__any_on+0x30>

0800781c <sulp>:
 800781c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007820:	460f      	mov	r7, r1
 8007822:	4690      	mov	r8, r2
 8007824:	f7ff fec6 	bl	80075b4 <__ulp>
 8007828:	4604      	mov	r4, r0
 800782a:	460d      	mov	r5, r1
 800782c:	f1b8 0f00 	cmp.w	r8, #0
 8007830:	d011      	beq.n	8007856 <sulp+0x3a>
 8007832:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007836:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800783a:	2b00      	cmp	r3, #0
 800783c:	dd0b      	ble.n	8007856 <sulp+0x3a>
 800783e:	2400      	movs	r4, #0
 8007840:	051b      	lsls	r3, r3, #20
 8007842:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007846:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800784a:	4622      	mov	r2, r4
 800784c:	462b      	mov	r3, r5
 800784e:	f7f8 fe4d 	bl	80004ec <__aeabi_dmul>
 8007852:	4604      	mov	r4, r0
 8007854:	460d      	mov	r5, r1
 8007856:	4620      	mov	r0, r4
 8007858:	4629      	mov	r1, r5
 800785a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08007860 <_strtod_l>:
 8007860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007864:	b09f      	sub	sp, #124	@ 0x7c
 8007866:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007868:	2200      	movs	r2, #0
 800786a:	460c      	mov	r4, r1
 800786c:	921a      	str	r2, [sp, #104]	@ 0x68
 800786e:	f04f 0a00 	mov.w	sl, #0
 8007872:	f04f 0b00 	mov.w	fp, #0
 8007876:	460a      	mov	r2, r1
 8007878:	9005      	str	r0, [sp, #20]
 800787a:	9219      	str	r2, [sp, #100]	@ 0x64
 800787c:	7811      	ldrb	r1, [r2, #0]
 800787e:	292b      	cmp	r1, #43	@ 0x2b
 8007880:	d048      	beq.n	8007914 <_strtod_l+0xb4>
 8007882:	d836      	bhi.n	80078f2 <_strtod_l+0x92>
 8007884:	290d      	cmp	r1, #13
 8007886:	d830      	bhi.n	80078ea <_strtod_l+0x8a>
 8007888:	2908      	cmp	r1, #8
 800788a:	d830      	bhi.n	80078ee <_strtod_l+0x8e>
 800788c:	2900      	cmp	r1, #0
 800788e:	d039      	beq.n	8007904 <_strtod_l+0xa4>
 8007890:	2200      	movs	r2, #0
 8007892:	920e      	str	r2, [sp, #56]	@ 0x38
 8007894:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007896:	782a      	ldrb	r2, [r5, #0]
 8007898:	2a30      	cmp	r2, #48	@ 0x30
 800789a:	f040 80b0 	bne.w	80079fe <_strtod_l+0x19e>
 800789e:	786a      	ldrb	r2, [r5, #1]
 80078a0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80078a4:	2a58      	cmp	r2, #88	@ 0x58
 80078a6:	d16c      	bne.n	8007982 <_strtod_l+0x122>
 80078a8:	9302      	str	r3, [sp, #8]
 80078aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80078ac:	4a8f      	ldr	r2, [pc, #572]	@ (8007aec <_strtod_l+0x28c>)
 80078ae:	9301      	str	r3, [sp, #4]
 80078b0:	ab1a      	add	r3, sp, #104	@ 0x68
 80078b2:	9300      	str	r3, [sp, #0]
 80078b4:	9805      	ldr	r0, [sp, #20]
 80078b6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80078b8:	a919      	add	r1, sp, #100	@ 0x64
 80078ba:	f001 fc17 	bl	80090ec <__gethex>
 80078be:	f010 060f 	ands.w	r6, r0, #15
 80078c2:	4604      	mov	r4, r0
 80078c4:	d005      	beq.n	80078d2 <_strtod_l+0x72>
 80078c6:	2e06      	cmp	r6, #6
 80078c8:	d126      	bne.n	8007918 <_strtod_l+0xb8>
 80078ca:	2300      	movs	r3, #0
 80078cc:	3501      	adds	r5, #1
 80078ce:	9519      	str	r5, [sp, #100]	@ 0x64
 80078d0:	930e      	str	r3, [sp, #56]	@ 0x38
 80078d2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	f040 8582 	bne.w	80083de <_strtod_l+0xb7e>
 80078da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80078dc:	b1bb      	cbz	r3, 800790e <_strtod_l+0xae>
 80078de:	4650      	mov	r0, sl
 80078e0:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 80078e4:	b01f      	add	sp, #124	@ 0x7c
 80078e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078ea:	2920      	cmp	r1, #32
 80078ec:	d1d0      	bne.n	8007890 <_strtod_l+0x30>
 80078ee:	3201      	adds	r2, #1
 80078f0:	e7c3      	b.n	800787a <_strtod_l+0x1a>
 80078f2:	292d      	cmp	r1, #45	@ 0x2d
 80078f4:	d1cc      	bne.n	8007890 <_strtod_l+0x30>
 80078f6:	2101      	movs	r1, #1
 80078f8:	910e      	str	r1, [sp, #56]	@ 0x38
 80078fa:	1c51      	adds	r1, r2, #1
 80078fc:	9119      	str	r1, [sp, #100]	@ 0x64
 80078fe:	7852      	ldrb	r2, [r2, #1]
 8007900:	2a00      	cmp	r2, #0
 8007902:	d1c7      	bne.n	8007894 <_strtod_l+0x34>
 8007904:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007906:	9419      	str	r4, [sp, #100]	@ 0x64
 8007908:	2b00      	cmp	r3, #0
 800790a:	f040 8566 	bne.w	80083da <_strtod_l+0xb7a>
 800790e:	4650      	mov	r0, sl
 8007910:	4659      	mov	r1, fp
 8007912:	e7e7      	b.n	80078e4 <_strtod_l+0x84>
 8007914:	2100      	movs	r1, #0
 8007916:	e7ef      	b.n	80078f8 <_strtod_l+0x98>
 8007918:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800791a:	b13a      	cbz	r2, 800792c <_strtod_l+0xcc>
 800791c:	2135      	movs	r1, #53	@ 0x35
 800791e:	a81c      	add	r0, sp, #112	@ 0x70
 8007920:	f7ff ff38 	bl	8007794 <__copybits>
 8007924:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007926:	9805      	ldr	r0, [sp, #20]
 8007928:	f7ff fb18 	bl	8006f5c <_Bfree>
 800792c:	3e01      	subs	r6, #1
 800792e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007930:	2e04      	cmp	r6, #4
 8007932:	d806      	bhi.n	8007942 <_strtod_l+0xe2>
 8007934:	e8df f006 	tbb	[pc, r6]
 8007938:	201d0314 	.word	0x201d0314
 800793c:	14          	.byte	0x14
 800793d:	00          	.byte	0x00
 800793e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007942:	05e1      	lsls	r1, r4, #23
 8007944:	bf48      	it	mi
 8007946:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800794a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800794e:	0d1b      	lsrs	r3, r3, #20
 8007950:	051b      	lsls	r3, r3, #20
 8007952:	2b00      	cmp	r3, #0
 8007954:	d1bd      	bne.n	80078d2 <_strtod_l+0x72>
 8007956:	f7fe fb17 	bl	8005f88 <__errno>
 800795a:	2322      	movs	r3, #34	@ 0x22
 800795c:	6003      	str	r3, [r0, #0]
 800795e:	e7b8      	b.n	80078d2 <_strtod_l+0x72>
 8007960:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007964:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007968:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800796c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007970:	e7e7      	b.n	8007942 <_strtod_l+0xe2>
 8007972:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8007af0 <_strtod_l+0x290>
 8007976:	e7e4      	b.n	8007942 <_strtod_l+0xe2>
 8007978:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800797c:	f04f 3aff 	mov.w	sl, #4294967295
 8007980:	e7df      	b.n	8007942 <_strtod_l+0xe2>
 8007982:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007984:	1c5a      	adds	r2, r3, #1
 8007986:	9219      	str	r2, [sp, #100]	@ 0x64
 8007988:	785b      	ldrb	r3, [r3, #1]
 800798a:	2b30      	cmp	r3, #48	@ 0x30
 800798c:	d0f9      	beq.n	8007982 <_strtod_l+0x122>
 800798e:	2b00      	cmp	r3, #0
 8007990:	d09f      	beq.n	80078d2 <_strtod_l+0x72>
 8007992:	2301      	movs	r3, #1
 8007994:	2700      	movs	r7, #0
 8007996:	220a      	movs	r2, #10
 8007998:	46b9      	mov	r9, r7
 800799a:	9308      	str	r3, [sp, #32]
 800799c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800799e:	970b      	str	r7, [sp, #44]	@ 0x2c
 80079a0:	930c      	str	r3, [sp, #48]	@ 0x30
 80079a2:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80079a4:	7805      	ldrb	r5, [r0, #0]
 80079a6:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80079aa:	b2d9      	uxtb	r1, r3
 80079ac:	2909      	cmp	r1, #9
 80079ae:	d928      	bls.n	8007a02 <_strtod_l+0x1a2>
 80079b0:	2201      	movs	r2, #1
 80079b2:	4950      	ldr	r1, [pc, #320]	@ (8007af4 <_strtod_l+0x294>)
 80079b4:	f001 fad7 	bl	8008f66 <strncmp>
 80079b8:	2800      	cmp	r0, #0
 80079ba:	d032      	beq.n	8007a22 <_strtod_l+0x1c2>
 80079bc:	2000      	movs	r0, #0
 80079be:	462a      	mov	r2, r5
 80079c0:	4603      	mov	r3, r0
 80079c2:	464d      	mov	r5, r9
 80079c4:	900a      	str	r0, [sp, #40]	@ 0x28
 80079c6:	2a65      	cmp	r2, #101	@ 0x65
 80079c8:	d001      	beq.n	80079ce <_strtod_l+0x16e>
 80079ca:	2a45      	cmp	r2, #69	@ 0x45
 80079cc:	d114      	bne.n	80079f8 <_strtod_l+0x198>
 80079ce:	b91d      	cbnz	r5, 80079d8 <_strtod_l+0x178>
 80079d0:	9a08      	ldr	r2, [sp, #32]
 80079d2:	4302      	orrs	r2, r0
 80079d4:	d096      	beq.n	8007904 <_strtod_l+0xa4>
 80079d6:	2500      	movs	r5, #0
 80079d8:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80079da:	1c62      	adds	r2, r4, #1
 80079dc:	9219      	str	r2, [sp, #100]	@ 0x64
 80079de:	7862      	ldrb	r2, [r4, #1]
 80079e0:	2a2b      	cmp	r2, #43	@ 0x2b
 80079e2:	d07a      	beq.n	8007ada <_strtod_l+0x27a>
 80079e4:	2a2d      	cmp	r2, #45	@ 0x2d
 80079e6:	d07e      	beq.n	8007ae6 <_strtod_l+0x286>
 80079e8:	f04f 0c00 	mov.w	ip, #0
 80079ec:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80079f0:	2909      	cmp	r1, #9
 80079f2:	f240 8085 	bls.w	8007b00 <_strtod_l+0x2a0>
 80079f6:	9419      	str	r4, [sp, #100]	@ 0x64
 80079f8:	f04f 0800 	mov.w	r8, #0
 80079fc:	e0a5      	b.n	8007b4a <_strtod_l+0x2ea>
 80079fe:	2300      	movs	r3, #0
 8007a00:	e7c8      	b.n	8007994 <_strtod_l+0x134>
 8007a02:	f1b9 0f08 	cmp.w	r9, #8
 8007a06:	bfd8      	it	le
 8007a08:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8007a0a:	f100 0001 	add.w	r0, r0, #1
 8007a0e:	bfd6      	itet	le
 8007a10:	fb02 3301 	mlale	r3, r2, r1, r3
 8007a14:	fb02 3707 	mlagt	r7, r2, r7, r3
 8007a18:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8007a1a:	f109 0901 	add.w	r9, r9, #1
 8007a1e:	9019      	str	r0, [sp, #100]	@ 0x64
 8007a20:	e7bf      	b.n	80079a2 <_strtod_l+0x142>
 8007a22:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007a24:	1c5a      	adds	r2, r3, #1
 8007a26:	9219      	str	r2, [sp, #100]	@ 0x64
 8007a28:	785a      	ldrb	r2, [r3, #1]
 8007a2a:	f1b9 0f00 	cmp.w	r9, #0
 8007a2e:	d03b      	beq.n	8007aa8 <_strtod_l+0x248>
 8007a30:	464d      	mov	r5, r9
 8007a32:	900a      	str	r0, [sp, #40]	@ 0x28
 8007a34:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007a38:	2b09      	cmp	r3, #9
 8007a3a:	d912      	bls.n	8007a62 <_strtod_l+0x202>
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	e7c2      	b.n	80079c6 <_strtod_l+0x166>
 8007a40:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007a42:	3001      	adds	r0, #1
 8007a44:	1c5a      	adds	r2, r3, #1
 8007a46:	9219      	str	r2, [sp, #100]	@ 0x64
 8007a48:	785a      	ldrb	r2, [r3, #1]
 8007a4a:	2a30      	cmp	r2, #48	@ 0x30
 8007a4c:	d0f8      	beq.n	8007a40 <_strtod_l+0x1e0>
 8007a4e:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007a52:	2b08      	cmp	r3, #8
 8007a54:	f200 84c8 	bhi.w	80083e8 <_strtod_l+0xb88>
 8007a58:	900a      	str	r0, [sp, #40]	@ 0x28
 8007a5a:	2000      	movs	r0, #0
 8007a5c:	4605      	mov	r5, r0
 8007a5e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007a60:	930c      	str	r3, [sp, #48]	@ 0x30
 8007a62:	3a30      	subs	r2, #48	@ 0x30
 8007a64:	f100 0301 	add.w	r3, r0, #1
 8007a68:	d018      	beq.n	8007a9c <_strtod_l+0x23c>
 8007a6a:	462e      	mov	r6, r5
 8007a6c:	f04f 0e0a 	mov.w	lr, #10
 8007a70:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007a72:	4419      	add	r1, r3
 8007a74:	910a      	str	r1, [sp, #40]	@ 0x28
 8007a76:	1c71      	adds	r1, r6, #1
 8007a78:	eba1 0c05 	sub.w	ip, r1, r5
 8007a7c:	4563      	cmp	r3, ip
 8007a7e:	dc15      	bgt.n	8007aac <_strtod_l+0x24c>
 8007a80:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8007a84:	182b      	adds	r3, r5, r0
 8007a86:	2b08      	cmp	r3, #8
 8007a88:	f105 0501 	add.w	r5, r5, #1
 8007a8c:	4405      	add	r5, r0
 8007a8e:	dc1a      	bgt.n	8007ac6 <_strtod_l+0x266>
 8007a90:	230a      	movs	r3, #10
 8007a92:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007a94:	fb03 2301 	mla	r3, r3, r1, r2
 8007a98:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	1c51      	adds	r1, r2, #1
 8007aa2:	9119      	str	r1, [sp, #100]	@ 0x64
 8007aa4:	7852      	ldrb	r2, [r2, #1]
 8007aa6:	e7c5      	b.n	8007a34 <_strtod_l+0x1d4>
 8007aa8:	4648      	mov	r0, r9
 8007aaa:	e7ce      	b.n	8007a4a <_strtod_l+0x1ea>
 8007aac:	2e08      	cmp	r6, #8
 8007aae:	dc05      	bgt.n	8007abc <_strtod_l+0x25c>
 8007ab0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007ab2:	fb0e f606 	mul.w	r6, lr, r6
 8007ab6:	960b      	str	r6, [sp, #44]	@ 0x2c
 8007ab8:	460e      	mov	r6, r1
 8007aba:	e7dc      	b.n	8007a76 <_strtod_l+0x216>
 8007abc:	2910      	cmp	r1, #16
 8007abe:	bfd8      	it	le
 8007ac0:	fb0e f707 	mulle.w	r7, lr, r7
 8007ac4:	e7f8      	b.n	8007ab8 <_strtod_l+0x258>
 8007ac6:	2b0f      	cmp	r3, #15
 8007ac8:	bfdc      	itt	le
 8007aca:	230a      	movle	r3, #10
 8007acc:	fb03 2707 	mlale	r7, r3, r7, r2
 8007ad0:	e7e3      	b.n	8007a9a <_strtod_l+0x23a>
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ad6:	2301      	movs	r3, #1
 8007ad8:	e77a      	b.n	80079d0 <_strtod_l+0x170>
 8007ada:	f04f 0c00 	mov.w	ip, #0
 8007ade:	1ca2      	adds	r2, r4, #2
 8007ae0:	9219      	str	r2, [sp, #100]	@ 0x64
 8007ae2:	78a2      	ldrb	r2, [r4, #2]
 8007ae4:	e782      	b.n	80079ec <_strtod_l+0x18c>
 8007ae6:	f04f 0c01 	mov.w	ip, #1
 8007aea:	e7f8      	b.n	8007ade <_strtod_l+0x27e>
 8007aec:	0800a69c 	.word	0x0800a69c
 8007af0:	7ff00000 	.word	0x7ff00000
 8007af4:	0800a4b4 	.word	0x0800a4b4
 8007af8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007afa:	1c51      	adds	r1, r2, #1
 8007afc:	9119      	str	r1, [sp, #100]	@ 0x64
 8007afe:	7852      	ldrb	r2, [r2, #1]
 8007b00:	2a30      	cmp	r2, #48	@ 0x30
 8007b02:	d0f9      	beq.n	8007af8 <_strtod_l+0x298>
 8007b04:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007b08:	2908      	cmp	r1, #8
 8007b0a:	f63f af75 	bhi.w	80079f8 <_strtod_l+0x198>
 8007b0e:	f04f 080a 	mov.w	r8, #10
 8007b12:	3a30      	subs	r2, #48	@ 0x30
 8007b14:	9209      	str	r2, [sp, #36]	@ 0x24
 8007b16:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007b18:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007b1a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007b1c:	1c56      	adds	r6, r2, #1
 8007b1e:	9619      	str	r6, [sp, #100]	@ 0x64
 8007b20:	7852      	ldrb	r2, [r2, #1]
 8007b22:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007b26:	f1be 0f09 	cmp.w	lr, #9
 8007b2a:	d939      	bls.n	8007ba0 <_strtod_l+0x340>
 8007b2c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007b2e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007b32:	1a76      	subs	r6, r6, r1
 8007b34:	2e08      	cmp	r6, #8
 8007b36:	dc03      	bgt.n	8007b40 <_strtod_l+0x2e0>
 8007b38:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007b3a:	4588      	cmp	r8, r1
 8007b3c:	bfa8      	it	ge
 8007b3e:	4688      	movge	r8, r1
 8007b40:	f1bc 0f00 	cmp.w	ip, #0
 8007b44:	d001      	beq.n	8007b4a <_strtod_l+0x2ea>
 8007b46:	f1c8 0800 	rsb	r8, r8, #0
 8007b4a:	2d00      	cmp	r5, #0
 8007b4c:	d14e      	bne.n	8007bec <_strtod_l+0x38c>
 8007b4e:	9908      	ldr	r1, [sp, #32]
 8007b50:	4308      	orrs	r0, r1
 8007b52:	f47f aebe 	bne.w	80078d2 <_strtod_l+0x72>
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	f47f aed4 	bne.w	8007904 <_strtod_l+0xa4>
 8007b5c:	2a69      	cmp	r2, #105	@ 0x69
 8007b5e:	d028      	beq.n	8007bb2 <_strtod_l+0x352>
 8007b60:	dc25      	bgt.n	8007bae <_strtod_l+0x34e>
 8007b62:	2a49      	cmp	r2, #73	@ 0x49
 8007b64:	d025      	beq.n	8007bb2 <_strtod_l+0x352>
 8007b66:	2a4e      	cmp	r2, #78	@ 0x4e
 8007b68:	f47f aecc 	bne.w	8007904 <_strtod_l+0xa4>
 8007b6c:	4999      	ldr	r1, [pc, #612]	@ (8007dd4 <_strtod_l+0x574>)
 8007b6e:	a819      	add	r0, sp, #100	@ 0x64
 8007b70:	f001 fcde 	bl	8009530 <__match>
 8007b74:	2800      	cmp	r0, #0
 8007b76:	f43f aec5 	beq.w	8007904 <_strtod_l+0xa4>
 8007b7a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007b7c:	781b      	ldrb	r3, [r3, #0]
 8007b7e:	2b28      	cmp	r3, #40	@ 0x28
 8007b80:	d12e      	bne.n	8007be0 <_strtod_l+0x380>
 8007b82:	4995      	ldr	r1, [pc, #596]	@ (8007dd8 <_strtod_l+0x578>)
 8007b84:	aa1c      	add	r2, sp, #112	@ 0x70
 8007b86:	a819      	add	r0, sp, #100	@ 0x64
 8007b88:	f001 fce6 	bl	8009558 <__hexnan>
 8007b8c:	2805      	cmp	r0, #5
 8007b8e:	d127      	bne.n	8007be0 <_strtod_l+0x380>
 8007b90:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007b92:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007b96:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007b9a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007b9e:	e698      	b.n	80078d2 <_strtod_l+0x72>
 8007ba0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007ba2:	fb08 2101 	mla	r1, r8, r1, r2
 8007ba6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007baa:	9209      	str	r2, [sp, #36]	@ 0x24
 8007bac:	e7b5      	b.n	8007b1a <_strtod_l+0x2ba>
 8007bae:	2a6e      	cmp	r2, #110	@ 0x6e
 8007bb0:	e7da      	b.n	8007b68 <_strtod_l+0x308>
 8007bb2:	498a      	ldr	r1, [pc, #552]	@ (8007ddc <_strtod_l+0x57c>)
 8007bb4:	a819      	add	r0, sp, #100	@ 0x64
 8007bb6:	f001 fcbb 	bl	8009530 <__match>
 8007bba:	2800      	cmp	r0, #0
 8007bbc:	f43f aea2 	beq.w	8007904 <_strtod_l+0xa4>
 8007bc0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007bc2:	4987      	ldr	r1, [pc, #540]	@ (8007de0 <_strtod_l+0x580>)
 8007bc4:	3b01      	subs	r3, #1
 8007bc6:	a819      	add	r0, sp, #100	@ 0x64
 8007bc8:	9319      	str	r3, [sp, #100]	@ 0x64
 8007bca:	f001 fcb1 	bl	8009530 <__match>
 8007bce:	b910      	cbnz	r0, 8007bd6 <_strtod_l+0x376>
 8007bd0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007bd2:	3301      	adds	r3, #1
 8007bd4:	9319      	str	r3, [sp, #100]	@ 0x64
 8007bd6:	f04f 0a00 	mov.w	sl, #0
 8007bda:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8007de4 <_strtod_l+0x584>
 8007bde:	e678      	b.n	80078d2 <_strtod_l+0x72>
 8007be0:	4881      	ldr	r0, [pc, #516]	@ (8007de8 <_strtod_l+0x588>)
 8007be2:	f001 f9e3 	bl	8008fac <nan>
 8007be6:	4682      	mov	sl, r0
 8007be8:	468b      	mov	fp, r1
 8007bea:	e672      	b.n	80078d2 <_strtod_l+0x72>
 8007bec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007bee:	f1b9 0f00 	cmp.w	r9, #0
 8007bf2:	bf08      	it	eq
 8007bf4:	46a9      	moveq	r9, r5
 8007bf6:	eba8 0303 	sub.w	r3, r8, r3
 8007bfa:	2d10      	cmp	r5, #16
 8007bfc:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8007bfe:	462c      	mov	r4, r5
 8007c00:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c02:	bfa8      	it	ge
 8007c04:	2410      	movge	r4, #16
 8007c06:	f7f8 fbf7 	bl	80003f8 <__aeabi_ui2d>
 8007c0a:	2d09      	cmp	r5, #9
 8007c0c:	4682      	mov	sl, r0
 8007c0e:	468b      	mov	fp, r1
 8007c10:	dc11      	bgt.n	8007c36 <_strtod_l+0x3d6>
 8007c12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	f43f ae5c 	beq.w	80078d2 <_strtod_l+0x72>
 8007c1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c1c:	dd76      	ble.n	8007d0c <_strtod_l+0x4ac>
 8007c1e:	2b16      	cmp	r3, #22
 8007c20:	dc5d      	bgt.n	8007cde <_strtod_l+0x47e>
 8007c22:	4972      	ldr	r1, [pc, #456]	@ (8007dec <_strtod_l+0x58c>)
 8007c24:	4652      	mov	r2, sl
 8007c26:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007c2a:	465b      	mov	r3, fp
 8007c2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007c30:	f7f8 fc5c 	bl	80004ec <__aeabi_dmul>
 8007c34:	e7d7      	b.n	8007be6 <_strtod_l+0x386>
 8007c36:	4b6d      	ldr	r3, [pc, #436]	@ (8007dec <_strtod_l+0x58c>)
 8007c38:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007c3c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007c40:	f7f8 fc54 	bl	80004ec <__aeabi_dmul>
 8007c44:	4682      	mov	sl, r0
 8007c46:	4638      	mov	r0, r7
 8007c48:	468b      	mov	fp, r1
 8007c4a:	f7f8 fbd5 	bl	80003f8 <__aeabi_ui2d>
 8007c4e:	4602      	mov	r2, r0
 8007c50:	460b      	mov	r3, r1
 8007c52:	4650      	mov	r0, sl
 8007c54:	4659      	mov	r1, fp
 8007c56:	f7f8 fa93 	bl	8000180 <__adddf3>
 8007c5a:	2d0f      	cmp	r5, #15
 8007c5c:	4682      	mov	sl, r0
 8007c5e:	468b      	mov	fp, r1
 8007c60:	ddd7      	ble.n	8007c12 <_strtod_l+0x3b2>
 8007c62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c64:	1b2c      	subs	r4, r5, r4
 8007c66:	441c      	add	r4, r3
 8007c68:	2c00      	cmp	r4, #0
 8007c6a:	f340 8093 	ble.w	8007d94 <_strtod_l+0x534>
 8007c6e:	f014 030f 	ands.w	r3, r4, #15
 8007c72:	d00a      	beq.n	8007c8a <_strtod_l+0x42a>
 8007c74:	495d      	ldr	r1, [pc, #372]	@ (8007dec <_strtod_l+0x58c>)
 8007c76:	4652      	mov	r2, sl
 8007c78:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007c7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007c80:	465b      	mov	r3, fp
 8007c82:	f7f8 fc33 	bl	80004ec <__aeabi_dmul>
 8007c86:	4682      	mov	sl, r0
 8007c88:	468b      	mov	fp, r1
 8007c8a:	f034 040f 	bics.w	r4, r4, #15
 8007c8e:	d073      	beq.n	8007d78 <_strtod_l+0x518>
 8007c90:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007c94:	dd49      	ble.n	8007d2a <_strtod_l+0x4ca>
 8007c96:	2400      	movs	r4, #0
 8007c98:	46a0      	mov	r8, r4
 8007c9a:	46a1      	mov	r9, r4
 8007c9c:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007c9e:	2322      	movs	r3, #34	@ 0x22
 8007ca0:	f04f 0a00 	mov.w	sl, #0
 8007ca4:	9a05      	ldr	r2, [sp, #20]
 8007ca6:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8007de4 <_strtod_l+0x584>
 8007caa:	6013      	str	r3, [r2, #0]
 8007cac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	f43f ae0f 	beq.w	80078d2 <_strtod_l+0x72>
 8007cb4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007cb6:	9805      	ldr	r0, [sp, #20]
 8007cb8:	f7ff f950 	bl	8006f5c <_Bfree>
 8007cbc:	4649      	mov	r1, r9
 8007cbe:	9805      	ldr	r0, [sp, #20]
 8007cc0:	f7ff f94c 	bl	8006f5c <_Bfree>
 8007cc4:	4641      	mov	r1, r8
 8007cc6:	9805      	ldr	r0, [sp, #20]
 8007cc8:	f7ff f948 	bl	8006f5c <_Bfree>
 8007ccc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007cce:	9805      	ldr	r0, [sp, #20]
 8007cd0:	f7ff f944 	bl	8006f5c <_Bfree>
 8007cd4:	4621      	mov	r1, r4
 8007cd6:	9805      	ldr	r0, [sp, #20]
 8007cd8:	f7ff f940 	bl	8006f5c <_Bfree>
 8007cdc:	e5f9      	b.n	80078d2 <_strtod_l+0x72>
 8007cde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ce0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8007ce4:	4293      	cmp	r3, r2
 8007ce6:	dbbc      	blt.n	8007c62 <_strtod_l+0x402>
 8007ce8:	4c40      	ldr	r4, [pc, #256]	@ (8007dec <_strtod_l+0x58c>)
 8007cea:	f1c5 050f 	rsb	r5, r5, #15
 8007cee:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007cf2:	4652      	mov	r2, sl
 8007cf4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007cf8:	465b      	mov	r3, fp
 8007cfa:	f7f8 fbf7 	bl	80004ec <__aeabi_dmul>
 8007cfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d00:	1b5d      	subs	r5, r3, r5
 8007d02:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007d06:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007d0a:	e791      	b.n	8007c30 <_strtod_l+0x3d0>
 8007d0c:	3316      	adds	r3, #22
 8007d0e:	dba8      	blt.n	8007c62 <_strtod_l+0x402>
 8007d10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d12:	4650      	mov	r0, sl
 8007d14:	eba3 0808 	sub.w	r8, r3, r8
 8007d18:	4b34      	ldr	r3, [pc, #208]	@ (8007dec <_strtod_l+0x58c>)
 8007d1a:	4659      	mov	r1, fp
 8007d1c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007d20:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007d24:	f7f8 fd0c 	bl	8000740 <__aeabi_ddiv>
 8007d28:	e75d      	b.n	8007be6 <_strtod_l+0x386>
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	4650      	mov	r0, sl
 8007d2e:	4659      	mov	r1, fp
 8007d30:	461e      	mov	r6, r3
 8007d32:	4f2f      	ldr	r7, [pc, #188]	@ (8007df0 <_strtod_l+0x590>)
 8007d34:	1124      	asrs	r4, r4, #4
 8007d36:	2c01      	cmp	r4, #1
 8007d38:	dc21      	bgt.n	8007d7e <_strtod_l+0x51e>
 8007d3a:	b10b      	cbz	r3, 8007d40 <_strtod_l+0x4e0>
 8007d3c:	4682      	mov	sl, r0
 8007d3e:	468b      	mov	fp, r1
 8007d40:	492b      	ldr	r1, [pc, #172]	@ (8007df0 <_strtod_l+0x590>)
 8007d42:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007d46:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007d4a:	4652      	mov	r2, sl
 8007d4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d50:	465b      	mov	r3, fp
 8007d52:	f7f8 fbcb 	bl	80004ec <__aeabi_dmul>
 8007d56:	4b23      	ldr	r3, [pc, #140]	@ (8007de4 <_strtod_l+0x584>)
 8007d58:	460a      	mov	r2, r1
 8007d5a:	400b      	ands	r3, r1
 8007d5c:	4925      	ldr	r1, [pc, #148]	@ (8007df4 <_strtod_l+0x594>)
 8007d5e:	4682      	mov	sl, r0
 8007d60:	428b      	cmp	r3, r1
 8007d62:	d898      	bhi.n	8007c96 <_strtod_l+0x436>
 8007d64:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007d68:	428b      	cmp	r3, r1
 8007d6a:	bf86      	itte	hi
 8007d6c:	f04f 3aff 	movhi.w	sl, #4294967295
 8007d70:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8007df8 <_strtod_l+0x598>
 8007d74:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007d78:	2300      	movs	r3, #0
 8007d7a:	9308      	str	r3, [sp, #32]
 8007d7c:	e076      	b.n	8007e6c <_strtod_l+0x60c>
 8007d7e:	07e2      	lsls	r2, r4, #31
 8007d80:	d504      	bpl.n	8007d8c <_strtod_l+0x52c>
 8007d82:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d86:	f7f8 fbb1 	bl	80004ec <__aeabi_dmul>
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	3601      	adds	r6, #1
 8007d8e:	1064      	asrs	r4, r4, #1
 8007d90:	3708      	adds	r7, #8
 8007d92:	e7d0      	b.n	8007d36 <_strtod_l+0x4d6>
 8007d94:	d0f0      	beq.n	8007d78 <_strtod_l+0x518>
 8007d96:	4264      	negs	r4, r4
 8007d98:	f014 020f 	ands.w	r2, r4, #15
 8007d9c:	d00a      	beq.n	8007db4 <_strtod_l+0x554>
 8007d9e:	4b13      	ldr	r3, [pc, #76]	@ (8007dec <_strtod_l+0x58c>)
 8007da0:	4650      	mov	r0, sl
 8007da2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007da6:	4659      	mov	r1, fp
 8007da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dac:	f7f8 fcc8 	bl	8000740 <__aeabi_ddiv>
 8007db0:	4682      	mov	sl, r0
 8007db2:	468b      	mov	fp, r1
 8007db4:	1124      	asrs	r4, r4, #4
 8007db6:	d0df      	beq.n	8007d78 <_strtod_l+0x518>
 8007db8:	2c1f      	cmp	r4, #31
 8007dba:	dd1f      	ble.n	8007dfc <_strtod_l+0x59c>
 8007dbc:	2400      	movs	r4, #0
 8007dbe:	46a0      	mov	r8, r4
 8007dc0:	46a1      	mov	r9, r4
 8007dc2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007dc4:	2322      	movs	r3, #34	@ 0x22
 8007dc6:	9a05      	ldr	r2, [sp, #20]
 8007dc8:	f04f 0a00 	mov.w	sl, #0
 8007dcc:	f04f 0b00 	mov.w	fp, #0
 8007dd0:	6013      	str	r3, [r2, #0]
 8007dd2:	e76b      	b.n	8007cac <_strtod_l+0x44c>
 8007dd4:	0800a3a4 	.word	0x0800a3a4
 8007dd8:	0800a688 	.word	0x0800a688
 8007ddc:	0800a39c 	.word	0x0800a39c
 8007de0:	0800a3d1 	.word	0x0800a3d1
 8007de4:	7ff00000 	.word	0x7ff00000
 8007de8:	0800a525 	.word	0x0800a525
 8007dec:	0800a5c0 	.word	0x0800a5c0
 8007df0:	0800a598 	.word	0x0800a598
 8007df4:	7ca00000 	.word	0x7ca00000
 8007df8:	7fefffff 	.word	0x7fefffff
 8007dfc:	f014 0310 	ands.w	r3, r4, #16
 8007e00:	bf18      	it	ne
 8007e02:	236a      	movne	r3, #106	@ 0x6a
 8007e04:	4650      	mov	r0, sl
 8007e06:	9308      	str	r3, [sp, #32]
 8007e08:	4659      	mov	r1, fp
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	4e77      	ldr	r6, [pc, #476]	@ (8007fec <_strtod_l+0x78c>)
 8007e0e:	07e7      	lsls	r7, r4, #31
 8007e10:	d504      	bpl.n	8007e1c <_strtod_l+0x5bc>
 8007e12:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007e16:	f7f8 fb69 	bl	80004ec <__aeabi_dmul>
 8007e1a:	2301      	movs	r3, #1
 8007e1c:	1064      	asrs	r4, r4, #1
 8007e1e:	f106 0608 	add.w	r6, r6, #8
 8007e22:	d1f4      	bne.n	8007e0e <_strtod_l+0x5ae>
 8007e24:	b10b      	cbz	r3, 8007e2a <_strtod_l+0x5ca>
 8007e26:	4682      	mov	sl, r0
 8007e28:	468b      	mov	fp, r1
 8007e2a:	9b08      	ldr	r3, [sp, #32]
 8007e2c:	b1b3      	cbz	r3, 8007e5c <_strtod_l+0x5fc>
 8007e2e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007e32:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	4659      	mov	r1, fp
 8007e3a:	dd0f      	ble.n	8007e5c <_strtod_l+0x5fc>
 8007e3c:	2b1f      	cmp	r3, #31
 8007e3e:	dd58      	ble.n	8007ef2 <_strtod_l+0x692>
 8007e40:	2b34      	cmp	r3, #52	@ 0x34
 8007e42:	bfd8      	it	le
 8007e44:	f04f 33ff 	movle.w	r3, #4294967295
 8007e48:	f04f 0a00 	mov.w	sl, #0
 8007e4c:	bfcf      	iteee	gt
 8007e4e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007e52:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007e56:	4093      	lslle	r3, r2
 8007e58:	ea03 0b01 	andle.w	fp, r3, r1
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	2300      	movs	r3, #0
 8007e60:	4650      	mov	r0, sl
 8007e62:	4659      	mov	r1, fp
 8007e64:	f7f8 fdaa 	bl	80009bc <__aeabi_dcmpeq>
 8007e68:	2800      	cmp	r0, #0
 8007e6a:	d1a7      	bne.n	8007dbc <_strtod_l+0x55c>
 8007e6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e6e:	464a      	mov	r2, r9
 8007e70:	9300      	str	r3, [sp, #0]
 8007e72:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007e74:	462b      	mov	r3, r5
 8007e76:	9805      	ldr	r0, [sp, #20]
 8007e78:	f7ff f8d8 	bl	800702c <__s2b>
 8007e7c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8007e7e:	2800      	cmp	r0, #0
 8007e80:	f43f af09 	beq.w	8007c96 <_strtod_l+0x436>
 8007e84:	2400      	movs	r4, #0
 8007e86:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e8a:	2a00      	cmp	r2, #0
 8007e8c:	eba3 0308 	sub.w	r3, r3, r8
 8007e90:	bfa8      	it	ge
 8007e92:	2300      	movge	r3, #0
 8007e94:	46a0      	mov	r8, r4
 8007e96:	9312      	str	r3, [sp, #72]	@ 0x48
 8007e98:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007e9c:	9316      	str	r3, [sp, #88]	@ 0x58
 8007e9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ea0:	9805      	ldr	r0, [sp, #20]
 8007ea2:	6859      	ldr	r1, [r3, #4]
 8007ea4:	f7ff f81a 	bl	8006edc <_Balloc>
 8007ea8:	4681      	mov	r9, r0
 8007eaa:	2800      	cmp	r0, #0
 8007eac:	f43f aef7 	beq.w	8007c9e <_strtod_l+0x43e>
 8007eb0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007eb2:	300c      	adds	r0, #12
 8007eb4:	691a      	ldr	r2, [r3, #16]
 8007eb6:	f103 010c 	add.w	r1, r3, #12
 8007eba:	3202      	adds	r2, #2
 8007ebc:	0092      	lsls	r2, r2, #2
 8007ebe:	f7fe f89e 	bl	8005ffe <memcpy>
 8007ec2:	ab1c      	add	r3, sp, #112	@ 0x70
 8007ec4:	9301      	str	r3, [sp, #4]
 8007ec6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007ec8:	9300      	str	r3, [sp, #0]
 8007eca:	4652      	mov	r2, sl
 8007ecc:	465b      	mov	r3, fp
 8007ece:	9805      	ldr	r0, [sp, #20]
 8007ed0:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007ed4:	f7ff fbd6 	bl	8007684 <__d2b>
 8007ed8:	901a      	str	r0, [sp, #104]	@ 0x68
 8007eda:	2800      	cmp	r0, #0
 8007edc:	f43f aedf 	beq.w	8007c9e <_strtod_l+0x43e>
 8007ee0:	2101      	movs	r1, #1
 8007ee2:	9805      	ldr	r0, [sp, #20]
 8007ee4:	f7ff f938 	bl	8007158 <__i2b>
 8007ee8:	4680      	mov	r8, r0
 8007eea:	b948      	cbnz	r0, 8007f00 <_strtod_l+0x6a0>
 8007eec:	f04f 0800 	mov.w	r8, #0
 8007ef0:	e6d5      	b.n	8007c9e <_strtod_l+0x43e>
 8007ef2:	f04f 32ff 	mov.w	r2, #4294967295
 8007ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8007efa:	ea03 0a0a 	and.w	sl, r3, sl
 8007efe:	e7ad      	b.n	8007e5c <_strtod_l+0x5fc>
 8007f00:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007f02:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007f04:	2d00      	cmp	r5, #0
 8007f06:	bfab      	itete	ge
 8007f08:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007f0a:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007f0c:	18ef      	addge	r7, r5, r3
 8007f0e:	1b5e      	sublt	r6, r3, r5
 8007f10:	9b08      	ldr	r3, [sp, #32]
 8007f12:	bfa8      	it	ge
 8007f14:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007f16:	eba5 0503 	sub.w	r5, r5, r3
 8007f1a:	4415      	add	r5, r2
 8007f1c:	4b34      	ldr	r3, [pc, #208]	@ (8007ff0 <_strtod_l+0x790>)
 8007f1e:	f105 35ff 	add.w	r5, r5, #4294967295
 8007f22:	bfb8      	it	lt
 8007f24:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007f26:	429d      	cmp	r5, r3
 8007f28:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007f2c:	da50      	bge.n	8007fd0 <_strtod_l+0x770>
 8007f2e:	1b5b      	subs	r3, r3, r5
 8007f30:	2b1f      	cmp	r3, #31
 8007f32:	f04f 0101 	mov.w	r1, #1
 8007f36:	eba2 0203 	sub.w	r2, r2, r3
 8007f3a:	dc3d      	bgt.n	8007fb8 <_strtod_l+0x758>
 8007f3c:	fa01 f303 	lsl.w	r3, r1, r3
 8007f40:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007f42:	2300      	movs	r3, #0
 8007f44:	9310      	str	r3, [sp, #64]	@ 0x40
 8007f46:	18bd      	adds	r5, r7, r2
 8007f48:	9b08      	ldr	r3, [sp, #32]
 8007f4a:	42af      	cmp	r7, r5
 8007f4c:	4416      	add	r6, r2
 8007f4e:	441e      	add	r6, r3
 8007f50:	463b      	mov	r3, r7
 8007f52:	bfa8      	it	ge
 8007f54:	462b      	movge	r3, r5
 8007f56:	42b3      	cmp	r3, r6
 8007f58:	bfa8      	it	ge
 8007f5a:	4633      	movge	r3, r6
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	bfc2      	ittt	gt
 8007f60:	1aed      	subgt	r5, r5, r3
 8007f62:	1af6      	subgt	r6, r6, r3
 8007f64:	1aff      	subgt	r7, r7, r3
 8007f66:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	dd16      	ble.n	8007f9a <_strtod_l+0x73a>
 8007f6c:	4641      	mov	r1, r8
 8007f6e:	461a      	mov	r2, r3
 8007f70:	9805      	ldr	r0, [sp, #20]
 8007f72:	f7ff f9a9 	bl	80072c8 <__pow5mult>
 8007f76:	4680      	mov	r8, r0
 8007f78:	2800      	cmp	r0, #0
 8007f7a:	d0b7      	beq.n	8007eec <_strtod_l+0x68c>
 8007f7c:	4601      	mov	r1, r0
 8007f7e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007f80:	9805      	ldr	r0, [sp, #20]
 8007f82:	f7ff f8ff 	bl	8007184 <__multiply>
 8007f86:	900a      	str	r0, [sp, #40]	@ 0x28
 8007f88:	2800      	cmp	r0, #0
 8007f8a:	f43f ae88 	beq.w	8007c9e <_strtod_l+0x43e>
 8007f8e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007f90:	9805      	ldr	r0, [sp, #20]
 8007f92:	f7fe ffe3 	bl	8006f5c <_Bfree>
 8007f96:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f98:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f9a:	2d00      	cmp	r5, #0
 8007f9c:	dc1d      	bgt.n	8007fda <_strtod_l+0x77a>
 8007f9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	dd27      	ble.n	8007ff4 <_strtod_l+0x794>
 8007fa4:	4649      	mov	r1, r9
 8007fa6:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007fa8:	9805      	ldr	r0, [sp, #20]
 8007faa:	f7ff f98d 	bl	80072c8 <__pow5mult>
 8007fae:	4681      	mov	r9, r0
 8007fb0:	bb00      	cbnz	r0, 8007ff4 <_strtod_l+0x794>
 8007fb2:	f04f 0900 	mov.w	r9, #0
 8007fb6:	e672      	b.n	8007c9e <_strtod_l+0x43e>
 8007fb8:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007fbc:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007fc0:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007fc4:	35e2      	adds	r5, #226	@ 0xe2
 8007fc6:	fa01 f305 	lsl.w	r3, r1, r5
 8007fca:	9310      	str	r3, [sp, #64]	@ 0x40
 8007fcc:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007fce:	e7ba      	b.n	8007f46 <_strtod_l+0x6e6>
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	9310      	str	r3, [sp, #64]	@ 0x40
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007fd8:	e7b5      	b.n	8007f46 <_strtod_l+0x6e6>
 8007fda:	462a      	mov	r2, r5
 8007fdc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007fde:	9805      	ldr	r0, [sp, #20]
 8007fe0:	f7ff f9cc 	bl	800737c <__lshift>
 8007fe4:	901a      	str	r0, [sp, #104]	@ 0x68
 8007fe6:	2800      	cmp	r0, #0
 8007fe8:	d1d9      	bne.n	8007f9e <_strtod_l+0x73e>
 8007fea:	e658      	b.n	8007c9e <_strtod_l+0x43e>
 8007fec:	0800a6b0 	.word	0x0800a6b0
 8007ff0:	fffffc02 	.word	0xfffffc02
 8007ff4:	2e00      	cmp	r6, #0
 8007ff6:	dd07      	ble.n	8008008 <_strtod_l+0x7a8>
 8007ff8:	4649      	mov	r1, r9
 8007ffa:	4632      	mov	r2, r6
 8007ffc:	9805      	ldr	r0, [sp, #20]
 8007ffe:	f7ff f9bd 	bl	800737c <__lshift>
 8008002:	4681      	mov	r9, r0
 8008004:	2800      	cmp	r0, #0
 8008006:	d0d4      	beq.n	8007fb2 <_strtod_l+0x752>
 8008008:	2f00      	cmp	r7, #0
 800800a:	dd08      	ble.n	800801e <_strtod_l+0x7be>
 800800c:	4641      	mov	r1, r8
 800800e:	463a      	mov	r2, r7
 8008010:	9805      	ldr	r0, [sp, #20]
 8008012:	f7ff f9b3 	bl	800737c <__lshift>
 8008016:	4680      	mov	r8, r0
 8008018:	2800      	cmp	r0, #0
 800801a:	f43f ae40 	beq.w	8007c9e <_strtod_l+0x43e>
 800801e:	464a      	mov	r2, r9
 8008020:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008022:	9805      	ldr	r0, [sp, #20]
 8008024:	f7ff fa32 	bl	800748c <__mdiff>
 8008028:	4604      	mov	r4, r0
 800802a:	2800      	cmp	r0, #0
 800802c:	f43f ae37 	beq.w	8007c9e <_strtod_l+0x43e>
 8008030:	68c3      	ldr	r3, [r0, #12]
 8008032:	4641      	mov	r1, r8
 8008034:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008036:	2300      	movs	r3, #0
 8008038:	60c3      	str	r3, [r0, #12]
 800803a:	f7ff fa0b 	bl	8007454 <__mcmp>
 800803e:	2800      	cmp	r0, #0
 8008040:	da3d      	bge.n	80080be <_strtod_l+0x85e>
 8008042:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008044:	ea53 030a 	orrs.w	r3, r3, sl
 8008048:	d163      	bne.n	8008112 <_strtod_l+0x8b2>
 800804a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800804e:	2b00      	cmp	r3, #0
 8008050:	d15f      	bne.n	8008112 <_strtod_l+0x8b2>
 8008052:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008056:	0d1b      	lsrs	r3, r3, #20
 8008058:	051b      	lsls	r3, r3, #20
 800805a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800805e:	d958      	bls.n	8008112 <_strtod_l+0x8b2>
 8008060:	6963      	ldr	r3, [r4, #20]
 8008062:	b913      	cbnz	r3, 800806a <_strtod_l+0x80a>
 8008064:	6923      	ldr	r3, [r4, #16]
 8008066:	2b01      	cmp	r3, #1
 8008068:	dd53      	ble.n	8008112 <_strtod_l+0x8b2>
 800806a:	4621      	mov	r1, r4
 800806c:	2201      	movs	r2, #1
 800806e:	9805      	ldr	r0, [sp, #20]
 8008070:	f7ff f984 	bl	800737c <__lshift>
 8008074:	4641      	mov	r1, r8
 8008076:	4604      	mov	r4, r0
 8008078:	f7ff f9ec 	bl	8007454 <__mcmp>
 800807c:	2800      	cmp	r0, #0
 800807e:	dd48      	ble.n	8008112 <_strtod_l+0x8b2>
 8008080:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008084:	9a08      	ldr	r2, [sp, #32]
 8008086:	0d1b      	lsrs	r3, r3, #20
 8008088:	051b      	lsls	r3, r3, #20
 800808a:	2a00      	cmp	r2, #0
 800808c:	d062      	beq.n	8008154 <_strtod_l+0x8f4>
 800808e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008092:	d85f      	bhi.n	8008154 <_strtod_l+0x8f4>
 8008094:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008098:	f67f ae94 	bls.w	8007dc4 <_strtod_l+0x564>
 800809c:	4650      	mov	r0, sl
 800809e:	4659      	mov	r1, fp
 80080a0:	4ba3      	ldr	r3, [pc, #652]	@ (8008330 <_strtod_l+0xad0>)
 80080a2:	2200      	movs	r2, #0
 80080a4:	f7f8 fa22 	bl	80004ec <__aeabi_dmul>
 80080a8:	4ba2      	ldr	r3, [pc, #648]	@ (8008334 <_strtod_l+0xad4>)
 80080aa:	4682      	mov	sl, r0
 80080ac:	400b      	ands	r3, r1
 80080ae:	468b      	mov	fp, r1
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	f47f adff 	bne.w	8007cb4 <_strtod_l+0x454>
 80080b6:	2322      	movs	r3, #34	@ 0x22
 80080b8:	9a05      	ldr	r2, [sp, #20]
 80080ba:	6013      	str	r3, [r2, #0]
 80080bc:	e5fa      	b.n	8007cb4 <_strtod_l+0x454>
 80080be:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80080c2:	d165      	bne.n	8008190 <_strtod_l+0x930>
 80080c4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80080c6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80080ca:	b35a      	cbz	r2, 8008124 <_strtod_l+0x8c4>
 80080cc:	4a9a      	ldr	r2, [pc, #616]	@ (8008338 <_strtod_l+0xad8>)
 80080ce:	4293      	cmp	r3, r2
 80080d0:	d12b      	bne.n	800812a <_strtod_l+0x8ca>
 80080d2:	9b08      	ldr	r3, [sp, #32]
 80080d4:	4651      	mov	r1, sl
 80080d6:	b303      	cbz	r3, 800811a <_strtod_l+0x8ba>
 80080d8:	465a      	mov	r2, fp
 80080da:	4b96      	ldr	r3, [pc, #600]	@ (8008334 <_strtod_l+0xad4>)
 80080dc:	4013      	ands	r3, r2
 80080de:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80080e2:	f04f 32ff 	mov.w	r2, #4294967295
 80080e6:	d81b      	bhi.n	8008120 <_strtod_l+0x8c0>
 80080e8:	0d1b      	lsrs	r3, r3, #20
 80080ea:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80080ee:	fa02 f303 	lsl.w	r3, r2, r3
 80080f2:	4299      	cmp	r1, r3
 80080f4:	d119      	bne.n	800812a <_strtod_l+0x8ca>
 80080f6:	4b91      	ldr	r3, [pc, #580]	@ (800833c <_strtod_l+0xadc>)
 80080f8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80080fa:	429a      	cmp	r2, r3
 80080fc:	d102      	bne.n	8008104 <_strtod_l+0x8a4>
 80080fe:	3101      	adds	r1, #1
 8008100:	f43f adcd 	beq.w	8007c9e <_strtod_l+0x43e>
 8008104:	f04f 0a00 	mov.w	sl, #0
 8008108:	4b8a      	ldr	r3, [pc, #552]	@ (8008334 <_strtod_l+0xad4>)
 800810a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800810c:	401a      	ands	r2, r3
 800810e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008112:	9b08      	ldr	r3, [sp, #32]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d1c1      	bne.n	800809c <_strtod_l+0x83c>
 8008118:	e5cc      	b.n	8007cb4 <_strtod_l+0x454>
 800811a:	f04f 33ff 	mov.w	r3, #4294967295
 800811e:	e7e8      	b.n	80080f2 <_strtod_l+0x892>
 8008120:	4613      	mov	r3, r2
 8008122:	e7e6      	b.n	80080f2 <_strtod_l+0x892>
 8008124:	ea53 030a 	orrs.w	r3, r3, sl
 8008128:	d0aa      	beq.n	8008080 <_strtod_l+0x820>
 800812a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800812c:	b1db      	cbz	r3, 8008166 <_strtod_l+0x906>
 800812e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008130:	4213      	tst	r3, r2
 8008132:	d0ee      	beq.n	8008112 <_strtod_l+0x8b2>
 8008134:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008136:	4650      	mov	r0, sl
 8008138:	4659      	mov	r1, fp
 800813a:	9a08      	ldr	r2, [sp, #32]
 800813c:	b1bb      	cbz	r3, 800816e <_strtod_l+0x90e>
 800813e:	f7ff fb6d 	bl	800781c <sulp>
 8008142:	4602      	mov	r2, r0
 8008144:	460b      	mov	r3, r1
 8008146:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800814a:	f7f8 f819 	bl	8000180 <__adddf3>
 800814e:	4682      	mov	sl, r0
 8008150:	468b      	mov	fp, r1
 8008152:	e7de      	b.n	8008112 <_strtod_l+0x8b2>
 8008154:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008158:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800815c:	f04f 3aff 	mov.w	sl, #4294967295
 8008160:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008164:	e7d5      	b.n	8008112 <_strtod_l+0x8b2>
 8008166:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008168:	ea13 0f0a 	tst.w	r3, sl
 800816c:	e7e1      	b.n	8008132 <_strtod_l+0x8d2>
 800816e:	f7ff fb55 	bl	800781c <sulp>
 8008172:	4602      	mov	r2, r0
 8008174:	460b      	mov	r3, r1
 8008176:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800817a:	f7f7 ffff 	bl	800017c <__aeabi_dsub>
 800817e:	2200      	movs	r2, #0
 8008180:	2300      	movs	r3, #0
 8008182:	4682      	mov	sl, r0
 8008184:	468b      	mov	fp, r1
 8008186:	f7f8 fc19 	bl	80009bc <__aeabi_dcmpeq>
 800818a:	2800      	cmp	r0, #0
 800818c:	d0c1      	beq.n	8008112 <_strtod_l+0x8b2>
 800818e:	e619      	b.n	8007dc4 <_strtod_l+0x564>
 8008190:	4641      	mov	r1, r8
 8008192:	4620      	mov	r0, r4
 8008194:	f7ff face 	bl	8007734 <__ratio>
 8008198:	2200      	movs	r2, #0
 800819a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800819e:	4606      	mov	r6, r0
 80081a0:	460f      	mov	r7, r1
 80081a2:	f7f8 fc1f 	bl	80009e4 <__aeabi_dcmple>
 80081a6:	2800      	cmp	r0, #0
 80081a8:	d06d      	beq.n	8008286 <_strtod_l+0xa26>
 80081aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d178      	bne.n	80082a2 <_strtod_l+0xa42>
 80081b0:	f1ba 0f00 	cmp.w	sl, #0
 80081b4:	d156      	bne.n	8008264 <_strtod_l+0xa04>
 80081b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d158      	bne.n	8008272 <_strtod_l+0xa12>
 80081c0:	2200      	movs	r2, #0
 80081c2:	4630      	mov	r0, r6
 80081c4:	4639      	mov	r1, r7
 80081c6:	4b5e      	ldr	r3, [pc, #376]	@ (8008340 <_strtod_l+0xae0>)
 80081c8:	f7f8 fc02 	bl	80009d0 <__aeabi_dcmplt>
 80081cc:	2800      	cmp	r0, #0
 80081ce:	d157      	bne.n	8008280 <_strtod_l+0xa20>
 80081d0:	4630      	mov	r0, r6
 80081d2:	4639      	mov	r1, r7
 80081d4:	2200      	movs	r2, #0
 80081d6:	4b5b      	ldr	r3, [pc, #364]	@ (8008344 <_strtod_l+0xae4>)
 80081d8:	f7f8 f988 	bl	80004ec <__aeabi_dmul>
 80081dc:	4606      	mov	r6, r0
 80081de:	460f      	mov	r7, r1
 80081e0:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80081e4:	9606      	str	r6, [sp, #24]
 80081e6:	9307      	str	r3, [sp, #28]
 80081e8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80081ec:	4d51      	ldr	r5, [pc, #324]	@ (8008334 <_strtod_l+0xad4>)
 80081ee:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80081f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081f4:	401d      	ands	r5, r3
 80081f6:	4b54      	ldr	r3, [pc, #336]	@ (8008348 <_strtod_l+0xae8>)
 80081f8:	429d      	cmp	r5, r3
 80081fa:	f040 80ab 	bne.w	8008354 <_strtod_l+0xaf4>
 80081fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008200:	4650      	mov	r0, sl
 8008202:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008206:	4659      	mov	r1, fp
 8008208:	f7ff f9d4 	bl	80075b4 <__ulp>
 800820c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008210:	f7f8 f96c 	bl	80004ec <__aeabi_dmul>
 8008214:	4652      	mov	r2, sl
 8008216:	465b      	mov	r3, fp
 8008218:	f7f7 ffb2 	bl	8000180 <__adddf3>
 800821c:	460b      	mov	r3, r1
 800821e:	4945      	ldr	r1, [pc, #276]	@ (8008334 <_strtod_l+0xad4>)
 8008220:	4a4a      	ldr	r2, [pc, #296]	@ (800834c <_strtod_l+0xaec>)
 8008222:	4019      	ands	r1, r3
 8008224:	4291      	cmp	r1, r2
 8008226:	4682      	mov	sl, r0
 8008228:	d942      	bls.n	80082b0 <_strtod_l+0xa50>
 800822a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800822c:	4b43      	ldr	r3, [pc, #268]	@ (800833c <_strtod_l+0xadc>)
 800822e:	429a      	cmp	r2, r3
 8008230:	d103      	bne.n	800823a <_strtod_l+0x9da>
 8008232:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008234:	3301      	adds	r3, #1
 8008236:	f43f ad32 	beq.w	8007c9e <_strtod_l+0x43e>
 800823a:	f04f 3aff 	mov.w	sl, #4294967295
 800823e:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800833c <_strtod_l+0xadc>
 8008242:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008244:	9805      	ldr	r0, [sp, #20]
 8008246:	f7fe fe89 	bl	8006f5c <_Bfree>
 800824a:	4649      	mov	r1, r9
 800824c:	9805      	ldr	r0, [sp, #20]
 800824e:	f7fe fe85 	bl	8006f5c <_Bfree>
 8008252:	4641      	mov	r1, r8
 8008254:	9805      	ldr	r0, [sp, #20]
 8008256:	f7fe fe81 	bl	8006f5c <_Bfree>
 800825a:	4621      	mov	r1, r4
 800825c:	9805      	ldr	r0, [sp, #20]
 800825e:	f7fe fe7d 	bl	8006f5c <_Bfree>
 8008262:	e61c      	b.n	8007e9e <_strtod_l+0x63e>
 8008264:	f1ba 0f01 	cmp.w	sl, #1
 8008268:	d103      	bne.n	8008272 <_strtod_l+0xa12>
 800826a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800826c:	2b00      	cmp	r3, #0
 800826e:	f43f ada9 	beq.w	8007dc4 <_strtod_l+0x564>
 8008272:	2200      	movs	r2, #0
 8008274:	4b36      	ldr	r3, [pc, #216]	@ (8008350 <_strtod_l+0xaf0>)
 8008276:	2600      	movs	r6, #0
 8008278:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800827c:	4f30      	ldr	r7, [pc, #192]	@ (8008340 <_strtod_l+0xae0>)
 800827e:	e7b3      	b.n	80081e8 <_strtod_l+0x988>
 8008280:	2600      	movs	r6, #0
 8008282:	4f30      	ldr	r7, [pc, #192]	@ (8008344 <_strtod_l+0xae4>)
 8008284:	e7ac      	b.n	80081e0 <_strtod_l+0x980>
 8008286:	4630      	mov	r0, r6
 8008288:	4639      	mov	r1, r7
 800828a:	4b2e      	ldr	r3, [pc, #184]	@ (8008344 <_strtod_l+0xae4>)
 800828c:	2200      	movs	r2, #0
 800828e:	f7f8 f92d 	bl	80004ec <__aeabi_dmul>
 8008292:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008294:	4606      	mov	r6, r0
 8008296:	460f      	mov	r7, r1
 8008298:	2b00      	cmp	r3, #0
 800829a:	d0a1      	beq.n	80081e0 <_strtod_l+0x980>
 800829c:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80082a0:	e7a2      	b.n	80081e8 <_strtod_l+0x988>
 80082a2:	2200      	movs	r2, #0
 80082a4:	4b26      	ldr	r3, [pc, #152]	@ (8008340 <_strtod_l+0xae0>)
 80082a6:	4616      	mov	r6, r2
 80082a8:	461f      	mov	r7, r3
 80082aa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80082ae:	e79b      	b.n	80081e8 <_strtod_l+0x988>
 80082b0:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80082b4:	9b08      	ldr	r3, [sp, #32]
 80082b6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d1c1      	bne.n	8008242 <_strtod_l+0x9e2>
 80082be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80082c2:	0d1b      	lsrs	r3, r3, #20
 80082c4:	051b      	lsls	r3, r3, #20
 80082c6:	429d      	cmp	r5, r3
 80082c8:	d1bb      	bne.n	8008242 <_strtod_l+0x9e2>
 80082ca:	4630      	mov	r0, r6
 80082cc:	4639      	mov	r1, r7
 80082ce:	f7f8 fc55 	bl	8000b7c <__aeabi_d2lz>
 80082d2:	f7f8 f8dd 	bl	8000490 <__aeabi_l2d>
 80082d6:	4602      	mov	r2, r0
 80082d8:	460b      	mov	r3, r1
 80082da:	4630      	mov	r0, r6
 80082dc:	4639      	mov	r1, r7
 80082de:	f7f7 ff4d 	bl	800017c <__aeabi_dsub>
 80082e2:	460b      	mov	r3, r1
 80082e4:	4602      	mov	r2, r0
 80082e6:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80082ea:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80082ee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80082f0:	ea46 060a 	orr.w	r6, r6, sl
 80082f4:	431e      	orrs	r6, r3
 80082f6:	d06a      	beq.n	80083ce <_strtod_l+0xb6e>
 80082f8:	a309      	add	r3, pc, #36	@ (adr r3, 8008320 <_strtod_l+0xac0>)
 80082fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082fe:	f7f8 fb67 	bl	80009d0 <__aeabi_dcmplt>
 8008302:	2800      	cmp	r0, #0
 8008304:	f47f acd6 	bne.w	8007cb4 <_strtod_l+0x454>
 8008308:	a307      	add	r3, pc, #28	@ (adr r3, 8008328 <_strtod_l+0xac8>)
 800830a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800830e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008312:	f7f8 fb7b 	bl	8000a0c <__aeabi_dcmpgt>
 8008316:	2800      	cmp	r0, #0
 8008318:	d093      	beq.n	8008242 <_strtod_l+0x9e2>
 800831a:	e4cb      	b.n	8007cb4 <_strtod_l+0x454>
 800831c:	f3af 8000 	nop.w
 8008320:	94a03595 	.word	0x94a03595
 8008324:	3fdfffff 	.word	0x3fdfffff
 8008328:	35afe535 	.word	0x35afe535
 800832c:	3fe00000 	.word	0x3fe00000
 8008330:	39500000 	.word	0x39500000
 8008334:	7ff00000 	.word	0x7ff00000
 8008338:	000fffff 	.word	0x000fffff
 800833c:	7fefffff 	.word	0x7fefffff
 8008340:	3ff00000 	.word	0x3ff00000
 8008344:	3fe00000 	.word	0x3fe00000
 8008348:	7fe00000 	.word	0x7fe00000
 800834c:	7c9fffff 	.word	0x7c9fffff
 8008350:	bff00000 	.word	0xbff00000
 8008354:	9b08      	ldr	r3, [sp, #32]
 8008356:	b323      	cbz	r3, 80083a2 <_strtod_l+0xb42>
 8008358:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800835c:	d821      	bhi.n	80083a2 <_strtod_l+0xb42>
 800835e:	a328      	add	r3, pc, #160	@ (adr r3, 8008400 <_strtod_l+0xba0>)
 8008360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008364:	4630      	mov	r0, r6
 8008366:	4639      	mov	r1, r7
 8008368:	f7f8 fb3c 	bl	80009e4 <__aeabi_dcmple>
 800836c:	b1a0      	cbz	r0, 8008398 <_strtod_l+0xb38>
 800836e:	4639      	mov	r1, r7
 8008370:	4630      	mov	r0, r6
 8008372:	f7f8 fb93 	bl	8000a9c <__aeabi_d2uiz>
 8008376:	2801      	cmp	r0, #1
 8008378:	bf38      	it	cc
 800837a:	2001      	movcc	r0, #1
 800837c:	f7f8 f83c 	bl	80003f8 <__aeabi_ui2d>
 8008380:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008382:	4606      	mov	r6, r0
 8008384:	460f      	mov	r7, r1
 8008386:	b9fb      	cbnz	r3, 80083c8 <_strtod_l+0xb68>
 8008388:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800838c:	9014      	str	r0, [sp, #80]	@ 0x50
 800838e:	9315      	str	r3, [sp, #84]	@ 0x54
 8008390:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008394:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008398:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800839a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800839e:	1b5b      	subs	r3, r3, r5
 80083a0:	9311      	str	r3, [sp, #68]	@ 0x44
 80083a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80083a6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80083aa:	f7ff f903 	bl	80075b4 <__ulp>
 80083ae:	4602      	mov	r2, r0
 80083b0:	460b      	mov	r3, r1
 80083b2:	4650      	mov	r0, sl
 80083b4:	4659      	mov	r1, fp
 80083b6:	f7f8 f899 	bl	80004ec <__aeabi_dmul>
 80083ba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80083be:	f7f7 fedf 	bl	8000180 <__adddf3>
 80083c2:	4682      	mov	sl, r0
 80083c4:	468b      	mov	fp, r1
 80083c6:	e775      	b.n	80082b4 <_strtod_l+0xa54>
 80083c8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80083cc:	e7e0      	b.n	8008390 <_strtod_l+0xb30>
 80083ce:	a30e      	add	r3, pc, #56	@ (adr r3, 8008408 <_strtod_l+0xba8>)
 80083d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083d4:	f7f8 fafc 	bl	80009d0 <__aeabi_dcmplt>
 80083d8:	e79d      	b.n	8008316 <_strtod_l+0xab6>
 80083da:	2300      	movs	r3, #0
 80083dc:	930e      	str	r3, [sp, #56]	@ 0x38
 80083de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80083e0:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80083e2:	6013      	str	r3, [r2, #0]
 80083e4:	f7ff ba79 	b.w	80078da <_strtod_l+0x7a>
 80083e8:	2a65      	cmp	r2, #101	@ 0x65
 80083ea:	f43f ab72 	beq.w	8007ad2 <_strtod_l+0x272>
 80083ee:	2a45      	cmp	r2, #69	@ 0x45
 80083f0:	f43f ab6f 	beq.w	8007ad2 <_strtod_l+0x272>
 80083f4:	2301      	movs	r3, #1
 80083f6:	f7ff bbaa 	b.w	8007b4e <_strtod_l+0x2ee>
 80083fa:	bf00      	nop
 80083fc:	f3af 8000 	nop.w
 8008400:	ffc00000 	.word	0xffc00000
 8008404:	41dfffff 	.word	0x41dfffff
 8008408:	94a03595 	.word	0x94a03595
 800840c:	3fcfffff 	.word	0x3fcfffff

08008410 <_strtod_r>:
 8008410:	4b01      	ldr	r3, [pc, #4]	@ (8008418 <_strtod_r+0x8>)
 8008412:	f7ff ba25 	b.w	8007860 <_strtod_l>
 8008416:	bf00      	nop
 8008418:	2000006c 	.word	0x2000006c

0800841c <__ssputs_r>:
 800841c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008420:	461f      	mov	r7, r3
 8008422:	688e      	ldr	r6, [r1, #8]
 8008424:	4682      	mov	sl, r0
 8008426:	42be      	cmp	r6, r7
 8008428:	460c      	mov	r4, r1
 800842a:	4690      	mov	r8, r2
 800842c:	680b      	ldr	r3, [r1, #0]
 800842e:	d82d      	bhi.n	800848c <__ssputs_r+0x70>
 8008430:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008434:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008438:	d026      	beq.n	8008488 <__ssputs_r+0x6c>
 800843a:	6965      	ldr	r5, [r4, #20]
 800843c:	6909      	ldr	r1, [r1, #16]
 800843e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008442:	eba3 0901 	sub.w	r9, r3, r1
 8008446:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800844a:	1c7b      	adds	r3, r7, #1
 800844c:	444b      	add	r3, r9
 800844e:	106d      	asrs	r5, r5, #1
 8008450:	429d      	cmp	r5, r3
 8008452:	bf38      	it	cc
 8008454:	461d      	movcc	r5, r3
 8008456:	0553      	lsls	r3, r2, #21
 8008458:	d527      	bpl.n	80084aa <__ssputs_r+0x8e>
 800845a:	4629      	mov	r1, r5
 800845c:	f7fe fcb2 	bl	8006dc4 <_malloc_r>
 8008460:	4606      	mov	r6, r0
 8008462:	b360      	cbz	r0, 80084be <__ssputs_r+0xa2>
 8008464:	464a      	mov	r2, r9
 8008466:	6921      	ldr	r1, [r4, #16]
 8008468:	f7fd fdc9 	bl	8005ffe <memcpy>
 800846c:	89a3      	ldrh	r3, [r4, #12]
 800846e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008472:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008476:	81a3      	strh	r3, [r4, #12]
 8008478:	6126      	str	r6, [r4, #16]
 800847a:	444e      	add	r6, r9
 800847c:	6026      	str	r6, [r4, #0]
 800847e:	463e      	mov	r6, r7
 8008480:	6165      	str	r5, [r4, #20]
 8008482:	eba5 0509 	sub.w	r5, r5, r9
 8008486:	60a5      	str	r5, [r4, #8]
 8008488:	42be      	cmp	r6, r7
 800848a:	d900      	bls.n	800848e <__ssputs_r+0x72>
 800848c:	463e      	mov	r6, r7
 800848e:	4632      	mov	r2, r6
 8008490:	4641      	mov	r1, r8
 8008492:	6820      	ldr	r0, [r4, #0]
 8008494:	f000 fd4d 	bl	8008f32 <memmove>
 8008498:	2000      	movs	r0, #0
 800849a:	68a3      	ldr	r3, [r4, #8]
 800849c:	1b9b      	subs	r3, r3, r6
 800849e:	60a3      	str	r3, [r4, #8]
 80084a0:	6823      	ldr	r3, [r4, #0]
 80084a2:	4433      	add	r3, r6
 80084a4:	6023      	str	r3, [r4, #0]
 80084a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084aa:	462a      	mov	r2, r5
 80084ac:	f001 f901 	bl	80096b2 <_realloc_r>
 80084b0:	4606      	mov	r6, r0
 80084b2:	2800      	cmp	r0, #0
 80084b4:	d1e0      	bne.n	8008478 <__ssputs_r+0x5c>
 80084b6:	4650      	mov	r0, sl
 80084b8:	6921      	ldr	r1, [r4, #16]
 80084ba:	f7fe fc11 	bl	8006ce0 <_free_r>
 80084be:	230c      	movs	r3, #12
 80084c0:	f8ca 3000 	str.w	r3, [sl]
 80084c4:	89a3      	ldrh	r3, [r4, #12]
 80084c6:	f04f 30ff 	mov.w	r0, #4294967295
 80084ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084ce:	81a3      	strh	r3, [r4, #12]
 80084d0:	e7e9      	b.n	80084a6 <__ssputs_r+0x8a>
	...

080084d4 <_svfiprintf_r>:
 80084d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084d8:	4698      	mov	r8, r3
 80084da:	898b      	ldrh	r3, [r1, #12]
 80084dc:	4607      	mov	r7, r0
 80084de:	061b      	lsls	r3, r3, #24
 80084e0:	460d      	mov	r5, r1
 80084e2:	4614      	mov	r4, r2
 80084e4:	b09d      	sub	sp, #116	@ 0x74
 80084e6:	d510      	bpl.n	800850a <_svfiprintf_r+0x36>
 80084e8:	690b      	ldr	r3, [r1, #16]
 80084ea:	b973      	cbnz	r3, 800850a <_svfiprintf_r+0x36>
 80084ec:	2140      	movs	r1, #64	@ 0x40
 80084ee:	f7fe fc69 	bl	8006dc4 <_malloc_r>
 80084f2:	6028      	str	r0, [r5, #0]
 80084f4:	6128      	str	r0, [r5, #16]
 80084f6:	b930      	cbnz	r0, 8008506 <_svfiprintf_r+0x32>
 80084f8:	230c      	movs	r3, #12
 80084fa:	603b      	str	r3, [r7, #0]
 80084fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008500:	b01d      	add	sp, #116	@ 0x74
 8008502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008506:	2340      	movs	r3, #64	@ 0x40
 8008508:	616b      	str	r3, [r5, #20]
 800850a:	2300      	movs	r3, #0
 800850c:	9309      	str	r3, [sp, #36]	@ 0x24
 800850e:	2320      	movs	r3, #32
 8008510:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008514:	2330      	movs	r3, #48	@ 0x30
 8008516:	f04f 0901 	mov.w	r9, #1
 800851a:	f8cd 800c 	str.w	r8, [sp, #12]
 800851e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80086b8 <_svfiprintf_r+0x1e4>
 8008522:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008526:	4623      	mov	r3, r4
 8008528:	469a      	mov	sl, r3
 800852a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800852e:	b10a      	cbz	r2, 8008534 <_svfiprintf_r+0x60>
 8008530:	2a25      	cmp	r2, #37	@ 0x25
 8008532:	d1f9      	bne.n	8008528 <_svfiprintf_r+0x54>
 8008534:	ebba 0b04 	subs.w	fp, sl, r4
 8008538:	d00b      	beq.n	8008552 <_svfiprintf_r+0x7e>
 800853a:	465b      	mov	r3, fp
 800853c:	4622      	mov	r2, r4
 800853e:	4629      	mov	r1, r5
 8008540:	4638      	mov	r0, r7
 8008542:	f7ff ff6b 	bl	800841c <__ssputs_r>
 8008546:	3001      	adds	r0, #1
 8008548:	f000 80a7 	beq.w	800869a <_svfiprintf_r+0x1c6>
 800854c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800854e:	445a      	add	r2, fp
 8008550:	9209      	str	r2, [sp, #36]	@ 0x24
 8008552:	f89a 3000 	ldrb.w	r3, [sl]
 8008556:	2b00      	cmp	r3, #0
 8008558:	f000 809f 	beq.w	800869a <_svfiprintf_r+0x1c6>
 800855c:	2300      	movs	r3, #0
 800855e:	f04f 32ff 	mov.w	r2, #4294967295
 8008562:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008566:	f10a 0a01 	add.w	sl, sl, #1
 800856a:	9304      	str	r3, [sp, #16]
 800856c:	9307      	str	r3, [sp, #28]
 800856e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008572:	931a      	str	r3, [sp, #104]	@ 0x68
 8008574:	4654      	mov	r4, sl
 8008576:	2205      	movs	r2, #5
 8008578:	f814 1b01 	ldrb.w	r1, [r4], #1
 800857c:	484e      	ldr	r0, [pc, #312]	@ (80086b8 <_svfiprintf_r+0x1e4>)
 800857e:	f7fd fd30 	bl	8005fe2 <memchr>
 8008582:	9a04      	ldr	r2, [sp, #16]
 8008584:	b9d8      	cbnz	r0, 80085be <_svfiprintf_r+0xea>
 8008586:	06d0      	lsls	r0, r2, #27
 8008588:	bf44      	itt	mi
 800858a:	2320      	movmi	r3, #32
 800858c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008590:	0711      	lsls	r1, r2, #28
 8008592:	bf44      	itt	mi
 8008594:	232b      	movmi	r3, #43	@ 0x2b
 8008596:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800859a:	f89a 3000 	ldrb.w	r3, [sl]
 800859e:	2b2a      	cmp	r3, #42	@ 0x2a
 80085a0:	d015      	beq.n	80085ce <_svfiprintf_r+0xfa>
 80085a2:	4654      	mov	r4, sl
 80085a4:	2000      	movs	r0, #0
 80085a6:	f04f 0c0a 	mov.w	ip, #10
 80085aa:	9a07      	ldr	r2, [sp, #28]
 80085ac:	4621      	mov	r1, r4
 80085ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085b2:	3b30      	subs	r3, #48	@ 0x30
 80085b4:	2b09      	cmp	r3, #9
 80085b6:	d94b      	bls.n	8008650 <_svfiprintf_r+0x17c>
 80085b8:	b1b0      	cbz	r0, 80085e8 <_svfiprintf_r+0x114>
 80085ba:	9207      	str	r2, [sp, #28]
 80085bc:	e014      	b.n	80085e8 <_svfiprintf_r+0x114>
 80085be:	eba0 0308 	sub.w	r3, r0, r8
 80085c2:	fa09 f303 	lsl.w	r3, r9, r3
 80085c6:	4313      	orrs	r3, r2
 80085c8:	46a2      	mov	sl, r4
 80085ca:	9304      	str	r3, [sp, #16]
 80085cc:	e7d2      	b.n	8008574 <_svfiprintf_r+0xa0>
 80085ce:	9b03      	ldr	r3, [sp, #12]
 80085d0:	1d19      	adds	r1, r3, #4
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	9103      	str	r1, [sp, #12]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	bfbb      	ittet	lt
 80085da:	425b      	neglt	r3, r3
 80085dc:	f042 0202 	orrlt.w	r2, r2, #2
 80085e0:	9307      	strge	r3, [sp, #28]
 80085e2:	9307      	strlt	r3, [sp, #28]
 80085e4:	bfb8      	it	lt
 80085e6:	9204      	strlt	r2, [sp, #16]
 80085e8:	7823      	ldrb	r3, [r4, #0]
 80085ea:	2b2e      	cmp	r3, #46	@ 0x2e
 80085ec:	d10a      	bne.n	8008604 <_svfiprintf_r+0x130>
 80085ee:	7863      	ldrb	r3, [r4, #1]
 80085f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80085f2:	d132      	bne.n	800865a <_svfiprintf_r+0x186>
 80085f4:	9b03      	ldr	r3, [sp, #12]
 80085f6:	3402      	adds	r4, #2
 80085f8:	1d1a      	adds	r2, r3, #4
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	9203      	str	r2, [sp, #12]
 80085fe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008602:	9305      	str	r3, [sp, #20]
 8008604:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80086bc <_svfiprintf_r+0x1e8>
 8008608:	2203      	movs	r2, #3
 800860a:	4650      	mov	r0, sl
 800860c:	7821      	ldrb	r1, [r4, #0]
 800860e:	f7fd fce8 	bl	8005fe2 <memchr>
 8008612:	b138      	cbz	r0, 8008624 <_svfiprintf_r+0x150>
 8008614:	2240      	movs	r2, #64	@ 0x40
 8008616:	9b04      	ldr	r3, [sp, #16]
 8008618:	eba0 000a 	sub.w	r0, r0, sl
 800861c:	4082      	lsls	r2, r0
 800861e:	4313      	orrs	r3, r2
 8008620:	3401      	adds	r4, #1
 8008622:	9304      	str	r3, [sp, #16]
 8008624:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008628:	2206      	movs	r2, #6
 800862a:	4825      	ldr	r0, [pc, #148]	@ (80086c0 <_svfiprintf_r+0x1ec>)
 800862c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008630:	f7fd fcd7 	bl	8005fe2 <memchr>
 8008634:	2800      	cmp	r0, #0
 8008636:	d036      	beq.n	80086a6 <_svfiprintf_r+0x1d2>
 8008638:	4b22      	ldr	r3, [pc, #136]	@ (80086c4 <_svfiprintf_r+0x1f0>)
 800863a:	bb1b      	cbnz	r3, 8008684 <_svfiprintf_r+0x1b0>
 800863c:	9b03      	ldr	r3, [sp, #12]
 800863e:	3307      	adds	r3, #7
 8008640:	f023 0307 	bic.w	r3, r3, #7
 8008644:	3308      	adds	r3, #8
 8008646:	9303      	str	r3, [sp, #12]
 8008648:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800864a:	4433      	add	r3, r6
 800864c:	9309      	str	r3, [sp, #36]	@ 0x24
 800864e:	e76a      	b.n	8008526 <_svfiprintf_r+0x52>
 8008650:	460c      	mov	r4, r1
 8008652:	2001      	movs	r0, #1
 8008654:	fb0c 3202 	mla	r2, ip, r2, r3
 8008658:	e7a8      	b.n	80085ac <_svfiprintf_r+0xd8>
 800865a:	2300      	movs	r3, #0
 800865c:	f04f 0c0a 	mov.w	ip, #10
 8008660:	4619      	mov	r1, r3
 8008662:	3401      	adds	r4, #1
 8008664:	9305      	str	r3, [sp, #20]
 8008666:	4620      	mov	r0, r4
 8008668:	f810 2b01 	ldrb.w	r2, [r0], #1
 800866c:	3a30      	subs	r2, #48	@ 0x30
 800866e:	2a09      	cmp	r2, #9
 8008670:	d903      	bls.n	800867a <_svfiprintf_r+0x1a6>
 8008672:	2b00      	cmp	r3, #0
 8008674:	d0c6      	beq.n	8008604 <_svfiprintf_r+0x130>
 8008676:	9105      	str	r1, [sp, #20]
 8008678:	e7c4      	b.n	8008604 <_svfiprintf_r+0x130>
 800867a:	4604      	mov	r4, r0
 800867c:	2301      	movs	r3, #1
 800867e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008682:	e7f0      	b.n	8008666 <_svfiprintf_r+0x192>
 8008684:	ab03      	add	r3, sp, #12
 8008686:	9300      	str	r3, [sp, #0]
 8008688:	462a      	mov	r2, r5
 800868a:	4638      	mov	r0, r7
 800868c:	4b0e      	ldr	r3, [pc, #56]	@ (80086c8 <_svfiprintf_r+0x1f4>)
 800868e:	a904      	add	r1, sp, #16
 8008690:	f7fc fc82 	bl	8004f98 <_printf_float>
 8008694:	1c42      	adds	r2, r0, #1
 8008696:	4606      	mov	r6, r0
 8008698:	d1d6      	bne.n	8008648 <_svfiprintf_r+0x174>
 800869a:	89ab      	ldrh	r3, [r5, #12]
 800869c:	065b      	lsls	r3, r3, #25
 800869e:	f53f af2d 	bmi.w	80084fc <_svfiprintf_r+0x28>
 80086a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80086a4:	e72c      	b.n	8008500 <_svfiprintf_r+0x2c>
 80086a6:	ab03      	add	r3, sp, #12
 80086a8:	9300      	str	r3, [sp, #0]
 80086aa:	462a      	mov	r2, r5
 80086ac:	4638      	mov	r0, r7
 80086ae:	4b06      	ldr	r3, [pc, #24]	@ (80086c8 <_svfiprintf_r+0x1f4>)
 80086b0:	a904      	add	r1, sp, #16
 80086b2:	f7fc ff0f 	bl	80054d4 <_printf_i>
 80086b6:	e7ed      	b.n	8008694 <_svfiprintf_r+0x1c0>
 80086b8:	0800a4b6 	.word	0x0800a4b6
 80086bc:	0800a4bc 	.word	0x0800a4bc
 80086c0:	0800a4c0 	.word	0x0800a4c0
 80086c4:	08004f99 	.word	0x08004f99
 80086c8:	0800841d 	.word	0x0800841d

080086cc <_sungetc_r>:
 80086cc:	b538      	push	{r3, r4, r5, lr}
 80086ce:	1c4b      	adds	r3, r1, #1
 80086d0:	4614      	mov	r4, r2
 80086d2:	d103      	bne.n	80086dc <_sungetc_r+0x10>
 80086d4:	f04f 35ff 	mov.w	r5, #4294967295
 80086d8:	4628      	mov	r0, r5
 80086da:	bd38      	pop	{r3, r4, r5, pc}
 80086dc:	8993      	ldrh	r3, [r2, #12]
 80086de:	b2cd      	uxtb	r5, r1
 80086e0:	f023 0320 	bic.w	r3, r3, #32
 80086e4:	8193      	strh	r3, [r2, #12]
 80086e6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80086e8:	6852      	ldr	r2, [r2, #4]
 80086ea:	b18b      	cbz	r3, 8008710 <_sungetc_r+0x44>
 80086ec:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80086ee:	4293      	cmp	r3, r2
 80086f0:	dd08      	ble.n	8008704 <_sungetc_r+0x38>
 80086f2:	6823      	ldr	r3, [r4, #0]
 80086f4:	1e5a      	subs	r2, r3, #1
 80086f6:	6022      	str	r2, [r4, #0]
 80086f8:	f803 5c01 	strb.w	r5, [r3, #-1]
 80086fc:	6863      	ldr	r3, [r4, #4]
 80086fe:	3301      	adds	r3, #1
 8008700:	6063      	str	r3, [r4, #4]
 8008702:	e7e9      	b.n	80086d8 <_sungetc_r+0xc>
 8008704:	4621      	mov	r1, r4
 8008706:	f000 fbdc 	bl	8008ec2 <__submore>
 800870a:	2800      	cmp	r0, #0
 800870c:	d0f1      	beq.n	80086f2 <_sungetc_r+0x26>
 800870e:	e7e1      	b.n	80086d4 <_sungetc_r+0x8>
 8008710:	6921      	ldr	r1, [r4, #16]
 8008712:	6823      	ldr	r3, [r4, #0]
 8008714:	b151      	cbz	r1, 800872c <_sungetc_r+0x60>
 8008716:	4299      	cmp	r1, r3
 8008718:	d208      	bcs.n	800872c <_sungetc_r+0x60>
 800871a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800871e:	42a9      	cmp	r1, r5
 8008720:	d104      	bne.n	800872c <_sungetc_r+0x60>
 8008722:	3b01      	subs	r3, #1
 8008724:	3201      	adds	r2, #1
 8008726:	6023      	str	r3, [r4, #0]
 8008728:	6062      	str	r2, [r4, #4]
 800872a:	e7d5      	b.n	80086d8 <_sungetc_r+0xc>
 800872c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8008730:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008734:	6363      	str	r3, [r4, #52]	@ 0x34
 8008736:	2303      	movs	r3, #3
 8008738:	63a3      	str	r3, [r4, #56]	@ 0x38
 800873a:	4623      	mov	r3, r4
 800873c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008740:	6023      	str	r3, [r4, #0]
 8008742:	2301      	movs	r3, #1
 8008744:	e7dc      	b.n	8008700 <_sungetc_r+0x34>

08008746 <__ssrefill_r>:
 8008746:	b510      	push	{r4, lr}
 8008748:	460c      	mov	r4, r1
 800874a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800874c:	b169      	cbz	r1, 800876a <__ssrefill_r+0x24>
 800874e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008752:	4299      	cmp	r1, r3
 8008754:	d001      	beq.n	800875a <__ssrefill_r+0x14>
 8008756:	f7fe fac3 	bl	8006ce0 <_free_r>
 800875a:	2000      	movs	r0, #0
 800875c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800875e:	6360      	str	r0, [r4, #52]	@ 0x34
 8008760:	6063      	str	r3, [r4, #4]
 8008762:	b113      	cbz	r3, 800876a <__ssrefill_r+0x24>
 8008764:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008766:	6023      	str	r3, [r4, #0]
 8008768:	bd10      	pop	{r4, pc}
 800876a:	6923      	ldr	r3, [r4, #16]
 800876c:	f04f 30ff 	mov.w	r0, #4294967295
 8008770:	6023      	str	r3, [r4, #0]
 8008772:	2300      	movs	r3, #0
 8008774:	6063      	str	r3, [r4, #4]
 8008776:	89a3      	ldrh	r3, [r4, #12]
 8008778:	f043 0320 	orr.w	r3, r3, #32
 800877c:	81a3      	strh	r3, [r4, #12]
 800877e:	e7f3      	b.n	8008768 <__ssrefill_r+0x22>

08008780 <__ssvfiscanf_r>:
 8008780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008784:	460c      	mov	r4, r1
 8008786:	2100      	movs	r1, #0
 8008788:	4606      	mov	r6, r0
 800878a:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800878e:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8008792:	49ab      	ldr	r1, [pc, #684]	@ (8008a40 <__ssvfiscanf_r+0x2c0>)
 8008794:	f10d 0804 	add.w	r8, sp, #4
 8008798:	91a0      	str	r1, [sp, #640]	@ 0x280
 800879a:	49aa      	ldr	r1, [pc, #680]	@ (8008a44 <__ssvfiscanf_r+0x2c4>)
 800879c:	4faa      	ldr	r7, [pc, #680]	@ (8008a48 <__ssvfiscanf_r+0x2c8>)
 800879e:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80087a2:	91a1      	str	r1, [sp, #644]	@ 0x284
 80087a4:	9300      	str	r3, [sp, #0]
 80087a6:	f892 9000 	ldrb.w	r9, [r2]
 80087aa:	f1b9 0f00 	cmp.w	r9, #0
 80087ae:	f000 8159 	beq.w	8008a64 <__ssvfiscanf_r+0x2e4>
 80087b2:	f817 3009 	ldrb.w	r3, [r7, r9]
 80087b6:	1c55      	adds	r5, r2, #1
 80087b8:	f013 0308 	ands.w	r3, r3, #8
 80087bc:	d019      	beq.n	80087f2 <__ssvfiscanf_r+0x72>
 80087be:	6863      	ldr	r3, [r4, #4]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	dd0f      	ble.n	80087e4 <__ssvfiscanf_r+0x64>
 80087c4:	6823      	ldr	r3, [r4, #0]
 80087c6:	781a      	ldrb	r2, [r3, #0]
 80087c8:	5cba      	ldrb	r2, [r7, r2]
 80087ca:	0712      	lsls	r2, r2, #28
 80087cc:	d401      	bmi.n	80087d2 <__ssvfiscanf_r+0x52>
 80087ce:	462a      	mov	r2, r5
 80087d0:	e7e9      	b.n	80087a6 <__ssvfiscanf_r+0x26>
 80087d2:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80087d4:	3301      	adds	r3, #1
 80087d6:	3201      	adds	r2, #1
 80087d8:	9245      	str	r2, [sp, #276]	@ 0x114
 80087da:	6862      	ldr	r2, [r4, #4]
 80087dc:	6023      	str	r3, [r4, #0]
 80087de:	3a01      	subs	r2, #1
 80087e0:	6062      	str	r2, [r4, #4]
 80087e2:	e7ec      	b.n	80087be <__ssvfiscanf_r+0x3e>
 80087e4:	4621      	mov	r1, r4
 80087e6:	4630      	mov	r0, r6
 80087e8:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80087ea:	4798      	blx	r3
 80087ec:	2800      	cmp	r0, #0
 80087ee:	d0e9      	beq.n	80087c4 <__ssvfiscanf_r+0x44>
 80087f0:	e7ed      	b.n	80087ce <__ssvfiscanf_r+0x4e>
 80087f2:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 80087f6:	f040 8086 	bne.w	8008906 <__ssvfiscanf_r+0x186>
 80087fa:	9341      	str	r3, [sp, #260]	@ 0x104
 80087fc:	9343      	str	r3, [sp, #268]	@ 0x10c
 80087fe:	7853      	ldrb	r3, [r2, #1]
 8008800:	2b2a      	cmp	r3, #42	@ 0x2a
 8008802:	bf04      	itt	eq
 8008804:	2310      	moveq	r3, #16
 8008806:	1c95      	addeq	r5, r2, #2
 8008808:	f04f 020a 	mov.w	r2, #10
 800880c:	bf08      	it	eq
 800880e:	9341      	streq	r3, [sp, #260]	@ 0x104
 8008810:	46aa      	mov	sl, r5
 8008812:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8008816:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800881a:	2b09      	cmp	r3, #9
 800881c:	d91e      	bls.n	800885c <__ssvfiscanf_r+0xdc>
 800881e:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 8008a4c <__ssvfiscanf_r+0x2cc>
 8008822:	2203      	movs	r2, #3
 8008824:	4658      	mov	r0, fp
 8008826:	f7fd fbdc 	bl	8005fe2 <memchr>
 800882a:	b138      	cbz	r0, 800883c <__ssvfiscanf_r+0xbc>
 800882c:	2301      	movs	r3, #1
 800882e:	4655      	mov	r5, sl
 8008830:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008832:	eba0 000b 	sub.w	r0, r0, fp
 8008836:	4083      	lsls	r3, r0
 8008838:	4313      	orrs	r3, r2
 800883a:	9341      	str	r3, [sp, #260]	@ 0x104
 800883c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008840:	2b78      	cmp	r3, #120	@ 0x78
 8008842:	d806      	bhi.n	8008852 <__ssvfiscanf_r+0xd2>
 8008844:	2b57      	cmp	r3, #87	@ 0x57
 8008846:	d810      	bhi.n	800886a <__ssvfiscanf_r+0xea>
 8008848:	2b25      	cmp	r3, #37	@ 0x25
 800884a:	d05c      	beq.n	8008906 <__ssvfiscanf_r+0x186>
 800884c:	d856      	bhi.n	80088fc <__ssvfiscanf_r+0x17c>
 800884e:	2b00      	cmp	r3, #0
 8008850:	d074      	beq.n	800893c <__ssvfiscanf_r+0x1bc>
 8008852:	2303      	movs	r3, #3
 8008854:	9347      	str	r3, [sp, #284]	@ 0x11c
 8008856:	230a      	movs	r3, #10
 8008858:	9342      	str	r3, [sp, #264]	@ 0x108
 800885a:	e087      	b.n	800896c <__ssvfiscanf_r+0x1ec>
 800885c:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800885e:	4655      	mov	r5, sl
 8008860:	fb02 1103 	mla	r1, r2, r3, r1
 8008864:	3930      	subs	r1, #48	@ 0x30
 8008866:	9143      	str	r1, [sp, #268]	@ 0x10c
 8008868:	e7d2      	b.n	8008810 <__ssvfiscanf_r+0x90>
 800886a:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800886e:	2a20      	cmp	r2, #32
 8008870:	d8ef      	bhi.n	8008852 <__ssvfiscanf_r+0xd2>
 8008872:	a101      	add	r1, pc, #4	@ (adr r1, 8008878 <__ssvfiscanf_r+0xf8>)
 8008874:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008878:	0800894b 	.word	0x0800894b
 800887c:	08008853 	.word	0x08008853
 8008880:	08008853 	.word	0x08008853
 8008884:	080089a5 	.word	0x080089a5
 8008888:	08008853 	.word	0x08008853
 800888c:	08008853 	.word	0x08008853
 8008890:	08008853 	.word	0x08008853
 8008894:	08008853 	.word	0x08008853
 8008898:	08008853 	.word	0x08008853
 800889c:	08008853 	.word	0x08008853
 80088a0:	08008853 	.word	0x08008853
 80088a4:	080089bb 	.word	0x080089bb
 80088a8:	080089a1 	.word	0x080089a1
 80088ac:	08008903 	.word	0x08008903
 80088b0:	08008903 	.word	0x08008903
 80088b4:	08008903 	.word	0x08008903
 80088b8:	08008853 	.word	0x08008853
 80088bc:	0800895d 	.word	0x0800895d
 80088c0:	08008853 	.word	0x08008853
 80088c4:	08008853 	.word	0x08008853
 80088c8:	08008853 	.word	0x08008853
 80088cc:	08008853 	.word	0x08008853
 80088d0:	080089cb 	.word	0x080089cb
 80088d4:	08008965 	.word	0x08008965
 80088d8:	08008943 	.word	0x08008943
 80088dc:	08008853 	.word	0x08008853
 80088e0:	08008853 	.word	0x08008853
 80088e4:	080089c7 	.word	0x080089c7
 80088e8:	08008853 	.word	0x08008853
 80088ec:	080089a1 	.word	0x080089a1
 80088f0:	08008853 	.word	0x08008853
 80088f4:	08008853 	.word	0x08008853
 80088f8:	0800894b 	.word	0x0800894b
 80088fc:	3b45      	subs	r3, #69	@ 0x45
 80088fe:	2b02      	cmp	r3, #2
 8008900:	d8a7      	bhi.n	8008852 <__ssvfiscanf_r+0xd2>
 8008902:	2305      	movs	r3, #5
 8008904:	e031      	b.n	800896a <__ssvfiscanf_r+0x1ea>
 8008906:	6863      	ldr	r3, [r4, #4]
 8008908:	2b00      	cmp	r3, #0
 800890a:	dd0d      	ble.n	8008928 <__ssvfiscanf_r+0x1a8>
 800890c:	6823      	ldr	r3, [r4, #0]
 800890e:	781a      	ldrb	r2, [r3, #0]
 8008910:	454a      	cmp	r2, r9
 8008912:	f040 80a7 	bne.w	8008a64 <__ssvfiscanf_r+0x2e4>
 8008916:	3301      	adds	r3, #1
 8008918:	6862      	ldr	r2, [r4, #4]
 800891a:	6023      	str	r3, [r4, #0]
 800891c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800891e:	3a01      	subs	r2, #1
 8008920:	3301      	adds	r3, #1
 8008922:	6062      	str	r2, [r4, #4]
 8008924:	9345      	str	r3, [sp, #276]	@ 0x114
 8008926:	e752      	b.n	80087ce <__ssvfiscanf_r+0x4e>
 8008928:	4621      	mov	r1, r4
 800892a:	4630      	mov	r0, r6
 800892c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800892e:	4798      	blx	r3
 8008930:	2800      	cmp	r0, #0
 8008932:	d0eb      	beq.n	800890c <__ssvfiscanf_r+0x18c>
 8008934:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8008936:	2800      	cmp	r0, #0
 8008938:	f040 808c 	bne.w	8008a54 <__ssvfiscanf_r+0x2d4>
 800893c:	f04f 30ff 	mov.w	r0, #4294967295
 8008940:	e08c      	b.n	8008a5c <__ssvfiscanf_r+0x2dc>
 8008942:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008944:	f042 0220 	orr.w	r2, r2, #32
 8008948:	9241      	str	r2, [sp, #260]	@ 0x104
 800894a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800894c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008950:	9241      	str	r2, [sp, #260]	@ 0x104
 8008952:	2210      	movs	r2, #16
 8008954:	2b6e      	cmp	r3, #110	@ 0x6e
 8008956:	9242      	str	r2, [sp, #264]	@ 0x108
 8008958:	d902      	bls.n	8008960 <__ssvfiscanf_r+0x1e0>
 800895a:	e005      	b.n	8008968 <__ssvfiscanf_r+0x1e8>
 800895c:	2300      	movs	r3, #0
 800895e:	9342      	str	r3, [sp, #264]	@ 0x108
 8008960:	2303      	movs	r3, #3
 8008962:	e002      	b.n	800896a <__ssvfiscanf_r+0x1ea>
 8008964:	2308      	movs	r3, #8
 8008966:	9342      	str	r3, [sp, #264]	@ 0x108
 8008968:	2304      	movs	r3, #4
 800896a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800896c:	6863      	ldr	r3, [r4, #4]
 800896e:	2b00      	cmp	r3, #0
 8008970:	dd39      	ble.n	80089e6 <__ssvfiscanf_r+0x266>
 8008972:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008974:	0659      	lsls	r1, r3, #25
 8008976:	d404      	bmi.n	8008982 <__ssvfiscanf_r+0x202>
 8008978:	6823      	ldr	r3, [r4, #0]
 800897a:	781a      	ldrb	r2, [r3, #0]
 800897c:	5cba      	ldrb	r2, [r7, r2]
 800897e:	0712      	lsls	r2, r2, #28
 8008980:	d438      	bmi.n	80089f4 <__ssvfiscanf_r+0x274>
 8008982:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8008984:	2b02      	cmp	r3, #2
 8008986:	dc47      	bgt.n	8008a18 <__ssvfiscanf_r+0x298>
 8008988:	466b      	mov	r3, sp
 800898a:	4622      	mov	r2, r4
 800898c:	4630      	mov	r0, r6
 800898e:	a941      	add	r1, sp, #260	@ 0x104
 8008990:	f000 f86a 	bl	8008a68 <_scanf_chars>
 8008994:	2801      	cmp	r0, #1
 8008996:	d065      	beq.n	8008a64 <__ssvfiscanf_r+0x2e4>
 8008998:	2802      	cmp	r0, #2
 800899a:	f47f af18 	bne.w	80087ce <__ssvfiscanf_r+0x4e>
 800899e:	e7c9      	b.n	8008934 <__ssvfiscanf_r+0x1b4>
 80089a0:	220a      	movs	r2, #10
 80089a2:	e7d7      	b.n	8008954 <__ssvfiscanf_r+0x1d4>
 80089a4:	4629      	mov	r1, r5
 80089a6:	4640      	mov	r0, r8
 80089a8:	f000 fa52 	bl	8008e50 <__sccl>
 80089ac:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80089ae:	4605      	mov	r5, r0
 80089b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089b4:	9341      	str	r3, [sp, #260]	@ 0x104
 80089b6:	2301      	movs	r3, #1
 80089b8:	e7d7      	b.n	800896a <__ssvfiscanf_r+0x1ea>
 80089ba:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80089bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089c0:	9341      	str	r3, [sp, #260]	@ 0x104
 80089c2:	2300      	movs	r3, #0
 80089c4:	e7d1      	b.n	800896a <__ssvfiscanf_r+0x1ea>
 80089c6:	2302      	movs	r3, #2
 80089c8:	e7cf      	b.n	800896a <__ssvfiscanf_r+0x1ea>
 80089ca:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80089cc:	06c3      	lsls	r3, r0, #27
 80089ce:	f53f aefe 	bmi.w	80087ce <__ssvfiscanf_r+0x4e>
 80089d2:	9b00      	ldr	r3, [sp, #0]
 80089d4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80089d6:	1d19      	adds	r1, r3, #4
 80089d8:	9100      	str	r1, [sp, #0]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	07c0      	lsls	r0, r0, #31
 80089de:	bf4c      	ite	mi
 80089e0:	801a      	strhmi	r2, [r3, #0]
 80089e2:	601a      	strpl	r2, [r3, #0]
 80089e4:	e6f3      	b.n	80087ce <__ssvfiscanf_r+0x4e>
 80089e6:	4621      	mov	r1, r4
 80089e8:	4630      	mov	r0, r6
 80089ea:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80089ec:	4798      	blx	r3
 80089ee:	2800      	cmp	r0, #0
 80089f0:	d0bf      	beq.n	8008972 <__ssvfiscanf_r+0x1f2>
 80089f2:	e79f      	b.n	8008934 <__ssvfiscanf_r+0x1b4>
 80089f4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80089f6:	3201      	adds	r2, #1
 80089f8:	9245      	str	r2, [sp, #276]	@ 0x114
 80089fa:	6862      	ldr	r2, [r4, #4]
 80089fc:	3a01      	subs	r2, #1
 80089fe:	2a00      	cmp	r2, #0
 8008a00:	6062      	str	r2, [r4, #4]
 8008a02:	dd02      	ble.n	8008a0a <__ssvfiscanf_r+0x28a>
 8008a04:	3301      	adds	r3, #1
 8008a06:	6023      	str	r3, [r4, #0]
 8008a08:	e7b6      	b.n	8008978 <__ssvfiscanf_r+0x1f8>
 8008a0a:	4621      	mov	r1, r4
 8008a0c:	4630      	mov	r0, r6
 8008a0e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008a10:	4798      	blx	r3
 8008a12:	2800      	cmp	r0, #0
 8008a14:	d0b0      	beq.n	8008978 <__ssvfiscanf_r+0x1f8>
 8008a16:	e78d      	b.n	8008934 <__ssvfiscanf_r+0x1b4>
 8008a18:	2b04      	cmp	r3, #4
 8008a1a:	dc06      	bgt.n	8008a2a <__ssvfiscanf_r+0x2aa>
 8008a1c:	466b      	mov	r3, sp
 8008a1e:	4622      	mov	r2, r4
 8008a20:	4630      	mov	r0, r6
 8008a22:	a941      	add	r1, sp, #260	@ 0x104
 8008a24:	f000 f87a 	bl	8008b1c <_scanf_i>
 8008a28:	e7b4      	b.n	8008994 <__ssvfiscanf_r+0x214>
 8008a2a:	4b09      	ldr	r3, [pc, #36]	@ (8008a50 <__ssvfiscanf_r+0x2d0>)
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	f43f aece 	beq.w	80087ce <__ssvfiscanf_r+0x4e>
 8008a32:	466b      	mov	r3, sp
 8008a34:	4622      	mov	r2, r4
 8008a36:	4630      	mov	r0, r6
 8008a38:	a941      	add	r1, sp, #260	@ 0x104
 8008a3a:	f7fc fe69 	bl	8005710 <_scanf_float>
 8008a3e:	e7a9      	b.n	8008994 <__ssvfiscanf_r+0x214>
 8008a40:	080086cd 	.word	0x080086cd
 8008a44:	08008747 	.word	0x08008747
 8008a48:	0800a297 	.word	0x0800a297
 8008a4c:	0800a4bc 	.word	0x0800a4bc
 8008a50:	08005711 	.word	0x08005711
 8008a54:	89a3      	ldrh	r3, [r4, #12]
 8008a56:	065b      	lsls	r3, r3, #25
 8008a58:	f53f af70 	bmi.w	800893c <__ssvfiscanf_r+0x1bc>
 8008a5c:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8008a60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a64:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8008a66:	e7f9      	b.n	8008a5c <__ssvfiscanf_r+0x2dc>

08008a68 <_scanf_chars>:
 8008a68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a6c:	4615      	mov	r5, r2
 8008a6e:	688a      	ldr	r2, [r1, #8]
 8008a70:	4680      	mov	r8, r0
 8008a72:	460c      	mov	r4, r1
 8008a74:	b932      	cbnz	r2, 8008a84 <_scanf_chars+0x1c>
 8008a76:	698a      	ldr	r2, [r1, #24]
 8008a78:	2a00      	cmp	r2, #0
 8008a7a:	bf14      	ite	ne
 8008a7c:	f04f 32ff 	movne.w	r2, #4294967295
 8008a80:	2201      	moveq	r2, #1
 8008a82:	608a      	str	r2, [r1, #8]
 8008a84:	2700      	movs	r7, #0
 8008a86:	6822      	ldr	r2, [r4, #0]
 8008a88:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8008b18 <_scanf_chars+0xb0>
 8008a8c:	06d1      	lsls	r1, r2, #27
 8008a8e:	bf5f      	itttt	pl
 8008a90:	681a      	ldrpl	r2, [r3, #0]
 8008a92:	1d11      	addpl	r1, r2, #4
 8008a94:	6019      	strpl	r1, [r3, #0]
 8008a96:	6816      	ldrpl	r6, [r2, #0]
 8008a98:	69a0      	ldr	r0, [r4, #24]
 8008a9a:	b188      	cbz	r0, 8008ac0 <_scanf_chars+0x58>
 8008a9c:	2801      	cmp	r0, #1
 8008a9e:	d107      	bne.n	8008ab0 <_scanf_chars+0x48>
 8008aa0:	682b      	ldr	r3, [r5, #0]
 8008aa2:	781a      	ldrb	r2, [r3, #0]
 8008aa4:	6963      	ldr	r3, [r4, #20]
 8008aa6:	5c9b      	ldrb	r3, [r3, r2]
 8008aa8:	b953      	cbnz	r3, 8008ac0 <_scanf_chars+0x58>
 8008aaa:	2f00      	cmp	r7, #0
 8008aac:	d031      	beq.n	8008b12 <_scanf_chars+0xaa>
 8008aae:	e022      	b.n	8008af6 <_scanf_chars+0x8e>
 8008ab0:	2802      	cmp	r0, #2
 8008ab2:	d120      	bne.n	8008af6 <_scanf_chars+0x8e>
 8008ab4:	682b      	ldr	r3, [r5, #0]
 8008ab6:	781b      	ldrb	r3, [r3, #0]
 8008ab8:	f819 3003 	ldrb.w	r3, [r9, r3]
 8008abc:	071b      	lsls	r3, r3, #28
 8008abe:	d41a      	bmi.n	8008af6 <_scanf_chars+0x8e>
 8008ac0:	6823      	ldr	r3, [r4, #0]
 8008ac2:	3701      	adds	r7, #1
 8008ac4:	06da      	lsls	r2, r3, #27
 8008ac6:	bf5e      	ittt	pl
 8008ac8:	682b      	ldrpl	r3, [r5, #0]
 8008aca:	781b      	ldrbpl	r3, [r3, #0]
 8008acc:	f806 3b01 	strbpl.w	r3, [r6], #1
 8008ad0:	682a      	ldr	r2, [r5, #0]
 8008ad2:	686b      	ldr	r3, [r5, #4]
 8008ad4:	3201      	adds	r2, #1
 8008ad6:	602a      	str	r2, [r5, #0]
 8008ad8:	68a2      	ldr	r2, [r4, #8]
 8008ada:	3b01      	subs	r3, #1
 8008adc:	3a01      	subs	r2, #1
 8008ade:	606b      	str	r3, [r5, #4]
 8008ae0:	60a2      	str	r2, [r4, #8]
 8008ae2:	b142      	cbz	r2, 8008af6 <_scanf_chars+0x8e>
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	dcd7      	bgt.n	8008a98 <_scanf_chars+0x30>
 8008ae8:	4629      	mov	r1, r5
 8008aea:	4640      	mov	r0, r8
 8008aec:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008af0:	4798      	blx	r3
 8008af2:	2800      	cmp	r0, #0
 8008af4:	d0d0      	beq.n	8008a98 <_scanf_chars+0x30>
 8008af6:	6823      	ldr	r3, [r4, #0]
 8008af8:	f013 0310 	ands.w	r3, r3, #16
 8008afc:	d105      	bne.n	8008b0a <_scanf_chars+0xa2>
 8008afe:	68e2      	ldr	r2, [r4, #12]
 8008b00:	3201      	adds	r2, #1
 8008b02:	60e2      	str	r2, [r4, #12]
 8008b04:	69a2      	ldr	r2, [r4, #24]
 8008b06:	b102      	cbz	r2, 8008b0a <_scanf_chars+0xa2>
 8008b08:	7033      	strb	r3, [r6, #0]
 8008b0a:	2000      	movs	r0, #0
 8008b0c:	6923      	ldr	r3, [r4, #16]
 8008b0e:	443b      	add	r3, r7
 8008b10:	6123      	str	r3, [r4, #16]
 8008b12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b16:	bf00      	nop
 8008b18:	0800a297 	.word	0x0800a297

08008b1c <_scanf_i>:
 8008b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b20:	460c      	mov	r4, r1
 8008b22:	4698      	mov	r8, r3
 8008b24:	4b72      	ldr	r3, [pc, #456]	@ (8008cf0 <_scanf_i+0x1d4>)
 8008b26:	b087      	sub	sp, #28
 8008b28:	4682      	mov	sl, r0
 8008b2a:	4616      	mov	r6, r2
 8008b2c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008b30:	ab03      	add	r3, sp, #12
 8008b32:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008b36:	4b6f      	ldr	r3, [pc, #444]	@ (8008cf4 <_scanf_i+0x1d8>)
 8008b38:	69a1      	ldr	r1, [r4, #24]
 8008b3a:	4a6f      	ldr	r2, [pc, #444]	@ (8008cf8 <_scanf_i+0x1dc>)
 8008b3c:	4627      	mov	r7, r4
 8008b3e:	2903      	cmp	r1, #3
 8008b40:	bf08      	it	eq
 8008b42:	461a      	moveq	r2, r3
 8008b44:	68a3      	ldr	r3, [r4, #8]
 8008b46:	9201      	str	r2, [sp, #4]
 8008b48:	1e5a      	subs	r2, r3, #1
 8008b4a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008b4e:	bf81      	itttt	hi
 8008b50:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008b54:	eb03 0905 	addhi.w	r9, r3, r5
 8008b58:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008b5c:	60a3      	strhi	r3, [r4, #8]
 8008b5e:	f857 3b1c 	ldr.w	r3, [r7], #28
 8008b62:	bf98      	it	ls
 8008b64:	f04f 0900 	movls.w	r9, #0
 8008b68:	463d      	mov	r5, r7
 8008b6a:	f04f 0b00 	mov.w	fp, #0
 8008b6e:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8008b72:	6023      	str	r3, [r4, #0]
 8008b74:	6831      	ldr	r1, [r6, #0]
 8008b76:	ab03      	add	r3, sp, #12
 8008b78:	2202      	movs	r2, #2
 8008b7a:	7809      	ldrb	r1, [r1, #0]
 8008b7c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008b80:	f7fd fa2f 	bl	8005fe2 <memchr>
 8008b84:	b328      	cbz	r0, 8008bd2 <_scanf_i+0xb6>
 8008b86:	f1bb 0f01 	cmp.w	fp, #1
 8008b8a:	d159      	bne.n	8008c40 <_scanf_i+0x124>
 8008b8c:	6862      	ldr	r2, [r4, #4]
 8008b8e:	b92a      	cbnz	r2, 8008b9c <_scanf_i+0x80>
 8008b90:	2108      	movs	r1, #8
 8008b92:	6822      	ldr	r2, [r4, #0]
 8008b94:	6061      	str	r1, [r4, #4]
 8008b96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b9a:	6022      	str	r2, [r4, #0]
 8008b9c:	6822      	ldr	r2, [r4, #0]
 8008b9e:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8008ba2:	6022      	str	r2, [r4, #0]
 8008ba4:	68a2      	ldr	r2, [r4, #8]
 8008ba6:	1e51      	subs	r1, r2, #1
 8008ba8:	60a1      	str	r1, [r4, #8]
 8008baa:	b192      	cbz	r2, 8008bd2 <_scanf_i+0xb6>
 8008bac:	6832      	ldr	r2, [r6, #0]
 8008bae:	1c51      	adds	r1, r2, #1
 8008bb0:	6031      	str	r1, [r6, #0]
 8008bb2:	7812      	ldrb	r2, [r2, #0]
 8008bb4:	f805 2b01 	strb.w	r2, [r5], #1
 8008bb8:	6872      	ldr	r2, [r6, #4]
 8008bba:	3a01      	subs	r2, #1
 8008bbc:	2a00      	cmp	r2, #0
 8008bbe:	6072      	str	r2, [r6, #4]
 8008bc0:	dc07      	bgt.n	8008bd2 <_scanf_i+0xb6>
 8008bc2:	4631      	mov	r1, r6
 8008bc4:	4650      	mov	r0, sl
 8008bc6:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8008bca:	4790      	blx	r2
 8008bcc:	2800      	cmp	r0, #0
 8008bce:	f040 8085 	bne.w	8008cdc <_scanf_i+0x1c0>
 8008bd2:	f10b 0b01 	add.w	fp, fp, #1
 8008bd6:	f1bb 0f03 	cmp.w	fp, #3
 8008bda:	d1cb      	bne.n	8008b74 <_scanf_i+0x58>
 8008bdc:	6863      	ldr	r3, [r4, #4]
 8008bde:	b90b      	cbnz	r3, 8008be4 <_scanf_i+0xc8>
 8008be0:	230a      	movs	r3, #10
 8008be2:	6063      	str	r3, [r4, #4]
 8008be4:	6863      	ldr	r3, [r4, #4]
 8008be6:	4945      	ldr	r1, [pc, #276]	@ (8008cfc <_scanf_i+0x1e0>)
 8008be8:	6960      	ldr	r0, [r4, #20]
 8008bea:	1ac9      	subs	r1, r1, r3
 8008bec:	f000 f930 	bl	8008e50 <__sccl>
 8008bf0:	f04f 0b00 	mov.w	fp, #0
 8008bf4:	68a3      	ldr	r3, [r4, #8]
 8008bf6:	6822      	ldr	r2, [r4, #0]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d03d      	beq.n	8008c78 <_scanf_i+0x15c>
 8008bfc:	6831      	ldr	r1, [r6, #0]
 8008bfe:	6960      	ldr	r0, [r4, #20]
 8008c00:	f891 c000 	ldrb.w	ip, [r1]
 8008c04:	f810 000c 	ldrb.w	r0, [r0, ip]
 8008c08:	2800      	cmp	r0, #0
 8008c0a:	d035      	beq.n	8008c78 <_scanf_i+0x15c>
 8008c0c:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8008c10:	d124      	bne.n	8008c5c <_scanf_i+0x140>
 8008c12:	0510      	lsls	r0, r2, #20
 8008c14:	d522      	bpl.n	8008c5c <_scanf_i+0x140>
 8008c16:	f10b 0b01 	add.w	fp, fp, #1
 8008c1a:	f1b9 0f00 	cmp.w	r9, #0
 8008c1e:	d003      	beq.n	8008c28 <_scanf_i+0x10c>
 8008c20:	3301      	adds	r3, #1
 8008c22:	f109 39ff 	add.w	r9, r9, #4294967295
 8008c26:	60a3      	str	r3, [r4, #8]
 8008c28:	6873      	ldr	r3, [r6, #4]
 8008c2a:	3b01      	subs	r3, #1
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	6073      	str	r3, [r6, #4]
 8008c30:	dd1b      	ble.n	8008c6a <_scanf_i+0x14e>
 8008c32:	6833      	ldr	r3, [r6, #0]
 8008c34:	3301      	adds	r3, #1
 8008c36:	6033      	str	r3, [r6, #0]
 8008c38:	68a3      	ldr	r3, [r4, #8]
 8008c3a:	3b01      	subs	r3, #1
 8008c3c:	60a3      	str	r3, [r4, #8]
 8008c3e:	e7d9      	b.n	8008bf4 <_scanf_i+0xd8>
 8008c40:	f1bb 0f02 	cmp.w	fp, #2
 8008c44:	d1ae      	bne.n	8008ba4 <_scanf_i+0x88>
 8008c46:	6822      	ldr	r2, [r4, #0]
 8008c48:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8008c4c:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008c50:	d1c4      	bne.n	8008bdc <_scanf_i+0xc0>
 8008c52:	2110      	movs	r1, #16
 8008c54:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008c58:	6061      	str	r1, [r4, #4]
 8008c5a:	e7a2      	b.n	8008ba2 <_scanf_i+0x86>
 8008c5c:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8008c60:	6022      	str	r2, [r4, #0]
 8008c62:	780b      	ldrb	r3, [r1, #0]
 8008c64:	f805 3b01 	strb.w	r3, [r5], #1
 8008c68:	e7de      	b.n	8008c28 <_scanf_i+0x10c>
 8008c6a:	4631      	mov	r1, r6
 8008c6c:	4650      	mov	r0, sl
 8008c6e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008c72:	4798      	blx	r3
 8008c74:	2800      	cmp	r0, #0
 8008c76:	d0df      	beq.n	8008c38 <_scanf_i+0x11c>
 8008c78:	6823      	ldr	r3, [r4, #0]
 8008c7a:	05d9      	lsls	r1, r3, #23
 8008c7c:	d50d      	bpl.n	8008c9a <_scanf_i+0x17e>
 8008c7e:	42bd      	cmp	r5, r7
 8008c80:	d909      	bls.n	8008c96 <_scanf_i+0x17a>
 8008c82:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008c86:	4632      	mov	r2, r6
 8008c88:	4650      	mov	r0, sl
 8008c8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008c8e:	f105 39ff 	add.w	r9, r5, #4294967295
 8008c92:	4798      	blx	r3
 8008c94:	464d      	mov	r5, r9
 8008c96:	42bd      	cmp	r5, r7
 8008c98:	d028      	beq.n	8008cec <_scanf_i+0x1d0>
 8008c9a:	6822      	ldr	r2, [r4, #0]
 8008c9c:	f012 0210 	ands.w	r2, r2, #16
 8008ca0:	d113      	bne.n	8008cca <_scanf_i+0x1ae>
 8008ca2:	702a      	strb	r2, [r5, #0]
 8008ca4:	4639      	mov	r1, r7
 8008ca6:	6863      	ldr	r3, [r4, #4]
 8008ca8:	4650      	mov	r0, sl
 8008caa:	9e01      	ldr	r6, [sp, #4]
 8008cac:	47b0      	blx	r6
 8008cae:	f8d8 3000 	ldr.w	r3, [r8]
 8008cb2:	6821      	ldr	r1, [r4, #0]
 8008cb4:	1d1a      	adds	r2, r3, #4
 8008cb6:	f8c8 2000 	str.w	r2, [r8]
 8008cba:	f011 0f20 	tst.w	r1, #32
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	d00f      	beq.n	8008ce2 <_scanf_i+0x1c6>
 8008cc2:	6018      	str	r0, [r3, #0]
 8008cc4:	68e3      	ldr	r3, [r4, #12]
 8008cc6:	3301      	adds	r3, #1
 8008cc8:	60e3      	str	r3, [r4, #12]
 8008cca:	2000      	movs	r0, #0
 8008ccc:	6923      	ldr	r3, [r4, #16]
 8008cce:	1bed      	subs	r5, r5, r7
 8008cd0:	445d      	add	r5, fp
 8008cd2:	442b      	add	r3, r5
 8008cd4:	6123      	str	r3, [r4, #16]
 8008cd6:	b007      	add	sp, #28
 8008cd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cdc:	f04f 0b00 	mov.w	fp, #0
 8008ce0:	e7ca      	b.n	8008c78 <_scanf_i+0x15c>
 8008ce2:	07ca      	lsls	r2, r1, #31
 8008ce4:	bf4c      	ite	mi
 8008ce6:	8018      	strhmi	r0, [r3, #0]
 8008ce8:	6018      	strpl	r0, [r3, #0]
 8008cea:	e7eb      	b.n	8008cc4 <_scanf_i+0x1a8>
 8008cec:	2001      	movs	r0, #1
 8008cee:	e7f2      	b.n	8008cd6 <_scanf_i+0x1ba>
 8008cf0:	0800a260 	.word	0x0800a260
 8008cf4:	08004e45 	.word	0x08004e45
 8008cf8:	080097ed 	.word	0x080097ed
 8008cfc:	0800a4d7 	.word	0x0800a4d7

08008d00 <__sflush_r>:
 8008d00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d06:	0716      	lsls	r6, r2, #28
 8008d08:	4605      	mov	r5, r0
 8008d0a:	460c      	mov	r4, r1
 8008d0c:	d454      	bmi.n	8008db8 <__sflush_r+0xb8>
 8008d0e:	684b      	ldr	r3, [r1, #4]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	dc02      	bgt.n	8008d1a <__sflush_r+0x1a>
 8008d14:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	dd48      	ble.n	8008dac <__sflush_r+0xac>
 8008d1a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008d1c:	2e00      	cmp	r6, #0
 8008d1e:	d045      	beq.n	8008dac <__sflush_r+0xac>
 8008d20:	2300      	movs	r3, #0
 8008d22:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008d26:	682f      	ldr	r7, [r5, #0]
 8008d28:	6a21      	ldr	r1, [r4, #32]
 8008d2a:	602b      	str	r3, [r5, #0]
 8008d2c:	d030      	beq.n	8008d90 <__sflush_r+0x90>
 8008d2e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008d30:	89a3      	ldrh	r3, [r4, #12]
 8008d32:	0759      	lsls	r1, r3, #29
 8008d34:	d505      	bpl.n	8008d42 <__sflush_r+0x42>
 8008d36:	6863      	ldr	r3, [r4, #4]
 8008d38:	1ad2      	subs	r2, r2, r3
 8008d3a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008d3c:	b10b      	cbz	r3, 8008d42 <__sflush_r+0x42>
 8008d3e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008d40:	1ad2      	subs	r2, r2, r3
 8008d42:	2300      	movs	r3, #0
 8008d44:	4628      	mov	r0, r5
 8008d46:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008d48:	6a21      	ldr	r1, [r4, #32]
 8008d4a:	47b0      	blx	r6
 8008d4c:	1c43      	adds	r3, r0, #1
 8008d4e:	89a3      	ldrh	r3, [r4, #12]
 8008d50:	d106      	bne.n	8008d60 <__sflush_r+0x60>
 8008d52:	6829      	ldr	r1, [r5, #0]
 8008d54:	291d      	cmp	r1, #29
 8008d56:	d82b      	bhi.n	8008db0 <__sflush_r+0xb0>
 8008d58:	4a28      	ldr	r2, [pc, #160]	@ (8008dfc <__sflush_r+0xfc>)
 8008d5a:	40ca      	lsrs	r2, r1
 8008d5c:	07d6      	lsls	r6, r2, #31
 8008d5e:	d527      	bpl.n	8008db0 <__sflush_r+0xb0>
 8008d60:	2200      	movs	r2, #0
 8008d62:	6062      	str	r2, [r4, #4]
 8008d64:	6922      	ldr	r2, [r4, #16]
 8008d66:	04d9      	lsls	r1, r3, #19
 8008d68:	6022      	str	r2, [r4, #0]
 8008d6a:	d504      	bpl.n	8008d76 <__sflush_r+0x76>
 8008d6c:	1c42      	adds	r2, r0, #1
 8008d6e:	d101      	bne.n	8008d74 <__sflush_r+0x74>
 8008d70:	682b      	ldr	r3, [r5, #0]
 8008d72:	b903      	cbnz	r3, 8008d76 <__sflush_r+0x76>
 8008d74:	6560      	str	r0, [r4, #84]	@ 0x54
 8008d76:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008d78:	602f      	str	r7, [r5, #0]
 8008d7a:	b1b9      	cbz	r1, 8008dac <__sflush_r+0xac>
 8008d7c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008d80:	4299      	cmp	r1, r3
 8008d82:	d002      	beq.n	8008d8a <__sflush_r+0x8a>
 8008d84:	4628      	mov	r0, r5
 8008d86:	f7fd ffab 	bl	8006ce0 <_free_r>
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	6363      	str	r3, [r4, #52]	@ 0x34
 8008d8e:	e00d      	b.n	8008dac <__sflush_r+0xac>
 8008d90:	2301      	movs	r3, #1
 8008d92:	4628      	mov	r0, r5
 8008d94:	47b0      	blx	r6
 8008d96:	4602      	mov	r2, r0
 8008d98:	1c50      	adds	r0, r2, #1
 8008d9a:	d1c9      	bne.n	8008d30 <__sflush_r+0x30>
 8008d9c:	682b      	ldr	r3, [r5, #0]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d0c6      	beq.n	8008d30 <__sflush_r+0x30>
 8008da2:	2b1d      	cmp	r3, #29
 8008da4:	d001      	beq.n	8008daa <__sflush_r+0xaa>
 8008da6:	2b16      	cmp	r3, #22
 8008da8:	d11d      	bne.n	8008de6 <__sflush_r+0xe6>
 8008daa:	602f      	str	r7, [r5, #0]
 8008dac:	2000      	movs	r0, #0
 8008dae:	e021      	b.n	8008df4 <__sflush_r+0xf4>
 8008db0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008db4:	b21b      	sxth	r3, r3
 8008db6:	e01a      	b.n	8008dee <__sflush_r+0xee>
 8008db8:	690f      	ldr	r7, [r1, #16]
 8008dba:	2f00      	cmp	r7, #0
 8008dbc:	d0f6      	beq.n	8008dac <__sflush_r+0xac>
 8008dbe:	0793      	lsls	r3, r2, #30
 8008dc0:	bf18      	it	ne
 8008dc2:	2300      	movne	r3, #0
 8008dc4:	680e      	ldr	r6, [r1, #0]
 8008dc6:	bf08      	it	eq
 8008dc8:	694b      	ldreq	r3, [r1, #20]
 8008dca:	1bf6      	subs	r6, r6, r7
 8008dcc:	600f      	str	r7, [r1, #0]
 8008dce:	608b      	str	r3, [r1, #8]
 8008dd0:	2e00      	cmp	r6, #0
 8008dd2:	ddeb      	ble.n	8008dac <__sflush_r+0xac>
 8008dd4:	4633      	mov	r3, r6
 8008dd6:	463a      	mov	r2, r7
 8008dd8:	4628      	mov	r0, r5
 8008dda:	6a21      	ldr	r1, [r4, #32]
 8008ddc:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008de0:	47e0      	blx	ip
 8008de2:	2800      	cmp	r0, #0
 8008de4:	dc07      	bgt.n	8008df6 <__sflush_r+0xf6>
 8008de6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008dee:	f04f 30ff 	mov.w	r0, #4294967295
 8008df2:	81a3      	strh	r3, [r4, #12]
 8008df4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008df6:	4407      	add	r7, r0
 8008df8:	1a36      	subs	r6, r6, r0
 8008dfa:	e7e9      	b.n	8008dd0 <__sflush_r+0xd0>
 8008dfc:	20400001 	.word	0x20400001

08008e00 <_fflush_r>:
 8008e00:	b538      	push	{r3, r4, r5, lr}
 8008e02:	690b      	ldr	r3, [r1, #16]
 8008e04:	4605      	mov	r5, r0
 8008e06:	460c      	mov	r4, r1
 8008e08:	b913      	cbnz	r3, 8008e10 <_fflush_r+0x10>
 8008e0a:	2500      	movs	r5, #0
 8008e0c:	4628      	mov	r0, r5
 8008e0e:	bd38      	pop	{r3, r4, r5, pc}
 8008e10:	b118      	cbz	r0, 8008e1a <_fflush_r+0x1a>
 8008e12:	6a03      	ldr	r3, [r0, #32]
 8008e14:	b90b      	cbnz	r3, 8008e1a <_fflush_r+0x1a>
 8008e16:	f7fc ff11 	bl	8005c3c <__sinit>
 8008e1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d0f3      	beq.n	8008e0a <_fflush_r+0xa>
 8008e22:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008e24:	07d0      	lsls	r0, r2, #31
 8008e26:	d404      	bmi.n	8008e32 <_fflush_r+0x32>
 8008e28:	0599      	lsls	r1, r3, #22
 8008e2a:	d402      	bmi.n	8008e32 <_fflush_r+0x32>
 8008e2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e2e:	f7fd f8d6 	bl	8005fde <__retarget_lock_acquire_recursive>
 8008e32:	4628      	mov	r0, r5
 8008e34:	4621      	mov	r1, r4
 8008e36:	f7ff ff63 	bl	8008d00 <__sflush_r>
 8008e3a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008e3c:	4605      	mov	r5, r0
 8008e3e:	07da      	lsls	r2, r3, #31
 8008e40:	d4e4      	bmi.n	8008e0c <_fflush_r+0xc>
 8008e42:	89a3      	ldrh	r3, [r4, #12]
 8008e44:	059b      	lsls	r3, r3, #22
 8008e46:	d4e1      	bmi.n	8008e0c <_fflush_r+0xc>
 8008e48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e4a:	f7fd f8c9 	bl	8005fe0 <__retarget_lock_release_recursive>
 8008e4e:	e7dd      	b.n	8008e0c <_fflush_r+0xc>

08008e50 <__sccl>:
 8008e50:	b570      	push	{r4, r5, r6, lr}
 8008e52:	780b      	ldrb	r3, [r1, #0]
 8008e54:	4604      	mov	r4, r0
 8008e56:	2b5e      	cmp	r3, #94	@ 0x5e
 8008e58:	bf0b      	itete	eq
 8008e5a:	784b      	ldrbeq	r3, [r1, #1]
 8008e5c:	1c4a      	addne	r2, r1, #1
 8008e5e:	1c8a      	addeq	r2, r1, #2
 8008e60:	2100      	movne	r1, #0
 8008e62:	bf08      	it	eq
 8008e64:	2101      	moveq	r1, #1
 8008e66:	3801      	subs	r0, #1
 8008e68:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8008e6c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8008e70:	42a8      	cmp	r0, r5
 8008e72:	d1fb      	bne.n	8008e6c <__sccl+0x1c>
 8008e74:	b90b      	cbnz	r3, 8008e7a <__sccl+0x2a>
 8008e76:	1e50      	subs	r0, r2, #1
 8008e78:	bd70      	pop	{r4, r5, r6, pc}
 8008e7a:	f081 0101 	eor.w	r1, r1, #1
 8008e7e:	4610      	mov	r0, r2
 8008e80:	54e1      	strb	r1, [r4, r3]
 8008e82:	4602      	mov	r2, r0
 8008e84:	f812 5b01 	ldrb.w	r5, [r2], #1
 8008e88:	2d2d      	cmp	r5, #45	@ 0x2d
 8008e8a:	d005      	beq.n	8008e98 <__sccl+0x48>
 8008e8c:	2d5d      	cmp	r5, #93	@ 0x5d
 8008e8e:	d016      	beq.n	8008ebe <__sccl+0x6e>
 8008e90:	2d00      	cmp	r5, #0
 8008e92:	d0f1      	beq.n	8008e78 <__sccl+0x28>
 8008e94:	462b      	mov	r3, r5
 8008e96:	e7f2      	b.n	8008e7e <__sccl+0x2e>
 8008e98:	7846      	ldrb	r6, [r0, #1]
 8008e9a:	2e5d      	cmp	r6, #93	@ 0x5d
 8008e9c:	d0fa      	beq.n	8008e94 <__sccl+0x44>
 8008e9e:	42b3      	cmp	r3, r6
 8008ea0:	dcf8      	bgt.n	8008e94 <__sccl+0x44>
 8008ea2:	461a      	mov	r2, r3
 8008ea4:	3002      	adds	r0, #2
 8008ea6:	3201      	adds	r2, #1
 8008ea8:	4296      	cmp	r6, r2
 8008eaa:	54a1      	strb	r1, [r4, r2]
 8008eac:	dcfb      	bgt.n	8008ea6 <__sccl+0x56>
 8008eae:	1af2      	subs	r2, r6, r3
 8008eb0:	3a01      	subs	r2, #1
 8008eb2:	42b3      	cmp	r3, r6
 8008eb4:	bfa8      	it	ge
 8008eb6:	2200      	movge	r2, #0
 8008eb8:	1c5d      	adds	r5, r3, #1
 8008eba:	18ab      	adds	r3, r5, r2
 8008ebc:	e7e1      	b.n	8008e82 <__sccl+0x32>
 8008ebe:	4610      	mov	r0, r2
 8008ec0:	e7da      	b.n	8008e78 <__sccl+0x28>

08008ec2 <__submore>:
 8008ec2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ec6:	460c      	mov	r4, r1
 8008ec8:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8008eca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008ece:	4299      	cmp	r1, r3
 8008ed0:	d11b      	bne.n	8008f0a <__submore+0x48>
 8008ed2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8008ed6:	f7fd ff75 	bl	8006dc4 <_malloc_r>
 8008eda:	b918      	cbnz	r0, 8008ee4 <__submore+0x22>
 8008edc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ee0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ee4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008ee8:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008eea:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8008eee:	6360      	str	r0, [r4, #52]	@ 0x34
 8008ef0:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8008ef4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008ef8:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8008efc:	7043      	strb	r3, [r0, #1]
 8008efe:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008f02:	7003      	strb	r3, [r0, #0]
 8008f04:	6020      	str	r0, [r4, #0]
 8008f06:	2000      	movs	r0, #0
 8008f08:	e7ea      	b.n	8008ee0 <__submore+0x1e>
 8008f0a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8008f0c:	0077      	lsls	r7, r6, #1
 8008f0e:	463a      	mov	r2, r7
 8008f10:	f000 fbcf 	bl	80096b2 <_realloc_r>
 8008f14:	4605      	mov	r5, r0
 8008f16:	2800      	cmp	r0, #0
 8008f18:	d0e0      	beq.n	8008edc <__submore+0x1a>
 8008f1a:	eb00 0806 	add.w	r8, r0, r6
 8008f1e:	4601      	mov	r1, r0
 8008f20:	4632      	mov	r2, r6
 8008f22:	4640      	mov	r0, r8
 8008f24:	f7fd f86b 	bl	8005ffe <memcpy>
 8008f28:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8008f2c:	f8c4 8000 	str.w	r8, [r4]
 8008f30:	e7e9      	b.n	8008f06 <__submore+0x44>

08008f32 <memmove>:
 8008f32:	4288      	cmp	r0, r1
 8008f34:	b510      	push	{r4, lr}
 8008f36:	eb01 0402 	add.w	r4, r1, r2
 8008f3a:	d902      	bls.n	8008f42 <memmove+0x10>
 8008f3c:	4284      	cmp	r4, r0
 8008f3e:	4623      	mov	r3, r4
 8008f40:	d807      	bhi.n	8008f52 <memmove+0x20>
 8008f42:	1e43      	subs	r3, r0, #1
 8008f44:	42a1      	cmp	r1, r4
 8008f46:	d008      	beq.n	8008f5a <memmove+0x28>
 8008f48:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008f4c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008f50:	e7f8      	b.n	8008f44 <memmove+0x12>
 8008f52:	4601      	mov	r1, r0
 8008f54:	4402      	add	r2, r0
 8008f56:	428a      	cmp	r2, r1
 8008f58:	d100      	bne.n	8008f5c <memmove+0x2a>
 8008f5a:	bd10      	pop	{r4, pc}
 8008f5c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008f60:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008f64:	e7f7      	b.n	8008f56 <memmove+0x24>

08008f66 <strncmp>:
 8008f66:	b510      	push	{r4, lr}
 8008f68:	b16a      	cbz	r2, 8008f86 <strncmp+0x20>
 8008f6a:	3901      	subs	r1, #1
 8008f6c:	1884      	adds	r4, r0, r2
 8008f6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f72:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008f76:	429a      	cmp	r2, r3
 8008f78:	d103      	bne.n	8008f82 <strncmp+0x1c>
 8008f7a:	42a0      	cmp	r0, r4
 8008f7c:	d001      	beq.n	8008f82 <strncmp+0x1c>
 8008f7e:	2a00      	cmp	r2, #0
 8008f80:	d1f5      	bne.n	8008f6e <strncmp+0x8>
 8008f82:	1ad0      	subs	r0, r2, r3
 8008f84:	bd10      	pop	{r4, pc}
 8008f86:	4610      	mov	r0, r2
 8008f88:	e7fc      	b.n	8008f84 <strncmp+0x1e>
	...

08008f8c <_sbrk_r>:
 8008f8c:	b538      	push	{r3, r4, r5, lr}
 8008f8e:	2300      	movs	r3, #0
 8008f90:	4d05      	ldr	r5, [pc, #20]	@ (8008fa8 <_sbrk_r+0x1c>)
 8008f92:	4604      	mov	r4, r0
 8008f94:	4608      	mov	r0, r1
 8008f96:	602b      	str	r3, [r5, #0]
 8008f98:	f7f9 fd20 	bl	80029dc <_sbrk>
 8008f9c:	1c43      	adds	r3, r0, #1
 8008f9e:	d102      	bne.n	8008fa6 <_sbrk_r+0x1a>
 8008fa0:	682b      	ldr	r3, [r5, #0]
 8008fa2:	b103      	cbz	r3, 8008fa6 <_sbrk_r+0x1a>
 8008fa4:	6023      	str	r3, [r4, #0]
 8008fa6:	bd38      	pop	{r3, r4, r5, pc}
 8008fa8:	2000043c 	.word	0x2000043c

08008fac <nan>:
 8008fac:	2000      	movs	r0, #0
 8008fae:	4901      	ldr	r1, [pc, #4]	@ (8008fb4 <nan+0x8>)
 8008fb0:	4770      	bx	lr
 8008fb2:	bf00      	nop
 8008fb4:	7ff80000 	.word	0x7ff80000

08008fb8 <__assert_func>:
 8008fb8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008fba:	4614      	mov	r4, r2
 8008fbc:	461a      	mov	r2, r3
 8008fbe:	4b09      	ldr	r3, [pc, #36]	@ (8008fe4 <__assert_func+0x2c>)
 8008fc0:	4605      	mov	r5, r0
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	68d8      	ldr	r0, [r3, #12]
 8008fc6:	b14c      	cbz	r4, 8008fdc <__assert_func+0x24>
 8008fc8:	4b07      	ldr	r3, [pc, #28]	@ (8008fe8 <__assert_func+0x30>)
 8008fca:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008fce:	9100      	str	r1, [sp, #0]
 8008fd0:	462b      	mov	r3, r5
 8008fd2:	4906      	ldr	r1, [pc, #24]	@ (8008fec <__assert_func+0x34>)
 8008fd4:	f000 fc1a 	bl	800980c <fiprintf>
 8008fd8:	f000 fc2a 	bl	8009830 <abort>
 8008fdc:	4b04      	ldr	r3, [pc, #16]	@ (8008ff0 <__assert_func+0x38>)
 8008fde:	461c      	mov	r4, r3
 8008fe0:	e7f3      	b.n	8008fca <__assert_func+0x12>
 8008fe2:	bf00      	nop
 8008fe4:	2000001c 	.word	0x2000001c
 8008fe8:	0800a4ea 	.word	0x0800a4ea
 8008fec:	0800a4f7 	.word	0x0800a4f7
 8008ff0:	0800a525 	.word	0x0800a525

08008ff4 <_calloc_r>:
 8008ff4:	b570      	push	{r4, r5, r6, lr}
 8008ff6:	fba1 5402 	umull	r5, r4, r1, r2
 8008ffa:	b934      	cbnz	r4, 800900a <_calloc_r+0x16>
 8008ffc:	4629      	mov	r1, r5
 8008ffe:	f7fd fee1 	bl	8006dc4 <_malloc_r>
 8009002:	4606      	mov	r6, r0
 8009004:	b928      	cbnz	r0, 8009012 <_calloc_r+0x1e>
 8009006:	4630      	mov	r0, r6
 8009008:	bd70      	pop	{r4, r5, r6, pc}
 800900a:	220c      	movs	r2, #12
 800900c:	2600      	movs	r6, #0
 800900e:	6002      	str	r2, [r0, #0]
 8009010:	e7f9      	b.n	8009006 <_calloc_r+0x12>
 8009012:	462a      	mov	r2, r5
 8009014:	4621      	mov	r1, r4
 8009016:	f7fc ff10 	bl	8005e3a <memset>
 800901a:	e7f4      	b.n	8009006 <_calloc_r+0x12>

0800901c <rshift>:
 800901c:	6903      	ldr	r3, [r0, #16]
 800901e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009022:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009026:	f100 0414 	add.w	r4, r0, #20
 800902a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800902e:	dd46      	ble.n	80090be <rshift+0xa2>
 8009030:	f011 011f 	ands.w	r1, r1, #31
 8009034:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009038:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800903c:	d10c      	bne.n	8009058 <rshift+0x3c>
 800903e:	4629      	mov	r1, r5
 8009040:	f100 0710 	add.w	r7, r0, #16
 8009044:	42b1      	cmp	r1, r6
 8009046:	d335      	bcc.n	80090b4 <rshift+0x98>
 8009048:	1a9b      	subs	r3, r3, r2
 800904a:	009b      	lsls	r3, r3, #2
 800904c:	1eea      	subs	r2, r5, #3
 800904e:	4296      	cmp	r6, r2
 8009050:	bf38      	it	cc
 8009052:	2300      	movcc	r3, #0
 8009054:	4423      	add	r3, r4
 8009056:	e015      	b.n	8009084 <rshift+0x68>
 8009058:	46a1      	mov	r9, r4
 800905a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800905e:	f1c1 0820 	rsb	r8, r1, #32
 8009062:	40cf      	lsrs	r7, r1
 8009064:	f105 0e04 	add.w	lr, r5, #4
 8009068:	4576      	cmp	r6, lr
 800906a:	46f4      	mov	ip, lr
 800906c:	d816      	bhi.n	800909c <rshift+0x80>
 800906e:	1a9a      	subs	r2, r3, r2
 8009070:	0092      	lsls	r2, r2, #2
 8009072:	3a04      	subs	r2, #4
 8009074:	3501      	adds	r5, #1
 8009076:	42ae      	cmp	r6, r5
 8009078:	bf38      	it	cc
 800907a:	2200      	movcc	r2, #0
 800907c:	18a3      	adds	r3, r4, r2
 800907e:	50a7      	str	r7, [r4, r2]
 8009080:	b107      	cbz	r7, 8009084 <rshift+0x68>
 8009082:	3304      	adds	r3, #4
 8009084:	42a3      	cmp	r3, r4
 8009086:	eba3 0204 	sub.w	r2, r3, r4
 800908a:	bf08      	it	eq
 800908c:	2300      	moveq	r3, #0
 800908e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009092:	6102      	str	r2, [r0, #16]
 8009094:	bf08      	it	eq
 8009096:	6143      	streq	r3, [r0, #20]
 8009098:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800909c:	f8dc c000 	ldr.w	ip, [ip]
 80090a0:	fa0c fc08 	lsl.w	ip, ip, r8
 80090a4:	ea4c 0707 	orr.w	r7, ip, r7
 80090a8:	f849 7b04 	str.w	r7, [r9], #4
 80090ac:	f85e 7b04 	ldr.w	r7, [lr], #4
 80090b0:	40cf      	lsrs	r7, r1
 80090b2:	e7d9      	b.n	8009068 <rshift+0x4c>
 80090b4:	f851 cb04 	ldr.w	ip, [r1], #4
 80090b8:	f847 cf04 	str.w	ip, [r7, #4]!
 80090bc:	e7c2      	b.n	8009044 <rshift+0x28>
 80090be:	4623      	mov	r3, r4
 80090c0:	e7e0      	b.n	8009084 <rshift+0x68>

080090c2 <__hexdig_fun>:
 80090c2:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80090c6:	2b09      	cmp	r3, #9
 80090c8:	d802      	bhi.n	80090d0 <__hexdig_fun+0xe>
 80090ca:	3820      	subs	r0, #32
 80090cc:	b2c0      	uxtb	r0, r0
 80090ce:	4770      	bx	lr
 80090d0:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80090d4:	2b05      	cmp	r3, #5
 80090d6:	d801      	bhi.n	80090dc <__hexdig_fun+0x1a>
 80090d8:	3847      	subs	r0, #71	@ 0x47
 80090da:	e7f7      	b.n	80090cc <__hexdig_fun+0xa>
 80090dc:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80090e0:	2b05      	cmp	r3, #5
 80090e2:	d801      	bhi.n	80090e8 <__hexdig_fun+0x26>
 80090e4:	3827      	subs	r0, #39	@ 0x27
 80090e6:	e7f1      	b.n	80090cc <__hexdig_fun+0xa>
 80090e8:	2000      	movs	r0, #0
 80090ea:	4770      	bx	lr

080090ec <__gethex>:
 80090ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090f0:	468a      	mov	sl, r1
 80090f2:	4690      	mov	r8, r2
 80090f4:	b085      	sub	sp, #20
 80090f6:	9302      	str	r3, [sp, #8]
 80090f8:	680b      	ldr	r3, [r1, #0]
 80090fa:	9001      	str	r0, [sp, #4]
 80090fc:	1c9c      	adds	r4, r3, #2
 80090fe:	46a1      	mov	r9, r4
 8009100:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009104:	2830      	cmp	r0, #48	@ 0x30
 8009106:	d0fa      	beq.n	80090fe <__gethex+0x12>
 8009108:	eba9 0303 	sub.w	r3, r9, r3
 800910c:	f1a3 0b02 	sub.w	fp, r3, #2
 8009110:	f7ff ffd7 	bl	80090c2 <__hexdig_fun>
 8009114:	4605      	mov	r5, r0
 8009116:	2800      	cmp	r0, #0
 8009118:	d168      	bne.n	80091ec <__gethex+0x100>
 800911a:	2201      	movs	r2, #1
 800911c:	4648      	mov	r0, r9
 800911e:	499f      	ldr	r1, [pc, #636]	@ (800939c <__gethex+0x2b0>)
 8009120:	f7ff ff21 	bl	8008f66 <strncmp>
 8009124:	4607      	mov	r7, r0
 8009126:	2800      	cmp	r0, #0
 8009128:	d167      	bne.n	80091fa <__gethex+0x10e>
 800912a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800912e:	4626      	mov	r6, r4
 8009130:	f7ff ffc7 	bl	80090c2 <__hexdig_fun>
 8009134:	2800      	cmp	r0, #0
 8009136:	d062      	beq.n	80091fe <__gethex+0x112>
 8009138:	4623      	mov	r3, r4
 800913a:	7818      	ldrb	r0, [r3, #0]
 800913c:	4699      	mov	r9, r3
 800913e:	2830      	cmp	r0, #48	@ 0x30
 8009140:	f103 0301 	add.w	r3, r3, #1
 8009144:	d0f9      	beq.n	800913a <__gethex+0x4e>
 8009146:	f7ff ffbc 	bl	80090c2 <__hexdig_fun>
 800914a:	fab0 f580 	clz	r5, r0
 800914e:	f04f 0b01 	mov.w	fp, #1
 8009152:	096d      	lsrs	r5, r5, #5
 8009154:	464a      	mov	r2, r9
 8009156:	4616      	mov	r6, r2
 8009158:	7830      	ldrb	r0, [r6, #0]
 800915a:	3201      	adds	r2, #1
 800915c:	f7ff ffb1 	bl	80090c2 <__hexdig_fun>
 8009160:	2800      	cmp	r0, #0
 8009162:	d1f8      	bne.n	8009156 <__gethex+0x6a>
 8009164:	2201      	movs	r2, #1
 8009166:	4630      	mov	r0, r6
 8009168:	498c      	ldr	r1, [pc, #560]	@ (800939c <__gethex+0x2b0>)
 800916a:	f7ff fefc 	bl	8008f66 <strncmp>
 800916e:	2800      	cmp	r0, #0
 8009170:	d13f      	bne.n	80091f2 <__gethex+0x106>
 8009172:	b944      	cbnz	r4, 8009186 <__gethex+0x9a>
 8009174:	1c74      	adds	r4, r6, #1
 8009176:	4622      	mov	r2, r4
 8009178:	4616      	mov	r6, r2
 800917a:	7830      	ldrb	r0, [r6, #0]
 800917c:	3201      	adds	r2, #1
 800917e:	f7ff ffa0 	bl	80090c2 <__hexdig_fun>
 8009182:	2800      	cmp	r0, #0
 8009184:	d1f8      	bne.n	8009178 <__gethex+0x8c>
 8009186:	1ba4      	subs	r4, r4, r6
 8009188:	00a7      	lsls	r7, r4, #2
 800918a:	7833      	ldrb	r3, [r6, #0]
 800918c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009190:	2b50      	cmp	r3, #80	@ 0x50
 8009192:	d13e      	bne.n	8009212 <__gethex+0x126>
 8009194:	7873      	ldrb	r3, [r6, #1]
 8009196:	2b2b      	cmp	r3, #43	@ 0x2b
 8009198:	d033      	beq.n	8009202 <__gethex+0x116>
 800919a:	2b2d      	cmp	r3, #45	@ 0x2d
 800919c:	d034      	beq.n	8009208 <__gethex+0x11c>
 800919e:	2400      	movs	r4, #0
 80091a0:	1c71      	adds	r1, r6, #1
 80091a2:	7808      	ldrb	r0, [r1, #0]
 80091a4:	f7ff ff8d 	bl	80090c2 <__hexdig_fun>
 80091a8:	1e43      	subs	r3, r0, #1
 80091aa:	b2db      	uxtb	r3, r3
 80091ac:	2b18      	cmp	r3, #24
 80091ae:	d830      	bhi.n	8009212 <__gethex+0x126>
 80091b0:	f1a0 0210 	sub.w	r2, r0, #16
 80091b4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80091b8:	f7ff ff83 	bl	80090c2 <__hexdig_fun>
 80091bc:	f100 3cff 	add.w	ip, r0, #4294967295
 80091c0:	fa5f fc8c 	uxtb.w	ip, ip
 80091c4:	f1bc 0f18 	cmp.w	ip, #24
 80091c8:	f04f 030a 	mov.w	r3, #10
 80091cc:	d91e      	bls.n	800920c <__gethex+0x120>
 80091ce:	b104      	cbz	r4, 80091d2 <__gethex+0xe6>
 80091d0:	4252      	negs	r2, r2
 80091d2:	4417      	add	r7, r2
 80091d4:	f8ca 1000 	str.w	r1, [sl]
 80091d8:	b1ed      	cbz	r5, 8009216 <__gethex+0x12a>
 80091da:	f1bb 0f00 	cmp.w	fp, #0
 80091de:	bf0c      	ite	eq
 80091e0:	2506      	moveq	r5, #6
 80091e2:	2500      	movne	r5, #0
 80091e4:	4628      	mov	r0, r5
 80091e6:	b005      	add	sp, #20
 80091e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091ec:	2500      	movs	r5, #0
 80091ee:	462c      	mov	r4, r5
 80091f0:	e7b0      	b.n	8009154 <__gethex+0x68>
 80091f2:	2c00      	cmp	r4, #0
 80091f4:	d1c7      	bne.n	8009186 <__gethex+0x9a>
 80091f6:	4627      	mov	r7, r4
 80091f8:	e7c7      	b.n	800918a <__gethex+0x9e>
 80091fa:	464e      	mov	r6, r9
 80091fc:	462f      	mov	r7, r5
 80091fe:	2501      	movs	r5, #1
 8009200:	e7c3      	b.n	800918a <__gethex+0x9e>
 8009202:	2400      	movs	r4, #0
 8009204:	1cb1      	adds	r1, r6, #2
 8009206:	e7cc      	b.n	80091a2 <__gethex+0xb6>
 8009208:	2401      	movs	r4, #1
 800920a:	e7fb      	b.n	8009204 <__gethex+0x118>
 800920c:	fb03 0002 	mla	r0, r3, r2, r0
 8009210:	e7ce      	b.n	80091b0 <__gethex+0xc4>
 8009212:	4631      	mov	r1, r6
 8009214:	e7de      	b.n	80091d4 <__gethex+0xe8>
 8009216:	4629      	mov	r1, r5
 8009218:	eba6 0309 	sub.w	r3, r6, r9
 800921c:	3b01      	subs	r3, #1
 800921e:	2b07      	cmp	r3, #7
 8009220:	dc0a      	bgt.n	8009238 <__gethex+0x14c>
 8009222:	9801      	ldr	r0, [sp, #4]
 8009224:	f7fd fe5a 	bl	8006edc <_Balloc>
 8009228:	4604      	mov	r4, r0
 800922a:	b940      	cbnz	r0, 800923e <__gethex+0x152>
 800922c:	4602      	mov	r2, r0
 800922e:	21e4      	movs	r1, #228	@ 0xe4
 8009230:	4b5b      	ldr	r3, [pc, #364]	@ (80093a0 <__gethex+0x2b4>)
 8009232:	485c      	ldr	r0, [pc, #368]	@ (80093a4 <__gethex+0x2b8>)
 8009234:	f7ff fec0 	bl	8008fb8 <__assert_func>
 8009238:	3101      	adds	r1, #1
 800923a:	105b      	asrs	r3, r3, #1
 800923c:	e7ef      	b.n	800921e <__gethex+0x132>
 800923e:	2300      	movs	r3, #0
 8009240:	f100 0a14 	add.w	sl, r0, #20
 8009244:	4655      	mov	r5, sl
 8009246:	469b      	mov	fp, r3
 8009248:	45b1      	cmp	r9, r6
 800924a:	d337      	bcc.n	80092bc <__gethex+0x1d0>
 800924c:	f845 bb04 	str.w	fp, [r5], #4
 8009250:	eba5 050a 	sub.w	r5, r5, sl
 8009254:	10ad      	asrs	r5, r5, #2
 8009256:	6125      	str	r5, [r4, #16]
 8009258:	4658      	mov	r0, fp
 800925a:	f7fd ff31 	bl	80070c0 <__hi0bits>
 800925e:	016d      	lsls	r5, r5, #5
 8009260:	f8d8 6000 	ldr.w	r6, [r8]
 8009264:	1a2d      	subs	r5, r5, r0
 8009266:	42b5      	cmp	r5, r6
 8009268:	dd54      	ble.n	8009314 <__gethex+0x228>
 800926a:	1bad      	subs	r5, r5, r6
 800926c:	4629      	mov	r1, r5
 800926e:	4620      	mov	r0, r4
 8009270:	f7fe fab3 	bl	80077da <__any_on>
 8009274:	4681      	mov	r9, r0
 8009276:	b178      	cbz	r0, 8009298 <__gethex+0x1ac>
 8009278:	f04f 0901 	mov.w	r9, #1
 800927c:	1e6b      	subs	r3, r5, #1
 800927e:	1159      	asrs	r1, r3, #5
 8009280:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009284:	f003 021f 	and.w	r2, r3, #31
 8009288:	fa09 f202 	lsl.w	r2, r9, r2
 800928c:	420a      	tst	r2, r1
 800928e:	d003      	beq.n	8009298 <__gethex+0x1ac>
 8009290:	454b      	cmp	r3, r9
 8009292:	dc36      	bgt.n	8009302 <__gethex+0x216>
 8009294:	f04f 0902 	mov.w	r9, #2
 8009298:	4629      	mov	r1, r5
 800929a:	4620      	mov	r0, r4
 800929c:	f7ff febe 	bl	800901c <rshift>
 80092a0:	442f      	add	r7, r5
 80092a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80092a6:	42bb      	cmp	r3, r7
 80092a8:	da42      	bge.n	8009330 <__gethex+0x244>
 80092aa:	4621      	mov	r1, r4
 80092ac:	9801      	ldr	r0, [sp, #4]
 80092ae:	f7fd fe55 	bl	8006f5c <_Bfree>
 80092b2:	2300      	movs	r3, #0
 80092b4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80092b6:	25a3      	movs	r5, #163	@ 0xa3
 80092b8:	6013      	str	r3, [r2, #0]
 80092ba:	e793      	b.n	80091e4 <__gethex+0xf8>
 80092bc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80092c0:	2a2e      	cmp	r2, #46	@ 0x2e
 80092c2:	d012      	beq.n	80092ea <__gethex+0x1fe>
 80092c4:	2b20      	cmp	r3, #32
 80092c6:	d104      	bne.n	80092d2 <__gethex+0x1e6>
 80092c8:	f845 bb04 	str.w	fp, [r5], #4
 80092cc:	f04f 0b00 	mov.w	fp, #0
 80092d0:	465b      	mov	r3, fp
 80092d2:	7830      	ldrb	r0, [r6, #0]
 80092d4:	9303      	str	r3, [sp, #12]
 80092d6:	f7ff fef4 	bl	80090c2 <__hexdig_fun>
 80092da:	9b03      	ldr	r3, [sp, #12]
 80092dc:	f000 000f 	and.w	r0, r0, #15
 80092e0:	4098      	lsls	r0, r3
 80092e2:	ea4b 0b00 	orr.w	fp, fp, r0
 80092e6:	3304      	adds	r3, #4
 80092e8:	e7ae      	b.n	8009248 <__gethex+0x15c>
 80092ea:	45b1      	cmp	r9, r6
 80092ec:	d8ea      	bhi.n	80092c4 <__gethex+0x1d8>
 80092ee:	2201      	movs	r2, #1
 80092f0:	4630      	mov	r0, r6
 80092f2:	492a      	ldr	r1, [pc, #168]	@ (800939c <__gethex+0x2b0>)
 80092f4:	9303      	str	r3, [sp, #12]
 80092f6:	f7ff fe36 	bl	8008f66 <strncmp>
 80092fa:	9b03      	ldr	r3, [sp, #12]
 80092fc:	2800      	cmp	r0, #0
 80092fe:	d1e1      	bne.n	80092c4 <__gethex+0x1d8>
 8009300:	e7a2      	b.n	8009248 <__gethex+0x15c>
 8009302:	4620      	mov	r0, r4
 8009304:	1ea9      	subs	r1, r5, #2
 8009306:	f7fe fa68 	bl	80077da <__any_on>
 800930a:	2800      	cmp	r0, #0
 800930c:	d0c2      	beq.n	8009294 <__gethex+0x1a8>
 800930e:	f04f 0903 	mov.w	r9, #3
 8009312:	e7c1      	b.n	8009298 <__gethex+0x1ac>
 8009314:	da09      	bge.n	800932a <__gethex+0x23e>
 8009316:	1b75      	subs	r5, r6, r5
 8009318:	4621      	mov	r1, r4
 800931a:	462a      	mov	r2, r5
 800931c:	9801      	ldr	r0, [sp, #4]
 800931e:	f7fe f82d 	bl	800737c <__lshift>
 8009322:	4604      	mov	r4, r0
 8009324:	1b7f      	subs	r7, r7, r5
 8009326:	f100 0a14 	add.w	sl, r0, #20
 800932a:	f04f 0900 	mov.w	r9, #0
 800932e:	e7b8      	b.n	80092a2 <__gethex+0x1b6>
 8009330:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009334:	42bd      	cmp	r5, r7
 8009336:	dd6f      	ble.n	8009418 <__gethex+0x32c>
 8009338:	1bed      	subs	r5, r5, r7
 800933a:	42ae      	cmp	r6, r5
 800933c:	dc34      	bgt.n	80093a8 <__gethex+0x2bc>
 800933e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009342:	2b02      	cmp	r3, #2
 8009344:	d022      	beq.n	800938c <__gethex+0x2a0>
 8009346:	2b03      	cmp	r3, #3
 8009348:	d024      	beq.n	8009394 <__gethex+0x2a8>
 800934a:	2b01      	cmp	r3, #1
 800934c:	d115      	bne.n	800937a <__gethex+0x28e>
 800934e:	42ae      	cmp	r6, r5
 8009350:	d113      	bne.n	800937a <__gethex+0x28e>
 8009352:	2e01      	cmp	r6, #1
 8009354:	d10b      	bne.n	800936e <__gethex+0x282>
 8009356:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800935a:	9a02      	ldr	r2, [sp, #8]
 800935c:	2562      	movs	r5, #98	@ 0x62
 800935e:	6013      	str	r3, [r2, #0]
 8009360:	2301      	movs	r3, #1
 8009362:	6123      	str	r3, [r4, #16]
 8009364:	f8ca 3000 	str.w	r3, [sl]
 8009368:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800936a:	601c      	str	r4, [r3, #0]
 800936c:	e73a      	b.n	80091e4 <__gethex+0xf8>
 800936e:	4620      	mov	r0, r4
 8009370:	1e71      	subs	r1, r6, #1
 8009372:	f7fe fa32 	bl	80077da <__any_on>
 8009376:	2800      	cmp	r0, #0
 8009378:	d1ed      	bne.n	8009356 <__gethex+0x26a>
 800937a:	4621      	mov	r1, r4
 800937c:	9801      	ldr	r0, [sp, #4]
 800937e:	f7fd fded 	bl	8006f5c <_Bfree>
 8009382:	2300      	movs	r3, #0
 8009384:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009386:	2550      	movs	r5, #80	@ 0x50
 8009388:	6013      	str	r3, [r2, #0]
 800938a:	e72b      	b.n	80091e4 <__gethex+0xf8>
 800938c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800938e:	2b00      	cmp	r3, #0
 8009390:	d1f3      	bne.n	800937a <__gethex+0x28e>
 8009392:	e7e0      	b.n	8009356 <__gethex+0x26a>
 8009394:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009396:	2b00      	cmp	r3, #0
 8009398:	d1dd      	bne.n	8009356 <__gethex+0x26a>
 800939a:	e7ee      	b.n	800937a <__gethex+0x28e>
 800939c:	0800a4b4 	.word	0x0800a4b4
 80093a0:	0800a44a 	.word	0x0800a44a
 80093a4:	0800a526 	.word	0x0800a526
 80093a8:	1e6f      	subs	r7, r5, #1
 80093aa:	f1b9 0f00 	cmp.w	r9, #0
 80093ae:	d130      	bne.n	8009412 <__gethex+0x326>
 80093b0:	b127      	cbz	r7, 80093bc <__gethex+0x2d0>
 80093b2:	4639      	mov	r1, r7
 80093b4:	4620      	mov	r0, r4
 80093b6:	f7fe fa10 	bl	80077da <__any_on>
 80093ba:	4681      	mov	r9, r0
 80093bc:	2301      	movs	r3, #1
 80093be:	4629      	mov	r1, r5
 80093c0:	1b76      	subs	r6, r6, r5
 80093c2:	2502      	movs	r5, #2
 80093c4:	117a      	asrs	r2, r7, #5
 80093c6:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80093ca:	f007 071f 	and.w	r7, r7, #31
 80093ce:	40bb      	lsls	r3, r7
 80093d0:	4213      	tst	r3, r2
 80093d2:	4620      	mov	r0, r4
 80093d4:	bf18      	it	ne
 80093d6:	f049 0902 	orrne.w	r9, r9, #2
 80093da:	f7ff fe1f 	bl	800901c <rshift>
 80093de:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80093e2:	f1b9 0f00 	cmp.w	r9, #0
 80093e6:	d047      	beq.n	8009478 <__gethex+0x38c>
 80093e8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80093ec:	2b02      	cmp	r3, #2
 80093ee:	d015      	beq.n	800941c <__gethex+0x330>
 80093f0:	2b03      	cmp	r3, #3
 80093f2:	d017      	beq.n	8009424 <__gethex+0x338>
 80093f4:	2b01      	cmp	r3, #1
 80093f6:	d109      	bne.n	800940c <__gethex+0x320>
 80093f8:	f019 0f02 	tst.w	r9, #2
 80093fc:	d006      	beq.n	800940c <__gethex+0x320>
 80093fe:	f8da 3000 	ldr.w	r3, [sl]
 8009402:	ea49 0903 	orr.w	r9, r9, r3
 8009406:	f019 0f01 	tst.w	r9, #1
 800940a:	d10e      	bne.n	800942a <__gethex+0x33e>
 800940c:	f045 0510 	orr.w	r5, r5, #16
 8009410:	e032      	b.n	8009478 <__gethex+0x38c>
 8009412:	f04f 0901 	mov.w	r9, #1
 8009416:	e7d1      	b.n	80093bc <__gethex+0x2d0>
 8009418:	2501      	movs	r5, #1
 800941a:	e7e2      	b.n	80093e2 <__gethex+0x2f6>
 800941c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800941e:	f1c3 0301 	rsb	r3, r3, #1
 8009422:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009424:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009426:	2b00      	cmp	r3, #0
 8009428:	d0f0      	beq.n	800940c <__gethex+0x320>
 800942a:	f04f 0c00 	mov.w	ip, #0
 800942e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009432:	f104 0314 	add.w	r3, r4, #20
 8009436:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800943a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800943e:	4618      	mov	r0, r3
 8009440:	f853 2b04 	ldr.w	r2, [r3], #4
 8009444:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009448:	d01b      	beq.n	8009482 <__gethex+0x396>
 800944a:	3201      	adds	r2, #1
 800944c:	6002      	str	r2, [r0, #0]
 800944e:	2d02      	cmp	r5, #2
 8009450:	f104 0314 	add.w	r3, r4, #20
 8009454:	d13c      	bne.n	80094d0 <__gethex+0x3e4>
 8009456:	f8d8 2000 	ldr.w	r2, [r8]
 800945a:	3a01      	subs	r2, #1
 800945c:	42b2      	cmp	r2, r6
 800945e:	d109      	bne.n	8009474 <__gethex+0x388>
 8009460:	2201      	movs	r2, #1
 8009462:	1171      	asrs	r1, r6, #5
 8009464:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009468:	f006 061f 	and.w	r6, r6, #31
 800946c:	fa02 f606 	lsl.w	r6, r2, r6
 8009470:	421e      	tst	r6, r3
 8009472:	d13a      	bne.n	80094ea <__gethex+0x3fe>
 8009474:	f045 0520 	orr.w	r5, r5, #32
 8009478:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800947a:	601c      	str	r4, [r3, #0]
 800947c:	9b02      	ldr	r3, [sp, #8]
 800947e:	601f      	str	r7, [r3, #0]
 8009480:	e6b0      	b.n	80091e4 <__gethex+0xf8>
 8009482:	4299      	cmp	r1, r3
 8009484:	f843 cc04 	str.w	ip, [r3, #-4]
 8009488:	d8d9      	bhi.n	800943e <__gethex+0x352>
 800948a:	68a3      	ldr	r3, [r4, #8]
 800948c:	459b      	cmp	fp, r3
 800948e:	db17      	blt.n	80094c0 <__gethex+0x3d4>
 8009490:	6861      	ldr	r1, [r4, #4]
 8009492:	9801      	ldr	r0, [sp, #4]
 8009494:	3101      	adds	r1, #1
 8009496:	f7fd fd21 	bl	8006edc <_Balloc>
 800949a:	4681      	mov	r9, r0
 800949c:	b918      	cbnz	r0, 80094a6 <__gethex+0x3ba>
 800949e:	4602      	mov	r2, r0
 80094a0:	2184      	movs	r1, #132	@ 0x84
 80094a2:	4b19      	ldr	r3, [pc, #100]	@ (8009508 <__gethex+0x41c>)
 80094a4:	e6c5      	b.n	8009232 <__gethex+0x146>
 80094a6:	6922      	ldr	r2, [r4, #16]
 80094a8:	f104 010c 	add.w	r1, r4, #12
 80094ac:	3202      	adds	r2, #2
 80094ae:	0092      	lsls	r2, r2, #2
 80094b0:	300c      	adds	r0, #12
 80094b2:	f7fc fda4 	bl	8005ffe <memcpy>
 80094b6:	4621      	mov	r1, r4
 80094b8:	9801      	ldr	r0, [sp, #4]
 80094ba:	f7fd fd4f 	bl	8006f5c <_Bfree>
 80094be:	464c      	mov	r4, r9
 80094c0:	6923      	ldr	r3, [r4, #16]
 80094c2:	1c5a      	adds	r2, r3, #1
 80094c4:	6122      	str	r2, [r4, #16]
 80094c6:	2201      	movs	r2, #1
 80094c8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80094cc:	615a      	str	r2, [r3, #20]
 80094ce:	e7be      	b.n	800944e <__gethex+0x362>
 80094d0:	6922      	ldr	r2, [r4, #16]
 80094d2:	455a      	cmp	r2, fp
 80094d4:	dd0b      	ble.n	80094ee <__gethex+0x402>
 80094d6:	2101      	movs	r1, #1
 80094d8:	4620      	mov	r0, r4
 80094da:	f7ff fd9f 	bl	800901c <rshift>
 80094de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80094e2:	3701      	adds	r7, #1
 80094e4:	42bb      	cmp	r3, r7
 80094e6:	f6ff aee0 	blt.w	80092aa <__gethex+0x1be>
 80094ea:	2501      	movs	r5, #1
 80094ec:	e7c2      	b.n	8009474 <__gethex+0x388>
 80094ee:	f016 061f 	ands.w	r6, r6, #31
 80094f2:	d0fa      	beq.n	80094ea <__gethex+0x3fe>
 80094f4:	4453      	add	r3, sl
 80094f6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80094fa:	f7fd fde1 	bl	80070c0 <__hi0bits>
 80094fe:	f1c6 0620 	rsb	r6, r6, #32
 8009502:	42b0      	cmp	r0, r6
 8009504:	dbe7      	blt.n	80094d6 <__gethex+0x3ea>
 8009506:	e7f0      	b.n	80094ea <__gethex+0x3fe>
 8009508:	0800a44a 	.word	0x0800a44a

0800950c <L_shift>:
 800950c:	f1c2 0208 	rsb	r2, r2, #8
 8009510:	0092      	lsls	r2, r2, #2
 8009512:	b570      	push	{r4, r5, r6, lr}
 8009514:	f1c2 0620 	rsb	r6, r2, #32
 8009518:	6843      	ldr	r3, [r0, #4]
 800951a:	6804      	ldr	r4, [r0, #0]
 800951c:	fa03 f506 	lsl.w	r5, r3, r6
 8009520:	432c      	orrs	r4, r5
 8009522:	40d3      	lsrs	r3, r2
 8009524:	6004      	str	r4, [r0, #0]
 8009526:	f840 3f04 	str.w	r3, [r0, #4]!
 800952a:	4288      	cmp	r0, r1
 800952c:	d3f4      	bcc.n	8009518 <L_shift+0xc>
 800952e:	bd70      	pop	{r4, r5, r6, pc}

08009530 <__match>:
 8009530:	b530      	push	{r4, r5, lr}
 8009532:	6803      	ldr	r3, [r0, #0]
 8009534:	3301      	adds	r3, #1
 8009536:	f811 4b01 	ldrb.w	r4, [r1], #1
 800953a:	b914      	cbnz	r4, 8009542 <__match+0x12>
 800953c:	6003      	str	r3, [r0, #0]
 800953e:	2001      	movs	r0, #1
 8009540:	bd30      	pop	{r4, r5, pc}
 8009542:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009546:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800954a:	2d19      	cmp	r5, #25
 800954c:	bf98      	it	ls
 800954e:	3220      	addls	r2, #32
 8009550:	42a2      	cmp	r2, r4
 8009552:	d0f0      	beq.n	8009536 <__match+0x6>
 8009554:	2000      	movs	r0, #0
 8009556:	e7f3      	b.n	8009540 <__match+0x10>

08009558 <__hexnan>:
 8009558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800955c:	2500      	movs	r5, #0
 800955e:	680b      	ldr	r3, [r1, #0]
 8009560:	4682      	mov	sl, r0
 8009562:	115e      	asrs	r6, r3, #5
 8009564:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009568:	f013 031f 	ands.w	r3, r3, #31
 800956c:	bf18      	it	ne
 800956e:	3604      	addne	r6, #4
 8009570:	1f37      	subs	r7, r6, #4
 8009572:	4690      	mov	r8, r2
 8009574:	46b9      	mov	r9, r7
 8009576:	463c      	mov	r4, r7
 8009578:	46ab      	mov	fp, r5
 800957a:	b087      	sub	sp, #28
 800957c:	6801      	ldr	r1, [r0, #0]
 800957e:	9301      	str	r3, [sp, #4]
 8009580:	f846 5c04 	str.w	r5, [r6, #-4]
 8009584:	9502      	str	r5, [sp, #8]
 8009586:	784a      	ldrb	r2, [r1, #1]
 8009588:	1c4b      	adds	r3, r1, #1
 800958a:	9303      	str	r3, [sp, #12]
 800958c:	b342      	cbz	r2, 80095e0 <__hexnan+0x88>
 800958e:	4610      	mov	r0, r2
 8009590:	9105      	str	r1, [sp, #20]
 8009592:	9204      	str	r2, [sp, #16]
 8009594:	f7ff fd95 	bl	80090c2 <__hexdig_fun>
 8009598:	2800      	cmp	r0, #0
 800959a:	d151      	bne.n	8009640 <__hexnan+0xe8>
 800959c:	9a04      	ldr	r2, [sp, #16]
 800959e:	9905      	ldr	r1, [sp, #20]
 80095a0:	2a20      	cmp	r2, #32
 80095a2:	d818      	bhi.n	80095d6 <__hexnan+0x7e>
 80095a4:	9b02      	ldr	r3, [sp, #8]
 80095a6:	459b      	cmp	fp, r3
 80095a8:	dd13      	ble.n	80095d2 <__hexnan+0x7a>
 80095aa:	454c      	cmp	r4, r9
 80095ac:	d206      	bcs.n	80095bc <__hexnan+0x64>
 80095ae:	2d07      	cmp	r5, #7
 80095b0:	dc04      	bgt.n	80095bc <__hexnan+0x64>
 80095b2:	462a      	mov	r2, r5
 80095b4:	4649      	mov	r1, r9
 80095b6:	4620      	mov	r0, r4
 80095b8:	f7ff ffa8 	bl	800950c <L_shift>
 80095bc:	4544      	cmp	r4, r8
 80095be:	d952      	bls.n	8009666 <__hexnan+0x10e>
 80095c0:	2300      	movs	r3, #0
 80095c2:	f1a4 0904 	sub.w	r9, r4, #4
 80095c6:	f844 3c04 	str.w	r3, [r4, #-4]
 80095ca:	461d      	mov	r5, r3
 80095cc:	464c      	mov	r4, r9
 80095ce:	f8cd b008 	str.w	fp, [sp, #8]
 80095d2:	9903      	ldr	r1, [sp, #12]
 80095d4:	e7d7      	b.n	8009586 <__hexnan+0x2e>
 80095d6:	2a29      	cmp	r2, #41	@ 0x29
 80095d8:	d157      	bne.n	800968a <__hexnan+0x132>
 80095da:	3102      	adds	r1, #2
 80095dc:	f8ca 1000 	str.w	r1, [sl]
 80095e0:	f1bb 0f00 	cmp.w	fp, #0
 80095e4:	d051      	beq.n	800968a <__hexnan+0x132>
 80095e6:	454c      	cmp	r4, r9
 80095e8:	d206      	bcs.n	80095f8 <__hexnan+0xa0>
 80095ea:	2d07      	cmp	r5, #7
 80095ec:	dc04      	bgt.n	80095f8 <__hexnan+0xa0>
 80095ee:	462a      	mov	r2, r5
 80095f0:	4649      	mov	r1, r9
 80095f2:	4620      	mov	r0, r4
 80095f4:	f7ff ff8a 	bl	800950c <L_shift>
 80095f8:	4544      	cmp	r4, r8
 80095fa:	d936      	bls.n	800966a <__hexnan+0x112>
 80095fc:	4623      	mov	r3, r4
 80095fe:	f1a8 0204 	sub.w	r2, r8, #4
 8009602:	f853 1b04 	ldr.w	r1, [r3], #4
 8009606:	429f      	cmp	r7, r3
 8009608:	f842 1f04 	str.w	r1, [r2, #4]!
 800960c:	d2f9      	bcs.n	8009602 <__hexnan+0xaa>
 800960e:	1b3b      	subs	r3, r7, r4
 8009610:	f023 0303 	bic.w	r3, r3, #3
 8009614:	3304      	adds	r3, #4
 8009616:	3401      	adds	r4, #1
 8009618:	3e03      	subs	r6, #3
 800961a:	42b4      	cmp	r4, r6
 800961c:	bf88      	it	hi
 800961e:	2304      	movhi	r3, #4
 8009620:	2200      	movs	r2, #0
 8009622:	4443      	add	r3, r8
 8009624:	f843 2b04 	str.w	r2, [r3], #4
 8009628:	429f      	cmp	r7, r3
 800962a:	d2fb      	bcs.n	8009624 <__hexnan+0xcc>
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	b91b      	cbnz	r3, 8009638 <__hexnan+0xe0>
 8009630:	4547      	cmp	r7, r8
 8009632:	d128      	bne.n	8009686 <__hexnan+0x12e>
 8009634:	2301      	movs	r3, #1
 8009636:	603b      	str	r3, [r7, #0]
 8009638:	2005      	movs	r0, #5
 800963a:	b007      	add	sp, #28
 800963c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009640:	3501      	adds	r5, #1
 8009642:	2d08      	cmp	r5, #8
 8009644:	f10b 0b01 	add.w	fp, fp, #1
 8009648:	dd06      	ble.n	8009658 <__hexnan+0x100>
 800964a:	4544      	cmp	r4, r8
 800964c:	d9c1      	bls.n	80095d2 <__hexnan+0x7a>
 800964e:	2300      	movs	r3, #0
 8009650:	2501      	movs	r5, #1
 8009652:	f844 3c04 	str.w	r3, [r4, #-4]
 8009656:	3c04      	subs	r4, #4
 8009658:	6822      	ldr	r2, [r4, #0]
 800965a:	f000 000f 	and.w	r0, r0, #15
 800965e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009662:	6020      	str	r0, [r4, #0]
 8009664:	e7b5      	b.n	80095d2 <__hexnan+0x7a>
 8009666:	2508      	movs	r5, #8
 8009668:	e7b3      	b.n	80095d2 <__hexnan+0x7a>
 800966a:	9b01      	ldr	r3, [sp, #4]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d0dd      	beq.n	800962c <__hexnan+0xd4>
 8009670:	f04f 32ff 	mov.w	r2, #4294967295
 8009674:	f1c3 0320 	rsb	r3, r3, #32
 8009678:	40da      	lsrs	r2, r3
 800967a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800967e:	4013      	ands	r3, r2
 8009680:	f846 3c04 	str.w	r3, [r6, #-4]
 8009684:	e7d2      	b.n	800962c <__hexnan+0xd4>
 8009686:	3f04      	subs	r7, #4
 8009688:	e7d0      	b.n	800962c <__hexnan+0xd4>
 800968a:	2004      	movs	r0, #4
 800968c:	e7d5      	b.n	800963a <__hexnan+0xe2>

0800968e <__ascii_mbtowc>:
 800968e:	b082      	sub	sp, #8
 8009690:	b901      	cbnz	r1, 8009694 <__ascii_mbtowc+0x6>
 8009692:	a901      	add	r1, sp, #4
 8009694:	b142      	cbz	r2, 80096a8 <__ascii_mbtowc+0x1a>
 8009696:	b14b      	cbz	r3, 80096ac <__ascii_mbtowc+0x1e>
 8009698:	7813      	ldrb	r3, [r2, #0]
 800969a:	600b      	str	r3, [r1, #0]
 800969c:	7812      	ldrb	r2, [r2, #0]
 800969e:	1e10      	subs	r0, r2, #0
 80096a0:	bf18      	it	ne
 80096a2:	2001      	movne	r0, #1
 80096a4:	b002      	add	sp, #8
 80096a6:	4770      	bx	lr
 80096a8:	4610      	mov	r0, r2
 80096aa:	e7fb      	b.n	80096a4 <__ascii_mbtowc+0x16>
 80096ac:	f06f 0001 	mvn.w	r0, #1
 80096b0:	e7f8      	b.n	80096a4 <__ascii_mbtowc+0x16>

080096b2 <_realloc_r>:
 80096b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096b6:	4607      	mov	r7, r0
 80096b8:	4614      	mov	r4, r2
 80096ba:	460d      	mov	r5, r1
 80096bc:	b921      	cbnz	r1, 80096c8 <_realloc_r+0x16>
 80096be:	4611      	mov	r1, r2
 80096c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80096c4:	f7fd bb7e 	b.w	8006dc4 <_malloc_r>
 80096c8:	b92a      	cbnz	r2, 80096d6 <_realloc_r+0x24>
 80096ca:	f7fd fb09 	bl	8006ce0 <_free_r>
 80096ce:	4625      	mov	r5, r4
 80096d0:	4628      	mov	r0, r5
 80096d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096d6:	f000 f8b2 	bl	800983e <_malloc_usable_size_r>
 80096da:	4284      	cmp	r4, r0
 80096dc:	4606      	mov	r6, r0
 80096de:	d802      	bhi.n	80096e6 <_realloc_r+0x34>
 80096e0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80096e4:	d8f4      	bhi.n	80096d0 <_realloc_r+0x1e>
 80096e6:	4621      	mov	r1, r4
 80096e8:	4638      	mov	r0, r7
 80096ea:	f7fd fb6b 	bl	8006dc4 <_malloc_r>
 80096ee:	4680      	mov	r8, r0
 80096f0:	b908      	cbnz	r0, 80096f6 <_realloc_r+0x44>
 80096f2:	4645      	mov	r5, r8
 80096f4:	e7ec      	b.n	80096d0 <_realloc_r+0x1e>
 80096f6:	42b4      	cmp	r4, r6
 80096f8:	4622      	mov	r2, r4
 80096fa:	4629      	mov	r1, r5
 80096fc:	bf28      	it	cs
 80096fe:	4632      	movcs	r2, r6
 8009700:	f7fc fc7d 	bl	8005ffe <memcpy>
 8009704:	4629      	mov	r1, r5
 8009706:	4638      	mov	r0, r7
 8009708:	f7fd faea 	bl	8006ce0 <_free_r>
 800970c:	e7f1      	b.n	80096f2 <_realloc_r+0x40>
	...

08009710 <_strtoul_l.isra.0>:
 8009710:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009714:	4686      	mov	lr, r0
 8009716:	460d      	mov	r5, r1
 8009718:	4e33      	ldr	r6, [pc, #204]	@ (80097e8 <_strtoul_l.isra.0+0xd8>)
 800971a:	4628      	mov	r0, r5
 800971c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009720:	5d37      	ldrb	r7, [r6, r4]
 8009722:	f017 0708 	ands.w	r7, r7, #8
 8009726:	d1f8      	bne.n	800971a <_strtoul_l.isra.0+0xa>
 8009728:	2c2d      	cmp	r4, #45	@ 0x2d
 800972a:	d110      	bne.n	800974e <_strtoul_l.isra.0+0x3e>
 800972c:	2701      	movs	r7, #1
 800972e:	782c      	ldrb	r4, [r5, #0]
 8009730:	1c85      	adds	r5, r0, #2
 8009732:	f033 0010 	bics.w	r0, r3, #16
 8009736:	d115      	bne.n	8009764 <_strtoul_l.isra.0+0x54>
 8009738:	2c30      	cmp	r4, #48	@ 0x30
 800973a:	d10d      	bne.n	8009758 <_strtoul_l.isra.0+0x48>
 800973c:	7828      	ldrb	r0, [r5, #0]
 800973e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8009742:	2858      	cmp	r0, #88	@ 0x58
 8009744:	d108      	bne.n	8009758 <_strtoul_l.isra.0+0x48>
 8009746:	786c      	ldrb	r4, [r5, #1]
 8009748:	3502      	adds	r5, #2
 800974a:	2310      	movs	r3, #16
 800974c:	e00a      	b.n	8009764 <_strtoul_l.isra.0+0x54>
 800974e:	2c2b      	cmp	r4, #43	@ 0x2b
 8009750:	bf04      	itt	eq
 8009752:	782c      	ldrbeq	r4, [r5, #0]
 8009754:	1c85      	addeq	r5, r0, #2
 8009756:	e7ec      	b.n	8009732 <_strtoul_l.isra.0+0x22>
 8009758:	2b00      	cmp	r3, #0
 800975a:	d1f6      	bne.n	800974a <_strtoul_l.isra.0+0x3a>
 800975c:	2c30      	cmp	r4, #48	@ 0x30
 800975e:	bf14      	ite	ne
 8009760:	230a      	movne	r3, #10
 8009762:	2308      	moveq	r3, #8
 8009764:	f04f 38ff 	mov.w	r8, #4294967295
 8009768:	fbb8 f8f3 	udiv	r8, r8, r3
 800976c:	2600      	movs	r6, #0
 800976e:	fb03 f908 	mul.w	r9, r3, r8
 8009772:	4630      	mov	r0, r6
 8009774:	ea6f 0909 	mvn.w	r9, r9
 8009778:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800977c:	f1bc 0f09 	cmp.w	ip, #9
 8009780:	d810      	bhi.n	80097a4 <_strtoul_l.isra.0+0x94>
 8009782:	4664      	mov	r4, ip
 8009784:	42a3      	cmp	r3, r4
 8009786:	dd1e      	ble.n	80097c6 <_strtoul_l.isra.0+0xb6>
 8009788:	f1b6 3fff 	cmp.w	r6, #4294967295
 800978c:	d007      	beq.n	800979e <_strtoul_l.isra.0+0x8e>
 800978e:	4580      	cmp	r8, r0
 8009790:	d316      	bcc.n	80097c0 <_strtoul_l.isra.0+0xb0>
 8009792:	d101      	bne.n	8009798 <_strtoul_l.isra.0+0x88>
 8009794:	45a1      	cmp	r9, r4
 8009796:	db13      	blt.n	80097c0 <_strtoul_l.isra.0+0xb0>
 8009798:	2601      	movs	r6, #1
 800979a:	fb00 4003 	mla	r0, r0, r3, r4
 800979e:	f815 4b01 	ldrb.w	r4, [r5], #1
 80097a2:	e7e9      	b.n	8009778 <_strtoul_l.isra.0+0x68>
 80097a4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80097a8:	f1bc 0f19 	cmp.w	ip, #25
 80097ac:	d801      	bhi.n	80097b2 <_strtoul_l.isra.0+0xa2>
 80097ae:	3c37      	subs	r4, #55	@ 0x37
 80097b0:	e7e8      	b.n	8009784 <_strtoul_l.isra.0+0x74>
 80097b2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80097b6:	f1bc 0f19 	cmp.w	ip, #25
 80097ba:	d804      	bhi.n	80097c6 <_strtoul_l.isra.0+0xb6>
 80097bc:	3c57      	subs	r4, #87	@ 0x57
 80097be:	e7e1      	b.n	8009784 <_strtoul_l.isra.0+0x74>
 80097c0:	f04f 36ff 	mov.w	r6, #4294967295
 80097c4:	e7eb      	b.n	800979e <_strtoul_l.isra.0+0x8e>
 80097c6:	1c73      	adds	r3, r6, #1
 80097c8:	d106      	bne.n	80097d8 <_strtoul_l.isra.0+0xc8>
 80097ca:	2322      	movs	r3, #34	@ 0x22
 80097cc:	4630      	mov	r0, r6
 80097ce:	f8ce 3000 	str.w	r3, [lr]
 80097d2:	b932      	cbnz	r2, 80097e2 <_strtoul_l.isra.0+0xd2>
 80097d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80097d8:	b107      	cbz	r7, 80097dc <_strtoul_l.isra.0+0xcc>
 80097da:	4240      	negs	r0, r0
 80097dc:	2a00      	cmp	r2, #0
 80097de:	d0f9      	beq.n	80097d4 <_strtoul_l.isra.0+0xc4>
 80097e0:	b106      	cbz	r6, 80097e4 <_strtoul_l.isra.0+0xd4>
 80097e2:	1e69      	subs	r1, r5, #1
 80097e4:	6011      	str	r1, [r2, #0]
 80097e6:	e7f5      	b.n	80097d4 <_strtoul_l.isra.0+0xc4>
 80097e8:	0800a297 	.word	0x0800a297

080097ec <_strtoul_r>:
 80097ec:	f7ff bf90 	b.w	8009710 <_strtoul_l.isra.0>

080097f0 <__ascii_wctomb>:
 80097f0:	4603      	mov	r3, r0
 80097f2:	4608      	mov	r0, r1
 80097f4:	b141      	cbz	r1, 8009808 <__ascii_wctomb+0x18>
 80097f6:	2aff      	cmp	r2, #255	@ 0xff
 80097f8:	d904      	bls.n	8009804 <__ascii_wctomb+0x14>
 80097fa:	228a      	movs	r2, #138	@ 0x8a
 80097fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009800:	601a      	str	r2, [r3, #0]
 8009802:	4770      	bx	lr
 8009804:	2001      	movs	r0, #1
 8009806:	700a      	strb	r2, [r1, #0]
 8009808:	4770      	bx	lr
	...

0800980c <fiprintf>:
 800980c:	b40e      	push	{r1, r2, r3}
 800980e:	b503      	push	{r0, r1, lr}
 8009810:	4601      	mov	r1, r0
 8009812:	ab03      	add	r3, sp, #12
 8009814:	4805      	ldr	r0, [pc, #20]	@ (800982c <fiprintf+0x20>)
 8009816:	f853 2b04 	ldr.w	r2, [r3], #4
 800981a:	6800      	ldr	r0, [r0, #0]
 800981c:	9301      	str	r3, [sp, #4]
 800981e:	f000 f83d 	bl	800989c <_vfiprintf_r>
 8009822:	b002      	add	sp, #8
 8009824:	f85d eb04 	ldr.w	lr, [sp], #4
 8009828:	b003      	add	sp, #12
 800982a:	4770      	bx	lr
 800982c:	2000001c 	.word	0x2000001c

08009830 <abort>:
 8009830:	2006      	movs	r0, #6
 8009832:	b508      	push	{r3, lr}
 8009834:	f000 fa06 	bl	8009c44 <raise>
 8009838:	2001      	movs	r0, #1
 800983a:	f7f9 f85a 	bl	80028f2 <_exit>

0800983e <_malloc_usable_size_r>:
 800983e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009842:	1f18      	subs	r0, r3, #4
 8009844:	2b00      	cmp	r3, #0
 8009846:	bfbc      	itt	lt
 8009848:	580b      	ldrlt	r3, [r1, r0]
 800984a:	18c0      	addlt	r0, r0, r3
 800984c:	4770      	bx	lr

0800984e <__sfputc_r>:
 800984e:	6893      	ldr	r3, [r2, #8]
 8009850:	b410      	push	{r4}
 8009852:	3b01      	subs	r3, #1
 8009854:	2b00      	cmp	r3, #0
 8009856:	6093      	str	r3, [r2, #8]
 8009858:	da07      	bge.n	800986a <__sfputc_r+0x1c>
 800985a:	6994      	ldr	r4, [r2, #24]
 800985c:	42a3      	cmp	r3, r4
 800985e:	db01      	blt.n	8009864 <__sfputc_r+0x16>
 8009860:	290a      	cmp	r1, #10
 8009862:	d102      	bne.n	800986a <__sfputc_r+0x1c>
 8009864:	bc10      	pop	{r4}
 8009866:	f000 b931 	b.w	8009acc <__swbuf_r>
 800986a:	6813      	ldr	r3, [r2, #0]
 800986c:	1c58      	adds	r0, r3, #1
 800986e:	6010      	str	r0, [r2, #0]
 8009870:	7019      	strb	r1, [r3, #0]
 8009872:	4608      	mov	r0, r1
 8009874:	bc10      	pop	{r4}
 8009876:	4770      	bx	lr

08009878 <__sfputs_r>:
 8009878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800987a:	4606      	mov	r6, r0
 800987c:	460f      	mov	r7, r1
 800987e:	4614      	mov	r4, r2
 8009880:	18d5      	adds	r5, r2, r3
 8009882:	42ac      	cmp	r4, r5
 8009884:	d101      	bne.n	800988a <__sfputs_r+0x12>
 8009886:	2000      	movs	r0, #0
 8009888:	e007      	b.n	800989a <__sfputs_r+0x22>
 800988a:	463a      	mov	r2, r7
 800988c:	4630      	mov	r0, r6
 800988e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009892:	f7ff ffdc 	bl	800984e <__sfputc_r>
 8009896:	1c43      	adds	r3, r0, #1
 8009898:	d1f3      	bne.n	8009882 <__sfputs_r+0xa>
 800989a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800989c <_vfiprintf_r>:
 800989c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098a0:	460d      	mov	r5, r1
 80098a2:	4614      	mov	r4, r2
 80098a4:	4698      	mov	r8, r3
 80098a6:	4606      	mov	r6, r0
 80098a8:	b09d      	sub	sp, #116	@ 0x74
 80098aa:	b118      	cbz	r0, 80098b4 <_vfiprintf_r+0x18>
 80098ac:	6a03      	ldr	r3, [r0, #32]
 80098ae:	b90b      	cbnz	r3, 80098b4 <_vfiprintf_r+0x18>
 80098b0:	f7fc f9c4 	bl	8005c3c <__sinit>
 80098b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80098b6:	07d9      	lsls	r1, r3, #31
 80098b8:	d405      	bmi.n	80098c6 <_vfiprintf_r+0x2a>
 80098ba:	89ab      	ldrh	r3, [r5, #12]
 80098bc:	059a      	lsls	r2, r3, #22
 80098be:	d402      	bmi.n	80098c6 <_vfiprintf_r+0x2a>
 80098c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80098c2:	f7fc fb8c 	bl	8005fde <__retarget_lock_acquire_recursive>
 80098c6:	89ab      	ldrh	r3, [r5, #12]
 80098c8:	071b      	lsls	r3, r3, #28
 80098ca:	d501      	bpl.n	80098d0 <_vfiprintf_r+0x34>
 80098cc:	692b      	ldr	r3, [r5, #16]
 80098ce:	b99b      	cbnz	r3, 80098f8 <_vfiprintf_r+0x5c>
 80098d0:	4629      	mov	r1, r5
 80098d2:	4630      	mov	r0, r6
 80098d4:	f000 f938 	bl	8009b48 <__swsetup_r>
 80098d8:	b170      	cbz	r0, 80098f8 <_vfiprintf_r+0x5c>
 80098da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80098dc:	07dc      	lsls	r4, r3, #31
 80098de:	d504      	bpl.n	80098ea <_vfiprintf_r+0x4e>
 80098e0:	f04f 30ff 	mov.w	r0, #4294967295
 80098e4:	b01d      	add	sp, #116	@ 0x74
 80098e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098ea:	89ab      	ldrh	r3, [r5, #12]
 80098ec:	0598      	lsls	r0, r3, #22
 80098ee:	d4f7      	bmi.n	80098e0 <_vfiprintf_r+0x44>
 80098f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80098f2:	f7fc fb75 	bl	8005fe0 <__retarget_lock_release_recursive>
 80098f6:	e7f3      	b.n	80098e0 <_vfiprintf_r+0x44>
 80098f8:	2300      	movs	r3, #0
 80098fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80098fc:	2320      	movs	r3, #32
 80098fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009902:	2330      	movs	r3, #48	@ 0x30
 8009904:	f04f 0901 	mov.w	r9, #1
 8009908:	f8cd 800c 	str.w	r8, [sp, #12]
 800990c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009ab8 <_vfiprintf_r+0x21c>
 8009910:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009914:	4623      	mov	r3, r4
 8009916:	469a      	mov	sl, r3
 8009918:	f813 2b01 	ldrb.w	r2, [r3], #1
 800991c:	b10a      	cbz	r2, 8009922 <_vfiprintf_r+0x86>
 800991e:	2a25      	cmp	r2, #37	@ 0x25
 8009920:	d1f9      	bne.n	8009916 <_vfiprintf_r+0x7a>
 8009922:	ebba 0b04 	subs.w	fp, sl, r4
 8009926:	d00b      	beq.n	8009940 <_vfiprintf_r+0xa4>
 8009928:	465b      	mov	r3, fp
 800992a:	4622      	mov	r2, r4
 800992c:	4629      	mov	r1, r5
 800992e:	4630      	mov	r0, r6
 8009930:	f7ff ffa2 	bl	8009878 <__sfputs_r>
 8009934:	3001      	adds	r0, #1
 8009936:	f000 80a7 	beq.w	8009a88 <_vfiprintf_r+0x1ec>
 800993a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800993c:	445a      	add	r2, fp
 800993e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009940:	f89a 3000 	ldrb.w	r3, [sl]
 8009944:	2b00      	cmp	r3, #0
 8009946:	f000 809f 	beq.w	8009a88 <_vfiprintf_r+0x1ec>
 800994a:	2300      	movs	r3, #0
 800994c:	f04f 32ff 	mov.w	r2, #4294967295
 8009950:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009954:	f10a 0a01 	add.w	sl, sl, #1
 8009958:	9304      	str	r3, [sp, #16]
 800995a:	9307      	str	r3, [sp, #28]
 800995c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009960:	931a      	str	r3, [sp, #104]	@ 0x68
 8009962:	4654      	mov	r4, sl
 8009964:	2205      	movs	r2, #5
 8009966:	f814 1b01 	ldrb.w	r1, [r4], #1
 800996a:	4853      	ldr	r0, [pc, #332]	@ (8009ab8 <_vfiprintf_r+0x21c>)
 800996c:	f7fc fb39 	bl	8005fe2 <memchr>
 8009970:	9a04      	ldr	r2, [sp, #16]
 8009972:	b9d8      	cbnz	r0, 80099ac <_vfiprintf_r+0x110>
 8009974:	06d1      	lsls	r1, r2, #27
 8009976:	bf44      	itt	mi
 8009978:	2320      	movmi	r3, #32
 800997a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800997e:	0713      	lsls	r3, r2, #28
 8009980:	bf44      	itt	mi
 8009982:	232b      	movmi	r3, #43	@ 0x2b
 8009984:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009988:	f89a 3000 	ldrb.w	r3, [sl]
 800998c:	2b2a      	cmp	r3, #42	@ 0x2a
 800998e:	d015      	beq.n	80099bc <_vfiprintf_r+0x120>
 8009990:	4654      	mov	r4, sl
 8009992:	2000      	movs	r0, #0
 8009994:	f04f 0c0a 	mov.w	ip, #10
 8009998:	9a07      	ldr	r2, [sp, #28]
 800999a:	4621      	mov	r1, r4
 800999c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80099a0:	3b30      	subs	r3, #48	@ 0x30
 80099a2:	2b09      	cmp	r3, #9
 80099a4:	d94b      	bls.n	8009a3e <_vfiprintf_r+0x1a2>
 80099a6:	b1b0      	cbz	r0, 80099d6 <_vfiprintf_r+0x13a>
 80099a8:	9207      	str	r2, [sp, #28]
 80099aa:	e014      	b.n	80099d6 <_vfiprintf_r+0x13a>
 80099ac:	eba0 0308 	sub.w	r3, r0, r8
 80099b0:	fa09 f303 	lsl.w	r3, r9, r3
 80099b4:	4313      	orrs	r3, r2
 80099b6:	46a2      	mov	sl, r4
 80099b8:	9304      	str	r3, [sp, #16]
 80099ba:	e7d2      	b.n	8009962 <_vfiprintf_r+0xc6>
 80099bc:	9b03      	ldr	r3, [sp, #12]
 80099be:	1d19      	adds	r1, r3, #4
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	9103      	str	r1, [sp, #12]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	bfbb      	ittet	lt
 80099c8:	425b      	neglt	r3, r3
 80099ca:	f042 0202 	orrlt.w	r2, r2, #2
 80099ce:	9307      	strge	r3, [sp, #28]
 80099d0:	9307      	strlt	r3, [sp, #28]
 80099d2:	bfb8      	it	lt
 80099d4:	9204      	strlt	r2, [sp, #16]
 80099d6:	7823      	ldrb	r3, [r4, #0]
 80099d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80099da:	d10a      	bne.n	80099f2 <_vfiprintf_r+0x156>
 80099dc:	7863      	ldrb	r3, [r4, #1]
 80099de:	2b2a      	cmp	r3, #42	@ 0x2a
 80099e0:	d132      	bne.n	8009a48 <_vfiprintf_r+0x1ac>
 80099e2:	9b03      	ldr	r3, [sp, #12]
 80099e4:	3402      	adds	r4, #2
 80099e6:	1d1a      	adds	r2, r3, #4
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	9203      	str	r2, [sp, #12]
 80099ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80099f0:	9305      	str	r3, [sp, #20]
 80099f2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009abc <_vfiprintf_r+0x220>
 80099f6:	2203      	movs	r2, #3
 80099f8:	4650      	mov	r0, sl
 80099fa:	7821      	ldrb	r1, [r4, #0]
 80099fc:	f7fc faf1 	bl	8005fe2 <memchr>
 8009a00:	b138      	cbz	r0, 8009a12 <_vfiprintf_r+0x176>
 8009a02:	2240      	movs	r2, #64	@ 0x40
 8009a04:	9b04      	ldr	r3, [sp, #16]
 8009a06:	eba0 000a 	sub.w	r0, r0, sl
 8009a0a:	4082      	lsls	r2, r0
 8009a0c:	4313      	orrs	r3, r2
 8009a0e:	3401      	adds	r4, #1
 8009a10:	9304      	str	r3, [sp, #16]
 8009a12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a16:	2206      	movs	r2, #6
 8009a18:	4829      	ldr	r0, [pc, #164]	@ (8009ac0 <_vfiprintf_r+0x224>)
 8009a1a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009a1e:	f7fc fae0 	bl	8005fe2 <memchr>
 8009a22:	2800      	cmp	r0, #0
 8009a24:	d03f      	beq.n	8009aa6 <_vfiprintf_r+0x20a>
 8009a26:	4b27      	ldr	r3, [pc, #156]	@ (8009ac4 <_vfiprintf_r+0x228>)
 8009a28:	bb1b      	cbnz	r3, 8009a72 <_vfiprintf_r+0x1d6>
 8009a2a:	9b03      	ldr	r3, [sp, #12]
 8009a2c:	3307      	adds	r3, #7
 8009a2e:	f023 0307 	bic.w	r3, r3, #7
 8009a32:	3308      	adds	r3, #8
 8009a34:	9303      	str	r3, [sp, #12]
 8009a36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a38:	443b      	add	r3, r7
 8009a3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a3c:	e76a      	b.n	8009914 <_vfiprintf_r+0x78>
 8009a3e:	460c      	mov	r4, r1
 8009a40:	2001      	movs	r0, #1
 8009a42:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a46:	e7a8      	b.n	800999a <_vfiprintf_r+0xfe>
 8009a48:	2300      	movs	r3, #0
 8009a4a:	f04f 0c0a 	mov.w	ip, #10
 8009a4e:	4619      	mov	r1, r3
 8009a50:	3401      	adds	r4, #1
 8009a52:	9305      	str	r3, [sp, #20]
 8009a54:	4620      	mov	r0, r4
 8009a56:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a5a:	3a30      	subs	r2, #48	@ 0x30
 8009a5c:	2a09      	cmp	r2, #9
 8009a5e:	d903      	bls.n	8009a68 <_vfiprintf_r+0x1cc>
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d0c6      	beq.n	80099f2 <_vfiprintf_r+0x156>
 8009a64:	9105      	str	r1, [sp, #20]
 8009a66:	e7c4      	b.n	80099f2 <_vfiprintf_r+0x156>
 8009a68:	4604      	mov	r4, r0
 8009a6a:	2301      	movs	r3, #1
 8009a6c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a70:	e7f0      	b.n	8009a54 <_vfiprintf_r+0x1b8>
 8009a72:	ab03      	add	r3, sp, #12
 8009a74:	9300      	str	r3, [sp, #0]
 8009a76:	462a      	mov	r2, r5
 8009a78:	4630      	mov	r0, r6
 8009a7a:	4b13      	ldr	r3, [pc, #76]	@ (8009ac8 <_vfiprintf_r+0x22c>)
 8009a7c:	a904      	add	r1, sp, #16
 8009a7e:	f7fb fa8b 	bl	8004f98 <_printf_float>
 8009a82:	4607      	mov	r7, r0
 8009a84:	1c78      	adds	r0, r7, #1
 8009a86:	d1d6      	bne.n	8009a36 <_vfiprintf_r+0x19a>
 8009a88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a8a:	07d9      	lsls	r1, r3, #31
 8009a8c:	d405      	bmi.n	8009a9a <_vfiprintf_r+0x1fe>
 8009a8e:	89ab      	ldrh	r3, [r5, #12]
 8009a90:	059a      	lsls	r2, r3, #22
 8009a92:	d402      	bmi.n	8009a9a <_vfiprintf_r+0x1fe>
 8009a94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a96:	f7fc faa3 	bl	8005fe0 <__retarget_lock_release_recursive>
 8009a9a:	89ab      	ldrh	r3, [r5, #12]
 8009a9c:	065b      	lsls	r3, r3, #25
 8009a9e:	f53f af1f 	bmi.w	80098e0 <_vfiprintf_r+0x44>
 8009aa2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009aa4:	e71e      	b.n	80098e4 <_vfiprintf_r+0x48>
 8009aa6:	ab03      	add	r3, sp, #12
 8009aa8:	9300      	str	r3, [sp, #0]
 8009aaa:	462a      	mov	r2, r5
 8009aac:	4630      	mov	r0, r6
 8009aae:	4b06      	ldr	r3, [pc, #24]	@ (8009ac8 <_vfiprintf_r+0x22c>)
 8009ab0:	a904      	add	r1, sp, #16
 8009ab2:	f7fb fd0f 	bl	80054d4 <_printf_i>
 8009ab6:	e7e4      	b.n	8009a82 <_vfiprintf_r+0x1e6>
 8009ab8:	0800a4b6 	.word	0x0800a4b6
 8009abc:	0800a4bc 	.word	0x0800a4bc
 8009ac0:	0800a4c0 	.word	0x0800a4c0
 8009ac4:	08004f99 	.word	0x08004f99
 8009ac8:	08009879 	.word	0x08009879

08009acc <__swbuf_r>:
 8009acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ace:	460e      	mov	r6, r1
 8009ad0:	4614      	mov	r4, r2
 8009ad2:	4605      	mov	r5, r0
 8009ad4:	b118      	cbz	r0, 8009ade <__swbuf_r+0x12>
 8009ad6:	6a03      	ldr	r3, [r0, #32]
 8009ad8:	b90b      	cbnz	r3, 8009ade <__swbuf_r+0x12>
 8009ada:	f7fc f8af 	bl	8005c3c <__sinit>
 8009ade:	69a3      	ldr	r3, [r4, #24]
 8009ae0:	60a3      	str	r3, [r4, #8]
 8009ae2:	89a3      	ldrh	r3, [r4, #12]
 8009ae4:	071a      	lsls	r2, r3, #28
 8009ae6:	d501      	bpl.n	8009aec <__swbuf_r+0x20>
 8009ae8:	6923      	ldr	r3, [r4, #16]
 8009aea:	b943      	cbnz	r3, 8009afe <__swbuf_r+0x32>
 8009aec:	4621      	mov	r1, r4
 8009aee:	4628      	mov	r0, r5
 8009af0:	f000 f82a 	bl	8009b48 <__swsetup_r>
 8009af4:	b118      	cbz	r0, 8009afe <__swbuf_r+0x32>
 8009af6:	f04f 37ff 	mov.w	r7, #4294967295
 8009afa:	4638      	mov	r0, r7
 8009afc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009afe:	6823      	ldr	r3, [r4, #0]
 8009b00:	6922      	ldr	r2, [r4, #16]
 8009b02:	b2f6      	uxtb	r6, r6
 8009b04:	1a98      	subs	r0, r3, r2
 8009b06:	6963      	ldr	r3, [r4, #20]
 8009b08:	4637      	mov	r7, r6
 8009b0a:	4283      	cmp	r3, r0
 8009b0c:	dc05      	bgt.n	8009b1a <__swbuf_r+0x4e>
 8009b0e:	4621      	mov	r1, r4
 8009b10:	4628      	mov	r0, r5
 8009b12:	f7ff f975 	bl	8008e00 <_fflush_r>
 8009b16:	2800      	cmp	r0, #0
 8009b18:	d1ed      	bne.n	8009af6 <__swbuf_r+0x2a>
 8009b1a:	68a3      	ldr	r3, [r4, #8]
 8009b1c:	3b01      	subs	r3, #1
 8009b1e:	60a3      	str	r3, [r4, #8]
 8009b20:	6823      	ldr	r3, [r4, #0]
 8009b22:	1c5a      	adds	r2, r3, #1
 8009b24:	6022      	str	r2, [r4, #0]
 8009b26:	701e      	strb	r6, [r3, #0]
 8009b28:	6962      	ldr	r2, [r4, #20]
 8009b2a:	1c43      	adds	r3, r0, #1
 8009b2c:	429a      	cmp	r2, r3
 8009b2e:	d004      	beq.n	8009b3a <__swbuf_r+0x6e>
 8009b30:	89a3      	ldrh	r3, [r4, #12]
 8009b32:	07db      	lsls	r3, r3, #31
 8009b34:	d5e1      	bpl.n	8009afa <__swbuf_r+0x2e>
 8009b36:	2e0a      	cmp	r6, #10
 8009b38:	d1df      	bne.n	8009afa <__swbuf_r+0x2e>
 8009b3a:	4621      	mov	r1, r4
 8009b3c:	4628      	mov	r0, r5
 8009b3e:	f7ff f95f 	bl	8008e00 <_fflush_r>
 8009b42:	2800      	cmp	r0, #0
 8009b44:	d0d9      	beq.n	8009afa <__swbuf_r+0x2e>
 8009b46:	e7d6      	b.n	8009af6 <__swbuf_r+0x2a>

08009b48 <__swsetup_r>:
 8009b48:	b538      	push	{r3, r4, r5, lr}
 8009b4a:	4b29      	ldr	r3, [pc, #164]	@ (8009bf0 <__swsetup_r+0xa8>)
 8009b4c:	4605      	mov	r5, r0
 8009b4e:	6818      	ldr	r0, [r3, #0]
 8009b50:	460c      	mov	r4, r1
 8009b52:	b118      	cbz	r0, 8009b5c <__swsetup_r+0x14>
 8009b54:	6a03      	ldr	r3, [r0, #32]
 8009b56:	b90b      	cbnz	r3, 8009b5c <__swsetup_r+0x14>
 8009b58:	f7fc f870 	bl	8005c3c <__sinit>
 8009b5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b60:	0719      	lsls	r1, r3, #28
 8009b62:	d422      	bmi.n	8009baa <__swsetup_r+0x62>
 8009b64:	06da      	lsls	r2, r3, #27
 8009b66:	d407      	bmi.n	8009b78 <__swsetup_r+0x30>
 8009b68:	2209      	movs	r2, #9
 8009b6a:	602a      	str	r2, [r5, #0]
 8009b6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b70:	f04f 30ff 	mov.w	r0, #4294967295
 8009b74:	81a3      	strh	r3, [r4, #12]
 8009b76:	e033      	b.n	8009be0 <__swsetup_r+0x98>
 8009b78:	0758      	lsls	r0, r3, #29
 8009b7a:	d512      	bpl.n	8009ba2 <__swsetup_r+0x5a>
 8009b7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009b7e:	b141      	cbz	r1, 8009b92 <__swsetup_r+0x4a>
 8009b80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009b84:	4299      	cmp	r1, r3
 8009b86:	d002      	beq.n	8009b8e <__swsetup_r+0x46>
 8009b88:	4628      	mov	r0, r5
 8009b8a:	f7fd f8a9 	bl	8006ce0 <_free_r>
 8009b8e:	2300      	movs	r3, #0
 8009b90:	6363      	str	r3, [r4, #52]	@ 0x34
 8009b92:	89a3      	ldrh	r3, [r4, #12]
 8009b94:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009b98:	81a3      	strh	r3, [r4, #12]
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	6063      	str	r3, [r4, #4]
 8009b9e:	6923      	ldr	r3, [r4, #16]
 8009ba0:	6023      	str	r3, [r4, #0]
 8009ba2:	89a3      	ldrh	r3, [r4, #12]
 8009ba4:	f043 0308 	orr.w	r3, r3, #8
 8009ba8:	81a3      	strh	r3, [r4, #12]
 8009baa:	6923      	ldr	r3, [r4, #16]
 8009bac:	b94b      	cbnz	r3, 8009bc2 <__swsetup_r+0x7a>
 8009bae:	89a3      	ldrh	r3, [r4, #12]
 8009bb0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009bb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009bb8:	d003      	beq.n	8009bc2 <__swsetup_r+0x7a>
 8009bba:	4621      	mov	r1, r4
 8009bbc:	4628      	mov	r0, r5
 8009bbe:	f000 f882 	bl	8009cc6 <__smakebuf_r>
 8009bc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bc6:	f013 0201 	ands.w	r2, r3, #1
 8009bca:	d00a      	beq.n	8009be2 <__swsetup_r+0x9a>
 8009bcc:	2200      	movs	r2, #0
 8009bce:	60a2      	str	r2, [r4, #8]
 8009bd0:	6962      	ldr	r2, [r4, #20]
 8009bd2:	4252      	negs	r2, r2
 8009bd4:	61a2      	str	r2, [r4, #24]
 8009bd6:	6922      	ldr	r2, [r4, #16]
 8009bd8:	b942      	cbnz	r2, 8009bec <__swsetup_r+0xa4>
 8009bda:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009bde:	d1c5      	bne.n	8009b6c <__swsetup_r+0x24>
 8009be0:	bd38      	pop	{r3, r4, r5, pc}
 8009be2:	0799      	lsls	r1, r3, #30
 8009be4:	bf58      	it	pl
 8009be6:	6962      	ldrpl	r2, [r4, #20]
 8009be8:	60a2      	str	r2, [r4, #8]
 8009bea:	e7f4      	b.n	8009bd6 <__swsetup_r+0x8e>
 8009bec:	2000      	movs	r0, #0
 8009bee:	e7f7      	b.n	8009be0 <__swsetup_r+0x98>
 8009bf0:	2000001c 	.word	0x2000001c

08009bf4 <_raise_r>:
 8009bf4:	291f      	cmp	r1, #31
 8009bf6:	b538      	push	{r3, r4, r5, lr}
 8009bf8:	4605      	mov	r5, r0
 8009bfa:	460c      	mov	r4, r1
 8009bfc:	d904      	bls.n	8009c08 <_raise_r+0x14>
 8009bfe:	2316      	movs	r3, #22
 8009c00:	6003      	str	r3, [r0, #0]
 8009c02:	f04f 30ff 	mov.w	r0, #4294967295
 8009c06:	bd38      	pop	{r3, r4, r5, pc}
 8009c08:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009c0a:	b112      	cbz	r2, 8009c12 <_raise_r+0x1e>
 8009c0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009c10:	b94b      	cbnz	r3, 8009c26 <_raise_r+0x32>
 8009c12:	4628      	mov	r0, r5
 8009c14:	f000 f830 	bl	8009c78 <_getpid_r>
 8009c18:	4622      	mov	r2, r4
 8009c1a:	4601      	mov	r1, r0
 8009c1c:	4628      	mov	r0, r5
 8009c1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c22:	f000 b817 	b.w	8009c54 <_kill_r>
 8009c26:	2b01      	cmp	r3, #1
 8009c28:	d00a      	beq.n	8009c40 <_raise_r+0x4c>
 8009c2a:	1c59      	adds	r1, r3, #1
 8009c2c:	d103      	bne.n	8009c36 <_raise_r+0x42>
 8009c2e:	2316      	movs	r3, #22
 8009c30:	6003      	str	r3, [r0, #0]
 8009c32:	2001      	movs	r0, #1
 8009c34:	e7e7      	b.n	8009c06 <_raise_r+0x12>
 8009c36:	2100      	movs	r1, #0
 8009c38:	4620      	mov	r0, r4
 8009c3a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009c3e:	4798      	blx	r3
 8009c40:	2000      	movs	r0, #0
 8009c42:	e7e0      	b.n	8009c06 <_raise_r+0x12>

08009c44 <raise>:
 8009c44:	4b02      	ldr	r3, [pc, #8]	@ (8009c50 <raise+0xc>)
 8009c46:	4601      	mov	r1, r0
 8009c48:	6818      	ldr	r0, [r3, #0]
 8009c4a:	f7ff bfd3 	b.w	8009bf4 <_raise_r>
 8009c4e:	bf00      	nop
 8009c50:	2000001c 	.word	0x2000001c

08009c54 <_kill_r>:
 8009c54:	b538      	push	{r3, r4, r5, lr}
 8009c56:	2300      	movs	r3, #0
 8009c58:	4d06      	ldr	r5, [pc, #24]	@ (8009c74 <_kill_r+0x20>)
 8009c5a:	4604      	mov	r4, r0
 8009c5c:	4608      	mov	r0, r1
 8009c5e:	4611      	mov	r1, r2
 8009c60:	602b      	str	r3, [r5, #0]
 8009c62:	f7f8 fe36 	bl	80028d2 <_kill>
 8009c66:	1c43      	adds	r3, r0, #1
 8009c68:	d102      	bne.n	8009c70 <_kill_r+0x1c>
 8009c6a:	682b      	ldr	r3, [r5, #0]
 8009c6c:	b103      	cbz	r3, 8009c70 <_kill_r+0x1c>
 8009c6e:	6023      	str	r3, [r4, #0]
 8009c70:	bd38      	pop	{r3, r4, r5, pc}
 8009c72:	bf00      	nop
 8009c74:	2000043c 	.word	0x2000043c

08009c78 <_getpid_r>:
 8009c78:	f7f8 be24 	b.w	80028c4 <_getpid>

08009c7c <__swhatbuf_r>:
 8009c7c:	b570      	push	{r4, r5, r6, lr}
 8009c7e:	460c      	mov	r4, r1
 8009c80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c84:	4615      	mov	r5, r2
 8009c86:	2900      	cmp	r1, #0
 8009c88:	461e      	mov	r6, r3
 8009c8a:	b096      	sub	sp, #88	@ 0x58
 8009c8c:	da0c      	bge.n	8009ca8 <__swhatbuf_r+0x2c>
 8009c8e:	89a3      	ldrh	r3, [r4, #12]
 8009c90:	2100      	movs	r1, #0
 8009c92:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009c96:	bf14      	ite	ne
 8009c98:	2340      	movne	r3, #64	@ 0x40
 8009c9a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009c9e:	2000      	movs	r0, #0
 8009ca0:	6031      	str	r1, [r6, #0]
 8009ca2:	602b      	str	r3, [r5, #0]
 8009ca4:	b016      	add	sp, #88	@ 0x58
 8009ca6:	bd70      	pop	{r4, r5, r6, pc}
 8009ca8:	466a      	mov	r2, sp
 8009caa:	f000 f849 	bl	8009d40 <_fstat_r>
 8009cae:	2800      	cmp	r0, #0
 8009cb0:	dbed      	blt.n	8009c8e <__swhatbuf_r+0x12>
 8009cb2:	9901      	ldr	r1, [sp, #4]
 8009cb4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009cb8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009cbc:	4259      	negs	r1, r3
 8009cbe:	4159      	adcs	r1, r3
 8009cc0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009cc4:	e7eb      	b.n	8009c9e <__swhatbuf_r+0x22>

08009cc6 <__smakebuf_r>:
 8009cc6:	898b      	ldrh	r3, [r1, #12]
 8009cc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009cca:	079d      	lsls	r5, r3, #30
 8009ccc:	4606      	mov	r6, r0
 8009cce:	460c      	mov	r4, r1
 8009cd0:	d507      	bpl.n	8009ce2 <__smakebuf_r+0x1c>
 8009cd2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009cd6:	6023      	str	r3, [r4, #0]
 8009cd8:	6123      	str	r3, [r4, #16]
 8009cda:	2301      	movs	r3, #1
 8009cdc:	6163      	str	r3, [r4, #20]
 8009cde:	b003      	add	sp, #12
 8009ce0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ce2:	466a      	mov	r2, sp
 8009ce4:	ab01      	add	r3, sp, #4
 8009ce6:	f7ff ffc9 	bl	8009c7c <__swhatbuf_r>
 8009cea:	9f00      	ldr	r7, [sp, #0]
 8009cec:	4605      	mov	r5, r0
 8009cee:	4639      	mov	r1, r7
 8009cf0:	4630      	mov	r0, r6
 8009cf2:	f7fd f867 	bl	8006dc4 <_malloc_r>
 8009cf6:	b948      	cbnz	r0, 8009d0c <__smakebuf_r+0x46>
 8009cf8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cfc:	059a      	lsls	r2, r3, #22
 8009cfe:	d4ee      	bmi.n	8009cde <__smakebuf_r+0x18>
 8009d00:	f023 0303 	bic.w	r3, r3, #3
 8009d04:	f043 0302 	orr.w	r3, r3, #2
 8009d08:	81a3      	strh	r3, [r4, #12]
 8009d0a:	e7e2      	b.n	8009cd2 <__smakebuf_r+0xc>
 8009d0c:	89a3      	ldrh	r3, [r4, #12]
 8009d0e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009d12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d16:	81a3      	strh	r3, [r4, #12]
 8009d18:	9b01      	ldr	r3, [sp, #4]
 8009d1a:	6020      	str	r0, [r4, #0]
 8009d1c:	b15b      	cbz	r3, 8009d36 <__smakebuf_r+0x70>
 8009d1e:	4630      	mov	r0, r6
 8009d20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d24:	f000 f81e 	bl	8009d64 <_isatty_r>
 8009d28:	b128      	cbz	r0, 8009d36 <__smakebuf_r+0x70>
 8009d2a:	89a3      	ldrh	r3, [r4, #12]
 8009d2c:	f023 0303 	bic.w	r3, r3, #3
 8009d30:	f043 0301 	orr.w	r3, r3, #1
 8009d34:	81a3      	strh	r3, [r4, #12]
 8009d36:	89a3      	ldrh	r3, [r4, #12]
 8009d38:	431d      	orrs	r5, r3
 8009d3a:	81a5      	strh	r5, [r4, #12]
 8009d3c:	e7cf      	b.n	8009cde <__smakebuf_r+0x18>
	...

08009d40 <_fstat_r>:
 8009d40:	b538      	push	{r3, r4, r5, lr}
 8009d42:	2300      	movs	r3, #0
 8009d44:	4d06      	ldr	r5, [pc, #24]	@ (8009d60 <_fstat_r+0x20>)
 8009d46:	4604      	mov	r4, r0
 8009d48:	4608      	mov	r0, r1
 8009d4a:	4611      	mov	r1, r2
 8009d4c:	602b      	str	r3, [r5, #0]
 8009d4e:	f7f8 fe1f 	bl	8002990 <_fstat>
 8009d52:	1c43      	adds	r3, r0, #1
 8009d54:	d102      	bne.n	8009d5c <_fstat_r+0x1c>
 8009d56:	682b      	ldr	r3, [r5, #0]
 8009d58:	b103      	cbz	r3, 8009d5c <_fstat_r+0x1c>
 8009d5a:	6023      	str	r3, [r4, #0]
 8009d5c:	bd38      	pop	{r3, r4, r5, pc}
 8009d5e:	bf00      	nop
 8009d60:	2000043c 	.word	0x2000043c

08009d64 <_isatty_r>:
 8009d64:	b538      	push	{r3, r4, r5, lr}
 8009d66:	2300      	movs	r3, #0
 8009d68:	4d05      	ldr	r5, [pc, #20]	@ (8009d80 <_isatty_r+0x1c>)
 8009d6a:	4604      	mov	r4, r0
 8009d6c:	4608      	mov	r0, r1
 8009d6e:	602b      	str	r3, [r5, #0]
 8009d70:	f7f8 fe1d 	bl	80029ae <_isatty>
 8009d74:	1c43      	adds	r3, r0, #1
 8009d76:	d102      	bne.n	8009d7e <_isatty_r+0x1a>
 8009d78:	682b      	ldr	r3, [r5, #0]
 8009d7a:	b103      	cbz	r3, 8009d7e <_isatty_r+0x1a>
 8009d7c:	6023      	str	r3, [r4, #0]
 8009d7e:	bd38      	pop	{r3, r4, r5, pc}
 8009d80:	2000043c 	.word	0x2000043c

08009d84 <_init>:
 8009d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d86:	bf00      	nop
 8009d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d8a:	bc08      	pop	{r3}
 8009d8c:	469e      	mov	lr, r3
 8009d8e:	4770      	bx	lr

08009d90 <_fini>:
 8009d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d92:	bf00      	nop
 8009d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d96:	bc08      	pop	{r3}
 8009d98:	469e      	mov	lr, r3
 8009d9a:	4770      	bx	lr
