<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1063" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1063{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2_1063{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_1063{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1063{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1063{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.54px;}
#t6_1063{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t7_1063{left:96px;bottom:996px;letter-spacing:0.15px;word-spacing:-0.56px;}
#t8_1063{left:96px;bottom:974px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t9_1063{left:96px;bottom:953px;letter-spacing:0.14px;word-spacing:-0.49px;}
#ta_1063{left:96px;bottom:931px;letter-spacing:0.12px;word-spacing:-0.82px;}
#tb_1063{left:96px;bottom:910px;letter-spacing:0.14px;word-spacing:-0.47px;}
#tc_1063{left:96px;bottom:889px;letter-spacing:0.14px;word-spacing:-0.62px;}
#td_1063{left:96px;bottom:867px;letter-spacing:0.13px;word-spacing:-0.43px;}
#te_1063{left:96px;bottom:832px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tf_1063{left:96px;bottom:811px;letter-spacing:0.13px;word-spacing:-0.86px;}
#tg_1063{left:96px;bottom:789px;letter-spacing:0.12px;word-spacing:-0.48px;}
#th_1063{left:96px;bottom:768px;letter-spacing:0.14px;word-spacing:-0.53px;}
#ti_1063{left:96px;bottom:746px;letter-spacing:0.11px;word-spacing:-0.72px;}
#tj_1063{left:96px;bottom:725px;letter-spacing:0.14px;word-spacing:-0.51px;}
#tk_1063{left:96px;bottom:704px;letter-spacing:0.13px;word-spacing:-0.55px;}
#tl_1063{left:96px;bottom:682px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tm_1063{left:96px;bottom:647px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tn_1063{left:96px;bottom:626px;letter-spacing:0.13px;word-spacing:-0.53px;}
#to_1063{left:96px;bottom:604px;letter-spacing:0.14px;word-spacing:-0.49px;}
#tp_1063{left:96px;bottom:583px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tq_1063{left:96px;bottom:548px;letter-spacing:0.18px;word-spacing:-0.45px;}
#tr_1063{left:96px;bottom:526px;letter-spacing:0.12px;word-spacing:-0.52px;}
#ts_1063{left:96px;bottom:505px;letter-spacing:0.13px;word-spacing:-0.52px;}
#tt_1063{left:96px;bottom:484px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tu_1063{left:96px;bottom:444px;letter-spacing:0.14px;}
#tv_1063{left:178px;bottom:444px;letter-spacing:0.15px;word-spacing:-0.16px;}
#tw_1063{left:96px;bottom:409px;letter-spacing:0.09px;word-spacing:-0.92px;}
#tx_1063{left:96px;bottom:387px;letter-spacing:0.1px;word-spacing:-0.44px;}
#ty_1063{left:96px;bottom:366px;letter-spacing:0.13px;word-spacing:-0.5px;}
#tz_1063{left:96px;bottom:345px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t10_1063{left:96px;bottom:314px;}
#t11_1063{left:124px;bottom:314px;letter-spacing:0.09px;word-spacing:-0.14px;}
#t12_1063{left:124px;bottom:293px;letter-spacing:0.13px;word-spacing:3.47px;}
#t13_1063{left:124px;bottom:271px;letter-spacing:0.13px;word-spacing:-0.44px;}
#t14_1063{left:96px;bottom:244px;}
#t15_1063{left:124px;bottom:244px;letter-spacing:0.12px;word-spacing:-0.06px;}
#t16_1063{left:124px;bottom:222px;letter-spacing:0.08px;word-spacing:0.03px;}
#t17_1063{left:124px;bottom:201px;letter-spacing:0.12px;word-spacing:2.32px;}
#t18_1063{left:124px;bottom:179px;letter-spacing:0.11px;word-spacing:1.64px;}
#t19_1063{left:124px;bottom:158px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1a_1063{left:96px;bottom:131px;}
#t1b_1063{left:124px;bottom:131px;letter-spacing:0.13px;word-spacing:0.16px;}
#t1c_1063{left:124px;bottom:109px;letter-spacing:0.13px;word-spacing:-0.58px;}
#t1d_1063{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1063{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_1063{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_1063{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_1063{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_1063{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_1063{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_1063{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1063" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1063Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1063" style="-webkit-user-select: none;"><object width="935" height="1210" data="1063/1063.svg" type="image/svg+xml" id="pdf1063" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1063" class="t s1_1063">Secure Virtual Machine </span><span id="t2_1063" class="t s2_1063">608 </span>
<span id="t3_1063" class="t s3_1063">24593—Rev. 3.41—June 2023 </span><span id="t4_1063" class="t s3_1063">AMD64 Technology </span>
<span id="t5_1063" class="t s4_1063">When a #VC is turned into an Automatic Exit, the guest VM terminates with an exit code of </span>
<span id="t6_1063" class="t s4_1063">VMEXIT_VC. The error code for the #VC, which reflects the event which led to the #VC (e.g., </span>
<span id="t7_1063" class="t s4_1063">VMEXIT_CPUID), is saved to the GUEST_EXITCODE field in the VMSA. Additional information </span>
<span id="t8_1063" class="t s4_1063">about the event that caused the #VC is saved to the GUEST_EXITINFO1, GUEST_EXITINFO2, </span>
<span id="t9_1063" class="t s4_1063">GUEST_EXITINTINFO, and GUEST_NRIP fields in the VMSA. The information saved to these </span>
<span id="ta_1063" class="t s4_1063">fields is the same as the standard exit information provided for the event that occurred. For example, if </span>
<span id="tb_1063" class="t s4_1063">the VM performs a port I/O instruction which is marked for interception, the GUEST_EXITCODE </span>
<span id="tc_1063" class="t s4_1063">field will be set to VMEXIT_IOIO and the GUEST_EXITINFO1 field will contain information about </span>
<span id="td_1063" class="t s4_1063">the I/O port access, as defined in Section 15.10.2. </span>
<span id="te_1063" class="t s4_1063">The Reflect #VC feature enables #VC events to be handled by a vCPU at a VMPL other than the one </span>
<span id="tf_1063" class="t s4_1063">that initiated them. For example, a guest may contain a vCPU which consists of two different VMSAs. </span>
<span id="tg_1063" class="t s4_1063">One VMSA is defined to execute at VMPL0, while the other has ReflectVC enabled and is defined to </span>
<span id="th_1063" class="t s4_1063">execute at VMPL3. When the vCPU running at VMPL3 encounters a #VC condition, the information </span>
<span id="ti_1063" class="t s4_1063">is saved to its VMSA and control is returned to the hypervisor. The hypervisor may then run the vCPU </span>
<span id="tj_1063" class="t s4_1063">at VMPL0 which can read the exit information saved to the VMPL3 VMSA, interact with the </span>
<span id="tk_1063" class="t s4_1063">hypervisor as required, write appropriate response data back into the VMPL3 VMSA, and instruct the </span>
<span id="tl_1063" class="t s4_1063">hypervisor to resume execution of the vCPU at VMPL3. </span>
<span id="tm_1063" class="t s4_1063">If the #VC event occurred during the processing of an interrupt or exception, the </span>
<span id="tn_1063" class="t s4_1063">GUEST_EXITINTINFO.V bit will be set. If the Alternate Injection feature is enabled (see </span>
<span id="to_1063" class="t s4_1063">Section 15.36.15), hardware will automatically set the VINTR_CTL[BUSY] bit in the VMSA. This </span>
<span id="tp_1063" class="t s4_1063">enables a higher privileged VMPL to re-inject the event that caused the #VC. </span>
<span id="tq_1063" class="t s4_1063">The GUEST_EXITCODE, GUEST_EXITINFO1, GUEST_EXITINFO2, GUEST_EXITINTINFO, </span>
<span id="tr_1063" class="t s4_1063">and GUEST_NRIP fields are populated by hardware on every Automatic Exit, regardless of the </span>
<span id="ts_1063" class="t s4_1063">ReflectVC feature. For Automatic Exits other than reflected #VCs, these fields are set to the same </span>
<span id="tt_1063" class="t s4_1063">values that are set in the unencrypted VMCB. </span>
<span id="tu_1063" class="t s5_1063">15.36.10 </span><span id="tv_1063" class="t s5_1063">RMP and VMPL Access Checks </span>
<span id="tw_1063" class="t s4_1063">When SEV-SNP is enabled globally, the processor places restrictions on all memory accesses based on </span>
<span id="tx_1063" class="t s4_1063">the contents of the RMP, whether the accesses are performed by the hypervisor, a legacy guest VM, a </span>
<span id="ty_1063" class="t s4_1063">non-SNP guest VM or an SNP-active guest VM. The processor may perform one or more of the </span>
<span id="tz_1063" class="t s4_1063">following checks depending on the context of the access: </span>
<span id="t10_1063" class="t s6_1063">• </span><span id="t11_1063" class="t s4_1063">RMP-Covered: Checks that the target page is covered by the RMP. A page is covered by the RMP </span>
<span id="t12_1063" class="t s4_1063">if its corresponding RMP entry is below RMP_END. Any page not covered by the RMP is </span>
<span id="t13_1063" class="t s4_1063">considered a Hypervisor-Owned page. </span>
<span id="t14_1063" class="t s6_1063">• </span><span id="t15_1063" class="t s4_1063">Hypervisor-Owned: Checks that if the target page is covered by the RMP then the Assigned bit of </span>
<span id="t16_1063" class="t s4_1063">the target page is 0. If the page table entry that specifies the sPA indicates that the target page size </span>
<span id="t17_1063" class="t s4_1063">is 2MB, then all RMP entries for the 4KB constituent pages of the target page must have the </span>
<span id="t18_1063" class="t s4_1063">Assigned bit set to 0. Accesses to 1GB pages only install 2MB TLB entries when SEV-SNP is </span>
<span id="t19_1063" class="t s4_1063">enabled, therefore this check treats 1GB accesses as 2MB accesses for purposes of this check. </span>
<span id="t1a_1063" class="t s6_1063">• </span><span id="t1b_1063" class="t s4_1063">Guest-Owned: Checks that the ASID field of the RMP entry of the target page matches the ASID </span>
<span id="t1c_1063" class="t s4_1063">of the current VM. </span>
<span id="t1d_1063" class="t s7_1063">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
