
*** Running vivado
    with args -log design_1_yolo_yolo_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_yolo_yolo_top_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_yolo_yolo_top_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1491.160 ; gain = 2.016 ; free physical = 10097 ; free virtual = 51748
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_yolo_yolo_top_0_0
Command: synth_design -top design_1_yolo_yolo_top_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 522519
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2193.586 ; gain = 371.770 ; free physical = 568 ; free virtual = 39135
Synthesis current peak Physical Memory [PSS] (MB): peak = 1162.331; parent = 1040.213; children = 122.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3793.652; parent = 2200.527; children = 1593.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_yolo_yolo_top_0_0' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_yolo_top_0_0/synth/design_1_yolo_yolo_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top_logistic_activate' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_logistic_activate.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top_exp_16_8_s' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_exp_16_8_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top_exp_16_8_s_f_x_lsb_table_V_ROM_AUTO_1R' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_exp_16_8_s_f_x_lsb_table_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './yolo_yolo_top_exp_16_8_s_f_x_lsb_table_V_ROM_AUTO_1R.dat' is read successfully [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_exp_16_8_s_f_x_lsb_table_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top_exp_16_8_s_f_x_lsb_table_V_ROM_AUTO_1R' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_exp_16_8_s_f_x_lsb_table_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top_exp_16_8_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_exp_16_8_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './yolo_yolo_top_exp_16_8_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R.dat' is read successfully [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_exp_16_8_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top_exp_16_8_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_exp_16_8_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top_exp_16_8_s_exp_x_msb_1_table_V_ROM_AUTO_1R' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_exp_16_8_s_exp_x_msb_1_table_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './yolo_yolo_top_exp_16_8_s_exp_x_msb_1_table_V_ROM_AUTO_1R.dat' is read successfully [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_exp_16_8_s_exp_x_msb_1_table_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top_exp_16_8_s_exp_x_msb_1_table_V_ROM_AUTO_1R' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_exp_16_8_s_exp_x_msb_1_table_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top_mul_25ns_18ns_43_1_1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_mul_25ns_18ns_43_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top_mul_25ns_18ns_43_1_1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_mul_25ns_18ns_43_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top_mul_25ns_25ns_50_1_1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_mul_25ns_25ns_50_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top_mul_25ns_25ns_50_1_1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_mul_25ns_25ns_50_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top_exp_16_8_s' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_exp_16_8_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top_sdiv_18ns_17s_18_22_1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top_sdiv_18ns_17s_18_22_1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:74]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top_logistic_activate' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_logistic_activate.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top_flow_control_loop_pipe_sequential_init' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top_flow_control_loop_pipe_sequential_init' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top_CTRL_BUS_s_axi' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_CTRL_BUS_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_CTRL_BUS_s_axi.v:216]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top_CTRL_BUS_s_axi' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_CTRL_BUS_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top_mul_5ns_8ns_13_1_1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_mul_5ns_8ns_13_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top_mul_5ns_8ns_13_1_1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_mul_5ns_8ns_13_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top_regslice_both' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top_regslice_both' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top_regslice_both__parameterized0' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top_regslice_both__parameterized0' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top_regslice_both__parameterized1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top_regslice_both__parameterized1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top_regslice_both__parameterized2' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top_regslice_both__parameterized2' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top_regslice_both__parameterized3' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top_regslice_both__parameterized3' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_yolo_top_regslice_both__parameterized4' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top_regslice_both__parameterized4' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_yolo_top' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_yolo_yolo_top_0_0' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_yolo_top_0_0/synth/design_1_yolo_yolo_top_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element loop[17].divisor_tmp_reg[18] was removed.  [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:146]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_CTRL_BUS_s_axi.v:285]
WARNING: [Synth 8-7129] Port reset in module yolo_yolo_top_sdiv_18ns_17s_18_22_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module yolo_yolo_top_exp_16_8_s_exp_x_msb_1_table_V_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module yolo_yolo_top_exp_16_8_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module yolo_yolo_top_exp_16_8_s_f_x_lsb_table_V_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TLAST[0] in module yolo_yolo_top_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2285.492 ; gain = 463.676 ; free physical = 568 ; free virtual = 38186
Synthesis current peak Physical Memory [PSS] (MB): peak = 1244.339; parent = 1122.568; children = 122.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3878.621; parent = 2285.496; children = 1593.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2303.305 ; gain = 481.488 ; free physical = 499 ; free virtual = 38117
Synthesis current peak Physical Memory [PSS] (MB): peak = 1244.339; parent = 1122.568; children = 122.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3896.434; parent = 2303.309; children = 1593.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2303.305 ; gain = 481.488 ; free physical = 492 ; free virtual = 38110
Synthesis current peak Physical Memory [PSS] (MB): peak = 1244.339; parent = 1122.568; children = 122.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3896.434; parent = 2303.309; children = 1593.125
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2303.305 ; gain = 0.000 ; free physical = 383 ; free virtual = 37983
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_yolo_top_0_0/constraints/yolo_yolo_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_yolo_top_0_0/constraints/yolo_yolo_top_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_yolo_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_yolo_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2454.055 ; gain = 0.000 ; free physical = 459 ; free virtual = 38081
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2454.055 ; gain = 0.000 ; free physical = 504 ; free virtual = 38125
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2454.055 ; gain = 632.238 ; free physical = 1498 ; free virtual = 38786
Synthesis current peak Physical Memory [PSS] (MB): peak = 1244.339; parent = 1122.568; children = 122.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4015.168; parent = 2422.043; children = 1593.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2454.055 ; gain = 632.238 ; free physical = 1485 ; free virtual = 38774
Synthesis current peak Physical Memory [PSS] (MB): peak = 1244.339; parent = 1122.568; children = 122.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4015.168; parent = 2422.043; children = 1593.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_yolo_top_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2454.055 ; gain = 632.238 ; free physical = 1540 ; free virtual = 38836
Synthesis current peak Physical Memory [PSS] (MB): peak = 1244.339; parent = 1122.568; children = 122.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4015.168; parent = 2422.043; children = 1593.125
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '18' to '17' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '18' to '17' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '18' to '17' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '18' to '17' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '18' to '17' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '18' to '17' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '18' to '17' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '18' to '17' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '18' to '17' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '18' to '17' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '18' to '17' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '18' to '17' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '18' to '17' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '18' to '17' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '18' to '17' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '18' to '17' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '18' to '17' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/fbd2/hdl/verilog/yolo_yolo_top_sdiv_18ns_17s_18_22_1.v:56]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'yolo_yolo_top_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'yolo_yolo_top_CTRL_BUS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'yolo_yolo_top_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'yolo_yolo_top_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2454.055 ; gain = 632.238 ; free physical = 1554 ; free virtual = 38861
Synthesis current peak Physical Memory [PSS] (MB): peak = 1244.339; parent = 1122.568; children = 122.118
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4015.168; parent = 2422.043; children = 1593.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   50 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   3 Input   25 Bit       Adders := 1     
	   3 Input   19 Bit       Adders := 18    
	   2 Input   18 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
	               29 Bit    Registers := 1     
	               25 Bit    Registers := 8     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 23    
	               17 Bit    Registers := 36    
	               16 Bit    Registers := 71    
	               13 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 24    
	                6 Bit    Registers := 15    
	                5 Bit    Registers := 17    
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 50    
	                1 Bit    Registers := 203   
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 3     
	   2 Input   17 Bit        Muxes := 18    
	   2 Input   16 Bit        Muxes := 12    
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 18    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 43    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/mul_25ns_18ns_43_1_1_U1/dout, operation Mode is: A2*B''.
DSP Report: register grp_exp_16_8_s_fu_59/mul_25ns_18ns_43_1_1_U1/dout is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_18ns_43_1_1_U1/dout.
DSP Report: register grp_exp_16_8_s_fu_59/mul_25ns_18ns_43_1_1_U1/dout is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_18ns_43_1_1_U1/dout.
DSP Report: register grp_exp_16_8_s_fu_59/mul_25ns_18ns_43_1_1_U1/dout is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_18ns_43_1_1_U1/dout.
DSP Report: operator grp_exp_16_8_s_fu_59/mul_25ns_18ns_43_1_1_U1/dout is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_18ns_43_1_1_U1/dout.
DSP Report: operator grp_exp_16_8_s_fu_59/mul_25ns_18ns_43_1_1_U1/dout is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_18ns_43_1_1_U1/dout.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/mul_25ns_18ns_43_1_1_U1/dout, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register grp_exp_16_8_s_fu_59/exp_x_msb_2_m_1_table_V_U/q0_reg is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_18ns_43_1_1_U1/dout.
DSP Report: register grp_exp_16_8_s_fu_59/exp_x_msb_2_m_1_V_reg_559_reg is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_18ns_43_1_1_U1/dout.
DSP Report: register grp_exp_16_8_s_fu_59/mul_25ns_18ns_43_1_1_U1/dout is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_18ns_43_1_1_U1/dout.
DSP Report: operator grp_exp_16_8_s_fu_59/mul_25ns_18ns_43_1_1_U1/dout is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_18ns_43_1_1_U1/dout.
DSP Report: operator grp_exp_16_8_s_fu_59/mul_25ns_18ns_43_1_1_U1/dout is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_18ns_43_1_1_U1/dout.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout, operation Mode is: A''*B2.
DSP Report: register grp_exp_16_8_s_fu_59/exp_x_msb_2_lsb_m_1_V_reg_575_reg is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout.
DSP Report: register grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout.
DSP Report: register grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout.
DSP Report: operator grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout.
DSP Report: operator grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register grp_exp_16_8_s_fu_59/exp_x_msb_1_table_V_U/q0_reg is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout.
DSP Report: register grp_exp_16_8_s_fu_59/exp_x_msb_1_V_reg_580_reg is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout.
DSP Report: register grp_exp_16_8_s_fu_59/exp_x_msb_2_lsb_m_1_V_reg_575_reg is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout.
DSP Report: operator grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout.
DSP Report: operator grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout, operation Mode is: A2*B''.
DSP Report: register grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout.
DSP Report: register grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout.
DSP Report: register grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout.
DSP Report: operator grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout.
DSP Report: operator grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout.
DSP Report: Generating DSP grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register grp_exp_16_8_s_fu_59/exp_x_msb_1_table_V_U/q0_reg is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout.
DSP Report: register grp_exp_16_8_s_fu_59/exp_x_msb_1_V_reg_580_reg is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout.
DSP Report: register grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout.
DSP Report: operator grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout.
DSP Report: operator grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout is absorbed into DSP grp_exp_16_8_s_fu_59/mul_25ns_25ns_50_1_1_U2/dout.
DSP Report: Generating DSP mul_5ns_8ns_13_1_1_U33/dout, operation Mode is: A2*B2.
DSP Report: register mul_5ns_8ns_13_1_1_U33/dout is absorbed into DSP mul_5ns_8ns_13_1_1_U33/dout.
DSP Report: register mul_5ns_8ns_13_1_1_U33/dout is absorbed into DSP mul_5ns_8ns_13_1_1_U33/dout.
DSP Report: operator mul_5ns_8ns_13_1_1_U33/dout is absorbed into DSP mul_5ns_8ns_13_1_1_U33/dout.
WARNING: [Synth 8-7129] Port inStream_TLAST[0] in module yolo_yolo_top_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3 is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (CTRL_BUS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module yolo_yolo_top.
WARNING: [Synth 8-3332] Sequential element (CTRL_BUS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module yolo_yolo_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2454.055 ; gain = 632.238 ; free physical = 1073 ; free virtual = 38432
Synthesis current peak Physical Memory [PSS] (MB): peak = 1244.339; parent = 1122.568; children = 122.508
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4015.168; parent = 2422.043; children = 1593.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                  | RTL Object | Depth x Width | Implemented As | 
+-------------------------------------------------------------+------------+---------------+----------------+
|yolo_yolo_top_exp_16_8_s_f_x_lsb_table_V_ROM_AUTO_1R         | rom0       | 32x11         | LUT            | 
|yolo_yolo_top_exp_16_8_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R | rom0       | 32x25         | LUT            | 
|yolo_yolo_top_exp_16_8_s_exp_x_msb_1_table_V_ROM_AUTO_1R     | rom0       | 32x25         | LUT            | 
|yolo_yolo_top_logistic_activate                              | p_0_out    | 32x25         | LUT            | 
|yolo_yolo_top_logistic_activate                              | p_0_out    | 32x11         | LUT            | 
|yolo_yolo_top_logistic_activate                              | p_0_out    | 32x25         | LUT            | 
+-------------------------------------------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|yolo_yolo_top_logistic_activate | A2*B''            | 19     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|yolo_yolo_top_logistic_activate | (PCIN>>17)+A2*B'' | 19     | 9      | -      | -      | 26     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|yolo_yolo_top_logistic_activate | A''*B2            | 18     | 9      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|yolo_yolo_top_logistic_activate | (PCIN>>17)+A2*B'' | 9      | 9      | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|yolo_yolo_top_logistic_activate | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|yolo_yolo_top_logistic_activate | (PCIN>>17)+A2*B'' | 18     | 9      | -      | -      | 33     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|yolo_yolo_top                   | A2*B2             | 9      | 6      | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+--------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 2454.055 ; gain = 632.238 ; free physical = 1879 ; free virtual = 39231
Synthesis current peak Physical Memory [PSS] (MB): peak = 1296.409; parent = 1172.629; children = 123.784
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4015.168; parent = 2422.043; children = 1593.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 2454.055 ; gain = 632.238 ; free physical = 1961 ; free virtual = 39313
Synthesis current peak Physical Memory [PSS] (MB): peak = 1303.545; parent = 1179.340; children = 124.205
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4015.168; parent = 2422.043; children = 1593.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2454.055 ; gain = 632.238 ; free physical = 2972 ; free virtual = 40322
Synthesis current peak Physical Memory [PSS] (MB): peak = 1308.130; parent = 1182.943; children = 125.187
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4015.168; parent = 2422.043; children = 1593.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2454.055 ; gain = 632.238 ; free physical = 3830 ; free virtual = 41171
Synthesis current peak Physical Memory [PSS] (MB): peak = 1310.820; parent = 1184.603; children = 126.218
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4015.168; parent = 2422.043; children = 1593.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2454.055 ; gain = 632.238 ; free physical = 3870 ; free virtual = 41211
Synthesis current peak Physical Memory [PSS] (MB): peak = 1310.867; parent = 1184.649; children = 126.218
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4015.168; parent = 2422.043; children = 1593.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 2454.055 ; gain = 632.238 ; free physical = 4083 ; free virtual = 41424
Synthesis current peak Physical Memory [PSS] (MB): peak = 1311.410; parent = 1185.204; children = 126.218
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4015.168; parent = 2422.043; children = 1593.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 2454.055 ; gain = 632.238 ; free physical = 4579 ; free virtual = 41920
Synthesis current peak Physical Memory [PSS] (MB): peak = 1313.220; parent = 1186.423; children = 126.797
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4015.168; parent = 2422.043; children = 1593.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 2454.055 ; gain = 632.238 ; free physical = 4762 ; free virtual = 42103
Synthesis current peak Physical Memory [PSS] (MB): peak = 1313.561; parent = 1186.423; children = 127.426
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4015.168; parent = 2422.043; children = 1593.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 2454.055 ; gain = 632.238 ; free physical = 4870 ; free virtual = 42211
Synthesis current peak Physical Memory [PSS] (MB): peak = 1313.561; parent = 1186.423; children = 127.426
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4015.168; parent = 2422.043; children = 1593.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/icmp_ln1653_reg_517_pp0_iter4_reg_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/icmp_ln1649_reg_522_pp0_iter4_reg_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/or_ln202_2_reg_548_pp0_iter4_reg_reg[0]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/grp_exp_16_8_s_fu_59/p_Result_s_reg_511_pp0_iter4_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[17]                         | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[16]                         | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[15]                         | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[14]                         | 16     | 1     | NO           | NO                 | NO                | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[13]                         | 15     | 1     | NO           | NO                 | NO                | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[12]                         | 14     | 1     | NO           | NO                 | NO                | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[11]                         | 13     | 1     | NO           | NO                 | NO                | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[10]                         | 12     | 1     | NO           | NO                 | NO                | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[9]                          | 11     | 1     | NO           | NO                 | NO                | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[8]                          | 10     | 1     | NO           | NO                 | NO                | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[7]                          | 9      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[6]                          | 8      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[5]                          | 7      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[4]                          | 6      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[3]                          | 5      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[2]                          | 4      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/sdiv_18ns_17s_18_22_1_U9/quot_reg[1]                          | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/icmp_ln1653_reg_213_pp0_iter5_reg_reg[0]                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/grp_logistic_activate_fu_299/icmp_ln1653_reg_213_pp0_iter27_reg_reg[0]                     | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/icmp_ln1027_reg_824_pp0_iter7_reg_reg[0]                                                   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/p_Result_3_reg_927_pp0_iter7_reg_reg[0]                                                    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/p_Result_s_reg_861_pp0_iter7_reg_reg[0]                                                    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/p_Result_1_reg_914_pp0_iter7_reg_reg[0]                                                    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/p_Result_2_reg_923_pp0_iter7_reg_reg[0]                                                    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_keep_V_reg_865_pp0_iter7_reg_reg[7]                                            | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_strb_V_reg_870_pp0_iter7_reg_reg[7]                                            | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_user_V_reg_875_pp0_iter7_reg_reg[1]                                            | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_last_V_reg_918_pp0_iter7_reg_reg[0]                                            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_id_V_reg_880_pp0_iter7_reg_reg[4]                                              | 7      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|yolo_yolo_top | grp_yolo_yolo_top_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2_VITIS_LOOP_20_3_fu_112/curr_output_dest_V_reg_885_pp0_iter7_reg_reg[5]                                            | 7      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|yolo_yolo_top_logistic_activate | A'*B''             | 18     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 0    | 
|yolo_yolo_top_logistic_activate | (PCIN>>17+A'*B'')' | 18     | 8      | -      | -      | 26     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|yolo_yolo_top_logistic_activate | A''*B'             | 17     | 8      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|yolo_yolo_top_logistic_activate | PCIN>>17+A'*B''    | 8      | 8      | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|yolo_yolo_top_logistic_activate | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|yolo_yolo_top_logistic_activate | PCIN>>17+A*B''     | 0      | 8      | -      | -      | 33     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|yolo_yolo_top                   | (A'*B')'           | 8      | 5      | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+--------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   125|
|2     |DSP48E1 |     7|
|6     |LUT1    |    81|
|7     |LUT2    |   366|
|8     |LUT3    |   562|
|9     |LUT4    |    79|
|10    |LUT5    |   176|
|11    |LUT6    |   149|
|12    |MUXF7   |     3|
|13    |SRL16E  |    55|
|14    |SRLC32E |     3|
|15    |FDRE    |  2215|
|16    |FDSE    |     2|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 2454.055 ; gain = 632.238 ; free physical = 4871 ; free virtual = 42212
Synthesis current peak Physical Memory [PSS] (MB): peak = 1313.561; parent = 1186.423; children = 127.426
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4015.168; parent = 2422.043; children = 1593.125
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 2454.055 ; gain = 481.488 ; free physical = 5047 ; free virtual = 42388
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 2454.055 ; gain = 632.238 ; free physical = 5107 ; free virtual = 42448
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2454.055 ; gain = 0.000 ; free physical = 5216 ; free virtual = 42561
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2454.055 ; gain = 0.000 ; free physical = 5504 ; free virtual = 42848
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: cf8c32a1
INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2454.055 ; gain = 959.926 ; free physical = 5706 ; free virtual = 43051
INFO: [Common 17-1381] The checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_yolo_top_0_0_synth_1/design_1_yolo_yolo_top_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_yolo_yolo_top_0_0, cache-ID = 9539f1399e49e9bd
INFO: [Coretcl 2-1174] Renamed 27 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_yolo_top_0_0_synth_1/design_1_yolo_yolo_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_yolo_yolo_top_0_0_utilization_synth.rpt -pb design_1_yolo_yolo_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 01:56:34 2024...
