Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/franc/Documents/neander/neanderImplementation/neandertb_isim_beh.exe -prj C:/Users/franc/Documents/neander/neanderImplementation/neandertb_beh.prj work.neandertb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/franc/Documents/neander/neanderImplementation/ipcore_dir/dualBRAM.vhd" into library work
Parsing VHDL file "C:/Users/franc/Documents/neander/neanderImplementation/ula.vhd" into library work
Parsing VHDL file "C:/Users/franc/Documents/neander/neanderImplementation/regNZ.vhd" into library work
Parsing VHDL file "C:/Users/franc/Documents/neander/neanderImplementation/reg8.vhd" into library work
Parsing VHDL file "C:/Users/franc/Documents/neander/neanderImplementation/PC.vhd" into library work
Parsing VHDL file "C:/Users/franc/Documents/neander/neanderImplementation/mux.vhd" into library work
Parsing VHDL file "C:/Users/franc/Documents/neander/neanderImplementation/decoder.vhd" into library work
Parsing VHDL file "C:/Users/franc/Documents/neander/neanderImplementation/controlunit.vhd" into library work
Parsing VHDL file "C:/Users/franc/Documents/neander/neanderImplementation/neander.vhd" into library work
Parsing VHDL file "C:/Users/franc/Documents/neander/neanderImplementation/neandertb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package std_logic_signed
Compiling package numeric_std
Compiling architecture behavioral of entity reg8bits [reg8bits_default]
Compiling architecture behavioral of entity regNZ [regnz_default]
Compiling architecture behavioral of entity ula [ula_default]
Compiling architecture behavioral of entity decoder [decoder_default]
Compiling architecture behavioral of entity mux [mux_default]
Compiling architecture behavioral of entity PC_register [pc_register_default]
Compiling architecture behavioral of entity controlunit [controlunit_default]
Compiling package textio
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture dualbram_a of entity dualBRAM [dualbram_default]
Compiling architecture behavioral of entity neander [neander_default]
Compiling architecture behavior of entity neandertb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 35 VHDL Units
Built simulation executable C:/Users/franc/Documents/neander/neanderImplementation/neandertb_isim_beh.exe
Fuse Memory Usage: 40456 KB
Fuse CPU Usage: 686 ms
