id	area	title	year	x	y	ix
901440	SE	iddt testing versus iddq testing	1998	-5.309579014240269	11.385103688370519	901467
901569	EDA	a low power delayed-clocks generation and distribution system	2003	-5.919753363390488	11.626732531446832	901596
901629	EDA	on simultaneous shift- and capture-power reduction in linear decompressor-based test compression environment	2009	-5.921552036073058	11.789953794854007	901656
902778	EDA	fast, layout-aware validation of test-vectors for nanometer-related timing failures	2004	-5.419551397494378	11.907174517915347	902805
903192	EDA	analytical fault modeling and static test generation for analog ics	1994	-5.7529696602740525	11.31650393647731	903219
903923	Arch	a simple mechanism for collapsing instructions under timing speculation	2008	-5.919592308756196	12.140706082934553	903950
904283	EDA	a unified framework for over-clocking linear projections on fpgas under pvt variation	2014	-5.711305079953129	13.122962155177493	904310
904456	EDA	cmos characterization and compact modelling for circuit reliability simulation	2018	-5.309804179462301	12.819834795546248	904483
905047	EDA	testing of latch based embedded arrays using scan tests	2010	-5.653593574090452	11.747913098614502	905074
905406	EDA	process-variation-aware rule-based optical proximity correction for analog layout migration	2017	-5.865816336167746	12.378740151577036	905433
905751	EDA	power-driven simultaneous resource binding and floorplanning: a probabilistic approach	2005	-6.469342501779168	12.106720611570712	905778
906178	EDA	pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits	2008	-6.890331476996892	12.552018681520606	906205
906447	EDA	an effective floorplan-based power distribution network design methodology under reliability constraints	2002	-6.535907277679043	12.481041638973664	906474
906503	Arch	boolean logic gates from a single memristor via low-level sequential logic	2013	-6.910324408682573	12.992352531849143	906530
906622	EDA	a new placement algorithm for reduction of soft errors in macrocell based design of nanometer circuits	2009	-6.296845090182142	12.634920832474728	906649
907091	EDA	a graph-theoretic approach to clock skew optimization	1994	-6.864870344067548	11.37452587154284	907118
907258	EDA	why is conventional atpg not sufficient for advanced low power designs?	2009	-5.439858784437815	12.47147963656123	907285
907630	Robotics	topologies and routing strategies in mpsoc	2013	-6.800963380445964	12.19575366395746	907657
908218	EDA	simple statistical analysis techniques to determine optimum sense amp set times	2007	-6.260616946056696	12.843449080576693	908245
908420	EDA	test power optimization techniques for cmos circuits	2002	-6.44897809877504	12.142300334091422	908447
908660	EDA	tcad-assisted capacitance extraction of finfet sram and logic arrays	2016	-6.985465560784633	12.707034329452926	908687
909433	EDA	a linear time algorithm for wire sizing with simultaneous optimization of interconnect delay and crosstalk noise	2006	-7.216914952442523	11.843629563584138	909460
909468	EDA	toward a methodology for manufacturability-driven design rule exploration	2004	-6.230668846166147	12.589772829177644	909495
909639	Arch	electromigration reliability comparison of cu and al interconnects	2005	-6.325439075514453	12.757610569495721	909666
910003	EDA	crosstalk-aware domino logic synthesis	2006	-6.6462015525504725	11.945626055800338	910030
910465	Theory	easily testable and fault-tolerant design of fft butterfly networks	2002	-5.6003248455218415	11.595387109355507	910492
910504	EDA	write-through method for embedded memory with compression scan-based testing	2012	-5.47661809366896	11.933462414595116	910531
910537	EDA	design-space exploration between fpga and asif	2014	-6.6025306685196785	11.9729941625176	910564
910836	EDA	synthesis of low-power digital circuits derived from binary decision diagrams	2002	-6.214067749618349	11.768981290708348	910863
911340	EDA	interleaving buffer insertion and transistor sizing into a single optimization	1998	-6.473698528170916	11.594611391060974	911367
911648	EDA	configurable redundant via-aware standard cell design considering multi-via mechanism	2013	-6.705974225326751	11.84623518074018	911675
911670	EDA	a novel algorithm to extract open defects from industrial designs	2009	-5.315819872992616	11.339784801055131	911697
911773	EDA	statistical modeling of reliability in logic devices	2011	-5.39147800650863	12.613733406174932	911800
912522	EDA	accurate power estimation of cmos sequential circuits	1996	-6.076908006656965	11.341785861430493	912549
912528	EDA	a fine grain configurable logic block for self-checking fpgas	2001	-6.31868670055708	12.299889818874776	912555
912548	EDA	efficient testing and diagnosis of faulty power switches in socs	2007	-5.708867768794075	12.81338639917473	912575
912607	EDA	cell-aware mbff utilization for clock power reduction	2016	-6.7099630307575575	12.934149348065624	912634
912913	EDA	a novel thermal optimization flow using incremental floorplanning for 3d ics	2009	-7.187585074781581	12.240280263877521	912940
912937	EDA	interconnect performance estimation models for design planning	2001	-6.723692128658667	11.706820741005433	912964
913055	EDA	greda: a fast and more accurate gate reliability eda tool	2012	-5.663171486730937	12.124413342694428	913082
913126	EDA	a methodology for measuring transistor ageing effects towards accurate reliability simulation	2009	-5.976904963944175	12.615649872793037	913153
913148	EDA	a general framework for efficient performance analysis of acyclic asynchronous pipelines	2015	-5.814139470770322	11.517435682504468	913175
914766	EDA	a methodology for fast fpga floorplanning	1999	-6.727936060740977	11.520163613444373	914793
914769	Arch	indirect programming of floating-gate transistors	2005	-5.920760541052005	12.973189888684448	914796
914931	EDA	optimization of combinational and sequential logic circuits for low power using precomputation	1995	-6.01667033144504	11.667284177420242	914958
916057	EDA	general floorplan for reversible quantum-dot cellular automata	2007	-6.181035529089607	12.776308522149078	916084
916165	EDA	block-level relaxation for timing-robust asynchronous circuits based on eager evaluation	2008	-6.60453920450379	12.29240412748618	916192
916407	EDA	the linearized performance penalty (lpp) method for optimization of parametric yield and its reliability	1995	-7.001356756747526	11.419200850530672	916434
916680	EDA	design for variability in cmos logic circuits: uncommitted motif arrays (umas)	2009	-5.645361396228656	12.156100852128807	916707
917057	EDA	on-line testing of multi-source noise-induced errors on the interconnects and buses of system-on-chips	2002	-5.321123687153707	11.978871008530431	917084
917202	EDA	an efficient solver for statistical capacitance extraction considering random process variations	2011	-6.605799220546626	12.179807708997993	917229
917306	EDA	xsim: an efficient crosstalk simulator for analysis and modeling of signal integrity faults in both defective and defect-free interconnects	2007	-5.319999086560109	12.07881410008142	917333
917811	EDA	statistical leakage estimation of double gate finfet devices considering the width quantization property	2008	-6.440647052403276	12.769166148001213	917838
917964	EDA	an analysis of the delay defect detection capability of the ecr test method	2000	-5.464382273737008	12.277188551791609	917991
918141	EDA	small delay fault simulation for sequential circuits	2009	-5.6627491541723876	11.555631109979212	918168
918222	EDA	implementation and extensibility of an analytic placer	2004	-7.18068560993469	11.59550109728888	918249
918803	EDA	optimal minimum-delay/area zero-skew clock tree wire-sizing in pseudo-polynomial time	2003	-7.0700038138477375	11.320885253651342	918830
918804	EDA	identifying dc bias conditions for maximum dc current in digitally-assisted analog design	2015	-6.207644498712933	11.902545353045983	918831
919062	EDA	delay fault simulation with bounded gate delay mode	2007	-5.8782963522621205	11.442596790193392	919089
919099	EDA	shared at-speed bist for parallel test of srams with different address sizes	2008	-5.491019991037756	12.05923506774308	919126
919168	EDA	idap: a tool for high level power estimation of custom array structures	2003	-6.041578220071916	12.656611684499191	919195
919856	EDA	application of deterministic logic bist on industrial circuits	2001	-5.456641715593678	11.640689331261532	919883
919990	EDA	post global routing crosstalk synthesis	1997	-7.2300446122948925	11.614036106648236	920017
920895	EDA	driver modeling and alignment for worst-case delay noise	2001	-6.652601804005393	12.21424474016098	920922
921567	EDA	on error modeling and analysis of approximate adders	2014	-6.376313126180789	11.810559642378745	921594
921814	EDA	on the design of low power bist for multipliers with booth encoding and wallace tree summation	2002	-7.175982498955267	13.19264535932678	921841
922117	EDA	detection of internal stuck-open faults in scan chains	2008	-5.475397001548512	11.456070634734802	922144
922418	EDA	regression models for behavioral power estimation	1998	-5.443492522401925	12.066321998435981	922445
922610	Metrics	high performance clock distribution networks	1997	-6.776949277912585	12.592391225315057	922637
923755	EDA	design optimization for single-event upset robustness using simultaneous dual-vdd and sizing techniques	2006	-6.6161061915658825	12.44852667114238	923782
924016	Embedded	set susceptibility analysis of clock tree and clock mesh topologies	2014	-5.704035290854178	12.373961197781988	924043
924104	EDA	exploiting parametric power supply and/or temperature variations to improve fault tolerance in digital circuits	2008	-5.642987812625527	12.907835666917446	924131
924410	EDA	methodology to achieve higher tolerance to delay variations in synchronous circuits	2010	-5.848575337926345	12.413448566945766	924437
924485	EDA	energy and switch area optimizations for fpga global routing architectures	2009	-6.694054288867263	12.450448531454052	924512
924785	EDA	pmscan : a power-managed scan for simultaneous reduction of dynamic and leakage power during scan test	2007	-6.190124841065036	12.915211878216548	924812
926326	EDA	synthesizing multiple scan chains by cost-driven spectral ordering	2013	-7.2078948078746174	11.502684663812193	926353
926927	EDA	automatic path-delay fault test generation for combined resistive vias, resistive bridges, and capacitive crosstalk delay faults	2006	-5.575604559989049	11.533105772018875	926954
926961	EDA	nbti tolerance and leakage reduction using gate sizing	2014	-6.6600956476680135	12.78375539386508	926988
927385	EDA	cost-driven optimization of coverage of combined built-in self-test/automated test equipment testing	2007	-5.415974497703909	11.650849834792217	927412
927520	EDA	on estimation accuracy for guiding low-power resynthesis	1996	-6.169419807857269	11.90466027523033	927547
928194	EDA	logic transformation for low-power synthesis	1999	-6.142333773147926	11.526451608251431	928221
930355	EDA	statistical computational methods for mixed-signal performance metrics under process variations and noise models	2016	-6.26098240339108	12.120302110690208	930382
931038	Arch	finite state machine implementation with single-electron tunneling technology	2006	-6.07366894742527	12.460604203138859	931065
931064	EDA	guiding a physical design closure system to produce easier-to-route designs with more predictable timing	2012	-6.441329303852394	11.614902403074653	931091
931449	EDA	p/g tsv planning for ir-drop reduction in 3d-ics	2014	-6.7897775790858805	12.601683391041872	931476
931743	EDA	hierarchical analysis of power distribution networks	2002	-6.765986767461999	11.75687081131071	931770
932031	EDA	fast placement-aware 3-d floorplanning using vertical constraints on sequence pairs	2011	-7.185983379069332	11.625421293105367	932058
932476	HPC	a 3 dimensional built-in self-repair scheme for yield improvement of 3 dimensional memories	2015	-5.3088786524418525	12.245534479999767	932503
932832	SE	hybrid gate-level leakage model for monte carlo analysis on multiple gpus	2014	-6.598229385765443	12.48336817120964	932859
932903	EDA	assessing sram test coverage for sub-micron cmos technologies	1997	-5.3465312118482125	11.925302485573035	932930
934032	EDA	measuring and modeling fpga clock variability	2008	-5.62800412868603	13.200402223694839	934059
934102	EDA	switching-activity driven gate sizing and vth assignment for low power design	2006	-6.909368295932892	12.833377290458088	934129
934344	EDA	statistical timing based on incomplete probabilistic descriptions of parameter uncertainty	2006	-6.4974563096215086	11.978459491325019	934371
934942	Arch	the impact of device parameter variations on the frequency and performance of vlsi chips	2004	-6.081278488028668	13.199655757032051	934969
935609	EDA	aggresors alignment for worst-case coupling noise	2000	-6.3970154891961295	11.71201646825711	935636
936113	EDA	wire retiming for system-on-chip by fixpoint computation	2004	-6.679814816384168	11.675884159570352	936140
936634	EDA	an effective power management scheme for rtl design based on multiple clocks	1996	-6.686581066299717	12.908252756126476	936661
936901	EDA	reverse bdd-based synthesis for splitter-free optical circuits	2015	-5.8410863872813925	12.205735790218627	936928
937080	EDA	implementation and extensibility of an analytic placer	2005	-7.173018796113457	11.612133471810493	937107
937196	EDA	iddq detection of cmos bridging faults by stuck-at fault tests	1994	-5.389642371244925	11.675439199092546	937223
937259	EDA	accurate and efficient macromodel of submicron digital standard cells	1997	-6.096322507062098	12.280184649850732	937286
937321	HCI	determining schedules for reducing power consumption using multiple supply voltages	2001	-7.070240318684032	12.286597856016094	937348
937488	EDA	design and analysis of a new self-testing adder which utilizes polymorphic gates	2007	-6.2086888159856475	11.582370634624734	937515
937665	EDA	on speeding up extended finite state machines using catalyst circuitry	2001	-5.329553386676376	11.518806641949446	937692
938242	EDA	incremental latin hypercube sampling for lifetime stochastic behavioral modeling of analog circuits	2015	-6.3506836374980224	12.515323826650636	938269
938381	HPC	power grid modeling technique for hierarchical power network analysis	2001	-6.80604176332854	11.636505209910533	938408
938919	EDA	modeling and reduction of complex timing constraints in high performance digital circuits	2008	-5.728422462522836	11.895215878372625	938946
939117	Arch	fast shape optimization of metallization patterns for dmos based driver	2008	-7.197144979175191	12.064320754957905	939144
939435	HPC	exploration of temperature constraints for thermal aware mapping of 3d networks on chip	2012	-6.7409717075590825	12.399475649229426	939462
939973	EDA	self-timed design in gaas - case study of a high-speed, parallel multiplier	1996	-6.8311173981630935	13.10500198006694	940000
940034	EDA	reducing the space complexity of pipelined routing using modified range encoding	2006	-7.188386253390443	11.738475281535218	940061
940145	Robotics	the logic threshold based voting: a model for local feedback bridging fault	1996	-6.135780962933182	12.211628655348655	940172
940294	EDA	efficient statistical analysis of read timing failures in sram circuits	2009	-6.188755014972341	12.707311028506574	940321
941279	SE	evaluation of effectiveness of median of absolute deviations outlier rejection-based iddq testing for burn-in reduction	2002	-5.4744262668209025	12.095754000031064	941306
941373	EDA	statistical static timing analysis considering the impact of power supply noise in vlsi circuits	2006	-6.048036152033188	12.664662311858065	941400
941620	EDA	statistical noise margin estimation for sub-threshold combinational circuits	2008	-6.544150536137183	12.352475184719387	941647
941621	EDA	leakage-power-aware clock period minimization	2014	-6.863932556864652	12.017909395548886	941648
941646	EDA	embedded test decompressor to reduce the required channels and vector memory of tester for complex processor circuit	2007	-5.718499415383801	11.401835956636882	941673
941932	EDA	cost-effective test optimized scheme of tsv-based 3d socs for pre-bond test	2014	-5.552964870307987	12.452614778550165	941959
942137	EDA	efficient pass-transistor-logic synthesis for sequential circuits	2006	-6.943442142043857	12.70444236569918	942164
942351	EDA	impact on performance, power, area and wirelength using electromigration-aware cells	2015	-6.303493660576513	12.786766477398384	942378
942496	EDA	on using rectangle packing for soc wrapper/tam co-optimization	2002	-6.240597465505148	11.629783012609137	942523
943318	EDA	device-level early floorplanning algorithms for rf circuits	1999	-7.188361367955817	11.795713183644693	943345
943722	EDA	postroute gate sizing for crosstalk noise reduction	2004	-6.321656643970763	11.44799547151073	943749
944129	EDA	frequency and power correlation between at-speed scan and functional tests	2008	-5.845169524311094	12.638716294732596	944156
944469	EDA	a statistical model of logic gates for monte carlo simulation including on-chip variations	2007	-6.32324490627667	12.40542152850781	944496
944611	Robotics	an efficient algorithm for reconfiguring shared spare rram	2004	-6.48386358016817	11.464058403148735	944638
944672	Arch	fsmd partitioning for low power using simulated annealing	2008	-6.486366442589053	12.684747310971112	944699
945020	EDA	fsm decomposition for low power in fpga	2002	-6.039975769982765	11.903986543556874	945047
945105	EDA	fault detection and diagnoses methodology for adaptive digitally-calibrated pipelined adcs	2011	-5.324211739040559	11.374064930496704	945132
945556	EDA	validation of a full-chip simulation model for supply noise and delay dependence on average voltage drop with on-chip delay measurement	2007	-6.207700329123747	13.004764115208326	945583
945617	EDA	test scheduling for network-on-chip using xy-direction connected subgraph partition and multiple test clocks	2016	-5.758755275673676	12.090216020626693	945644
945771	EDA	performance-oriented synthesis of large-scale domino cmos circuits	1987	-6.291982560388293	11.986384742634186	945798
945803	EDA	test scheduling for soc under power constraints	2006	-5.46367487816655	12.056929210668534	945830
946111	EDA	low power programmable prpg with enhanced fault coverage gradient	2012	-5.734036773723743	11.349084749115312	946138
946360	EDA	assignment of adjustable delay buffers for clock skew minimization in multi-voltage mode designs	2013	-7.199950685220427	12.321962412419545	946387
946826	EDA	on efficient lhs-based yield analysis of analog circuits	2011	-6.578175613458622	11.952902196501752	946853
947124	EDA	a new method for path criticality calculation	2016	-5.799249927354808	12.281352054135747	947151
947158	EDA	a compression-based area-efficient recovery architecture for nonvolatile processors	2012	-5.578833186741968	12.153398088355932	947185
947412	EDA	proposing an efficient method to estimate and reduce crosstalk after placement in vlsi circuits	2008	-7.033057533076419	11.552134364907973	947439
947542	Arch	power optimization in a repeater-inserted interconnect via geometric programming	2006	-6.8052604617078005	12.704263551361866	947569
948155	EDA	gate oxide leakage current analysis and reduction for vlsi circuits	2004	-6.625320170228129	13.016928586700313	948182
948395	Arch	self-checking ripple-carry adder with ambipolar silicon nanowire fet	2013	-5.688554604428037	13.114566655003555	948422
948435	Arch	scan architecture for shift and capture cycle power reduction	2002	-5.98046208291081	11.822706396989686	948462
948624	EDA	variation-aware system-level power analysis	2010	-5.799154474551816	13.008809660988932	948651
948844	NLP	automatic generation of tree multipliers using placement-driven netlists	1999	-6.143835821900513	11.435252807518294	948871
949307	EDA	fine granularity clustering-based placement	2004	-7.200793268543495	11.32816201402756	949334
949542	EDA	design of a transistor-mismatch-insensitive switched-current memory cell	1999	-5.824707940036521	12.572815192807493	949569
949809	Embedded	aging-aware critical paths in deep submicron	2014	-5.713724754854093	12.973364442897516	949836
949856	EDA	analyzing nbti impact on srams with resistive-open defects	2016	-5.54662575255039	13.091680322620487	949883
950103	EDA	analysis of glitch power dissipation in cmos ics	1995	-5.948009843266527	12.31718721831443	950130
950268	EDA	rmdds: reed-muller decision diagram synthesis of reversible logic circuits	2014	-5.898563037949492	11.439846778657484	950295
950613	EDA	detailed placement for pulse quenching enhancement in anti-radiation combinational circuit design	2018	-5.8082416420404535	13.019390665756983	950640
950639	EDA	incremental power optimization for multiple supply voltage design	2009	-7.059525506777942	12.499649303011894	950666
950771	EDA	a modified scheme for simultaneous reduction of test data volume and testing power	2012	-5.719807782763262	11.618158491113233	950798
951088	EDA	module binding for low power clock gating	2008	-6.473601906711289	12.060149192798214	951115
951191	HCI	is leakage power a linear function of temperature?	2018	-5.665005309579735	12.381866589627473	951218
951301	HCI	lsi design flow for shot reduction of character projection electron beam direct writing using combined cell stencil	2006	-7.06926198067364	11.599374059606117	951328
951307	EDA	compensation for truncation errors in accumulative addition using random methods	1967	-5.307801087500222	12.863432873285095	951334
952047	EDA	power dissipation in deep submicron cmos digital circuits	1995	-6.692266345361018	12.341561452076455	952074
953106	EDA	layout synthesis for datapath designs	1995	-6.50238374156796	11.666091541956147	953133
953629	Arch	stacking order impact on overall 3d die-to-wafer stacked-ic cost	2011	-5.428783353198229	12.750552065816107	953656
954554	EDA	scan vector compression/decompression using statistical coding	1999	-5.823382023484478	11.325920934729073	954581
954679	EDA	an algorithm to calculate correlation coefficients between interconnect delays for use in statistical timing analysis	2006	-6.552176382127912	12.198541976178484	954706
954929	EDA	routability-driven techology mapping for lookup-table-based fpgas	1992	-6.59964181235984	11.475105938263907	954956
955760	EDA	partial bus-invert coding for power optimization of application-specific systems	2001	-6.662880080477017	12.775253381917693	955787
956549	EDA	a novel scan segmentation design method for avoiding shift timing failure in scan testing	2011	-6.0654225199428975	12.263228624559718	956576
956921	EDA	fault modeling and simulation for crosstalk in system-on-chip interconnects	1999	-5.332244582158088	12.049232937656145	956948
956954	Theory	on the density and discrepancy of a 2d point set with applications to thermal analysis of vlsi chips	2008	-5.4193124825694845	12.07223290732853	956981
957321	EDA	a design methodology for logic paths tolerant to local intra-die variations	2008	-6.0080365413518075	13.057073144389005	957348
957729	EDA	test generation for crosstalk-induced delay in integrated circuits	1999	-5.868909785098497	12.278317683446323	957756
957754	EDA	valid clocking in wavepipelined circuits	1992	-6.5946683722762796	11.958590222037179	957781
958032	EDA	a sige bicmos linear regulator with wideband, high power supply rejection	2006	-7.145975615890322	12.920271372264773	958059
958042	EDA	minimum-period register binding	2009	-6.254516983575004	11.346877843051097	958069
958380	EDA	efficient and product-representative timing model validation	2011	-6.0781631444371165	12.308267233083596	958407
959101	HCI	exploration of temperature constraints for thermal-aware mapping of 3d networks-on-chip	2013	-6.76235000148175	12.398655266071456	959128
959191	EDA	leakage power and circuit aging cooptimization by gate replacement techniques	2011	-6.150228670221519	13.188195814479064	959218
959505	EDA	timing yield estimation of digital circuits using a control variate technique	2009	-6.508901378394863	12.019227865171962	959532
959514	EDA	improved techniques for probabilistic simulation including signal correlation effects	1993	-6.332608251853943	12.220779712458905	959541
959601	EDA	gating internal nodes to reduce power during scan shift	2010	-6.555176529506508	12.117495563203384	959628
959997	EDA	optimized implementations of the multi-configuration dft technique for analog circuits	1998	-6.048926103469436	11.559482199214981	960024
960239	EDA	a scan controller concept for low power scan tests	2008	-5.5123307781711794	12.194815258045583	960266
960317	Crypto	lt-rtpg: a new test-per-scan bist tpg for low heat dissipation	1999	-6.107506438522644	12.133068481613655	960344
960375	EDA	a thermal-driven floorplanning algorithm for 3d ics	2004	-6.340526765590639	12.303201660845444	960402
960551	EDA	note on layout-aware weighted probabilistic bridge fault coverage	2012	-5.4926284060376105	11.946975691327172	960578
960607	Arch	doe based high-performance gate-level pipelines	2014	-6.760936081949657	12.911356233895745	960634
960764	EDA	efficient performance estimation with very small sample size via physical subspace projection and maximum a posteriori estimation	2014	-6.534655040253828	12.070131685482352	960791
961119	EDA	a linear algorithm for full-chip statistical leakage power analysis considering weak spatial correlation	2010	-6.875542664915098	12.163598548136575	961146
961587	EDA	fault masking issue on a dependable processor using bist under highly electromagnetic environment	2017	-5.574656904422752	12.745915064095886	961614
961747	EDA	a study of ir-drop noise issues in 3d ics with through-silicon-vias	2010	-6.835530232781568	12.591659809308446	961774
962116	EDA	leakage power reduction using stress-enhanced layouts	2008	-6.465252174169952	13.145821007255833	962143
962587	EDA	efficient incremental rerouting for fault reconfiguration in field programmable gate arrays	1999	-5.689258203205428	11.539659922791088	962614
962622	EDA	ralp: reconvergence-aware layer partitioning for 3d fpgas	2013	-7.0996289228184954	11.831051357186524	962649
963659	EDA	a network-flow based algorithm for power density mitigation at post-placement stage	2013	-6.761012211605307	12.734980950977835	963686
964037	EDA	optimal clock period for synthesized data paths	1997	-5.591040529270762	12.11982581598754	964064
964629	EDA	utilizing interdependent timing constraints to enhance robustness in synchronous circuits	2012	-5.805319586054258	12.683238150735912	964656
964854	EDA	low-power bist with a smoother and scan-chain reorder under optimal cluster size	2006	-5.922994476845893	11.509570447266558	964881
965053	Embedded	microwave readout of ferrite memory storage	1965	-7.170290919783603	11.788086249601884	965080
965114	EDA	a hybrid test compression technique for efficient testing of systems-on-a-chip	2003	-5.790973932178295	11.328972160351741	965141
965142	EDA	spatial variation decomposition via sparse regression	2012	-6.743818592133661	12.066061118482391	965169
965582	EDA	an effective bist architecture for sequential fault testing in array multipliers	1999	-5.330449184304028	11.491929976331662	965609
965673	EDA	on ilp formulations for built-in self-testable data path synthesis	1999	-5.421223653239258	11.521964998895196	965700
965809	Embedded	statistical analysis of flash memory read data	2011	-5.359461861493785	12.11791807965968	965836
965869	HCI	low-power multiplier design using delayed evaluation	1995	-6.793663308909676	12.899624645724472	965896
966094	EDA	a novel built-in current sensor for i/sub ddq/ testing of deep submicron cmos ics	1996	-5.384202524850899	11.815510051931245	966121
966431	EDA	crosstalk fault detection by dynamic idd	2001	-5.744576654596658	12.933008502008393	966458
967074	EDA	integrated resource allocation and binding in clock mesh synthesis	2014	-7.134787775168903	12.24948247319962	967101
967855	EDA	strip layout: a new layout methodology for standard circuit modules	1987	-6.737715431015586	11.457731330599735	967882
968560	Metrics	non-stationary effects in trace-driven power analysis	1999	-6.1958842829997485	11.569788142753124	968587
968663	EDA	timing optimization by gate resizing and critical path identification	1995	-6.831177268951535	11.943216511056551	968690
969339	EDA	constraint-based pattern retargeting for reducing localized power activity during testing	2018	-5.668682411377156	11.741543387414042	969366
969620	EDA	an efficient building block layout methodology for compact placement	1995	-6.845570521162617	11.498529042454436	969647
970049	EDA	testing content-addressable memories using functional fault modelsand march-like algorithms	2000	-5.41734516805212	12.02238338496906	970076
970191	EDA	a statistical yield optimization framework for interconnect in double patterning lithography	2011	-6.162423216282277	12.789518623954606	970218
970820	EDA	assessment of on-chip wire-length distribution models	2004	-5.487592014667233	12.729302693705554	970847
971029	EDA	a robust framework for hierarchical floorplanning with integrated global wiring	1990	-6.970782684344098	11.291788021634636	971056
971318	EDA	a new efficient approach to statistical delay modeling of cmos digital combinational circuits	1994	-6.513234056166959	12.516918966906696	971345
971424	EDA	high-level simulation of substrate noise generation from large digital circuits with multiple supplies	2001	-5.999647347796513	12.370570645133608	971451
971684	Arch	using muxs network to hide bunches of scan chains	2005	-5.7522165286165565	11.41583352149532	971711
971724	EDA	leakage efficient chip-level dual-vdd assignment with time slack allocation for fpga power reduction	2005	-6.948438452565773	12.58717443478501	971751
971881	EDA	a statistical approach for full-chip gate-oxide reliability analysis	2008	-6.255697108549893	12.658196544850245	971908
971998	EDA	considering process variations during system-level power analysis	2006	-5.835457113426042	12.968906110684928	972025
972179	EDA	design of low power 5-input majority voter in quantum-dot cellular automata with effective error resilience	2016	-5.638031622683459	13.158964647727736	972206
972317	EDA	tagged probabilistic simulation based error probability estimation for better-than-worst case circuit design	2013	-7.170030849547419	12.744031187614073	972344
972350	EDA	accumulator-based self-adjusting output data compression for embedded word-organized drams	2014	-5.495453045177944	11.713282672635374	972377
972381	EDA	circuit optimization using statistical static timing analysis	2005	-6.667720268334341	11.97919969568565	972408
972777	EDA	clock skew optimization for peak current reduction	1996	-6.8148845718425015	12.805933598527785	972804
973272	EDA	cost-driven 3d design optimization with metal layer reduction technique	2013	-5.746277694129581	12.952670985983527	973299
973735	EDA	a learning-based methodology for routability prediction in placement	2018	-6.733586945110508	11.61984857164142	973762
974386	EDA	depogit: dense power-ground interconnect architecture for physical design integrity	2004	-6.54685498920384	12.724817200708673	974413
974497	EDA	atpg for delay defects in current mode threshold logic circuits	2016	-5.528227369474972	11.818973165670917	974524
974656	EDA	computing the soft error rate of a combinational logic circuit using parameterized descriptors	2007	-6.182502083478561	12.045752651311894	974683
975592	EDA	full-chip routing system for reducing cu cmp & ecp variation	2008	-7.0303167249560365	12.373719969494054	975619
975689	EDA	bringing manufacturing into design via process-dependent spice models	2006	-6.337410567311866	12.190230043688985	975716
975715	EDA	cone-based placement for field programmable gate arrays	2011	-6.921404625027663	11.748828015345984	975742
975883	EDA	timing vulnerability factors of ultra deep-sub-micron cmos	2011	-5.484591203099687	12.926057221205587	975910
975973	EDA	use of statistical timing analysis on real designs	2007	-5.434848390391538	12.547826276332236	976000
976043	EDA	energy-efficient dual-voltage design using topological constraints	2013	-6.9453687028222415	12.94826941459499	976070
976212	EDA	a methodology for systematic built-in self-test of phase-locked loops targeting at parametric failures	2007	-5.951848213776572	12.254815236066644	976239
977135	EDA	experimental results for current-based analog scan	1997	-5.580315126546972	11.986571389849045	977162
977409	AI	a novel clock generation algorithm for system-on-chip based on least common multiple	2014	-6.673132075134818	12.670277695130483	977436
977705	EDA	power reduction via near-optimal library-based cell-size selection	2011	-6.811937588547634	11.98853251025902	977732
977900	EDA	a flexible power control method for right power testing of scan-based logic bist	2016	-5.75465228865943	11.569003150409554	977927
978161	EDA	sat-based capture-power reduction for at-speed broadcast-scan-based test compression architectures	2011	-5.70714726131571	11.802297776840794	978188
979637	Logic	synchronous bus arbitration with constant logic per module	1994	-6.3139578809004115	11.772858203226342	979664
979696	EDA	memory built-in self-repair planning framework for rams in socs	2011	-5.851864928307714	12.0003132311043	979723
979706	EDA	a fault detection and tolerance architecture for post-silicon skew tuning	2015	-5.666707444730451	13.117479480015804	979733
979813	EDA	worst delay estimation in crosstalk aware static timing analysis	2000	-6.566642359815736	12.137549192097554	979840
979959	EDA	monte-carlo-based statistical soft error rate (sser) analysis for the deep sub-micron era	2010	-6.277262801502407	12.147215482525285	979986
980436	Arch	the stratixtm routing and logic architecture	2003	-7.133243835725744	13.172995211327883	980463
981094	EDA	algorithms for estimating number of glitches and dynamic power in cmos circuits with delay variations	2009	-6.643726119353551	12.344311699775286	981121
981274	EDA	experimental verification of simulation based yield optimization for power-on reset cells	2006	-5.927541350224413	12.433914109365778	981301
981507	Arch	gate movement for timing improvement on row based dual-vdd designs	2016	-6.85938877403375	12.828242331577535	981534
981705	EDA	maximizing performance by retiming and clock skew scheduling	1999	-7.000419132448394	11.704012720686428	981732
981794	EDA	impact of crosstalk and process variation on capture power reduction for at-speed test	2016	-6.080958014700425	13.050371875825734	981821
982172	EDA	low power multi-chains encoding scheme for soc in low-cost environment	2009	-5.497053362292035	11.608472473841381	982199
982306	EDA	mos table models for circuit simulation	2005	-6.864762895042182	11.984629562068973	982333
982334	EDA	timing-driven placement	2008	-6.474725784343861	12.01241582809125	982361
982366	EDA	higher likelihood of multiple bit-flips due to neutron-induced strikes on logic gates	2016	-5.856773507403946	13.129847354131524	982393
982594	EDA	fast statistical timing analysis handling arbitrary delay correlations	2004	-6.61645195272968	11.633722855440846	982621
983324	EDA	reducing power dissipation in cmos circuits by signal probability based transistor reordering	1996	-6.600071968925733	12.834105376110813	983351
983517	EDA	a staircase structure for scalable and efficient synthesis of memristor-aided logic	2019	-6.227156650722126	11.942968653130595	983544
983580	HPC	set and seu performance of single, double, triple and quadruple-gate junctionlessfets using numerical simulations	2017	-5.442417576415986	12.436863351740394	983607
983601	EDA	simultaneous interconnect delay and crosstalk noise optimization through gate sizing using game theory	2006	-6.999200004675622	12.015650414922181	983628
983640	EDA	power-optimal simultaneous buffer insertion/sizing and wire sizing for two-pin nets	2003	-6.8700033145189074	12.132325075138546	983667
984302	Theory	mram write error categorization with qckb	2006	-5.585269130339079	12.212169867881606	984329
984326	EDA	fast and precise routability analysis with conditional design rules	2018	-6.657007006306367	11.301853621643033	984353
984838	SE	differential thermal testing: an approach to its feasibility	1999	-5.329078015877332	12.794852313940849	984865
985351	EDA	a cost-driven lithographic correction methodology based on off-the-shelf sizing tools	2003	-6.159080397556423	12.595481072824414	985378
985420	EDA	deterministic shift power reduction in test compression	2017	-5.736912810242143	12.07338316030091	985447
985490	EDA	cycle-accurate macro-models for rt-level power analysis	1998	-6.535938118902429	12.29502161898893	985517
985960	EDA	topological routing of multi-bit data buses	1984	-7.0504899480689724	11.51704754008038	985987
987424	HCI	analytical crm: still the most important key for successful crm	2007	-5.506736730941651	12.256435892535546	987451
987679	Embedded	impact of process variations on flip-flops energy and timing characteristics	2010	-5.6871745308810615	13.117940457650983	987706
988498	EDA	an efficient algorithm for statistical timing yield optimization	2015	-6.686163573102611	11.86614333384232	988525
988697	EDA	a temperature-aware synthesis approach for simultaneous delay and leakage optimization	2013	-6.6928320944870725	12.883679347550082	988724
988819	Arch	maximizing hotspot temperature: wavelet based modelling of heating and cooling profile of functional workloads	2011	-6.671578316486955	12.737930880792945	988846
988837	EDA	algorithms for automatic transistor sizing in cmos digital circuits	1985	-6.531446436509673	12.0979511309197	988864
989044	Arch	statistical leakage modeling for accurate yield analysis the cdf matching method and its alternatives	2010	-6.4078487340491606	12.754878031190172	989071
989084	EDA	layout-aware analog synthesis environment with yield consideration	2015	-5.436089868468354	12.361653340086699	989111
989164	EDA	a symmetrical-transistor steering circuit	1957	-5.812733442320213	11.808476113133574	989191
989265	Embedded	noida: noise-resistant intra-cell diagnosis	2018	-5.477183667652565	11.504560161844086	989292
989526	EDA	probabilistic congestion prediction	2004	-7.135055529988457	11.670384589717825	989553
989555	EDA	on tsv array defect detection method using two ring-oscillators considering signal transitions at adjacent tsvs	2015	-5.668612708706742	12.294674533184507	989582
989615	EDA	detection of cmos address decoder open faults with march and pseudo random memory tests	1998	-5.308940162878537	11.522140331387167	989642
990569	EDA	modeling and simulation of time domain faults in digital systems	2004	-5.492188820339805	12.046565482325802	990596
990868	EDA	measurement point selection for in-operation wear-out monitoring	2011	-5.3609139462695055	12.849297352420555	990895
991010	EDA	receiver modeling for static functional crosstalk analysis	2006	-6.038263620723383	12.254778083024346	991037
991351	EDA	channel architecture optimization for performance and routability of row-based fpgas	1993	-6.670133572539776	11.90098847533448	991378
991648	EDA	post-floorplanning power optimization for msv-driven application specific noc design	2014	-6.7453508460102345	11.8687509514142	991675
991831	EDA	on-chip thermal gradient analysis and temperature flattening for soc design	2005	-6.459765898204775	12.931520706635695	991858
992142	EDA	cycle-accurate test power modeling and its application to soc test architecture design and scheduling	2008	-6.105301801770301	12.80851881739706	992169
992659	EDA	post-placement sti well width adjusting by geometric programming for device mobility enhancement in critical path	2010	-7.032626271567639	12.234749163527944	992686
993176	EDA	min-cut based leakage power aware scheduling in high-level synthesis	2013	-6.994435334609526	12.382733774863715	993203
993845	EDA	defect-tolerant logic synthesis for memristor crossbars with performance evaluation	2018	-6.500609932979431	11.398094771819995	993872
994064	EDA	computer-aided logic design of two-level mos combinational networks with statistical results	1978	-5.589927656018976	11.583928628960614	994091
994125	HPC	combinatorial algorithms for fast clock mesh optimization	2010	-7.179164600810514	12.070849562840404	994152
994283	EDA	correlation-preserved statistical timing with a quadratic form of gaussian variables	2006	-6.675995706039187	11.90825499116411	994310
994364	EDA	engineering change using spare cells with constant insertion	2007	-7.004370270874267	11.483178872601616	994391
994427	EDA	analysis and reliability test to improve the data retention performance of eprom circuits	2013	-5.927663894323572	13.158112484841356	994454
995065	EDA	design metal-dot based qca circuits using spice model	2006	-5.7288311044017295	12.615496923980142	995092
995488	EDA	design of testable adder in quantum-dot cellular automata with fault secure logic	2017	-5.642705452248558	12.860247275136732	995515
995603	EDA	mixed integer linear programming-based optimal topology synthesis of cascaded crossbar switches	2008	-6.961083461062603	12.196307787739967	995630
996140	EDA	substrate noise modeling in early floorplanning of ms-socs	2005	-6.267293318763073	12.171908099909933	996167
996615	EDA	analysis and optimization of thermal issues in high-performance vlsi	2001	-6.097536119376117	13.06827724116433	996642
997426	EDA	a new approach to built-in self-testable datapath synthesis based on integer linear programming	2000	-6.136040384312652	11.423221150334019	997453
997653	AI	tam/wrapper co-optimization and test scheduling for socs based on hybrid genetic algorithm	2010	-6.673523908569912	11.323766402413915	997680
998032	EDA	statistical characterization and modeling of random telegraph noise effects in 65nm srams cells	2017	-6.26495891468381	12.836761681598478	998059
998117	HCI	a single-supply sub-threshold level shifter with an internal supply feedback loop for multi-voltage applications	2018	-5.7315679113471845	12.803073334707234	998144
998586	EDA	an efficient method to identify critical gates under circuit aging	2007	-5.77165247289773	13.163415731593338	998613
998907	EDA	a novel capture-safety checking method for multi-clock designs and accuracy evaluation with delay capture circuits	2012	-5.504976298304415	11.645394808423795	998934
999169	EDA	fast statistical analysis of rare failure events for memory circuits in high-dimensional variation space	2015	-6.535039102069002	12.222485021426461	999196
999179	EDA	soc speed binning using machine learning and on-chip slack sensors	2015	-5.66196264605694	11.90168497531457	999206
999619	EDA	input-specific dynamic power optimization for vlsi circuits	2006	-6.220798761179128	11.985863037733171	999646
999880	EDA	low power gated clock tree driven placement	2008	-6.972159665247352	12.772519266934712	999907
1000392	EDA	reducing microfluidic very large scale integration (mvlsi) chip area by seam carving	2017	-7.047687001374329	11.821668385552162	1000419
1000397	EDA	universal switch blocks for three-dimensional fpga design	1999	-6.965923536427177	11.59019449685074	1000424
1000716	EDA	fast and efficient phase conflict detection and correction in standard-cell layouts	2005	-6.912709107270159	11.76108519136717	1000743
1000881	Robotics	multilevel routing with jumper insertion for antenna avoidance	2006	-7.019500337078616	12.480394377666393	1000908
1001080	EDA	bifest: a built-in intermediate fault effect sensing and test generation system for cmos bridging faults	1999	-5.524896819590541	11.904829160011744	1001107
1001131	EDA	a numerical optimization-based methodology for application robustification: transforming applications for error tolerance	2010	-5.871080841468798	11.671036498203394	1001158
1002285	EDA	a don't care filling method to reduce capture power based on correlation of ff transitions	2015	-5.988350276087129	12.244925784225385	1002312
1002608	EDA	defect and variation issues on design mapping of reconfigurable nanoscale crossbars	2010	-5.354874557440288	12.586554429667931	1002635
1003252	Embedded	chip-level modeling and analysis of electrical masking of soft errors	2013	-6.1331918198564175	13.096215020996251	1003279
1004526	Embedded	chip-level characterization and rtn-induced error mitigation beyond 20nm floating gate flash memory	2018	-5.854473071173008	12.96560487744288	1004553
1004604	EDA	scan test of die logic in 3d ics using tsv probing	2012	-5.886659416413273	12.705816826555376	1004631
1004633	EDA	fault simulation of parametric bridging faults in cmos ic's	1993	-5.482171834594278	11.713862610521815	1004660
1005056	Embedded	data learning techniques for functional/system fmax prediction	2009	-6.01754604558038	11.869020404742644	1005083
1005295	EDA	hot-carrier reliability enhancement via input reordering and transistor sizing	1996	-6.045178613718356	12.73328842607485	1005322
1005906	EDA	a scan flip-flop for low-power scan operation	2007	-5.927223725886303	12.070645571548484	1005933
1006627	EDA	workload-aware worst path analysis of processor-scale nbti degradation	2016	-5.626996835236978	13.04988216058617	1006654
1007083	SE	on estimating bounds of the quiescent current for i/sub ddq/ testing	1996	-5.652680860882282	11.95579067987102	1007110
1007221	EDA	observation-oriented atpg and scan chain disabling for capture power reduction	2013	-6.013451123115091	12.107262259115155	1007248
1008018	EDA	delay noise pessimism reduction by logic correlations	2004	-6.061357160330856	11.721321909084267	1008045
1008758	EDA	analysis and reduction of glitches in synchronous networks	1995	-5.8581206782526305	11.851070221434984	1008785
1009242	EDA	an adaptive dictionary encoding scheme for soc data buses	2002	-6.907498273270984	13.173381027973678	1009269
1009314	EDA	session-less based thermal-aware 3d-sic test scheduling	2015	-6.113087838700074	11.965762717763418	1009341
1009371	EDA	asynchronous parallel genetic algorithm for congestion-driven placement technique	2005	-6.708714313253932	11.666293162642214	1009398
1009459	EDA	approximating standard cell delay distributions by reformulating the most probable failure point	2016	-6.063268308176268	12.18999346230151	1009486
1009523	EDA	matrix-based test vector decompression using an embedded processor	2002	-5.651053188575381	11.393798936609373	1009550
1009991	EDA	march tests for word-oriented memories	1998	-5.552078123947057	11.667665961084793	1010018
1010273	EDA	simulated annealing based temperature aware floorplanning	2007	-6.521012240047258	12.920605504468243	1010300
1010355	EDA	reducing average and peak temperatures of vlsi cmos circuits by means of evolutionary algorithm applied to high level synthesis	2003	-6.561797195256793	12.256860314361527	1010382
1010920	EDA	variation-aware joint optimization of the supply voltage and sleep transistor size for the 7nm finfet technology	2014	-6.892762657677312	12.771107117018767	1010947
1011560	EDA	a power driven two-level logic optimizer	1997	-6.627620138656742	11.777473721846125	1011587
1012168	EDA	power minimization of functional units by partially guarded computation	2000	-6.706560375642191	12.217243021786187	1012195
1012187	EDA	a dictionary-based test data compression method using tri-state coding	2018	-5.811310104134869	11.318605502155835	1012214
1012268	EDA	testing for parametric faults in static cmos circuits	1990	-5.471374983022352	12.354934303303953	1012295
1013090	EDA	efficient rtl power estimation for large designs	2003	-5.797609332628869	12.73957842381282	1013117
1013608	EDA	analysis and comparison in the energy-delay-area domain of nanometer cmos flip-flops: part ii—results and figures of merit	2011	-6.079422884756143	12.872164654845085	1013635
1013726	Robotics	enhancement of grid-based spatially-correlated variability modeling for improving ssta accuracy	2009	-6.879201075308894	12.029363631821285	1013753
1015555	EDA	multiobjective genetic algorithm for routability-driven circuit clustering on fpgas	2014	-6.427547131219393	11.341736154990466	1015582
1015827	EDA	radiation-tolerant standard cell synthesis using double-rail redundant approach	2014	-6.437107774238418	11.44425161770815	1015854
1016205	EDA	fault simulation for general fcmos ics	1991	-5.456542012311994	11.737305394024586	1016232
1016357	EDA	parameterized transient thermal behavioral modeling for chip multiprocessors	2008	-6.659270236686315	12.516719639514324	1016384
1016699	EDA	transient current testing of dynamic cmos circuits	2004	-5.677701286395602	12.552201976221609	1016726
1017331	EDA	arc 2014 over-clocking klt designs on fpgas under process, voltage, and temperature variation	2015	-5.43190559704908	13.13942342188287	1017358
1017900	EDA	high-throughput electron beam direct writing of via layers by character projection using character sets based on one-dimensional via arrays with area-efficient stencil design	2013	-7.225738309513204	11.501834337337744	1017927
1018782	SE	analysis of dynamic faults in embedded-srams: implications for memory test	2005	-5.394250794305123	12.559648579067275	1018809
1018931	EDA	effect of tsv fabrication technology on power distribution in 3d ics	2013	-6.535801714290353	12.871590642961891	1018958
1019908	EDA	on reducing both shift and capture power for scan-based testing	2008	-5.879032940247281	11.966816695132914	1019935
1020342	EDA	a clock-gating method for low-power lsi design	1998	-5.753252533007121	12.070357125581289	1020369
1020548	EDA	optimal selection of voltage regulator modules in a power delivery network	2007	-7.203646776556084	12.886242167946465	1020575
1020793	Visualization	digital adaptive-element building blocks for mos large-scale integration	1969	-6.420276418262392	12.869236953437774	1020820
1020829	EDA	low capture power test generation for launch-off-capture transition test based on don't-care filling	2007	-5.830312151015849	11.588562090418296	1020856
1021044	HCI	wafer packing for full mask exposure fabrication	1991	-6.652104309838822	11.354356618558295	1021071
1021451	EDA	a fast reliability-aware approach for analogue integrated circuits based on pareto fronts	2013	-6.132918831473591	13.1232698914862	1021478
1021888	EDA	probability calculation of read failures in nano-scaled sram cells under process variations	2012	-6.5877039683320415	12.516266005997476	1021915
1022508	EDA	an efficient approach for soft error rate estimation of combinational circuits	2014	-5.844287058928435	12.375499314377508	1022535
1022930	ML	on rent's rule for rectangular regions	2001	-6.943829129984603	11.89904639654026	1022957
1022934	EDA	lalm: a logic-aware layout methodology to enhance the noise immunity of domino circuits	2003	-6.25754158567739	12.68300015007247	1022961
1023800	EDA	hybrid logical-statistical simulation with thermal and ir-drop mapping for degradation and variation prediction	2009	-6.1594845410624925	12.902174935769114	1023827
1024300	EDA	transistor-level timing analysis using embedded simulation	2000	-6.00680600053716	12.052565885369942	1024327
1024929	EDA	scan test cost and power reduction through systematic scan reconfiguration	2007	-5.500077177825452	11.582647806297953	1024956
1025007	EDA	layout-aware 2-step window-based pattern reordering for fast bridge/open test generation	2017	-5.801419536014709	11.420408202105017	1025034
1025644	EDA	estimation of energy consumption in speed-independent control circuits	1996	-5.79591682891175	11.415395893180394	1025671
1026006	EDA	activity-aware registers placement for low power gated clock tree construction	2007	-6.995059559967837	12.763322503713805	1026033
1026042	EDA	applying adaptive temporal filtering for set mitigation based on the propagation-delay of every logical path	2012	-5.728554274289019	12.080728151628804	1026069
1026531	EDA	parametric yield-driven resource binding in high-level synthesis with multi-vth/vdd library and device sizing	2012	-6.348883722445492	12.957488653381569	1026558
1026893	EDA	large scale clock skew scheduling techniques for improved reliability of digital synchronous vlsi circuits	2002	-6.92474734742565	11.635975963253165	1026920
1027101	EDA	compatible cell connections for multifamily dynamic logic gates	2002	-6.109918649435952	11.334466220494955	1027128
1027530	EDA	a low-power enhanced bitmask-dictionary scheme for test data compression	2014	-5.750143723873958	11.540173727697502	1027557
1027904	EDA	circuits for m-valued classical, reversible and quantum optical computing with application to regular logic design	2009	-7.1358376047622105	12.2504700045951	1027931
1027994	EDA	common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits	2011	-7.106075242443081	12.111304733917258	1028021
1028186	EDA	mapping algorithm for large-scale field programmable analog array	2005	-5.344442819796977	12.5102230612	1028213
1028841	EDA	binary and multi-valued spfd-based wire removal in pla networks	2000	-7.075962566504423	11.400738082708894	1028868
1028892	EDA	interconnect-aware tests to complement gate-exhaustive tests	2018	-5.377714866900551	11.519858859725149	1028919
1028917	EDA	identification of crosstalk switch failures in domino cmos circuits	2000	-5.901925201222028	13.007767651456868	1028944
1029042	EDA	power-driven flip-flop merging and relocation	2011	-7.042370110934848	12.382261100315528	1029069
1029216	EDA	a variation-adaptive retiming method exploiting reconfigurability	2013	-6.225018850507755	12.369486165025933	1029243
1029296	EDA	nanowire-based sublithographic programmable logic arrays	2004	-6.246340374026477	13.025334103911414	1029323
1029581	EDA	combined architecture/algorithm approach to fast fpga routing	2013	-6.944640878558084	11.567982571026722	1029608
1030205	EDA	crosstalk noise verification in digital designs with interconnect process variations	2001	-5.594352204686177	13.027233145236494	1030232
1030739	EDA	revisiting 3dic benefit with multiple tiers	2016	-6.447161980398993	12.732307206802266	1030766
1031321	EDA	an improved test power optimization method by insertion of linear functions	2016	-5.858435266781727	11.485617908118709	1031348
1031519	Arch	impact of cluster size on efficient lut-fpga architecture for best area and delay trade-off	2008	-6.479818694586194	12.705218744346421	1031546
1032702	EDA	runtime leakage minimization through probability-aware optimization	2006	-6.249006917326058	13.136001540239365	1032729
1033075	EDA	a fast chip-scale power estimation method for large and complex lsis based on hierarchical analysis	2005	-6.292181923673126	12.580368063130589	1033102
1033367	EDA	feedback based droop mitigation	2011	-5.752495366042348	12.89089639963038	1033394
1033888	EDA	lfsr reseeding-oriented low-power test-compression architecture for scan designs	2018	-5.906711670784932	11.702322760603828	1033915
1034043	Arch	link breaking methodology: mitigating noise within power networks	2012	-6.675058213690535	12.918079827151056	1034070
1034378	Arch	robust energy-efficient adder topologies	2007	-6.234454403435015	13.164866579624894	1034405
1034386	EDA	exponent monte carlo for quick statistical circuit simulation	2009	-6.3189089336235975	12.165182809907611	1034413
1034585	EDA	wire sizing and spacing for lithographic printability and timing optimization	2007	-6.684936183480902	12.583801929933513	1034612
1034626	EDA	an entropy-based algorithm to reduce area overhead for bipartition-codec architecture	2001	-7.105601473243139	12.26968424746301	1034653
1034760	SE	estimation of test metrics for the optimisation of analogue circuit testing	2007	-6.024401775992138	11.739262361534614	1034787
1034784	EDA	quantitative seu fault evaluation for sram-based fpga architectures and synthesis algorithms	2011	-5.576240162897314	13.035495967551675	1034811
1035437	EDA	a high quality, low cost router for mos/lsi	1972	-7.114563546139445	11.58547286858331	1035464
1035868	Visualization	design optimization for process-variation-tolerant 22-nm finfet-based 6-t sram cell with worst-case sampling method	2016	-5.6843273310311915	12.246456597007407	1035895
1036509	EDA	a modified technique for analysis of synchronous counters constructed with flip-flops	2011	-6.296379260525942	11.54206661034636	1036536
1036878	EDA	leakage current analysis in static cmos logic gates for a transistor network design approach	2016	-6.580297527106018	13.089483749756678	1036905
1037172	EDA	relocation-aware floorplanning for partially-reconfigurable fpga-based systems	2015	-7.042178625981099	11.323299823472993	1037199
1037723	EDA	soft error tolerant design of combinational circuits based on a local logic substitution scheme	2017	-6.299796245996628	11.823131294104885	1037750
1038070	EDA	low power atpg for path delay faults	2004	-5.628408850728665	11.326251184395828	1038097
1038176	EDA	timing-driven placement for carbon nanotube circuits	2015	-6.1474913845955275	13.161637065371158	1038203
1038684	EDA	on maximizing decoupling capacitance of clock-gated logic for robust power delivery	2014	-6.8254099313991645	12.535325646417016	1038711
1039519	EDA	test generation for resistive opens in cmos	2002	-5.501197470049084	11.463409235197663	1039546
1039712	EDA	directed self-assembly (dsa) template pattern verification	2014	-6.5183306650653146	11.510237317360204	1039739
1039882	EDA	slicing floorplan design with boundary-constrained modules	2001	-6.410773194282294	11.432132250765513	1039909
1040434	EDA	exploring the state dependent set sensitivity of asynchronous logic - the muller-pipeline example	2014	-5.634100253620876	12.143970562204453	1040461
1041073	EDA	convolution/deconvolution sram analyses for complex gamma mixtures rtn distributions	2013	-5.973068321098259	12.218807598309526	1041100
1041168	EDA	high level synthesis of higher order continuous time state variable filters with minimum sensitivity and hardware count	2006	-6.235112160820706	11.578454877822447	1041195
1041316	EDA	practical monte-carlo based timing yield estimation of digital circuits	2010	-6.532092876441167	12.026404524592905	1041343
1041540	EDA	an autonomous clock gating technique in finite state machines based on registers partitioning	2016	-6.540798685580128	12.642165321527864	1041567
1042126	EDA	resistive bridge fault model evolution from conventional to ultra deep submicron	2005	-5.7639708288167135	12.168563341093234	1042153
1042600	EDA	improving latency of quantum circuits by gate exchanging	2009	-6.5066535583338885	12.013255224013898	1042627
1043157	EDA	input vector reordering for leakage power reduction in fpgas	2008	-6.786259933856776	13.187587933209446	1043184
1044011	EDA	a comprehensive analysis of transition fault coverage and test power dissipation for launch-off-shift and launch-off-capture schemes	2010	-5.492999191310487	12.457282881570576	1044038
1045142	EDA	shield count minimization in congested regions	2002	-6.927663296607349	12.435784048385624	1045169
1045482	EDA	combinational logic soft error correction	2006	-5.619384727197659	12.73279031689375	1045509
1045570	EDA	sub-threshold delay and power analysis of complementary metal-oxide semiconductor buffer driven interconnect load for ultra low power applications	2012	-5.615783192488773	13.09133761094868	1045597
1045629	EDA	monte carlo based test pattern generation for hardware trojan detection	2013	-5.519323678819113	11.375902966440627	1045656
1045645	EDA	novel pulsed-latch replacement based on time borrowing and spiral clustering	2012	-6.859908050442686	12.101050310233695	1045672
1045669	EDA	bounding supply noise induced path delay variation by a relaxation approach	2006	-7.182548250322556	11.340124130190649	1045696
1045925	EDA	cycle-accurate macro-models for rt-level power analysis	1997	-6.5179451039758405	12.303661988618385	1045952
1046014	EDA	test power reduction through minimization of scan chain transitions	2002	-6.027131111120629	12.006333358528535	1046041
1046561	Arch	accumulator-based weighted pattern generation	2005	-5.940155647541308	11.287524444773114	1046588
1046790	HCI	impact of resistive-bridging defects in sram at different technology nodes	2012	-5.529160280430844	12.793387457766313	1046817
1046807	EDA	regression modeling for subset selection in rare-event statistical circuit simulation	2016	-6.248831400390363	12.24018634160134	1046834
1047194	EDA	3d stacked power distribution considering substrate coupling	2009	-6.585982776502865	12.828431660098794	1047221
1048129	EDA	an automatic rectilinear partitioning procedure for standard cells	1987	-7.1514668107247195	11.321485811954371	1048156
1048548	EDA	fpga dynamic power minimization through placement and routing constraints	2006	-6.721253361065742	12.47441450600951	1048575
1049512	EDA	exploit dynamic voltage and frequency scaling for soc test scheduling under thermal constraints	2014	-6.464185044744558	12.836878611790626	1049539
1049538	EDA	defect-tolerant logic mapping on nanoscale crossbar architectures and yield analysis	2009	-5.330812112017333	12.605888582552971	1049565
1049708	EDA	prediction of interconnect adjacency distribution: derivation, validation, and applications	2004	-6.847518443769414	12.180241106790874	1049735
1049887	EDA	charge sharing fault analysis and testing for cmos domino logic circuits	2000	-5.870259737141494	12.952512223255765	1049914
1050066	EDA	accurate and efficient analysis of single event transients in vlsi circuits	2003	-5.926256830019604	11.644341340616812	1050093
1050864	EDA	psbist: a partial-scan based built-in self-test scheme	1993	-5.542595961365714	11.759518888616805	1050891
1050997	EDA	investigation into voltage and process variation-aware manufacturing test	2009	-5.6756627164445055	12.659472088947425	1051024
1051648	EDA	leakage and dynamic glitch power minimization using integer linear programming for vth assignment and path balancing	2005	-6.892385090296746	12.612932598799482	1051675
1052101	EDA	the limits of digital testing for dynamic circuits	1999	-5.399944379705506	11.601203267015364	1052128
1052507	EDA	aging-aware logic synthesis	2013	-6.058290670199924	13.034509220550204	1052534
1053281	EDA	tbnm - transistor-level boundary model for fast gate-level noise analysis of macro blocks	2006	-6.1459096610051605	12.083327639130587	1053308
1053523	SE	distribution-controlled x-identification for effective reduction of launch-induced ir-drop in at-speed scan testing	2011	-5.680744802467999	11.523435675934172	1053550
1053871	EDA	post-processor for data path synthesis using multiport memories	1991	-5.693836627488313	11.473049935424864	1053898
1054144	EDA	shape-shifting digital hardware concept: towards a new adaptive computing system	2012	-5.316874266663769	13.034312592774954	1054171
1054391	EDA	a comprehensive model for gate delay under process variation and different driving and loading conditions	2010	-6.499708793397115	12.281625951244607	1054418
1054405	EDA	a new design-centering methodology for vlsi device development	1987	-6.542524058754139	12.62208187351569	1054432
1054786	EDA	yield optimization by design centering and worst-case distance analysis	1999	-6.935523507963269	11.798603670631767	1054813
1054797	EDA	statistical design attribute identification for finfet outlier and silicon-to-spice gap	2016	-5.84589052853201	11.822879227299818	1054824
1055354	Arch	simultaneous retiming and placement for pipelined netlists	2008	-5.946241604298142	12.106918649167572	1055381
1055447	EDA	current estimation in mos ic logic circuits	1988	-6.064057544551061	11.966206367393196	1055474
1055637	EDA	improved yield in nanotechnology circuits using non-square meshes	2010	-5.436482045931139	12.778204252746987	1055664
1055889	EDA	automatic clock tree generation in asic designs	1995	-5.901106546602116	11.673814769374044	1055916
1056074	EDA	fast and accurate cmos bridging fault simulation	1993	-5.726328218794763	11.759144951085462	1056101
1056401	ML	a rtn variation tolerant guard band design for a deeper nanometer scaled sram screening test: based on em gaussians mixtures approximations model of long-tail distributions	2013	-6.452934980535711	12.524885791403884	1056428
1056441	EDA	a size-adaptive time-step algorithm for accurate simulation of aging in analog ics	2017	-5.927152269274776	12.960226191785154	1056468
1056468	EDA	wavemin: a fine-grained clock buffer polarity assignment combined with buffer sizing	2011	-7.040047960808767	12.527155255618005	1056495
1057027	EDA	parasitic memory effect in cmos srams	2010	-5.866315194009062	13.092640443262892	1057054
1057222	EDA	bony: an algorithm to generate large synthetic combinational benchmark circuits	2015	-6.598570306517196	11.298391588945634	1057249
1057243	EDA	soft error modeling and remediation techniques in asic designs	2010	-5.7259449407639424	12.603829814540665	1057270
1057855	EDA	testing of uncustomized segmented channel field programmable gate arrays	1995	-5.5068210889932026	11.401012753585846	1057882
1058718	EDA	hybrid modeling of non-stationary process variations	2011	-6.743714571452414	12.034170489955752	1058745
1058975	Arch	a shapeshifting evolvable hardware mechanism based on reconfigurable memfets crossbar architecture	2014	-5.346429015482827	13.11925925745916	1059002
1059009	EDA	static timing analysis taking crosstalk into account	2000	-6.097449678238382	12.382951700476436	1059036
1059212	EDA	binding algorithm for power optimization based on network flow method	2002	-6.935400430986308	11.591357989660287	1059239
1059655	EDA	testing approximate digital circuits: challenges and opportunities	2018	-5.359072007606928	12.76702780523114	1059682
1059737	EDA	free-space optical interconnect for high-performance mcm systems	2003	-5.696473121016643	12.910953903281815	1059764
1059815	EDA	designing multiple scan chains for systems-on-chip	2003	-5.8329922710489575	11.751975135027141	1059842
1059969	EDA	scan power minimization through stimulus and response transformations	2004	-6.027848355694863	11.962388496957825	1059996
1060081	EDA	simultaneous buffer and wire sizing for performance and power optimization	1996	-6.960630356444176	12.00382817103042	1060108
1060582	EDA	discretized network flow techniques for timing and wire-length driven incremental placement with white-space satisfaction	2011	-7.228937973782966	11.813609358572837	1060609
1060777	EDA	power conscious bist design for sequential circuits using ghost-fsm	2003	-6.06089436955844	11.42457408786535	1060804
1061144	EDA	synthesis of arithmetic circuits considering layout effects	2003	-6.350226064457632	11.744151346242207	1061171
1061477	EDA	a tsv noise-aware 3-d placer	2015	-7.154485041192527	12.304714776280232	1061504
1061970	EDA	an efficient algorithm for modeling spatially-correlated process variation in statistical full-chip leakage analysis	2009	-6.627229768087719	11.780960920630926	1061997
1062263	EDA	asynchronous circuit placement by lagrangian relaxation	2014	-6.963778277548926	11.599243340780365	1062290
1062271	EDA	adaptive testing of chips with varying distributions of unknown response bits	2012	-5.385956776625211	11.832435207876113	1062298
1062319	EDA	signature analysis for testing, diagnosis, and repair of multi-mode power switches	2011	-5.537906725944398	12.843612074406394	1062346
1062606	EDA	reducing average and peak test power through scan chain modification	2003	-6.063986764337349	11.966804548679292	1062633
1062781	EDA	resource sharing combined with layout effects in high-level synthesis	2006	-6.85873055675973	11.944334168212626	1062808
1062845	EDA	utilizing 2d and 3d rectilinear blocks for efficient ip reuse and floorplanning of 3d-integrated systems	2013	-7.151682756981015	11.322897638739562	1062872
1062931	EDA	synthesis of high performance low power dynamic cmos circuits	2002	-6.464180803590014	11.385380994102723	1062958
1063078	EDA	process variability-aware transient fault modeling and analysis	2008	-5.625619573143968	12.963635856343794	1063105
1063494	EDA	a resource-level parallel approach for global-routing-based routing congestion estimation and a method to quantify estimation accuracy	2014	-7.218933279461753	11.752860655694455	1063521
1063796	EDA	layout-aware, ir-drop tolerant transition fault pattern generation	2008	-5.812479197422559	12.526778362789328	1063823
1063866	EDA	crosstalk noise in fpgas	2003	-5.688982767952987	12.589132350935595	1063893
1064443	EDA	statistical on-chip communication bus synthesis and voltage scaling under timing yield constraint	2006	-6.788617301402495	12.607213051764631	1064470
1064625	EDA	fault injection methodology for single event effects on clock-gated asics	2017	-5.725712886078099	12.853338022256498	1064652
1065478	EDA	limitations of switch level analysis for bridging faults	1989	-5.745286022506868	12.10537963019168	1065505
1065814	EDA	simulating improbable events	2007	-5.830027610965321	11.994450540709488	1065841
1066174	EDA	power-mode-aware buffer synthesis for low-power clock skew minimization	2016	-6.8361629662121395	12.582827797505775	1066201
1067005	EDA	a deep submicron power estimation methodology adaptable to variations between power characterization and estimation	2003	-6.115248054218362	12.835601759631595	1067032
1067142	EDA	a low-power partitioning methodology by maximizing sleep time and minimizing cut nets	2005	-6.850955707222044	11.719528560114426	1067169
1067410	EDA	an efficient timing analysis model for 6t finfet sram using current-based method	2016	-6.571661811249252	12.723317610907664	1067437
1068880	EDA	routing methodology for minimizing 1nterconnect energy dissipation	2003	-6.165982613878517	13.036014343198184	1068907
1069331	EDA	high density integrated computing circuitry with multiple valued logic	1980	-6.798987757701179	11.456701353052138	1069358
1069359	EDA	interval arithmetic and self similarity based subthreshold leakage optimization in rtl datapaths	2014	-6.420254261785701	12.51086119961879	1069386
1069931	Arch	design automation for hybrid cmos-nonoelectronics crossbars	2007	-6.625941696590726	11.521748513260059	1069958
1071131	EDA	transition fault testability in bit parallel multipliers over gf(2^{m})	2007	-7.174705643272596	13.164407877531414	1071158
1071359	EDA	layout-based logic decomposition for timing optimization	1999	-6.656538013143362	11.580902572841213	1071386
1071363	EDA	delay macromodeling and estimation for rtl	2008	-6.155602627535707	12.255539700883233	1071390
1071917	EDA	circuit reliability simulation using tmi2	2013	-5.528208481836269	13.089472966917231	1071944
1072384	EDA	breaking the simulation barrier: sram evaluation through norm minimization	2008	-6.462421037545707	12.414408564835027	1072411
1072663	EDA	transistor sizing issues and tool for multi-threshold cmos technology	1997	-6.203737862537782	13.167476020681242	1072690
1073578	EDA	integrated lfsr reseeding, test-access optimization, and test scheduling for core-based system-on-chip	2009	-5.6575580861708525	11.669111086345954	1073605
1073984	EDA	timing analysis for full-custom circuits using symbolic dc formulations	2002	-6.172526434705348	11.696232904469365	1074011
1074720	EDA	a novel approach to voltage-drop aware placement in large socs in advanced technology nodes	2012	-6.701212022958312	12.782354791017715	1074747
1074877	EDA	sensitivity guided net weighting for placement driven synthesis	2004	-6.601471994217372	12.460527686198516	1074904
1074901	Arch	power-aware routing in networks with delay and link utilization constraints	2012	-7.185759682544588	11.870243383316247	1074928
1074955	EDA	parameterized rtl power models for soft macros	2001	-5.789151969362275	12.41006871451714	1074982
1075529	EDA	retiming-based logic synthesis for low-power	2002	-6.658574661864902	12.377315502602455	1075556
1075633	EDA	fast second-order statistical static timing analysis using parameter dimension reduction	2007	-6.777690885287986	11.941847249984368	1075660
1075774	EDA	power estimation of cmos circuits by neural network macromodel	2006	-6.388971506625585	12.436920724784262	1075801
1076020	EDA	heuristics for area minimization in lut-based fpga technology mapping	2006	-7.0353708821240435	11.651870051529038	1076047
1076196	EDA	an expected-utility based approach to variation aware vlsi optimization under scarce information	2008	-6.748910484284967	12.063905676232233	1076223
1076795	EDA	energy efficient adaptive clustering of on-chip power delivery systems	2015	-6.960982985969427	13.012702521406965	1076822
1077003	EDA	switching activity estimation of finite state machines for low power synthesis	2002	-6.2771199802874875	11.832503039070302	1077030
1077356	EDA	coupled noise estimation for distributed rc interconnect model	1999	-5.875374388286897	12.049135146785591	1077383
1077475	EDA	maximum power estimation for cmos circuits using deterministic and statistical approaches	1998	-6.4142547561193615	11.39754882008142	1077502
1077586	EDA	upper-bound computation for optimal retargeting in ieee1687 networks	2016	-5.769069737797258	11.459553341181845	1077613
1077690	EDA	timing yield optimization via discrete gate sizing using globally-informed delay pdfs	2010	-6.783863646604463	11.991230267085767	1077717
1077876	EDA	statistical timing characterization	2012	-6.587250568472363	12.401700189778195	1077903
1078465	EDA	delay-time modelling and critical-path verification for digital designs	1991	-6.268341332862918	11.818692391671373	1078492
1078582	Embedded	a built-in self-test scheme for soft error rate characterization	2008	-5.331473847074233	12.040103697323776	1078609
1079629	EDA	power dissipation driven fpga place and route under delay constraints	1994	-6.82923409533599	13.155581332055585	1079656
1080579	EDA	multilevel optimization for large-scale hierarchical fpga placement	2010	-6.960867527123026	11.314595535843274	1080606
1080751	SE	delay testing viability of gate oxide short defects	2005	-5.721882297053325	12.204194930251127	1080778
1080984	EDA	statistical leakage estimation based on sequential addition of cell leakage currents	2010	-6.644307575058918	12.442814011426362	1081011
1081086	EDA	routable and matched layout styles for analog module generation	2018	-6.5386788868744325	11.816074605880154	1081113
1081245	EDA	diagrammatic reasoning for delay-insensitive asynchronous circuits	2013	-5.456601947587805	12.832770778533533	1081272
1081517	EDA	effective power optimization under timing and voltage-island constraints via simultaneous $v_{dd}$,  $v_{th}$ assignments, gate sizing, and placement	2011	-6.999851798337704	12.305339943768713	1081544
1081629	EDA	using bus-based connections to improve field-programmable gate-array density for implementing datapath circuits	2006	-6.664896150999444	12.875751527990873	1081656
1081675	EDA	using a distributed rectangle bin-packing approach for core-based soc test scheduling with power constraints	2003	-6.756309129635688	11.458069519513677	1081702
1081838	HPC	determining redundancy requirements for memory arrays with critical area analysis	1999	-5.780602358479707	11.600004366832705	1081865
1082944	EDA	kriging bootstrapped neural network training for fast and accurate process variation analysis	2014	-6.428091382245859	11.660604229392536	1082971
1082973	EDA	an improved low transition test pattern generator for low power applications	2017	-6.175587902584227	12.125123210284293	1083000
1083669	EDA	crosstalk noise estimation for noise management	2002	-6.788898452729338	12.014192027659496	1083696
1084424	EDA	linear time algorithm to find all relocation positions for euv defect mitigation	2013	-7.052856029078112	11.642878392240686	1084451
1084641	EDA	modeling the sensitivity of cmos circuits to radiation induced single event transients	2008	-5.876840290694691	12.482161261851985	1084668
1084940	EDA	power reduction in test-per-scan bist	2000	-6.090381047127077	11.891575174887302	1084967
1085153	EDA	fast and accurate parasitic capacitance models for layout-aware synthesis of analog circuits	2004	-6.266799711685087	11.825369204949267	1085180
1085289	EDA	adaptive 3d-ic tsv fault tolerance structure generation	2018	-6.372815536338602	12.173354560808322	1085316
1085901	EDA	linear compositional delay model for the timing analysis of sub-powered combinational circuits	2014	-6.311401630418805	12.814622020516625	1085928
1086307	EDA	integrated clock mesh synthesis with incremental register placement	2012	-7.0416669417363575	11.886850495666607	1086334
1087048	EDA	hierarchical identification of nbti-critical gates in nanoscale logic	2014	-5.777132291263063	13.023436301950994	1087075
1087069	EDA	transistor sizing analysis of regular fabrics	2011	-5.76507375164426	13.01637062647244	1087096
1087088	EDA	estimation of fault-free leakage current using wafer-level spatial information	2006	-5.5165015959945976	11.821576160822401	1087115
1088085	EDA	a fast concurrent power-thermal model for sub-100 nm digital ics	2005	-6.402328635324085	12.800279304880188	1088112
1089023	EDA	timing verification of gasp asynchronous circuits: predicted delay variations observed by experiment	2010	-5.632258391205284	12.317005889370591	1089050
1089104	Logic	restoring and non-restoring array divider designs in quantum-dot cellular automata	2015	-6.720369384209003	12.977841968649011	1089131
1089519	EDA	wirelength estimation based on rent exponents of partitioning and placement	2001	-7.068338452863238	11.47188643567847	1089546
1090122	EDA	impacts of flexible vth control, low process variability, and steep ss with low on-current of new structure transistors to ultra-low voltage designs	2015	-5.517485225704829	12.865099692210233	1090149
1090418	EDA	accurate power estimation of logic structures based on timed boolean functions	2000	-6.328009574917231	11.587529657709386	1090445
1090503	Arch	modeling subthreshold leakage current in general transistor networks	2007	-6.787426824866992	11.788796860380865	1090530
1090728	EDA	the total delay fault model and statistical delay fault coverage	1992	-5.5977875648751185	11.61515406807581	1090755
1090849	EDA	synthesis for testability techniques for asynchronous circuits	1995	-5.389679722456827	11.358660873939133	1090876
1091294	EDA	efficient multivariate moment estimation via bayesian model fusion for analog and mixed-signal circuits	2015	-6.528053263327602	12.073606483721342	1091321
1092216	EDA	a heuristic for concurrent soc test scheduling with compression and sharing	2007	-5.592437484117623	11.824423374033787	1092243
1092543	EDA	signal delay in general rc networks	1984	-6.560861107831409	11.349858636844587	1092570
1093127	EDA	a testable design of programmable logic arrays with universal control and minimal overhead	1985	-5.7861187609841105	11.307692512704401	1093154
1093425	EDA	current testing viability in dynamic cmos circuits	1993	-5.431910292293329	11.907555438832715	1093452
1093543	SE	high launch switching activity reduction in at-speed scan testing using ctx: a clock-gating-based test relaxation and x-filling scheme	2010	-5.902342598703051	12.078604094501765	1093570
1093652	EDA	interconnect criticality-driven delay relaxation	2007	-7.085386661397977	12.22041625006217	1093679
1093861	EDA	mirid: mixed-mode ir-drop induced delay simulator	2013	-5.886195330651089	12.15610278463995	1093888
1094047	EDA	assessing benefits of a buried interconnect layer in digital designs	2017	-5.690233882323946	12.950192807425873	1094074
1094401	EDA	custom topology rotary clock router with tree subnetworks	2009	-6.2851266384079185	12.614355279576536	1094428
1095692	EDA	silicon-validated power delivery modeling and analysis on a 32-nm ddr i/o interface	2015	-6.022467004311801	13.117835170933398	1095719
1096054	EDA	improving electro-magnetic interference of embedded systems through jittered-delay desynchronization	2010	-5.585383532805591	12.78441130477866	1096081
1096144	EDA	post-placement thermal via planning for 3d integrated circuit	2006	-6.836256622601446	12.5682461018175	1096171
1096657	EDA	adapting to varying distribution of unknown response bits	2016	-5.393690852283756	11.788998971411056	1096684
1097169	EDA	a fast architecture-level thermal analysis method for runtime thermal regulation	2008	-6.32905868910624	12.894348930871956	1097196
1097383	EDA	correlation-aware statistical timing analysis with non-gaussian delay distributions	2005	-6.48939111657412	12.398408200724473	1097410
1097486	EDA	a mos/lsi oriented logic simulator	1981	-5.6750550668305655	11.419792317057734	1097513
1097892	EDA	an algorithm for optimal decoupling capacitor sizing and placement for standard cell layouts	2002	-6.891794461285522	12.590222399672319	1097919
1098158	EDA	fast thermal simulation for runtime temperature tracking and management	2006	-6.49619371157896	12.725541637623145	1098185
1098342	EDA	design and optimization of mos current mode logic for parameter variations	2005	-6.7934374141337575	12.87084699836686	1098369
1098720	EDA	optimizing test architecture of 3d stacked ics for partial stack/complete stack using hard socs	2013	-5.605963606657115	12.34588647894339	1098747
1098771	EDA	greedy algorithm for the on-chip decoupling capacitance optimization to satisfy the voltage drop constraint	2011	-6.763183837375856	11.575825023984208	1098798
1099114	EDA	a review of cmos time-to-digital converter	2014	-5.8549017936347925	12.769446674794366	1099141
1099306	EDA	design for testability strategies using full/partial scan designs and test point insertions to reduce test application times	2001	-5.642626361270629	11.311840909457347	1099333
1099397	EDA	performance improvement of edge-triggered sequential circuits	2004	-6.701442062526025	12.383158040391093	1099424
1099675	EDA	power droop testing	2006	-5.5426146911485805	12.022164228583335	1099702
1099901	EDA	post-synthesis sleep transistor insertion for leakage power optimization in clock tree networks	2010	-6.895730009825738	12.628428353749658	1099928
1099908	EDA	effects of correlations on accuracy of power analysis - an experimental study	1996	-6.07911097916872	12.786774569300285	1099935
1100229	EDA	accurate estimation of parasitic capacitances in analog circuits	2004	-6.136662159806648	11.736937176792722	1100256
1100607	EDA	sharing and re-use of statistical timing macro-models across multiple voltage domains	2016	-5.857118587952483	12.728896400252118	1100634
1100815	EDA	rewiring for robustness	2010	-5.369892380195117	12.583653052913329	1100842
1101081	EDA	soprano: an efficient automatic test pattern generator for stuck-open faults in cmos combinational circuits	1990	-5.8898378104554725	11.29063310562769	1101108
1101648	EDA	computer-aided crosstalk minimisation design for system-on-chip	2008	-6.981191065041441	11.425780393436561	1101675
1102415	EDA	wire retiming as fixpoint computation	2005	-6.695679149296953	11.73137022057419	1102442
1103012	EDA	safe clocking for the setup and hold timing constraints in datapath synthesis	2009	-6.684438477358376	11.787285890011153	1103039
1103281	EDA	high coverage power integrity verification in pso domains employing distributed pso switches	2011	-6.3284608492133305	13.065671638953958	1103308
1103292	EDA	layout-based modeling and mitigation of multiple event transients	2016	-5.952436261582945	12.949009363115914	1103319
1103346	EDA	a hardware implementation of gridless routing based on content addressable memory	1990	-7.228295386959312	11.431405580100392	1103373
1103782	EDA	on stress aware active area sizing, gate sizing, and repeater insertion	2009	-6.094622375520829	12.977401055605831	1103809
1103960	EDA	errors in solving inverse problem for reversing rtn effects on vccmin shift in sram reliability screening test designs	2014	-6.264233610041241	12.342866768128134	1103987
1104453	EDA	post-bond test for tsvs using voltage division	2015	-5.536561885859859	12.374095010940845	1104480
1104578	EDA	a methodology for efficient estimation of switching activity in sequential logic circuits	1994	-6.501193014623595	11.764816671106315	1104605
1104872	EDA	a macromodeling algorithm for analog circuits	1991	-6.414193463812821	11.455830844538045	1104899
1105847	EDA	handling intra-die variations in psta	2011	-6.0761550335347305	12.542944550173027	1105874
1106266	EDA	reduction of parametric failures in sub-100-nm sram array using body bias	2008	-5.8391009366948845	12.845628274677448	1106293
1106554	EDA	how much can logic perturbation help from netlist to final routing for fpgas	2007	-6.7712673524571745	12.224205461205043	1106581
1106995	EDA	a practical clock tree synthesis for semi-synchronous circuits	2000	-6.933278573410523	11.612339822208865	1107022
1107089	EDA	thermal-aware soc test scheduling with voltage/frequency scaling and test partition	2018	-6.8085463123644745	12.490381577257331	1107116
1107093	EDA	analysis of coupling noise and it's scalability in dynamic circuits [dynamic logic cmos ics]	2004	-6.08488759794032	12.876062725330462	1107120
1107771	Robotics	test time reduction in a manufacturing environment by combining bist and ate	2002	-5.352267037374033	11.309652890990135	1107798
1107824	EDA	on the delay of a cntfet with undeposited cnts by gate width adjustment	2013	-6.130630726568318	13.10663723417685	1107851
1107873	EDA	fsmd functional partitioning for low power	1999	-5.8097609379528645	12.823045853875367	1107900
1108024	EDA	criticality history guided fpga placement algorithm for timing optimization	2008	-7.0978307226902535	11.797168015107827	1108051
1108324	EDA	decoupling capacitance allocation and its application topower-supply noise-aware floorplanning	2002	-6.9895457848989375	12.58238292573276	1108351
1108526	EDA	principle hessian direction based parameter reduction with process variation	2007	-6.348497469387543	12.31485327862448	1108553
1108779	EDA	delay uncertainty reduction by gate splitting	2009	-6.456033836722745	12.386929358083176	1108806
1109331	EDA	memory optimized two-stimuli inl test method for dac-adc pairs	2011	-5.541597254899753	12.03995164275734	1109358
1109498	EDA	"""""""victim gate"""" crosstalk fault model"""	2004	-5.783640995235653	11.798514936214307	1109525
1109651	EDA	mars-s: modeling and reduction of soft errors in sequential circuits	2007	-5.98377739710194	12.566115595950231	1109678
1110203	EDA	simultaneous subthreshold and gate-oxide tunneling leakage current analysis in nanometer cmos design	2003	-6.460282714729884	12.701569077302876	1110230
1110526	EDA	design and algorithm for clock gating and flip-flop co-optimization	2018	-6.318431734395914	12.445608923634676	1110553
1110631	EDA	a methodology for worst-case analysis of integrated circuits	1986	-6.155014036032653	11.656446509576519	1110658
1110654	EDA	design-time reliability evaluation for digital circuits	2017	-5.940828043328168	12.024111665420893	1110681
1110667	SE	a statistical quality model for delay testing	2006	-5.393199687969392	11.824174240480435	1110694
1111061	EDA	lptest: a flexible low-power test pattern generator	2009	-6.199431699363535	11.9730264835371	1111088
1111191	Arch	on generation of 1-detect tdf pattern set with significantly increased sdd coverage	2011	-5.3331777675354335	11.313386437773838	1111218
1111279	PL	a new approach to implementing high-density shift registers	1971	-6.1541170242479275	12.975984073338616	1111306
1111570	EDA	power sensitivity-a new method to estimate power dissipation considering uncertain specifications of primary inputs	1997	-6.450009753178719	12.077349826552751	1111597
1111740	EDA	clock-skew-aware scan chain grouping for mitigating shift timing failures in low-power scan testing	2018	-6.00096466850284	12.506701525664813	1111767
1111791	EDA	retiming and clock scheduling for digital circuit optimization	2002	-6.8751218399789575	12.19182624341291	1111818
1111968	EDA	delay optimization of cmos logic circuits using closed-form expressions	1999	-6.640510244005357	12.456626423215711	1111995
1112347	EDA	timing analysis for piecewise linear rsim	1994	-5.882580007294152	11.397582429278685	1112374
1112472	EDA	tsv open defects in 3d integrated circuits: characterization, test, and optimal spare allocation	2012	-6.7466146350696325	12.16289270831767	1112499
1112564	EDA	allocation of multi-bit flip-flops in logic synthesis for power optimization	2016	-6.756603739537397	12.846160608341966	1112591
1112996	EDA	on designing via-configurable cell blocks for regular fabrics	2004	-6.650615164212525	11.885041631306148	1113023
1113013	EDA	lithography constrained placement and post-placement layout optimization for manufacturability	2011	-6.181716355156747	11.854347599214453	1113040
1113071	EDA	floorplanning and signal assignment for silicon interposer-based 3d ics	2014	-7.0576656421601776	11.866125911117905	1113098
1113437	EDA	detection, diagnosis, and recovery from clock-domain crossing failures in multiclock socs	2013	-5.354609234441363	12.55745653176808	1113464
1113820	AI	adaptable wire-length distribution with tunable occupation probability	2007	-5.855199623763823	12.863204586051138	1113847
1113979	EDA	synthesis of cmos domino circuits for charge sharing alleviation	2000	-6.573797565085963	12.766845711371653	1114006
1115309	EDA	dual-$v_{dd}$ buffer insertion for power reduction	2008	-7.109767163862061	11.480994257450655	1115336
1115576	EDA	reconfigurable tap controllers with embedded compression for large test data volume	2017	-5.3359813839393375	11.719283386750472	1115603
1115645	EDA	power-optimal simultaneous buffer insertion/sizing and wire sizing	2003	-6.914725359318268	12.031362134021027	1115672
1116298	EDA	routing of analog busses with parasitic symmetry	2005	-7.045300629590943	12.027785297604375	1116325
1117206	EDA	reducing bus delay in submicron technology using coding	2001	-6.770203720760858	12.17913967690073	1117233
1117925	EDA	on new current signatures and adaptive test technique combination	2004	-5.504036283486104	12.068660534976553	1117952
1119015	EDA	graph-based logic bit slicing for datapath-aware placement	2017	-7.084926041462343	11.423113152091927	1119042
1119092	Robotics	using well/substrate bias manipulation to enhance voltage-test-based defect detection	2011	-5.655681500992622	12.71840284378707	1119119
1119114	EDA	a topology optimization method for low-power logic circuits with dual-threshold independent-gate finfets	2017	-6.671662196800004	12.222602611027508	1119141
1119324	EDA	a fuzzy optimization approach for variation aware power minimization during gate sizing	2008	-6.778933526864946	12.335125053525198	1119351
1119532	EDA	analyss of dynamic effects of resistive bridging faults in cmos and bicmos digital ics	1993	-5.589730767103375	12.141941246434813	1119559
1119672	Arch	efficient metastability-containing multiplexers	2017	-6.850945269347793	12.942981530640983	1119699
1120918	EDA	state reordering for low power combinational logic	2003	-6.436562185980028	11.36896859237886	1120945
1121089	EDA	design methodology for yield enhancement of switched-capacitor analog integrated circuits	2011	-6.915881945447795	12.130396781243697	1121116
1121283	EDA	pin assignment optimization for multi-2.5d fpga-based systems	2018	-6.890485197548326	11.994843720682182	1121310
1121457	EDA	simulation and analysis of inductive impact on vlsi interconnects in the presence of process variations	2005	-6.419897622381497	12.919595747846127	1121484
1121879	EDA	flip-flop clustering by weighted k-means algorithm	2016	-7.137225265158455	11.889216180809582	1121906
1122129	Crypto	design and evaluation of an ultra-area-efficient fault-tolerant qca full adder	2015	-5.640437732698867	12.676947637606055	1122156
1122654	EDA	enhancement of fault collection for embedded ram redundancy analysis considering intersection and orphan faults	2018	-5.342789763024705	12.133761245893275	1122681
1123641	Theory	modeling the random parameters effects in a non-split model of gate oxide short	2003	-5.88998093741414	12.045126431656394	1123668
1123826	Theory	±0.18-v supply voltage gate-driven pga with 0.7-hz to 2-khz constant bandwidth and 0.15-μw power dissipation	2018	-5.49669147020584	11.860432031882539	1123853
1124369	EDA	an efficient methodology for noise characterization	2005	-6.359873640383536	12.435248852403667	1124396
1124698	EDA	wire congestion and thermal aware 3d global placement	2005	-7.056261301102038	12.15525050067332	1124725
1124905	EDA	low-pass filter for computing the transition density in digital circuits	1994	-6.020485740562623	12.519395970175701	1124932
1124960	EDA	capturing intrinsic parameter fluctuations using the psp compact model	2010	-6.4401918058366805	12.38855309366599	1124987
1125020	EDA	improving nanoelectronic designs using a statistical approach to identify key parameters in circuit level seu simulations	2007	-5.738491063064632	12.957918839956866	1125047
1125354	EDA	timing-driven partitioning for two-phase domino and mixed static/domino implementations	1999	-6.813790945986337	11.770984716251867	1125381
1125666	EDA	automatic wire modeling to explore novel fpga architectures	2016	-6.791513158478013	11.492470407737944	1125693
1125736	EDA	prediction of circuit-performance variations from technology variations for reliable 100 nm soc circuit design	2011	-6.267496654807393	12.451258491670073	1125763
1126249	EDA	bdd decomposition for mixed cmos/ptl logic circuit synthesis	2005	-6.719210055157919	12.098131880272849	1126276
1126258	EDA	placement of thermal vias in 3-d ics using various thermal objectives	2006	-6.848487321064928	12.637111255588998	1126285
1126370	EDA	reliability analysis of analog circuits by lifetime yield prediction using worst-case distance degradation rate	2010	-6.276205426726311	12.573127875886373	1126397
1126644	EDA	using boolean satisfiability for computing soft error rates in early design stages	2010	-5.569671299482367	12.229709492118824	1126671
1126680	EDA	ispd11: power-driven flip-flop merging and relocation	2012	-7.0297402574702845	12.585523994764607	1126707
1127068	EDA	soft error rate computation in early design stages using boolean satisfiability	2009	-5.537755283062594	12.229578332807176	1127095
1128149	EDA	temperature-constrained fixed-outline floorplanning for die-stacking system-in-package design	2010	-6.01750552543824	12.17407965150808	1128176
1128173	EDA	construction of tests for providing elevated energy consumption for a combinatorial circuit of library elements	2015	-5.3615065336014816	11.707771342290346	1128200
1128345	Arch	investigation of critical path selection for in-situ monitors insertion	2017	-5.585869208248769	12.799136338450651	1128372
1128523	EDA	built-in current sensor for iddq test in cmos	1993	-5.582789154415824	12.47199603050135	1128550
1128663	EDA	symbolic analysis of large analog integrated circuits by approximation during expression generation	1994	-6.395899008880179	11.476556660859456	1128690
1128858	AI	speedup of self-timed digital systems using early completion	2002	-6.2966199093274335	12.231485437148265	1128885
1128917	EDA	post-routing latch optimization for timing closure	2014	-7.219394226950079	11.781474154276376	1128944
1129260	EDA	on optimization of multi-cycle tests for test quality and application time	2016	-5.508330623358102	11.304356625211591	1129287
1129303	EDA	an alternative approach to buffer insertion for delay and power reduction in vlsi interconnects	2010	-6.746942962146653	13.142409377229974	1129330
1129584	EDA	critical transistors nexus based circuit-level aging assessment and prediction	2014	-6.235964926447622	12.809109735397598	1129611
1129771	EDA	virtual characterization for exhaustive dfm evaluation of logic cell libraries	2017	-5.324036442188418	11.3266784212168	1129798
1130040	EDA	electrical interconnect test method of 3d ics by injected charge volume	2015	-5.566091070818097	12.345484877891176	1130067
1130830	EDA	variability analysis of self-timed sram robustness	2013	-6.123720264447623	12.544552603708935	1130857
1131152	EDA	switch-level simulation of total dose effects on cmos vlsi circuits	1989	-5.779770690312714	12.356448018391356	1131179
1132251	SE	a practical approach to threshold test generation for error tolerant circuits	2009	-5.362448007235162	11.401044338656554	1132278
1134029	EDA	cells reconfiguration around defects in cmos/nanofabric circuits using simulated evolution heuristic	2015	-5.368770256494188	12.703788964971258	1134056
1134135	EDA	optimal use of 2-phase transparent latches in buffered maze routing	2003	-7.109309989853048	11.958775801567047	1134162
1134169	EDA	a multiple clocking scheme for low power rtl design	1995	-6.638603067186841	13.066058430377312	1134196
1134684	EDA	yield improvement of 3d ics in the presence of defects in through signal vias	2010	-6.039586846759385	12.95607537447616	1134711
1135319	EDA	built-in self-test for crosstalk faults in a digital vlsi	2002	-5.44269672279734	11.43806161359669	1135346
1135660	EDA	power-aware delay test quality optimization for multiple frequency domains	2016	-5.913325477438343	12.21893806651556	1135687
1136298	EDA	3dhls: incorporating high-level synthesis in physical planning of three-dimensional (3d) ics	2012	-6.1866376293779615	12.357646866633686	1136325
1136311	EDA	design of cmos pscd circuits and checkers for stuck-at and stuck-on faults	1998	-5.313338956174914	12.46756510865233	1136338
1136577	EDA	circuit reliability analysis using symbolic techniques	2006	-5.791481135416386	12.399267290948329	1136604
1137939	EDA	a new placement method for direct mapping into lut-based fpgas	2001	-6.4583855199898075	11.615540658346651	1137966
1137955	EDA	the dac 2012 routability-driven placement contest and benchmark suite	2012	-6.9192562297653	11.702928083081071	1137982
1138091	EDA	a false-path aware formal static timing analyzer considering simultaneous input transitions	2009	-5.530782249054033	11.543552749767723	1138118
1138216	EDA	an efficient pass-transistor-logic synthesizer using multiplexers and inverters only	2005	-6.774479317297735	12.475569200145793	1138243
1138300	EDA	tcad and spice modeling help solve esd protection issues in analog cmos technology	2003	-5.946762274047165	12.620311404248474	1138327
1138550	EDA	chime: coupled hierarchical inductance model evaluation	2004	-6.166627834323803	11.559534664975974	1138577
1138947	EDA	fine-grained power gating based on the controlling value of logic elements	2008	-6.81774904833792	12.960942053959048	1138974
1140088	EDA	a compact charge-based crosstalk induced delay model for submicronic cmos gates	2003	-6.411366416117581	12.78676198718649	1140115
1140394	EDA	design planning with 3d-via optimization in alternative stacking integrated circuits	2011	-6.6816564074478615	12.077906596742125	1140421
1140532	EDA	impact of supply voltage variations on full adder delay: analysis and comparison	2006	-6.273207580325064	13.183759589791672	1140559
1140635	EDA	sizing cmos circuits for increased transient error tolerance	2004	-5.9009553347738	12.725449337768906	1140662
1140780	Arch	process variability analysis in dsm through statistical simulations and its implications to design methodologies	2008	-5.892554794147066	13.044444712385292	1140807
1141011	EDA	a novel sample reuse methodology for fast statistical simulations with applications to manufacturing variability	2012	-6.217013328013893	12.119077794886492	1141038
1141115	EDA	force-directed placement of vlsi circuits	2015	-7.219086675930983	11.368735244341801	1141142
1141916	EDA	impact of device and interconnect process variability on clock distribution	2015	-6.789091529863045	13.098214363585155	1141943
1142161	Arch	a heterogeneous cmos-cnt architecture utilizing novel coding of boolean functions	2007	-5.30229169514282	12.855015956656205	1142188
1142229	EDA	a comprehensive tdm comparator scheme for effective analysis of oscillation-based test	2000	-5.7129447386599805	11.917685754731682	1142256
1142522	EDA	improving multiplier design by using improved column compression tree and optimized final adder in cmos technology	1995	-6.995117808829768	12.564769571702776	1142549
1142807	EDA	optimal evaluation clocking of self-resetting domino pipelines	1999	-6.580217581193294	12.3991104624732	1142834
1142982	EDA	noise-aware repeater insertion and wire-sizing for on-chip interconnect using hierarchical moment-matching	1999	-6.288450705449937	12.13005807731541	1143009
1143071	EDA	reliability study on technology trends beyond 20nm	2013	-5.806070190525547	13.027716157012913	1143098
1143283	EDA	signal delay in rc tree networks	1981	-6.899574018125158	11.73328443068971	1143310
1144461	EDA	transistor stuck-on fault detection tests for digital cmos circuits	2016	-5.493959613308778	11.675166076515698	1144488
1144620	EDA	combinational logic design using six-terminal nem relays	2013	-6.853764530509713	12.290363274944855	1144647
1145236	EDA	retiming synchronous circuitry with imprecise delays	1995	-6.001076516194584	11.409508843415427	1145263
1145595	EDA	synthesis of low power ced circuits based on parity codes	2005	-6.0822488482291375	11.705639335184024	1145622
1145797	EDA	fast buffered delay estimation considering process variations	2007	-6.508995532097731	12.017676066551305	1145824
1146018	EDA	simultaneous wafer bonding type selection and layer assignment for tsv count minimization	2012	-6.573296221659937	11.89891489339276	1146045
1146276	EDA	low-power programmable prpg with test compression capabilities	2015	-5.557767273146247	11.44241794321706	1146303
1146407	EDA	stochastic physical synthesis considering prerouting interconnect uncertainty and process variation for fpgas	2008	-6.479368972115242	12.435369908961546	1146434
1146411	EDA	high-level area and power-up current estimation considering rich cell library	2004	-6.106763352014602	13.163550235975881	1146438
1147211	EDA	electromigration and its impact on physical design in future technologies	2013	-5.3225712878859675	12.764118477122409	1147238
1147432	EDA	transistor-level estimation of worst-case delays in mos vlsi circuits	1992	-6.561402974795056	11.428056500441947	1147459
1147601	EDA	hierarchical analysis of process variation for mixed-signal systems	2005	-5.683819013948388	12.009328928052252	1147628
1147764	ML	three-stage optimization of pre-bond diagnosis of tsv defects	2017	-6.106146628792533	11.524891886859017	1147791
1147803	EDA	a new method to identify threshold logic functions	2017	-6.160980890616008	11.694940594440208	1147830
1147865	EDA	practical test architecture optimization for system-on-a-chip under floorplanning constraints	2004	-6.4763091804153525	12.089932752707925	1147892
1148423	EDA	combining technology mapping with post-placement resynthesis for performance optimization	1998	-6.499328993373816	12.10420869522026	1148450
1148730	EDA	high-speed decoder design using memristor-based nano-crossbar architecture	2016	-6.667830410909369	13.021891250352466	1148757
1148781	EDA	simultaneous timing driven clustering and placement for fpgas	2004	-7.0763578772522475	11.637944520919941	1148808
1148854	EDA	clock period minimization of non-zero clock skew circuits	2003	-6.670379896852706	11.6724934405989	1148881
1148901	EDA	simultaneous driver and wire sizing for performance and power optimization	1994	-7.099622743951218	12.150737424492586	1148928
1149173	EDA	testability analysis of cmos temary circuits	1991	-5.449538329707369	11.667590339719979	1149200
1149184	EDA	inverse image problem of designing phase shifting masks in optical lithography	2008	-6.476964553745821	12.254579332931161	1149211
1149670	EDA	an improved diffusion based placement algorithm for reducing interconnect demand in congested regions of fpgas	2015	-7.147483658361732	12.18308362036193	1149697
1149827	EDA	dual-vth leakage reduction with fast clock skew scheduling enhancement	2010	-6.8582810657284154	12.814795986390564	1149854
1149836	EDA	the optimal fan-out of clock network for power minimization by adaptive gating	2012	-6.377514610464809	12.979236959445851	1149863
1150063	EDA	edge effects on the tsv array capacitances and their performance influence	2018	-6.563384415613685	12.596349356927886	1150090
1152244	EDA	power droop reduction during launch-on-shift scan-based logic bist	2014	-5.693120875626332	11.492061961157058	1152271
1152255	EDA	mhertz: a new optimization algorithm for floorplanning and global routing	1990	-6.86480508241975	11.56680317557526	1152282
1152317	EDA	a defect tolerance scheme for nanotechnology circuits	2007	-5.411591333748793	12.821265167753713	1152344
1153628	EDA	incremental layout-aware analog design methodology	2015	-5.889619359646544	13.0631928018522	1153655
1154164	EDA	power profile manipulation: a new approach for reducing test application time under power constraints	2002	-6.22628125290533	12.057345499524276	1154191
1154268	EDA	prebond testing of weak defects in tsvs	2016	-5.420809802624341	12.629095185138716	1154295
1154276	EDA	weighted time lag plot defect parameter extraction and gpu-based bti modeling for bti variability	2018	-6.461927568869375	12.5843779836663	1154303
1154890	EDA	transistor level budgeting for power optimization	2004	-6.6548523071383405	12.294395828047836	1154917
1155797	EDA	impact of electrostatic coupling and wafer-bonding defects on delay testing of monolithic 3d integrated circuits	2017	-5.779389545847366	13.041251126071206	1155824
1156073	EDA	the evolution of standard cell libraries for future technology nodes	2011	-5.78889304286359	12.697061321320325	1156100
1156632	Arch	a novel methodology for power delivery network optimization in 3-d ics using through-silicon-via technology	2012	-6.901812349388648	12.331552003412847	1156659
1157336	EDA	timing yield slack for timing yield-constrained optimization and its application to statistical leakage minimization	2013	-6.2806388077208695	12.128354645801812	1157363
1157665	EDA	fault-tolerance of robust feed-forward architecture using single-ended and differential deep-submicron circuits under massive defect density	2006	-5.551061283928212	12.308156090806467	1157692
1157711	EDA	quantum fpga architecture design	2013	-7.0635973314713	12.524565830088356	1157738
1157825	EDA	design-in-reliability: from library modeling and optimization to gate-level verification	2014	-5.905012541837269	12.88201289803396	1157852
1158210	EDA	modelling the impact of high level leakage optimization techniques on the delay of rt-components	2007	-5.720680630312263	13.008287506729749	1158237
1158680	EDA	macromodeling of digital mos vlsi circuits	1985	-6.338598307157635	11.547342700576275	1158707
1158961	EDA	lfsrom an algorithm for automatic design synthesis of hardware test pattern generator	1993	-5.417869677051699	11.338251504932913	1158988
1159257	EDA	a self-diagnosis technique using reed-solomon codes for self-repairing chips	2009	-5.5471933514941165	11.419897344785907	1159284
1159388	EDA	scan chain reordering-aware x-filling and stitching for scan shift power reduction	2015	-5.9683901974702955	11.980707209941752	1159415
1159419	EDA	process variation aware comprehensive layout synthesis for yield enhancement in nano-meter cmos	2007	-6.292377557064074	12.920167643137395	1159446
1159496	EDA	new concepts of worst-case delay and yield estimation in asynchronous vlsi circuits	2009	-5.9520591124427495	11.642095584652836	1159523
1159537	EDA	reliable power delivery system design for three-dimensional integrated circuits (3d ics)	2012	-6.512542087003797	12.61443808789376	1159564
1159894	EDA	dynamic clock stretching for variation compensation in vlsi circuit design	2012	-6.333407489595129	12.416714942997913	1159921
1160662	EDA	hierarchical whitespace allocation in top-down placement	2003	-7.222558716873481	11.969809648698787	1160689
1160815	EDA	multistack optimization for data-path chip layout	1991	-6.6792965030781355	11.816468370668886	1160842
1160979	EDA	performance improvement of physical retiming with shortcut insertion	2008	-7.1351941378698935	11.496567383398904	1161006
1161003	EDA	robust design of nonlinear multiple dynamic quality characteristics	2009	-6.38340172591864	11.38044884192284	1161030
1161337	Logic	the design of fast asynchronous adder structures and their implementation using d.c.v.s. logic	1994	-6.807752174188336	12.83058332313446	1161364
1161366	EDA	general methodology for soft-error-aware power optimization using gate sizing	2007	-6.440581397419544	12.576810967468006	1161393
1161943	EDA	stacking signal tsv for thermal dissipation in global routing for 3-d ic	2013	-7.024911023396754	12.455528441703846	1161970
1162005	EDA	pvt: unified reduction of test power, volume, and test time using double-tree scan architecture	2010	-5.754426082478572	11.633935393083615	1162032
1162229	EDA	optimizing effective interconnect capacitance for fpga power reduction	2014	-6.994214872735577	12.775242380243961	1162256
1162824	Arch	subblock-level matching layout for analog block-pair and its manufacturability evaluation	2015	-6.27460814739535	12.120583030993206	1162851
1162994	EDA	on statistical timing analysis with inter- and intra-die variations	2005	-6.469807671306972	11.728744129383225	1163021
1163079	EDA	physical design techniques for optimizing rta-induced variations	2010	-6.6156233574826535	12.723056131213609	1163106
1163133	DB	performance evaluation of asynchronous logic pipelines with data dependent processing delays	1995	-7.044388296004465	12.467349051225838	1163160
1163241	EDA	an efficient sram yield analysis and optimization method with adaptive online surrogate modeling	2015	-6.4838770397197845	12.118265397624068	1163268
1163286	Visualization	limitations on carry lookahead networks	1984	-6.570288401305024	11.465667952123516	1163313
1163528	EDA	embedding of deterministic test data for in-field testing	2013	-5.551426855183532	11.588917280639048	1163555
1163586	EDA	layout regularity metric as a fast indicator of high variability circuits	2013	-5.723788866851003	12.60429355805511	1163613
1163759	EDA	analysis and optimization of power grids	2003	-5.4748734123695275	11.825336266506806	1163786
1164070	EDA	all digital built-in delay and crosstalk measurement for on-chip buses	2000	-5.357649650163398	11.925866510979668	1164097
1164566	EDA	cmos ic stuck-open fault electrical effects and design considerations	1989	-5.5991452588843655	12.284966307692347	1164593
1164691	EDA	g-vector: a new model for glitch analysis in logic circuits	2001	-6.035356399609612	12.065455009375135	1164718
1165020	EDA	eda environment for evaluating a new switch-block-free reconfigurable architecture	2011	-6.9514221626200365	11.882188382544902	1165047
1165338	Robotics	configurable rectilinear steiner tree construction for soc and nano technologies	2008	-7.190453617830656	11.39017081268011	1165365
1165383	EDA	on the likelihood of multiple bit upsets in logic circuits	2014	-5.868418326461726	12.970192067357877	1165410
1165579	Embedded	characteristics variability evaluation of actual lsi transistors with nanoprobing	2012	-6.290105632231804	12.39856512000518	1165606
1166045	EDA	mvl circuit design and characterization at the transistor level using sus-loc	2003	-6.408660043165134	12.229099517474868	1166072
1166166	EDA	a game-theoretic framework for multimetric optimization of interconnect delay, power, and crosstalk noise during wire sizing	2006	-7.2028378715199874	11.865962456678927	1166193
1166180	EDA	diagnosing scan clock delay faults through statistical timing pruning	2011	-5.496691300621568	11.367154409023074	1166207
1166437	EDA	worst-case aggressor-victim alignment with current-source driver models	2009	-6.397388960371679	12.008720012962089	1166464
1167441	EDA	statistical timing analysis in the presence of signal-integrity effects	2007	-6.67966827501525	12.467000565152233	1167468
1167702	EDA	reliable vlsi architecture design using modulo-quad-transistor redundancy method	2018	-5.323467555003002	12.402207065457153	1167729
1168336	EDA	rbsa: range-based simulated annealing for fpga placement	2017	-6.682746687419487	11.53686485815421	1168363
1168699	EDA	on transistor level gate sizing for increased robustness to transient faults	2005	-6.010204657169178	12.72509291556507	1168726
1168928	EDA	style: a technology-independent approach to statistical design	1993	-6.424210789747633	11.509159214057643	1168955
1168940	EDA	construction of minimal functional skew clock trees	2012	-6.473662096072117	12.61485795522908	1168967
1169249	EDA	design target exploration for meeting time-to-market using pareto analysis	2008	-5.4198932863032185	13.162228678394722	1169276
1169526	EDA	timing budgeting under arbitrary process variations	2007	-6.644003850088388	12.472725658684725	1169553
1169555	EDA	false-noise analysis for domino circuits	2004	-5.803141797496696	12.246888492813687	1169582
1169644	EDA	agglomerative-based flip-flop merging with signal wirelength optimization	2012	-7.118070162487567	11.812728250762325	1169671
1170678	EDA	timing yield estimation of carbon nanotube-based digital circuits in the presence of nanotube density variation and metallic-nanotubes	2011	-6.262983851405735	12.772317023415866	1170705
1170940	EDA	efficient placement and routing techniques for master slice lsi	1980	-6.978715241631051	11.385066215569598	1170967
1171241	EDA	on timing yield improvement for fpga designs using architectural symmetry	2011	-5.8029028380009295	12.676680769762553	1171268
1171786	EDA	a high-level interconnect power model for design space exploration	2003	-5.872028605103496	12.656491155292267	1171813
1171819	Arch	predictive evaluation of electrical characteristics of sub-22 nm finfet technologies under device geometry variations	2014	-5.5531863889824855	13.032439746419316	1171846
1172013	Metrics	metastability evaluation method by propagation delay distribution measurement	1995	-5.758040350770402	12.344061464881824	1172040
1172016	EDA	a practical approach to static signal electromigration analysis	1998	-6.043755134939161	12.17043927003574	1172043
1172409	Visualization	a power grid optimization algorithm by observing timing error risk by ir drop	2008	-6.023282428454353	12.50413712107128	1172436
1172588	EDA	analysis of resistive bridge defect delay behavior in the presence of process variation	2011	-5.90317020346182	12.939365955943856	1172615
1172753	EDA	simultaneous optimization for low dropout regulator and its error amplifier with process variation	2014	-6.263075041320124	12.433405332938593	1172780
1172873	EDA	a provably good approximation algorithm for power optimization using multiple supply voltages	2007	-6.99537507206772	12.265768579485714	1172900
1172954	EDA	clock tree synthesis with xor gates for polarity assignment	2010	-6.836964025246142	13.043390922420844	1172981
1173560	EDA	an area efficient early ${z}$ -test method for 3-d graphics rendering hardware	2008	-6.425017372446136	12.144635422107385	1173587
1173744	EDA	performance and yield enhancement of fpgas with within-die variation using multiple configurations	2007	-6.004448507932464	12.849922648592573	1173771
1174474	EDA	a practical asic methdology for flexible clock tree synthesis with routing blockages	2003	-6.298355569596895	12.250830497300644	1174501
1174828	EDA	impact of adjacent transistors on the seu sensitivity of dice flip-flop	2017	-5.325025612881094	12.438666334151751	1174855
1175145	ML	efficient decoupling capacitor planning via convex programming methods	2006	-7.113281698637439	11.923782660135961	1175172
1175440	EDA	robust path delay-fault testability on dynamic cmos circuits	1991	-5.430422335397627	12.092450528254444	1175467
1175818	EDA	macaco: modeling and analysis of circuits for approximate computing	2011	-5.949226378274872	11.305853348386998	1175845
1176056	EDA	power constrained test scheduling with dynamically varied tam	2003	-5.559996840153293	12.04683741272421	1176083
1176211	EDA	on dual-rail control logic for enhanced circuit robustness	2012	-5.788013984451557	13.176028056689697	1176238
1176482	EDA	clock skew optimization for ground bounce control	1996	-6.634631427723768	12.71103294669907	1176509
1176883	EDA	statistical decoupling capacitance allocation by efficient numerical quadrature method	2009	-6.980758788562888	12.168288796126927	1176910
1178958	EDA	a framework for estimating peak power in gate-level circuits	2006	-6.205947015084965	11.502311693526574	1178985
1179309	EDA	analysis of the flash adc bandwidth–accuracy tradeoff in deep-submicron cmos technologies	2008	-6.640206672621919	12.969607154967672	1179336
1180040	EDA	streak: synergistic topology generation and route synthesis for on-chip performance-critical signal groups	2017	-7.102386271757089	11.699284062496009	1180067
1180043	EDA	analog circuit testing using auto regressive moving average models	2007	-5.742266549117322	11.91324883496764	1180070
1180518	EDA	cmcal: an accurate analytical approach for the analysis of process variations with non-gaussian parameters and nonlinear functions	2007	-6.69183177748639	12.029420760692169	1180545
1180654	SE	multiple missing cell defect modeling for qca devices	2018	-5.485025852755472	12.036805951383775	1180681
1180741	EDA	electromigration reliability of interconnections in rf low noise amplifier circuit	2012	-5.988296993726323	12.728453178337304	1180768
1181042	EDA	on fault modeling for dynamic mos circuits	1986	-5.471597714263095	11.820025643521369	1181069
1181852	EDA	designing soft-error-aware circuits with power and speed optimization	2018	-6.0560177928500645	13.048578813597793	1181879
1181913	EDA	tau 2015 contest on incremental timing analysis: incremental timing and cppr analysis	2015	-5.51952378592992	11.544692910305946	1181940
1182299	EDA	a variation aware high level synthesis framework	2008	-6.230170369348589	12.446145785040471	1182326
1182412	EDA	design space exploration for robust power delivery in tsv based 3-d systems-on-chip	2012	-6.229873369345344	12.975713186534438	1182439
1182533	Visualization	a new j-k flip-flop for synchronizers	1977	-5.782735145498518	12.430379318628551	1182560
1182595	EDA	a low power built-in self-test scheme based on overlapping bit swapping linear feedback shift register	2013	-5.785421852440022	11.701007465361002	1182622
1183046	EDA	a novel fault-tolerant multiplexer in quantum-dot cellular automata technology	2018	-5.540432211385227	13.123343244422507	1183073
1183752	EDA	clock period minimization with minimum area overhead in high-level synthesis of nonzero clock skew circuits	2012	-6.718776754967317	12.228433521065519	1183779
1183760	Arch	crosstalk energy reduction by temporal shielding	2004	-6.7415016221194275	13.055083636088245	1183787
1184467	EDA	system level estimation of interconnect length in the presence of ip blocks	2007	-6.654286504895028	11.936818022036238	1184494
1184496	EDA	light-weight on-chip structure for measuring timing uncertainty induced by noise in integrated circuits	2014	-5.3403555670242975	13.087259929864885	1184523
1184644	EDA	a timing analysis algorithm for circuits with level-sensitive latches	1994	-6.395496607460814	11.578014510329318	1184671
1185349	EDA	an accurate modeling method utilizing application-specific statistical information and its application to sram yield estimation	2010	-6.607707052268103	11.992464291039846	1185376
1185516	EDA	low-power on-chip bus architecture using dynamic relative delays	2004	-6.8152761144128045	13.195725868603086	1185543
1185610	EDA	hbist: an approach towards zero external test cost	2012	-5.783078033200822	11.598271218067875	1185637
1186056	Arch	maximization of power dissipation under random excitation for burn-in testing	1998	-6.0000610793020455	11.617169318490498	1186083
1186415	EDA	device sizing for minimum energy operation in subthreshold circuits	1999	-6.282489381839673	13.050758251805641	1186442
1186627	EDA	impact of on-chip inductance on power distribution network design for nanometer scale integrated circuits	2005	-6.28042679424842	12.918406592731507	1186654
1186842	Arch	rf cmos reliability simulations	2008	-5.720216927979551	12.95940240597766	1186869
1187158	EDA	on lithography aware metal-fill insertion	2012	-6.339541011458457	12.742529026539412	1187185
1187256	EDA	estimating defect-type distributions through volume diagnosis and defect behavior attribution	2010	-5.355461352452549	11.481084425219489	1187283
1187303	EDA	asymptotic probability extraction for non-normal distributions of circuit performance	2004	-6.7913600050784515	12.106218544169149	1187330
1187317	EDA	optimization of gate-level area in high throughput multiple constant multiplications	2011	-7.082476574111786	11.693027953337465	1187344
1188076	EDA	delay optimization of digital cmos vlsi circuits by transistor reordering	1995	-6.784686807181964	12.769396446032994	1188103
1188321	EDA	decomposition-based vectorless toggle rate computation for fpga circuits	2010	-6.01436145217918	12.115080006902124	1188348
1188616	EDA	full-chip analysis method of esd protection network	2004	-6.641061785041102	12.54083054033291	1188643
1188815	EDA	a static power estimation methodolodgy for ip-based design	2001	-5.4836560619932	11.695450252849586	1188842
1189461	EDA	fast approximation for peak power driven voltage partitioning in almost linear time	2012	-7.160400092345531	12.125841070168555	1189488
1189907	EDA	a mathematical model for the analysis of the johnson-nyquist thermal noise on the reliability in nano-communications	2012	-6.104344850849606	12.714014810627502	1189934
1190359	EDA	on generating pseudo-functional delay fault tests for scan designs	2005	-5.41999275254029	11.298988356421184	1190386
1190372	EDA	thermal-aware non-slicing vlsi floorplanning using a smart decision-making pso-ga based hybrid algorithm	2015	-6.77649030831002	12.021090303906432	1190399
1190635	Embedded	an ilp approach to the slack driven scheduling problem	2006	-6.592801614526112	11.94398527094563	1190662
1190818	EDA	hj-hpl: hierarchical mixed-size placement algorithm with priori wirelength estimation	2008	-7.228547541484677	11.473103735998857	1190845
1191113	EDA	post-route optimization for improved yield using a rubber-band wiring model	1997	-7.046484141847646	11.394782536147547	1191140
1191510	PL	timing closure: the solution and its problems	2000	-5.64455284438611	11.528846838990779	1191537
1191612	EDA	a gate delay model focusing on current fluctuation over wide-range of process and environmental variability	2006	-6.256705734010452	12.904898000323607	1191639
1191831	EDA	fpga interconnect design using logical effort	2008	-6.056833659021101	12.347843384283015	1191858
1191906	EDA	methods for calculating coupling noise in early design: a comparative analysis	1998	-6.083252685715348	11.801456077164323	1191933
1192636	Arch	design trade-off in merged dram logic for video signal processing	2001	-6.917266438312493	13.086515910325007	1192663
1192701	EDA	simultaneous two-dimensional cell layout compaction using milp with astran	2014	-6.997756355338818	11.384259709115186	1192728
1192991	EDA	stochastic physical synthesis for fpgas with pre-routing interconnect uncertainty and process variation	2007	-6.453518249681811	12.465489499787529	1193018
1193150	EDA	minmux: a new approach for global minimization of multiplexers in interconnect synthesis	1993	-6.709364474085678	11.64653040293957	1193177
1193316	EDA	mvp: capture-power reduction with minimum-violations partitioning for delay testing	2010	-5.879394487681072	11.49280917270109	1193343
1193797	EDA	simultaneous co-design of distributed on-chip power supplies and decoupling capacitors	2010	-6.852270694066662	13.04889820201291	1193824
1193841	EDA	delay analysis and design exploration for 3d sram	2009	-5.3648693831194905	13.010398415178132	1193868
1193992	EDA	effective mitigation of radiation-induced single event transient on flash-based fpgas	2017	-5.464493703964296	13.071545928676171	1194019
1194052	EDA	analytical bound for unwanted clock skew due to wire width variation	2006	-6.625706822965751	12.420486231223546	1194079
1194555	EDA	functional timing analysis for ip characterization	1999	-5.47689415843819	11.334177316073616	1194582
1194586	EDA	on accurate full-chip extraction and optimization of tsv-to-tsv coupling elements in 3d ics	2013	-6.473581043594737	12.969920864636187	1194613
1194623	EDA	multi-scenario high-level synthesis for dynamic delay variation and its evaluation on fpga platforms	2016	-6.518650289305495	12.828562860840373	1194650
1195005	EDA	b-hive: a bit-level history-based error model with value correlation for voltage-scaled integer and floating point units	2015	-6.139933290802135	13.118552813279553	1195032
1195166	EDA	static noise analysis with noise windows	2003	-5.875375581011382	12.474518950291104	1195193
1195926	EDA	dual supply voltage scaling in a conventional power-driven logic synthesis environment	2002	-6.517698160364501	13.017335900206142	1195953
1196063	SE	data retention fault in sram memories: analysis and detection procedures	2005	-5.2988144653113425	12.552864988893946	1196090
1196128	EDA	differential bicmos logic circuits: fault characterization and design-for-testability	1995	-5.508811109006118	11.821067284370306	1196155
1196721	EDA	power estimation and power noise analysis for cmos circuits	1997	-5.798663311778919	12.91448696040246	1196748
1196989	Vision	a stimulus-free probabilistic model for single-event-upset sensitivity	2006	-6.313172214792407	12.099285938705952	1197016
1197109	EDA	concurrent optimisation method for three-dimensional power delivery network design	2016	-6.946848401237612	12.239332770739338	1197136
1197466	EDA	built-in self test of cmos-mems accelerometers	2002	-5.329882864806064	12.480146101713725	1197493
1197496	EDA	t-quadplace: timing driven quadratic placement using quadrisection partitioning for fpgas (abstact only)	2016	-6.975899924968183	11.540652042893813	1197523
1198175	EDA	postlayout optimization for synthesis of domino circuits	2006	-6.660043896972043	12.284699667868686	1198202
1198544	EDA	mos current mode logic: design, optimization, and variability	2004	-6.550642743430537	12.60683372566507	1198571
1198625	EDA	measurement results of delay degradation due to power supply noise well correlated with full-chip simulation	2006	-6.136185036422508	13.101775660627467	1198652
1198688	EDA	post-fabrication clock timing adjustment for digital lsis with genetic algorithms ensuring timing margins	2004	-6.093686402745148	12.722510888941974	1198715
1198921	EDA	re-synthesis for delay variation tolerance	2004	-6.318125017898612	12.625521082626353	1198948
1199048	EDA	a timing-driven data path layout synthesis with integer programming	1995	-6.659014973238655	11.713027811849715	1199075
1200090	EDA	design of large embedded cmos plas for built-in self-test	1988	-5.701367332561192	11.580228235247985	1200117
1200216	EDA	accelerated accurate timing yield estimation based on control variates and importance sampling	2016	-6.489370201540114	12.0525722318725	1200243
1200703	EDA	prebond testing and test-path design for the silicon interposer in 2.5-d ics	2017	-5.484045735493439	12.434908090150078	1200730
1200876	EDA	an ilp based atpg technique for multiple aggressor crosstalk faults considering the effects of gate delays	2009	-6.4840921100383975	11.884738855923587	1200903
1201036	EDA	efficient simulation-based optimization of power grid with on-chip voltage regulator	2014	-7.000161248394197	12.301883591165733	1201063
1201048	EDA	decoupling capacitor planning with analytical delay model on rlc power grid	2009	-6.996753509413954	12.426741960632553	1201075
1201060	Logic	design considerations of a static lssd polarity hold latch pair	1984	-5.816637696222941	13.060556414555789	1201087
1202478	EDA	on the threat of metastability in an asynchronous fault-tolerant clock generation scheme	2009	-5.651014728395207	12.559858102113852	1202505
1202568	EDA	design verification considering manufacturing tolerances by using worst-caste distances	1992	-5.473729658464298	11.490880367789966	1202595
1202700	EDA	buffering global interconnects in structured asic design	2008	-6.598249008427982	12.258418790545285	1202727
1203244	EDA	assessing merged dram/logic technology	1999	-6.309718827360193	13.054406342154975	1203271
1203274	EDA	tabu search: ultra-fast placement for fpgas	1999	-6.7982538388705365	11.307113454326572	1203301
1203501	EDA	multilayer pin assignment for macro cell circuits	1999	-7.177608526877946	11.716246826307412	1203528
1203688	EDA	layout-dependent sti stress analysis and stress-aware rf/analog circuit design optimization	2009	-6.3053527521223	12.944512343948109	1203715
1204169	EDA	effective model-based mask fracturing for mask cost reduction	2015	-6.928604927749407	11.921351214964288	1204196
1204320	EDA	test method and scheme for low-power validation in modern soc integrated circuits	2016	-5.9216470047706995	13.138442426574269	1204347
1204466	EDA	a probabilistic power estimation method for combinational circuits under real gate delay model	2001	-6.296857548692106	11.438615813937956	1204493
1204649	EDA	statistical delay modeling of read operation of srams due to channel length variation	2010	-6.5193517469803135	12.766828926471494	1204676
1204701	Arch	delta iddq for testing reliability	2000	-5.328415176292763	12.233220963292387	1204728
1204728	AI	noise limited computational speed	2007	-7.146151790696196	13.03587380851334	1204755
1204866	EDA	a metric-guided gate-sizing methodology for aging guardband reduction	2018	-6.1627666971552175	13.147041629754634	1204893
1204949	EDA	modifying test vectors for reducing power dissipation in cmos circuits	2002	-5.928312867821348	11.453862969028744	1204976
1205931	EDA	efficient physical design methodology for reducing test power dissipation of scan-based designs	2009	-5.852463724902281	12.829802872659323	1205958
1206387	EDA	a statistical design method for giga bit memory arrays and beyond	2010	-6.388596939412202	12.40282043467094	1206414
1206762	EDA	computation of bus current variance for reliability estimation of vlsi circuits	1989	-6.549447497295276	12.173173899869079	1206789
1207213	EDA	power and failure analysis of cam cells due to process variations	2006	-6.1678709041636255	13.075431415619724	1207240
1207384	EDA	an analytical model for interdependent setup/hold-time characterization of flip-flops	2017	-6.263970166468978	11.888724851054262	1207411
1208155	EDA	driver modeling and alignment for worst-case delay noise	2003	-6.7179290523551	12.262370873051436	1208182
1208157	EDA	bdd based synthesis of boolean functions using memristors	2014	-6.744475886798845	12.243754570115506	1208184
1208348	EDA	post-placement voltage island generation for timing-speculative circuits	2013	-6.866727058616163	12.540443655663257	1208375
1208423	EDA	circuit-level mismatch modelling and yield optimization for cmos analog circuits	2007	-6.493169413261743	11.797920953863287	1208450
1208602	EDA	tsv sharing through multiplexing for tsv count minimization in high-level synthesis	2011	-6.684831485128223	12.14994308943293	1208629
1208651	EDA	interconnection lengths and delays estimation for communication links in fpgas	2008	-6.347745194187709	12.302014397147401	1208678
1208728	EDA	a probabilistic method to determine the minimum leakage vector for combinational designs in the presence of random pvt variations	2008	-6.877246445208797	12.286243594172962	1208755
1208784	EDA	partition-driven standard cell thermal placement	2003	-7.052246249390633	11.965701496362284	1208811
1208948	EDA	design of dynamically assignmentable tam width for testing core-based socs	2006	-6.505310721946745	11.597833213663044	1208975
1209461	Theory	masking asymmetric line faults using semi-distance codes	1988	-5.725236279202325	12.400944550318167	1209488
1209584	EDA	reducing test time for 3d-ics by improved utilization of test elevators	2014	-5.522803081620831	11.833400941103294	1209611
1209772	EDA	statistical aging analysis with process variation consideration	2011	-6.077461040788148	12.903810067332618	1209799
1210114	EDA	extreme-voltage stress vector generation of analog cmos ics for gate-oxide reliability enhancement	2001	-5.466954627220051	12.475084772442019	1210141
1210153	EDA	exact lower bound for the number of switches in series to implement a combinational logic cell	2005	-6.766500043442919	11.303901471244581	1210180
1210231	Crypto	double-latch clocking scheme for low-power i.p. cores	2000	-6.379069392085369	13.069849926925047	1210258
1210743	EDA	yield improvement by local wiring redundancy	2006	-5.848083052262143	12.381206459011448	1210770
1210866	EDA	exhaustive and systematic accuracy verification and enhancement of sti stress compact model for general realistic layout patterns	2010	-5.744825556173952	11.479676194115017	1210893
1211801	EDA	enhancing encoding capacity of combinational test stimulus decompressors	2011	-5.740607353438025	11.37664692259094	1211828
1212645	EDA	hierarchical statistical leakage analysis and its application	2016	-5.5364245852002	12.756394253572536	1212672
1212760	EDA	modeling of crosstalk fault in defective interconnects	2006	-5.742454262022988	12.27242938161818	1212787
1212952	EDA	verifying clock schedules in the presence of cross talk	2002	-6.216715797828892	11.60030176878539	1212979
1213008	Embedded	fault masking ratio analysis of majority voters topologies	2018	-5.414283998986327	12.679240819358576	1213035
1213639	EDA	a new methodology for the design of asynchronous digital circuits	1997	-5.731676059699361	12.365820413500488	1213666
1213886	EDA	esd induced ems problems in digital ios	2017	-5.802625536947493	12.813609743981194	1213913
1214836	EDA	impact of pvt variation on delay test of resistive open and resistive bridge defects	2013	-5.709263406336406	12.804421956276956	1214863
1215059	Arch	impact of resistive-bridging defects in sram core-cell	2010	-5.38762438031595	12.630424841580998	1215086
1215895	EDA	simultaneous gate sizing and skew scheduling to statistical yield improvement	2008	-6.745313090265527	12.294134021921272	1215922
1217002	EDA	reducing power, leakage, and area of standard-cell asics using threshold logic flip-flops	2016	-6.892664509511548	12.757135511560614	1217029
1217070	EDA	logic circuit design with gates, luts and muxs oriented to mask faults	2017	-5.66523734791259	11.421807127402758	1217097
1217299	Arch	powermax: fast power analysis during test	2012	-5.547258999359144	12.773913523460514	1217326
1218040	Arch	defect characterization and tolerance of qca sequential devices and circuits	2005	-5.608462518063738	12.134505376708605	1218067
1218296	EDA	a novel mechanism for speed characterization during delay test	2011	-5.771981278328883	12.118243106791372	1218323
1218676	EDA	testing for floating gates defects in cmos circuits	1998	-5.652524686441226	12.576404932783198	1218703
1218850	EDA	profile-driven behavioral synthesis for low-power vlsi systems	1995	-6.189134374234554	12.324311882380035	1218877
1219042	EDA	lifetime calculation using a stochastic reliability simulator for analog ics	2018	-6.123022235063883	12.671654013749665	1219069
1219315	Crypto	design and verification of new n-bit quantum-dot synchronous counters using majority function-based jk flip-flops	2015	-6.883655580459554	12.803217559757188	1219342
1219412	EDA	enhancement of resolution in supply current based testing for large ics	1991	-5.472759475591682	12.390130137099135	1219439
1219653	EDA	timing driven power gating in high-level synthesis	2009	-6.521186314014767	12.833322073968295	1219680
1219730	Embedded	dynamic two-cell incorrect read fault due to resistive-open defects in the sense amplifiers of srams	2007	-5.3420975421920875	12.445941511873126	1219757
1219972	EDA	activity-sensitive flip-flop and latch selection for reduced energy	2001	-5.43089026734091	13.163587954441766	1219999
1220565	EDA	sat-based speedpath debugging using waveforms	2014	-5.4852360373926565	11.85442171654224	1220592
1221034	EDA	bringing analog design tools to security: modeling and optimization of a low area probing detector	2018	-5.32533274492184	12.575429716792874	1221061
1221316	EDA	ic test using the energy consumption ratio	2000	-5.567150601056802	12.432508222528302	1221343
1222402	EDA	delay macromodels for the timing analysis of gaas dcfl	1992	-6.3769128013685235	12.203847622790706	1222429
1222714	EDA	timing estimation for behavioral descriptions	1994	-6.4118766518247945	11.594857030047462	1222741
1223224	EDA	a preemptive scheduling mechanism for accurate behavioral simulation of digital designs	1989	-6.170993145149213	11.876588739372654	1223251
1223294	EDA	manifestation of precharge faults in high speed dram devices	2007	-5.343259190777794	12.784490057549851	1223321
1223321	EDA	boolean matching for lut-based logic blocks with applications toarchitecture evaluation and technology mapping	2001	-5.9093338480179805	11.305504886746762	1223348
1223325	EDA	test stimulus compression based on broadcast scan with one single input	2017	-5.727579433308565	11.536910468457705	1223352
1223672	EDA	fast statistical analysis of process variation effects using accurate pll behavioral models	2009	-6.498898059234048	12.284101698096118	1223699
1223707	EDA	stochastic analog circuit behavior modeling by point estimation method	2011	-6.778314758102397	11.968705973755677	1223734
1224104	EDA	orthogonal greedy coupling - a new optimization approach to 2-d fpga routing	1995	-7.036302695574821	11.498484332427365	1224131
1224425	EDA	test pattern generation for droop faults	2010	-5.816366518883243	12.5068232915925	1224452
1224979	EDA	importance boundary sampling for sram yield analysis with multiple failure regions	2014	-6.4681927412169715	12.153064413864325	1225006
1226030	EDA	tutorial: the uncertain end to silicon	2013	-5.300235826675085	13.139145549223802	1226057
1226061	EDA	generation of a clock pulse for asynchronous sequential machines to eliminate critical races	1971	-5.358007531296019	11.305536202809945	1226088
1226376	EDA	designing fpga based self-testing checkers for m-out-of-n codes	2003	-5.607083900816049	11.319312167901392	1226403
1226671	EDA	pseudo-functional testing for small delay defects considering power supply noise effects	2011	-5.727529969856991	12.191205195786743	1226698
1226807	EDA	leakage control through fine-grained placement and sizing of sleep transistors	2004	-6.9260629666238165	12.964053310230431	1226834
1227506	EDA	behavioural transformation to improve circuit performance in high-level synthesis	2005	-6.03083473805505	12.02308634895081	1227533
1227568	EDA	statistical timing analysis with extended pseudo-canonical timing model	2005	-6.38750278084447	11.806182366428525	1227595
1227707	EDA	transistor sizing and gate sizing using geometric programming considering delay minimization	2012	-6.871581764088327	12.699885860426885	1227734
1227851	EDA	iterative wirability and performance improvement for fpgas	1993	-6.437813686422211	11.908439937495551	1227878
1227868	EDA	a joint gate sizing and buffer insertion method for optimizing delay and power in cmos and bicmos combinational logic	1998	-7.11208915989046	12.791292662196437	1227895
1228062	EDA	process-variation statistical modeling for vlsi timing analysis	2008	-6.621435882353108	12.074809133012993	1228089
1228129	EDA	issues in accelerated electromigration of solder bumps	2003	-5.64763925617624	12.777457423168961	1228156
1228205	EDA	efficient design of reversible sequential circuit	2012	-6.8656322862131525	12.551387752148766	1228232
1228593	EDA	generic global placement and floorplanning	1998	-7.131453653585128	11.636146521123926	1228620
1229076	EDA	a novel metric for interconnect architecture performance	2003	-6.960354374186591	12.054892101497545	1229103
1229827	EDA	a dynamic test compaction method on low power test generation based on capture safe test vectors	2017	-5.746903694524548	11.627010177789975	1229854
1230079	EDA	cross talk driven placement	2003	-7.0329641866978525	12.132175294087675	1230106
1230723	EDA	on modeling faults in finfet logic circuits	2012	-5.537684264096637	12.183985147060756	1230750
1231062	EDA	gate sizing and vt assignment for active-mode leakage power reduction	2006	-6.845699271483387	12.560651165396926	1231089
1231147	EDA	a current monitoring technique for iddq testing in digital integrated circuits	2015	-5.526287974236399	12.702663758757456	1231174
1231420	EDA	coverage of transistor-level and gate-level stuck-at-faults in cmos checkers	1995	-5.450651383304028	11.576115769326456	1231447
1231693	EDA	an efficient 3d-ic on-chip test framework to embed tsv testing in memory bist	2015	-5.387071789326511	12.31703808809798	1231720
1231742	EDA	a simple metric for slew rate of rc circuits based on two circuit moments	2003	-6.556651017733714	12.185953974102617	1231769
1231807	Arch	design and measurement of 6.4 gbps 8: 1 multiplexer in 0.18µm cmos process	2005	-5.725679674010121	12.668228617760208	1231834
1232130	EDA	detailed placement for enhanced control of resist and etch cds	2007	-6.302979883453628	12.430520511424241	1232157
1233240	EDA	design rule verification based on one dimensional scans	1978	-5.610369999896841	11.443887007190881	1233267
1233983	EDA	efficient computation of the sensitization probability of a critical path considering process variations and path correlation	2017	-5.842737626994536	11.703681131196857	1234010
1234410	EDA	on accelerating soft-error detection by targeted pattern generation	2007	-5.631469906942961	11.923703608373106	1234437
1234814	EDA	testing of digitally assisted adaptive analog/rf systems using tuning knob — performance space estimation	2012	-5.934618537154226	12.958551207271281	1234841
1234818	EDA	a study of the use of local interconnect in cmos leaf cell design	1993	-5.6675933854597655	12.629890789525366	1234845
1234854	EDA	through-silicon-via-induced obstacle-aware clock tree synthesis for 3d ics	2012	-7.159556652835051	12.029533528494207	1234881
1234899	HCI	power minimisation during field programmable gate array placement	2010	-6.043032595432645	12.517126389184616	1234926
1235218	EDA	chip optimization through sti-stress-aware placement perturbations and fill insertion	2008	-6.362827904944919	13.11353664218363	1235245
1235245	EDA	non-enumerative generation of statistical path delays for atpg	2012	-6.163689343709552	11.44901604675294	1235272
1235375	EDA	delay and power optimization in vlsi circuits	1984	-6.4947887961345785	11.767347266063574	1235402
1235437	EDA	glitchless: an active glitch minimization technique for fpgas	2007	-6.344374584383298	12.372578639141814	1235464
1235672	EDA	thermal via structural design in three-dimensional integrated circuits	2012	-6.3753444591971205	12.806906198851626	1235699
1236390	EDA	ir-drop management in fpgas	2010	-6.56401654774336	12.642372616891356	1236417
1236917	EDA	projection-based performance modeling for inter/intra-die variations	2005	-6.801564604497934	11.75558619201113	1236944
1236935	EDA	a framework for accounting for process model uncertainty in statistical static timing analysis	2007	-6.425277188338344	12.178514921079133	1236962
1237694	EDA	universal design method of n-to-2n decoders	2013	-6.600714558169713	13.017854808545088	1237721
1237833	EDA	identification of high power consuming areas with gate type and logic level information	2015	-5.923901610928723	12.290872013941186	1237860
1238191	EDA	interface timing verification with application to synthesis	1994	-6.303582251651956	11.660911291685887	1238218
1238250	EDA	simultaneous power supply planning and noise avoidance in floorplan design	2005	-6.953217361297884	12.416785386276247	1238277
1238344	Arch	low power logic for statistical inference	2010	-6.001559856829416	12.336183984532235	1238371
1238577	EDA	a mixed cells physical design approach	2015	-5.553866888637684	11.692237212439572	1238604
1238666	EDA	timing eco optimization via bézier curve smoothing and fixability identification	2011	-7.019256927142727	11.705397261494985	1238693
1238871	EDA	an optimal algorithm of adjustable delay buffer insertion for solving clock skew variation problem	2013	-7.164074250784687	12.218316847394295	1238898
1238930	EDA	gate delay ratio model for unified path delay analysis	2007	-6.1227551151724855	12.96955618476792	1238957
1239050	EDA	block-level 3-d global routing with an application to 3-d packaging	2006	-6.708181186277554	12.166106313530134	1239077
1239290	EDA	critical technologies and methodologies for systems-on-chips (tutorial)	1997	-5.373012449493372	13.064797434083006	1239317
1239328	EDA	leakage power reduction of asynchronous pipelines	2011	-6.700375700036205	13.114056126383385	1239355
1239338	EDA	on screening reliability using lithographic process corner information gleaned from tester measurements	2011	-5.439145267853645	12.254776942188284	1239365
1239596	EDA	improved circuitry for soft error correction in combinational logic in pipelined designs	2014	-5.583724268563532	11.98180662879246	1239623
1239638	EDA	a unified approach to reduce soc test data volume, scan power and testing time	2003	-5.756227691637862	11.376451745332373	1239665
1239973	EDA	statistical static timing analysis of conditional asynchronous circuits using model-based simulation	2013	-5.595990467646924	11.479277053457455	1240000
1240015	EDA	higher order voronoi diagrams of segments for vlsi critical area extraction	2007	-7.0797415452083365	11.417872856948971	1240042
1240390	Arch	wire delay variability in nanoscale technology and its impact on physical design	2013	-5.883426837024362	13.183707416234364	1240417
1240958	Arch	generating highly-routable sparse crossbars for plds	2000	-6.604722665631215	11.38525771921182	1240985
1241204	EDA	gals system optimization using retiming concept	2010	-6.110932853494832	11.835179735005955	1241231
1241464	EDA	design verification and robust design technique for cross-talk faults	2001	-5.829296705302298	12.462424404413493	1241491
1242186	EDA	gate merging: an nbti mitigation method to eliminate critical internal nodes in digital circuits	2016	-5.85067210744673	13.14278426472019	1242213
1242363	Arch	influence of parasitic memory effect on single-cell faults in srams	2011	-5.965200519073738	13.124318506031857	1242390
1242462	EDA	a missing active device–trancitor for a new paradigm of electronics	2018	-5.840217970008293	12.651964918707804	1242489
1242476	EDA	wotan: a tool for rapid evaluation of fpga architecture routability without benchmarks	2015	-6.973918583710242	11.805209497937348	1242503
1242640	EDA	test vector generation for parametric path delay faults	1995	-5.515262198536013	11.389211373040386	1242667
1242750	Arch	allocating power ground vias in 3d ics for simultaneous power and thermal integrity	2009	-6.757499639733242	12.794040314975147	1242777
1242964	EDA	interconnect-dominated vlsi design	1999	-6.610188106692118	12.443113427824795	1242991
1243077	EDA	scalp: an iterative-improvement-based low-power data path synthesis system	1997	-6.609809521238751	12.247367461990507	1243104
1243099	EDA	effects of delay models on peak power estimation of vlsi sequential circuits	1997	-6.26880025305941	11.939060782374446	1243126
1243884	EDA	slack budgeting and slack to length converting for multi-bit flip-flop merging	2013	-6.8913471994975195	12.669058396346982	1243911
1244391	EDA	an improved tuning technique for switched capacitor filters	1994	-6.3181118394884095	13.165664785753643	1244418
1244507	EDA	uncertainty modeling of gate delay considering multiple input switching	2005	-6.383391542778182	12.345653778387106	1244534
1244983	EDA	fast mixed-mode simulation for accurate mos bridging fault detection	1993	-5.574604796694862	11.639054606083644	1245010
1245383	EDA	optimization of importance sampling monte carlo using consecutive mean-shift method and its application to sram dynamic stability analysis	2012	-6.4928342218992094	12.716981945284186	1245410
1245486	EDA	static noise margin trade-offs for 6t-sram cell sizing in 28 nm utbb fd-soi cmos technology	2018	-5.841002765360007	13.171641289463	1245513
1245952	EDA	divide-and-conquer iddq testing for core-based system chips	2002	-5.652318460957495	12.050523764711008	1245979
1246079	Arch	modeling and testing comparison faults of memristive ternary content addressable memories	2018	-6.1601032722087465	13.185017997397113	1246106
1246109	EDA	characterization of logical masking and error propagation in combinational circuits and effects on system vulnerability	2011	-5.566742202983789	12.730942429891243	1246136
1246204	EDA	yield estimation of sram circuits using “virtual sram fab”	2009	-5.843069337269854	13.156315105430968	1246231
1247073	EDA	synthesis of pipelined srsl circuits	2006	-6.378587618057778	12.079572392239607	1247100
1247407	EDA	statistical static timing analysis: a survey	2009	-5.742178247689616	12.59630519368295	1247434
1247619	EDA	variability-driven module selection with joint design time optimization and post-silicon tuning	2008	-6.100483775139307	13.174084373579145	1247646
1247629	EDA	compact modeling and simulation of accelerated circuit aging	2018	-5.801025799663173	13.062897396943116	1247656
1247683	EDA	synthesizing iterative functions into delay-insensitive tree circuits	1997	-5.950985436067997	11.721355043699717	1247710
1248095	EDA	power estimation for large sequential circuits	2001	-6.235271515073925	11.35872434531033	1248122
1248398	EDA	cost-driven selection of parity trees	2004	-5.794805652137352	11.296013429961393	1248425
1248505	EDA	multi-level placement for large-scale mixed-size ic designs	2003	-7.032625466388444	11.416333438579425	1248532
1248634	EDA	crosstalk reduction in area routing	2003	-7.19069799142758	11.912338588950346	1248661
1248780	EDA	vip - an input pattern generator for indentifying critical voltage drop for deep sub-micron designs	1999	-6.89671595360752	11.54571876326508	1248807
1248794	EDA	wta: waveform-based timing analysis for deep submicron circuits	2002	-5.77715038835967	11.288321276964195	1248821
1249227	EDA	probabilistic error detection and correction in switched capacitor circuits using checksum codes	2017	-5.593976132395555	11.404692743782325	1249254
1249557	EDA	x-press compactor for 1000x reduction of test data	2006	-5.5182128375422375	11.736525753528344	1249584
1250345	EDA	an efficient scan tree design for test time reduction	2004	-5.565877920563418	11.463089850681396	1250372
1250734	EDA	fault simulation of unconventional faults in cmos circuits	1991	-5.5646033846914005	11.958566575336851	1250761
1251056	EDA	hybrid design for testability combining scan and clock line control and method for test generation	1994	-5.374373479287014	11.304811308321323	1251083
1251306	DB	a clb-based cpld low-power technology mapping algorithm considered a trade-off	2007	-6.962000055851772	11.923244194413511	1251333
1251699	EDA	optimizing nonmonotonic interconnect using functional simulation and logic restructuring	2008	-6.269329475714763	11.672602036898255	1251726
1251769	EDA	a probabilistic model for stuck-on faults in combinational logic gates	2016	-5.878995624861834	12.194789156570046	1251796
1251832	EDA	improved first-order parameterized statistical timing analysis for handling slew and capacitance variation	2007	-6.4663360585558225	12.196342839119106	1251859
1252626	EDA	variation aware spline center and range modeling for analog circuit performance	2008	-6.5031748473881725	12.092083876246404	1252653
1253137	EDA	practically scalable floorplanning with voltage island generation	2012	-7.214670803844744	12.179973121664993	1253164
1253247	Arch	an approach to energy-error tradeoffs in approximate ripple carry adders	2011	-6.882552071947647	12.784849105655544	1253274
1253594	EDA	power grid electromigration checking using physics-based models	2018	-6.220103598534341	12.680539256014404	1253621
1254039	EDA	variation-aware layout-driven scheduling for performance yield optimization	2010	-5.8920361321117545	12.259650425616044	1254066
1255004	EDA	optimal n-tier multilevel interconnect architectures for gigascale integration (gsi)	2001	-6.3539649930009725	12.958414916164156	1255031
1255364	EDA	a fast extraction algorithm for defect-free subcrossbar in nanoelectronic crossbar	2014	-6.3868900566349724	11.435889387391994	1255391
1255615	EDA	aggressive test power reduction through test stimuli transformation	2003	-5.739981478434869	11.704093375192587	1255642
1256113	EDA	efficient power macromodeling technique for ip-based digital system	2007	-6.113570568843473	12.30351099946493	1256140
1256154	Arch	a test processor chip implementing multiple seed, multiple polynomial linear feedback shift register	1997	-5.353090481216143	11.557501603784704	1256181
1256840	EDA	a new statistical optimization algorithm for gate sizing	2004	-6.790585204230268	12.137948906261474	1256867
1256862	EDA	slew-aware buffer insertion for through-silicon-via-based 3d ics	2012	-6.785449221157862	12.031778516740106	1256889
1257377	EDA	on maximizing the compound yield for 3d wafer-to-wafer stacked ics	2010	-5.522423616836865	12.608414764620465	1257404
1257751	EDA	sensation: a new environment for automatic circuit optimization and statistical analysis	1993	-6.311392501524181	11.730569411571688	1257778
1259508	EDA	soft error rate reduction of combinational circuits using gate sizing in the presence of process variations	2017	-6.642039909705672	12.402706699849556	1259535
1260192	EDA	practical aspects of reliability analysis for ic designs	2006	-5.6492934841194975	12.99211470430984	1260219
1262044	EDA	pattern generation for delay testing and dynamic timing analysisconsidering power-supply noise effects	2001	-6.117373207020991	12.316168704663394	1262071
1262425	EDA	clock tree structure with reduced wire length using the matched-delay skew compensation technique	2012	-6.997691976575032	13.065606049942955	1262452
1262582	EDA	bus binding, re-ordering, and encoding for crosstalk-producing switching activity minimization during high level synthesis	2008	-6.503100537554143	11.798477897504313	1262609
1262655	EDA	parameterized free space redistribution for engineering change in placement of integrated circuits	2012	-7.158333180790721	11.620409828747272	1262682
1262919	EDA	weight-based fpga placement algorithm with wire effect considered	2013	-6.4957179556538085	12.00241547437926	1262946
1263956	SE	testable design for electrical testing of open defects at interconnects in 3d ics	2013	-5.305658269187961	12.270705301951606	1263983
1264077	EDA	cost-effective non-scan design for testability for actual testability improvement	2001	-5.860935764064065	11.380754285645834	1264104
1264212	EDA	locusroute: a parallel global router for standard cells	1988	-7.112574617576568	11.294190273991225	1264239
1264564	EDA	simultaneous circuit partitioning/clustering with retiming for performance optimization	1999	-6.90507846618853	11.712714871236415	1264591
1264779	EDA	efficient power grid integrity analysis using on-the-fly error check and reduction	2010	-6.073982382666848	12.283861655194727	1264806
1267160	EDA	a synthesis scheme for simultaneous scheduling, binding, partitioning and placement with resources operating at multiple voltages	2005	-6.826808142867867	12.105832605929553	1267187
1267344	EDA	a multi-step standard-cell placement algorithm of optimizing timing and congestion behavior	2002	-6.923060342368635	11.88000532562724	1267371
1267360	EDA	constrained clock shifting for field programmable gate arrays	2002	-6.848983022332106	12.31733932069493	1267387
1267441	EDA	effective radii of on-chip decoupling capacitors	2008	-7.103298874593084	12.91584764914002	1267468
1267777	Logic	identification and rejuvenation of nbti-critical logic paths in nanoscale circuits	2016	-5.654006191202956	13.117138282699909	1267804
1268008	EDA	convergence-provable statistical timing analysis with level-sensitive latches and feedback loops	2006	-6.520424030251875	12.022074103518444	1268035
1268029	EDA	an experimental system for power/timing optimization of lsi chips	1977	-5.435010726051723	11.418914368446783	1268056
1268960	EDA	speed-path analysis for multi-path failed latches with random variation	2012	-5.62389484373582	12.055180542312222	1268987
1269658	EDA	analytical semi-empirical model for ser sensitivity estimation of deep-submicron cmos circuits	2005	-6.502114706979178	12.91331539444186	1269685
1270421	EDA	circuit performance classification with active learning guided sampling for support vector machines	2015	-6.396286104782008	12.102862045097616	1270448
1270508	EDA	an elegant hardware-corroborated statistical repair and test methodology for conquering aging effects	2009	-5.978122437500727	12.269602257271288	1270535
1270706	EDA	an asynchronous circuit design technique for a flexible 8-bit microprocessor	2008	-5.365103389294207	12.992952793621633	1270733
1270754	EDA	delay-bounded routing for shadow registers	2015	-7.123208433808503	11.830217734622725	1270781
1270865	EDA	stable current and voltage generation under process variation	2010	-6.4822557346686525	12.580609331140506	1270892
1272038	EDA	practical routability-driven design flow for multilayer power networks using aluminum-pad layer	2014	-7.039484523190538	12.195984329243682	1272065
1272178	EDA	a novel cell placement algorithm for flexible tft circuit with mechanical strain and temperature consideration	2013	-6.4137341401756345	12.98481008985389	1272205
1272342	EDA	iccad-2014 cad contest in incremental timing-driven placement and benchmark suite: special session paper: cad contest	2014	-6.46898404567184	11.702703951853328	1272369
1274180	EDA	maximum multiplicity distributions for length prediction driven placement	2004	-7.066699529769213	11.76815886083529	1274207
1274546	EDA	fast generation of statistically-based worst-case modeling of on-chip interconnect	1997	-6.523245760274099	12.15578613551275	1274573
1274917	EDA	within die thermal gradient impact on clock-skew: a new type of delay-fault mechanism	2004	-5.861653382129758	12.445578699149165	1274944
1275062	EDA	a novel framework for faster-than-at-speed delay test considering ir-drop effects	2006	-5.679016246355431	12.408393516736574	1275089
1275138	EDA	fast statistical analysis of rare circuit failure events via subset simulation in high-dimensional variation space	2014	-6.512148600876349	12.217150918387539	1275165
1275458	EDA	temperature variation aware multi-scale delay, power and thermal analysis at rt and gate level	2015	-5.9581429762623666	12.760700065669674	1275485
1275702	EDA	small-delay defect detection in the presence of process variations	2007	-5.672709009004425	12.688836837745287	1275729
1275838	EDA	techniques for calculating currents and voltages in vlsi power supply networks	1990	-6.687161341160933	11.749040902541285	1275865
1276215	EDA	exploration of mesh-based fpga architecture: comparison of 2d and 3d technologies in terms of power, area and performance	2016	-6.866880537151357	12.251920870353182	1276242
1276241	Embedded	mathematical models for predicting pulse characteristics in digital logic systems	1964	-6.3777947562326895	12.0887914970187	1276268
1276379	EDA	an incremental floorplanner	1999	-6.9501189693783765	11.603089377893353	1276406
1276462	EDA	managing test coverage uncertainty due to random noise in nano-cmos: a case-study on an sram array	2016	-5.983640137488856	13.019974181298494	1276489
1276471	EDA	framework for dynamic estimation of power-supply noise and path delay	2013	-5.905147998463472	12.312009094187806	1276498
1276631	EDA	probability analysis for cmos floating gate faults	1994	-5.601237562910856	12.077037115002927	1276658
1277296	EDA	diagnosing multiple slow gates for performance tuning in the face of extreme process variations	2011	-5.407228736298041	11.668775042292221	1277323
1277316	EDA	fast vectorless power grid verification under an rlc model	2011	-6.5358296080473535	11.885361024628027	1277343
1277644	EDA	developing digital test sequences for through-silicon vias within 3d structures	2010	-5.494059570635463	12.09505098701084	1277671
1277697	EDA	sampling-based buffer insertion for post-silicon yield improvement under process variability	2016	-5.9835617159755525	12.554401377063304	1277724
1277837	EDA	a method of gate-level circuit reliability estimation based on iterative ptm model	2011	-5.953155693167559	11.91260727246354	1277864
1278355	EDA	effects of temperature in deep-submicron global interconnect optimization	2003	-6.11139958540484	13.125941625096454	1278382
1278988	Metrics	development and empirical verification of an accuracy model for the power down leakage tests	2014	-5.475663135296234	12.008054257397024	1279015
1279716	Arch	automated di/dt stressmark generation for microprocessor power delivery networks	2011	-6.3818872656459025	12.814323181143024	1279743
1279794	HPC	a hierarchical approach to clock routing in high performance systems	1994	-7.027914349789923	11.64216057104295	1279821
1279986	EDA	power-aware technology mapping for lut-based fpgas	2002	-5.947649318589915	12.227185666431945	1280013
1280193	HPC	a processor array with bounded i/o ports for computing transitive closures	1995	-6.101786550566282	12.969350456108833	1280220
1281037	EDA	analysis of glitch reconvergence in combinational logic ser estimation	2008	-6.010541166461378	12.294527785739742	1281064
1281060	EDA	return path selection for loop rl extraction	2005	-6.2369833822480985	12.00829216049961	1281087
1281562	EDA	a new balanced gate for structural testing	1992	-5.3029293073522155	11.488311713163036	1281589
1282733	EDA	data-independent pattern run-length compression for testing embedded cores in socs	2007	-5.74583985189666	11.340479556555865	1282760
1282790	EDA	multilevel global placement with retiming	2003	-7.043832060658209	11.864893166218266	1282817
1283942	EDA	a general method to evaluate rf bist techniques based on non-parametric density estimation	2008	-6.138785753483552	11.920505598507097	1283969
1284107	EDA	skew management of nbti impacted gated clock trees	2010	-6.648712892469118	12.858517279840877	1284134
1284690	SE	detection of defects using fault model oriented test sequences	1999	-5.318422371918087	11.682129476821485	1284717
1284990	EDA	mitigation of aging effects through selective time-borrowing and alternative path activation	2017	-6.3259789758143254	12.23737974246283	1285017
1285476	EDA	statistical optimization of leakage power considering process variations using dual-vth and sizing	2004	-6.368583237594893	12.861669458039525	1285503
1285565	Arch	derivation of signal flow for switch-level simulation	1990	-5.870042587620827	11.647307121935249	1285592
1285880	EDA	latch modeling for statistical timing analysis	2008	-6.292544772864517	12.465334643278974	1285907
1286096	EDA	transition-aware decoupling-capacitor allocation in power noise reduction	2008	-6.9457072679209375	12.609305936939569	1286123
1286583	EDA	automatic full-custom layout generation of static cmos circuits targeting delay and power reduction	2004	-5.3543963307237075	12.132912786430767	1286610
1286888	Arch	write sneak-path constraints avoiding disturbs in memristor crossbar arrays	2016	-6.494489305318719	12.86741261106891	1286915
1287093	EDA	leakage and process variation effects in current testing on future cmos circuits	2002	-5.9202401292596285	13.141755164268847	1287120
1287231	EDA	fast substrate noise-aware floorplanning with preference directed graph for mixed-signal socs	2006	-6.582802595234959	11.902049748588373	1287258
1287256	EDA	testing ternary content addressable memories with comparison faults using march-like tests	2007	-5.584509954367937	11.93372107180598	1287283
1287381	EDA	acsem: accuracy-configurable fast soft error masking analysis in combinatorial circuits	2015	-5.6583809123287025	11.574402744114401	1287408
1287627	EDA	early stage power management for 3d fpgas considering hierarchical routing resources	2013	-5.611387075167419	13.017793438399586	1287654
1287711	EDA	high performance asynchronous design flow using a novel static performance analysis method	2009	-5.93214960168169	12.202036129623375	1287738
1288891	EDA	optimum loading dispersion for high-speed tree-type decision circuitry	1999	-6.9395592289798085	11.795149310844268	1288918
1289379	EDA	novel mixed domain vlsi signal processing circuits for high performance, low power and area penalty soc signal processing	2008	-6.449445596755109	12.801043860277419	1289406
1289541	EDA	input-aware statistical timing analysis-based delay test pattern generation	2013	-5.715066688855322	11.575580594392171	1289568
1289570	EDA	sequence compaction for power estimation: theory and practice	1999	-6.0611862037470425	11.759270133972645	1289597
1289654	EDA	on effective and efficient in-field tsv repair for stacked 3d ics	2013	-5.577011919431982	12.814104827101461	1289681
1289789	EDA	a framework for scalable postsilicon statistical delay prediction under process variations	2009	-6.356765404226024	12.525137116017683	1289816
1289864	EDA	constraining the synopsys pin access checker utility for improved standard cells library verification flow	2017	-6.9342673525941825	11.693507390773382	1289891
1289970	Arch	compressing control rom for vlsi microprogrammed microprocessors	1980	-6.131100027926253	11.298053342934208	1289997
1290038	EDA	a novel automated scan chain division method for shift and capture power reduction in broadside at-speed test	2008	-5.767042259835918	11.618710569911068	1290065
1291059	Theory	simulation of electrical and optical interconnections for future vlsi ics	2004	-5.336343889960162	12.897708567218025	1291086
1291159	EDA	aesop: a tool for automated transistor sizing	1987	-5.612750133257758	11.65260951954139	1291186
1291202	EDA	failure analysis for ultra low power nano-cmos sram under process variations	2008	-6.461281163132	13.03041548139328	1291229
1291317	EDA	statistical timing yield optimization by gate sizing	2006	-6.488372580279807	12.13346154327908	1291344
1291468	EDA	${\ssr hls}\hbox{-}{\ssr pg}$: high-level synthesis of power-gated circuits	2009	-6.613397208423273	12.862067907323574	1291495
1291637	EDA	consideration of transition-time variability in statistical timing analysis	2006	-6.330891215325104	12.51401663843127	1291664
1292382	EDA	fast error-correcting circuits for fault-tolerant memory	2004	-5.825130178632426	12.63576892559271	1292409
1292869	EDA	fine granularity clustering for large scale placement problems	2003	-7.224619375730549	11.319343570631569	1292896
1292980	EDA	boosters for driving long on-chip interconnects: design issues, interconnect synthesis and comparison with repeaters	2001	-7.007950373394578	13.081481247043648	1293007
1292997	EDA	lithography hotspot detection and mitigation in nanometer vlsi	2013	-5.970605294046215	12.097069800167425	1293024
1293032	EDA	routing with constraints for post-grid clock distribution in microprocessors	2010	-7.10777883200935	12.22203163221176	1293059
1293280	EDA	warning prediction sequential for transient error prevention	2010	-5.410541570108751	12.825407310383856	1293307
1294272	EDA	delay insertion method in clock skew scheduling	2006	-6.701310912637638	12.280205867154924	1294299
1294327	EDA	techniques for power estimation and optimization at the logic level: a survey	1996	-5.342347736383315	12.10538785894026	1294354
1294821	EDA	false path and clock scheduling based yield-aware gate sizing	2005	-6.747274332067222	12.285447048017113	1294848
1295201	EDA	timed pattern generation for noise-on-delay calculation	2002	-5.783877384024137	11.99638357333669	1295228
1295735	EDA	fpga chip optimization based on small-world network theory	2010	-6.2759164813473305	12.487493834885086	1295762
1295830	EDA	an efficient method to estimate crosstalk after placement incorporating a reduction scheme	2008	-7.142837266469246	11.616535433227014	1295857
1295921	EDA	interconnect resource-aware placement for hierarchical fpgas	2001	-6.596823778263617	11.894575173430312	1295948
1296006	EDA	power-gating-aware scheduling with effective hardware resources optimization	2018	-6.811770163333602	12.471560054881756	1296033
1296068	EDA	an approach to measure the performance impact of dynamic voltage fluctuations using static timing analysis	2009	-6.1580735640017314	12.70683549126266	1296095
1297948	EDA	physically justifiable die-level modeling of spatial variation in view of systematic across wafer variability	2009	-6.633238212309731	12.160459056195064	1297975
1298153	EDA	on self-checking design of cmos circuits for multiple faults	1998	-5.484322784434254	11.574969378792415	1298180
1298544	EDA	a general framework to perform the max/min operations in parameterized statistical timing analysis using information theoretic concepts	2011	-6.6576252406797565	11.952602787290795	1298571
1298930	EDA	principle hessian direction-based parameter reduction for interconnect networks with process variation	2010	-6.483257715536383	12.271852298282528	1298957
1298943	EDA	clock period minimization with minimum leakage power	2015	-6.895665518450684	12.354308688897346	1298970
1299360	EDA	a clock control strategy for peak power and rms current reduction using path clustering	2013	-7.00801488797151	13.00540093843153	1299387
1299571	EDA	a hardware approach to self-testing of large programmable logic arrays	1981	-5.6998465611960505	11.369478900260034	1299598
1299803	EDA	scan shift power of functional broadside tests	2011	-5.680039578918872	11.384579246829405	1299830
1300341	EDA	an ilp-based scheduling scheme for energy efficient high performance datapath synthesis	2003	-6.6789108434472455	12.72054180277971	1300368
1300507	EDA	power consumption and ber of flip-flop inserted global interconnect	2007	-6.599184252601992	13.133535895374616	1300534
1301450	SE	incorporating i_ddq testing with bist forimproved coverage: an experimental study	1997	-5.4695683701767415	11.722026463618572	1301477
1301744	EDA	impact of process variations on pulsed flip-flops: yield improving circuit-level techniques and comparative analysis	2010	-6.161174380676353	13.106024112318888	1301771
1301928	EDA	a new low power test pattern generator for bist architecture	2005	-6.048550542781575	11.996388681429744	1301955
1302325	EDA	exploration of area and performance optimized datapath design using realistic cost metrics	1995	-6.8447669669108535	11.772110848823669	1302352
1302715	EDA	cmos combinational circuit sizing by stage-wise tapering	1998	-6.9278628749696205	11.99804184960355	1302742
1303002	EDA	minimum decoupling capacitor insertion in vlsi power/ground supply networks by semidefinite and linear programs	2007	-7.153750544622643	12.128196908358474	1303029
1303455	EDA	auto-identification of positive feedback loops in multi-state vulnerable circuits	2014	-5.737020431128579	11.370323311301489	1303482
1303497	EDA	testing current mode two-input logic gates	2014	-5.827650405572151	12.042358339729716	1303524
1303888	EDA	exploring shared sram tables among npn equivalent large luts in sram-based fpgas	2016	-7.1836844104398025	12.961326240314875	1303915
1303959	EDA	standard cell routing via boolean satisfiability	2012	-6.922877416061389	11.494872764622937	1303986
1303997	EDA	scan test of ip cores in an ate environment	2004	-5.755358243431913	11.585928596683571	1304024
1304040	EDA	efficient modeling techniques for dynamic voltage drop analysis	2007	-6.107614557139393	12.707875989628038	1304067
1304266	EDA	a standard-cell placement tool for designs with high row utilization	2002	-7.02428776830557	11.483348665679353	1304293
1304301	EDA	statistical delay computation considering spatial correlations	2003	-6.491439860203898	12.037567040287373	1304328
1304364	EDA	optimal supply voltage assignment under timing, power and area constraints	2010	-6.982748965123844	12.600428793380528	1304391
1305720	EDA	the applicability of discrete performance estimation methods to vlsi design	1993	-6.113815004509858	11.749198540705896	1305747
1306215	EDA	pattern independent maximum current estimation in power and ground buses of cmos vlsi circuits: algorithms, signal correlations, and their resolution	1995	-6.518687342020201	11.946991961445367	1306242
1306217	EDA	analog ic variability bound estimation using the cornish–fisher expansion	2012	-6.568510619131327	12.157661815069066	1306244
1306240	EDA	retiming gated-clocks and precharged circuit structures	1993	-5.837462353071339	11.592590477137465	1306267
1307052	EDA	incremental layer assignment for critical path timing	2016	-6.814510308347971	11.626913581421919	1307079
1307300	EDA	fits: an integrated ilp-based test scheduling environment	2005	-6.380304514522361	11.939581949918606	1307327
1307429	EDA	performance evaluation of fmossim, a concurrent switch-level fault simulator	1985	-5.73932947188015	11.563051048321526	1307456
1308499	EDA	accurate cmos bridge fault modeling with neural network-based vhdl saboteurs	2001	-5.662211316950875	11.572052600900404	1308526
1308658	EDA	a functional power evaluation flow for defining test power limits during at-speed delay testing	2011	-5.919181202451629	12.701850132970696	1308685
1308947	EDA	floorplanning for high utilization of heterogeneous fpgas	2011	-6.56968255701358	12.202007813315706	1308974
1309431	EDA	incremental design methodology for multimillion-gate fpgas	2005	-5.995803413364767	11.519469228862762	1309458
1309711	EDA	three-dimensional integrated circuits: performance, design methodology, and cad tools	2003	-5.440942847413163	12.92642557794965	1309738
1309931	EDA	a methodology for interconnect dimension determination	2007	-6.951996499701668	12.572104651934525	1309958
1310171	EDA	a hold friendly flip-flop for area recovery	2007	-5.731804915107781	11.745134269467387	1310198
1310193	EDA	regression-based rtl power modeling	2000	-5.780479468949323	12.052616208321107	1310220
1310976	EDA	thermal aware module placement for heterogeneous 3d-ic based fpgas	2013	-6.130500034501086	12.697225231222902	1311003
1311130	EDA	price: power reduction by placement and clock-network co-synthesis for pulsed-latch designs	2011	-6.77096736096803	12.63196295462436	1311157
1311447	EDA	probabilistic power estimation for digital signal processing architectures	2002	-5.875605959167412	11.523030268661127	1311474
1312170	EDA	hdlq: a hdl environment for qca design	2006	-5.388303426195019	12.765665669918803	1312197
1312289	EDA	test data compression using lingering component reduction technique for system-on-a-chip applications	2018	-5.632127254297359	11.597698476669773	1312316
1312584	EDA	parametric delay test of post-bond through-silicon vias in 3-d ics via variable output thresholding analysis	2013	-5.717732098316882	12.573083396553645	1312611
1312690	EDA	testability evaluation of sequential designs incorporating the multi-mode scannable memory element	1999	-5.420175073338882	11.58305198564845	1312717
1312731	EDA	multi-corner, energy-delay optimized, nbti-aware flip-flop design	2010	-6.85974119374091	12.606542607459149	1312758
1312965	EDA	deep submicron defect detection with the energy consumption ratio	1999	-5.520228777742178	12.687746711476445	1312992
1313054	EDA	fixed origin corner square inspection layout regularity metric	2012	-5.832842761155647	12.416904537682136	1313081
1313099	EDA	double sampling data checking technique: an online testing solution for multisource noise-induced errors on on-chip interconnects and buses	2004	-5.351668940201161	12.036778537526796	1313126
1313635	EDA	critical path — oriented & thermal aware x-filling for high un-modeled defect coverage	2017	-5.8184869715063074	12.094452534169976	1313662
1314330	Embedded	generic bist architecture for testing of content addressable memories	2011	-5.492498083437948	11.541092480004279	1314357
1314441	EDA	a novel scan architecture for power-efficient, rapid test	2002	-5.800040343738472	11.695828084047667	1314468
1314515	EDA	detecting delay flaws by very-low-voltage testing	1996	-5.5326508125568425	12.732382658573586	1314542
1315027	EDA	variance optimization of cmos opamp performances using experimental design approach	2012	-6.535745695784183	12.475729297506517	1315054
1315934	EDA	design-for-debug layout adjustment for fib probing and circuit editing	2011	-5.317537337371737	11.699762761617574	1315961
1315973	EDA	test cost and test power conflicts: eda perspective	2010	-5.598688144700245	11.861588605133619	1316000
1316042	EDA	modular placement for interposer based multi-fpga systems	2016	-6.896815973828129	11.904887583267383	1316069
1316147	EDA	gate sizing and v/sub t/ assignment for active-mode leakage power reduction	2004	-6.858504002482957	12.51114393080528	1316174
1316368	EDA	characterisation of fpga clock variability	2008	-5.725095064510863	12.728423792873736	1316395
1316414	EDA	scan power reduction based on clock-gating	2012	-5.8626392139563395	11.784550855669256	1316441
1316766	EDA	new efficient algorithms for computing effective capacitance	1998	-6.8698168610616746	12.136231091107767	1316793
1317171	EDA	a statistical gate delay model for intra-chip and inter-chip variabilities	2003	-6.461272966540331	12.728863646306207	1317198
1317493	EDA	layout-aware scan chain reorder for launch-off-shift transition test coverage	2008	-6.0893318694240905	11.546759023742368	1317520
1317848	EDA	timing-accurate estimation of ir-drop impact on logic- and clock-paths during at-speed scan test	2016	-5.79181794731366	12.067605809977266	1317875
1318176	EDA	performance-driven simultaneous place and route for island-style fpgas	1995	-6.208751372099741	12.137614220938072	1318203
1318264	EDA	nanoarray architectures multilevel simulation	2014	-5.4107396918517825	12.764627424857274	1318291
1318265	EDA	pgr: period and glitch reduction via clock skew scheduling, delay padding and glitchless	2009	-6.528299460823631	12.940852961929153	1318292
1318438	EDA	optimized stacking order for 3d-stacked ics considering the probability and cost of failed bonding	2014	-5.9410417975949885	11.971818467054355	1318465
1318887	EDA	design of testable universal logic gate targeting minimum wire-crossings in qca logic circuit	2010	-5.946705453285083	11.95275086975923	1318914
1319166	EDA	performance driven global routing through gradual refinement	2001	-7.199058879707862	11.479262985732985	1319193
1319400	SE	test escapes of stuck-open faults caused by parasitic capacitances and leakage currents	2016	-5.598705219725889	12.729459472239368	1319427
1319821	EDA	reducing test application time for full scan embedded cores	1999	-5.555121473154896	11.32547227384388	1319848
1319951	EDA	statistical timing analysis with coupling	2006	-6.472443837468588	12.03103056550368	1319978
1320462	EDA	post-bond test techniques for tsvs with crosstalk faults in 3d ics	2012	-5.466085034640706	12.424931411046385	1320489
1320473	EDA	multivariate normal distribution based statistical timing analysis using global projection and local expansion	2005	-6.596448546826858	11.96017878907936	1320500
1320559	EDA	noise margin and short-circuit current in fgmos logics	2011	-5.863813725816286	12.834839975409851	1320586
1320624	EDA	the m-hypercube	2006	-5.871448741774222	11.369443356221876	1320651
1321013	EDA	clock period minimization with iterative binding based on stochastic wirelength estimation during high-level synthesis	2008	-7.036299069116205	11.576329817897122	1321040
1321300	Arch	wafer-level electromigration for reliability monitoring: quick-turn electromigration stress with correlation to package-level stress	2015	-5.343552558004889	12.294257068833511	1321327
1321564	EDA	closed form solution to simultaneous buffer insertion/sizing and wire sizing	1997	-7.0618294246225926	11.76798807953021	1321591
1321610	EDA	single-error hardened and multiple-error tolerant guarded dual modular redundancy technique	2018	-5.958446575153975	13.121660721940346	1321637
1321630	EDA	automatic selection of process corner simulations for faster design verification	2018	-5.868211908170464	11.98066676535944	1321657
1321988	Arch	robustness of sub-22nm multigate devices against physical variability	2017	-5.810398411509937	13.16131547356699	1322015
1322317	EDA	critical path analysis considering temperature, power supply variations and temperature induced leakage	2006	-6.708773429922722	12.644369890120347	1322344
1322869	EDA	a discrete-time battery model for high-level power estimation	2000	-5.563506289240963	11.995331066765267	1322896
1322879	EDA	fast simulation framework for subthreshold circuits	2009	-6.384452771343113	13.189613889382635	1322906
1323679	EDA	off line, built-in test techniques for vlsi circuits	1982	-5.424556612283593	11.987305010969	1323706
1323930	EDA	fpga interconnect planning	2002	-6.643802151587222	11.811498704498606	1323957
1324593	ML	using the loopy belief propagation in siguo	2007	-5.938435072404839	12.351430632398934	1324620
1324823	EDA	a sense amplifier based circuit for concurrent detection of soft and timing errors in cmos ics	2003	-5.535147401285009	12.813504927162194	1324850
1325669	EDA	aliasing error for a mask rom built-in self-test	1996	-5.6157162329771255	11.732916332583887	1325696
1325802	Arch	finite-point gate model for fast timing and power analysis	2008	-6.2533580361812975	12.694731614357092	1325829
1325904	Mobile	a dictionary-based en/decoding scheme for low-power data buses	2003	-6.922714293375682	13.197249779980533	1325931
1325960	EDA	variation aware analysis of bridging fault testing	2008	-5.766693322561593	12.672617445867493	1325987
1326482	EDA	test power reduction by blocking scan cell outputs	2008	-5.904022360939961	11.8233054022236	1326509
1326640	EDA	a clock skewing strategy to reduce power and area of asic circuits	2017	-6.681912934042788	12.434229912710462	1326667
1326917	EDA	simultaneous optimization of analog circuits with reliability and variability for applications on flexible electronics	2014	-6.168263221156384	13.02873739706668	1326944
1327110	EDA	a statistical simulation method for reliability analysis of sram core-cells	2010	-6.3966984789630335	12.242150348201008	1327137
1327283	EDA	complex gate performance improvement by jog insertion into transistor gates	1993	-6.948178416061834	11.920494839516847	1327310
1327664	EDA	a heuristic dsp bist insertion algorithm with minimum area overhead	2002	-5.3413635378229145	11.500369232078784	1327691
1328245	EDA	a partition-based approach for identifying failing scan cells in scan-bist with applications to system-on-chip fault diagnosis	2003	-5.6197505390805365	11.322474373601173	1328272
1328344	EDA	empirical analysis of the dependence of test power, delay, energy and fault coverage on the architecture of lfsr-based tpgs	2007	-6.3032720343687245	11.678454173409786	1328371
1328375	EDA	innovative design methodologies in quantum-dot cellular automata	2015	-6.4369889556798725	13.134074335631098	1328402
1328401	SE	silicon-on-insulator technology impacts on sram testing	2000	-5.4149530851737575	12.647537256839705	1328428
1329371	EDA	sram dynamic stability: theory, variability and analysis	2008	-6.3227583015598166	12.679890188900426	1329398
1330276	EDA	clock-aware ultrascale fpga placement with machine learning routability prediction: (invited paper)	2017	-7.110523325642215	11.66310524769116	1330303
1330335	EDA	a method using circuit/substrate macro modeling to analyze substrate noise in a 3.2-ghz 350m-transistor microprocessor	2008	-6.386787071661124	12.527085572356384	1330362
1330355	SE	analysis of resistive-open defects in sram sense amplifiers	2009	-5.379481426378709	12.396739408583892	1330382
1330995	EDA	an integrated placement and synthesis approach for timing closure of powerpc microprocessors	1997	-5.340772859132662	11.8894063905405	1331022
1331125	EDA	key characterization factors of accurate power modeling for finfet circuits	2014	-6.449151290239387	13.1456004207355	1331152
1331262	EDA	integra: fast multi-bit flip-flop clustering for clock power saving based on interval graphs	2011	-7.064597248024473	12.133346597887291	1331289
1331331	EDA	enhanced leakage reduction technique by gate replacement	2005	-6.673083773803962	12.309001183655086	1331358
1332371	HPC	applying optical interconnects to the 3-d computer: a performance evaluation	1995	-5.995048654858809	11.349654574875627	1332398
1332956	EDA	tsv prebond test method based on switched capacitors	2019	-5.390396506939418	12.427828354668524	1332983
1333072	EDA	avoiding crosstalk influence on interconnect delay fault testing	2007	-5.395999601071121	11.586942332500264	1333099
1334404	EDA	test data compression using interval broadcast scan for embedded cores	2011	-5.759889772591338	11.311514303424888	1334431
1334566	EDA	statistical library characterization using belief propagation across multiple technology nodes	2015	-6.320018114954424	12.43301417812881	1334593
1334666	EDA	buffer/flip-flop block planning for power-integrity-driven floorplanning	2009	-6.269876104034651	12.600691978057338	1334693
1334777	EDA	device-level transient fault modeling	1994	-5.757421876348907	12.11523110869718	1334804
1334821	EDA	on dynamic delay and repeater insertion in distributed capacitively coupled interconnects	2002	-6.959790122422032	12.571079157077365	1334848
1334849	EDA	timing analysis with nonseparable statistical and deterministic variations	2012	-6.5392137139360464	12.13947712687582	1334876
1335584	EDA	cost-effective tsv grouping for yield improvement of 3d-ics	2011	-5.765473321528466	12.507134125183635	1335611
1337018	EDA	a study of netlist structure and placement efficiency	2005	-7.069594879068035	11.433137428337036	1337045
1337049	EDA	multiple nodes upset tolerance dice latch based on on-state transistor	2014	-5.5055198837746655	12.718246968303854	1337076
1337158	Metrics	realistic worst-case modeling by performance level principal component analysis	2000	-6.479221207261555	11.945296104367635	1337185
1337265	EDA	tier-adaptive-voltage-scaling (tavs): a methodology for post-silicon tuning of 3d ics	2012	-6.076099914268342	12.994711338098414	1337292
1337845	EDA	a methodology for identifying high timing variability paths in complex designs	2015	-5.925117663295096	11.840251832805974	1337872
1338161	EDA	optimising variability tolerant standard cell libraries	2009	-5.9942302183817535	12.519651171399069	1338188
1339108	Arch	the impact of interconnect architecture on via-programmed structured asics (vpsas)	2010	-6.402590734906193	12.22823904801919	1339135
1339216	EDA	pipelined network of pla based circuit design	2008	-6.4451328622901976	12.007186733910416	1339243
1339680	EDA	glacier: a hot carrier gate level circuit characterization and simulation system for vlsi design	2000	-5.809870951701743	12.266559615477078	1339707
1339697	EDA	low-power fanout optimization using multi threshold voltages and multi channel lengths	2009	-6.946315202579139	12.795690665147958	1339724
1340311	EDA	new algorithms for carry propagation	2005	-6.607863706774374	12.942404673745706	1340338
1340522	EDA	multi-layer interconnect performance corners for variation-aware timing analysis	2007	-6.859852110032315	11.651381781067073	1340549
1340536	EDA	timing analysis based on primitive path delay fault identification	1997	-5.8776733513327635	11.816918830346609	1340563
1341352	EDA	a robust cell-level crosstalk delay change analysis	2004	-6.130577558177548	12.146031501379506	1341379
1341428	EDA	saint: handling module folding and alignment in fixed-outline floorplans for 3d ics	2016	-7.062843282093398	11.633968440834412	1341455
1341538	EDA	block-level fault isolation using partition theory and logic minimization techniques	1997	-5.840037417906396	11.43087420752044	1341565
1341542	EDA	time borrowing and clock skew scheduling effects on multi-phase level-sensitive circuits	2004	-6.949789250958585	12.03487663016601	1341569
1341737	EDA	an automated approach for minimum jitter buffered h-tree construction	2011	-7.106179270030657	12.048243972860654	1341764
1342880	EDA	completing high-quality global routes	2010	-6.988012662528884	11.619652511348011	1342907
1342912	EDA	sram array yield estimation under spatially-correlated process variation	2014	-6.525079201478449	12.40385906387844	1342939
1342990	Arch	estimating the effects of process technology improvements on microprocessor performance	1994	-6.483807646210594	13.039773496829527	1343017
1343477	EDA	efficient batch statistical error estimation for iterative multi-level approximate logic synthesis	2018	-6.3567149035301105	11.878730768722127	1343504
1344072	EDA	synthesis of ternary logic circuits using 2:1 multiplexers	2018	-6.8963112511722375	11.827379889282653	1344099
1344537	EDA	general floorplanning methodology for 3d ics with an arbitrary bonding style	2018	-5.957428432027547	12.62441548142731	1344564
1344704	EDA	simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization	2000	-7.223848462340149	11.96155662620082	1344731
1345130	EDA	logic optimization by output phase assignment in dynamic logic synthesis	1996	-6.623972183732777	12.06815096655658	1345157
1345316	EDA	area-optimal transistor folding for 1-d gridded cell design	2013	-7.128415606077327	11.738707193131821	1345343
1346535	EDA	ir-ata: ir annotated timing analysis, a flow for closing the loop between pdn design, ir analysis & timing closure	2019	-6.118771918292193	12.539904490616749	1346562
1346828	HPC	gibbs sampling in power grid analysis	2005	-6.466074448136059	11.604539063294744	1346855
1346850	EDA	automated solution for preventing design rules violations at abutment stage for standard cells synthesis flow	2016	-6.8850800560611525	11.654368117668447	1346877
1347299	Arch	optical computing	1985	-6.269108054199134	13.117086340112257	1347326
1347561	EDA	iccad-2015 cad contest in incremental timing-driven placement and benchmark suite	2015	-6.4728341609743225	11.681898012721973	1347588
1348679	EDA	sensitivity based link insertion for variation tolerant clock network synthesis	2007	-6.325102470412426	12.437195639305413	1348706
1348750	EDA	test power reduction using integrated scan cell and test vector reordering techniques on linear scan and double tree scan architectures	2009	-5.996586335892371	11.66821600847107	1348777
1348860	EDA	a soft error analysis tool for high-speed digital designs	2008	-5.669394661416839	12.026890328130152	1348887
1348941	EDA	testing reversible 1d arrays for molecular qca	2006	-6.314371923971832	11.641247980403302	1348968
1349209	EDA	a new statistical methodology predicting chip failure probability considering electromigration	2013	-6.242211713783441	12.539003686670144	1349236
1349236	EDA	psn-aware circuit test timing prediction using machine learning	2017	-6.4195329226162015	12.487347963886009	1349263
1349747	EDA	new adaptive encoding schemes for switching activity balancing in on-chip buses	2007	-6.559103787115357	13.016579830887796	1349774
1349815	EDA	an ilp formulation for reliability-oriented high-level synthesis	2005	-5.305902057499934	12.264127078838928	1349842
1350038	EDA	computation of joint timing yield of sequential networks considering process variations	2007	-6.480111502351599	12.24231016628828	1350065
1350097	EDA	a transition isolation scan cell design for low shift and capture power	2012	-5.6614212373469766	12.338820617529947	1350124
1350188	EDA	a logic circuit design for perfecting memristor-based material implication	2017	-6.306167574625848	12.87228235982109	1350215
1350452	EDA	simultaneous gate sizing and vth assignment using lagrangian relaxation and delay sensitivities	2013	-6.882060326936302	12.741405830976221	1350479
1351013	EDA	design topology aware physical metrics for placement analysis	2003	-7.171057088445983	11.404312137103453	1351040
1351500	EDA	a precise model for leakage power estimation in vlsi circuits	2005	-6.281877911196644	12.622819838454774	1351527
1351627	EDA	performance bound and yield analysis for analog circuits under process variations	2013	-6.750642160558572	11.895131550475154	1351654
1351875	EDA	process variation-aware multiple-fault diagnosis of thermometer-coded current-steering dacs	2007	-5.33156065754536	12.160954175483587	1351902
1351928	EDA	efficient temperature - dependent symbolic sensitivity analysis and symbolic performance evaluation in analog circuit synthesis	2006	-6.1290571820235575	11.794438773354184	1351955
1352453	EDA	a fast register relocation method for circuit size reduction in generalized-synchronous framework	2007	-6.262992416245222	11.529472912751295	1352480
1353081	EDA	exploring potential benefits of 3d fpga integration	2004	-6.267748037405353	12.212377052075546	1353108
1353172	EDA	design-for-diagnosis architecture for power switches	2015	-5.5138964915536	12.451621759693866	1353199
1353226	EDA	efficient timing closure without timing driven placement and routing	2004	-7.052510792039668	12.195267880254764	1353253
1353377	EDA	breakdown data generation and in-die deconvolution methodology to address beol and mol dielectric breakdown challenges	2015	-5.761708310126097	12.772380537641572	1353404
1353553	EDA	sizing and characterization of leakage-control cells for layout-aware distributed power-gating	2004	-6.410566280571308	12.734545089715722	1353580
1353651	EDA	race-condition-aware clock skew scheduling	2005	-6.787587284484175	11.561429939444325	1353678
1354302	Arch	gate leakage effects on yield and design considerations of pd/soi sram designs	2007	-6.154451282468681	13.157847034472072	1354329
1354579	HPC	soft-error monte carlo modeling program, semm	1996	-5.8877173021139875	12.270329696531642	1354606
1354982	EDA	a novel parallel memory design using 2 dot 1 electron qca	2015	-5.784331338773116	13.08374305816494	1355009
1355063	EDA	a novel and systematic implementation of thermometer-coded current-mode dac	2017	-7.027702234136107	13.120592090994725	1355090
1355094	EDA	silicon compilation of switched: capacitor networks	1990	-6.095127426216212	11.699949360180273	1355121
1355884	EDA	testing methods for detecting stuck-open power switches in coarse-grain mtcmos designs	2010	-6.513570443436973	12.91969774003399	1355911
1356011	EDA	design of reversible counter	2014	-6.964178874846687	11.97710537680827	1356038
1356142	EDA	bus encoding for simultaneous delay and energy optimization	2008	-6.582446227474959	12.900354243669875	1356169
1356333	EDA	reliability estimation model of ic's interconnect based on uniform distribution of defects on a chip	2003	-5.898800885534705	12.671465534655905	1356360
1356381	EDA	an architecture-level approach for mitigating the impact of process variations on extensible processors	2012	-5.691568433626553	12.878228571182971	1356408
1357062	EDA	hybrid cmos-mqca logic architectures using multi-layer spintronic devices	2011	-5.588630303885262	13.02674628972282	1357089
1357670	EDA	sat-based atpg beyond stuck-at fault testing	2014	-5.467904469560937	11.5391241570255	1357697
1358085	EDA	estimation of component criticality in early design steps	2011	-5.626297736597722	13.086436116582814	1358112
1358224	EDA	gate-level modeling for cmos circuit simulation with ultimate finfets	2012	-5.964551689796437	12.441845635117655	1358251
1358736	EDA	an eco technique for removing crosstalk violations in clock networks	2007	-6.824018310398447	11.412500426209943	1358763
1359013	EDA	transistor level realisation of power gated fsm	2017	-6.627721349622036	12.625681651169481	1359040
1359282	EDA	an optimized seed-based pseudo-random test pattern generator: theory and implementation	2011	-5.9729445432687935	11.796360601317966	1359309
1359501	EDA	rethinking thermal via planning with timing-power-temperature dependence for 3d ics	2011	-6.0979872873037575	13.141251859262631	1359528
1359806	EDA	a simple mosfet parasitic capacitance model and its application to repeater insertion technique	2006	-6.6919123473675635	12.846473173012495	1359833
1360241	EDA	optimization techniques for high-performance digital circuits	1997	-6.30067127390249	12.452612689046314	1360268
1360601	EDA	a novel highly reliable low-power nano architecture when von neumann augments kolmogorov	2004	-6.803659319044392	12.855126221239829	1360628
1360766	EDA	test response compactor with programmable selector	2006	-5.30738125104323	11.421501541543762	1360793
1360910	EDA	function synthesis algorithm of rtd-based universal threshold logic gate	2015	-7.229278731139259	11.48473972933618	1360937
1361831	Arch	novel high speed robust latch	2009	-5.918329926861758	12.688575118614994	1361858
1362003	EDA	power driven chaining of flip-flops in scan architectures	2002	-6.276585624396545	12.161060658628838	1362030
1362493	SE	dcscan: a power-aware scan testing architecture	2008	-5.4021066867991845	11.807760411158574	1362520
1362814	EDA	timing-driven cell layout de-compaction for yield optimization by critical area minimization	2006	-7.162844923160076	11.634148804648873	1362841
1362969	EDA	a cross-layer framework for designing and optimizing deeply-scaled finfet-based sram cells under process variations	2015	-6.409439006629441	13.193672299363707	1362996
1363567	EDA	an error-oriented test methodology to improve yield with error-tolerance	2006	-5.421279140488621	11.562082147008967	1363594
1363723	EDA	efficient testability enhancement for combinational circuit	1995	-5.577300589294291	11.77477216926252	1363750
1363813	EDA	low-power timing closure methodology for ultra-low voltage designs	2013	-6.600179750412487	12.897637260946196	1363840
1364079	Arch	mixing buffers and pass transistors in fpga routing architectures	2001	-7.096809823908815	12.843229580178154	1364106
1364330	EDA	an incremental algorithm for test generation in illinois scan architecture based designs	2002	-5.57598769132969	11.359638418080866	1364357
1364386	DB	digital sequence cpld technology mapping algorithm	2007	-6.978416871621199	11.89951910251816	1364413
1364743	EDA	a discussion on sram forward/inverse problem analyses for rtn long-tail distributions	2013	-5.997323907907103	12.29738562447163	1364770
1365070	EDA	all-optical ultrafast adder/subtractor and mux/demux circuits with silicon microring resonators	2012	-6.762684738763536	12.738655690444196	1365097
1365516	EDA	self similarity and interval arithmetic based leakage optimization in rtl datapaths	2014	-6.500692822792238	12.017071751696385	1365543
1365694	EDA	implementation of pulsed-latch and pulsed-register circuits to minimize clocking power	2011	-6.936688630062838	12.38525437878135	1365721
1365725	EDA	timing yield analysis considering process-induced temperature and supply voltage variations	2012	-6.105329288682648	13.051888616372324	1365752
1365981	EDA	concurrent timing optimization of latch-based digital systems	1995	-6.526936993108983	11.475493930234073	1366008
1366375	EDA	an ilp formulation for yield-driven architectural synthesis	2005	-6.461567657234112	12.191945970484277	1366402
1366514	EDA	multi-degree smoother for low power consumption in single and multiple scan-chains bist	2010	-5.866162031513455	11.379702864448351	1366541
1366551	EDA	explicit computation of performance as a function of process variation	2002	-6.059351672978893	12.698539631742154	1366578
1367630	EDA	timing-driven placement based on dynamic net-weighting for efficient slack histogram compression	2015	-7.192484446208125	11.503793755974511	1367657
1367715	EDA	cell-internal electromigration: analysis and pin placement based optimization	2016	-6.371444256774309	12.70775918879582	1367742
1368927	EDA	sub-70 ps full adder in 0.18 µm cmos current-mode logic.	2004	-5.664771384448113	12.480814269849931	1368954
1370320	EDA	a method to design compact dual-rail asynchronous primitives	2005	-5.316320975497304	11.8768450757985	1370347
1370416	EDA	bus via reduction based on floorplan revising	2010	-6.98788329281996	12.043707518555069	1370443
1370773	EDA	noise model for multiple segmented coupled rc interconnects	2001	-6.697411396633368	12.3056791615731	1370800
1372098	EDA	open faults in bicmos gates	1995	-5.470153000287131	11.861201363579063	1372125
1372315	EDA	optimizing large multiphase level-clocked circuits	1999	-7.065560637851843	11.613275156929175	1372342
1372816	EDA	an array-based test circuit for fully automated gate dielectric breakdown characterization	2008	-5.893342811828314	12.984150096581548	1372843
1372848	EDA	multiple coupling effects oriented path delay test generation	2008	-5.901938387381944	11.346146845352953	1372875
1373447	EDA	classifying circuit performance using active-learning guided support vector machines	2012	-6.382252843581946	12.035595857041647	1373474
1373826	EDA	a built-in self-test scheme for the post-bond test of tsvs in 3d ics	2011	-6.187001525269128	13.047768888893378	1373853
1374092	EDA	an analytical state dependent leakage power model for fpgas	2006	-6.401520734535056	12.802262744329093	1374119
1374226	EDA	a test generation methodology for interconnection opens considering signals at the coupled lines	2008	-5.431022360209254	11.834242916709245	1374253
1374276	EDA	layout generator with flexible grid assignment for area efficient standard cell	2015	-6.14070494170233	11.941331897751422	1374303
1374646	EDA	recognition of sensitized longest paths in transition delay test	2006	-5.6847352769109225	11.599242678070574	1374673
1374811	EDA	wrapper chain design for testing tsvs minimization in circuit-partitioned 3d soc	2011	-6.4230051924234415	12.377496170484815	1374838
1375470	EDA	postgrid clock routing for high performance microprocessor designs	2012	-7.1799124630693445	11.809351739483061	1375497
1375922	EDA	timing-constrained yield-driven redundant via insertion	2008	-6.717906723949352	12.117165408824706	1375949
1376344	EDA	a scalable statistical static timing analyzer incorporating correlated non-gaussian and gaussian parameter variations	2008	-6.742993184483317	12.118593844666794	1376371
1376505	EDA	design flow for flip-flop grouping in data-driven clock gating	2014	-6.560247626065799	12.713081929608725	1376532
1376705	EDA	an analytic net weighting approach for performance optimization in circuit placement	1991	-6.947031258172197	12.168934681453276	1376732
1377268	EDA	fast vectorless power grid verification using an approximate inverse technique	2009	-6.739509372567987	11.878568987712072	1377295
1377709	Arch	optimal selection of supply voltages and level conversions during data path scheduling under resource constraints	1996	-6.931547601556471	12.7725163531297	1377736
1377710	Theory	"""the """"4-diamond circuit"""" - a minimally complex nano-scale computational building block in qca"""	2004	-5.489121436135619	12.758870070939711	1377737
1377826	Theory	degradation dynamics, recovery, and characterization of negative bias temperature instability	2005	-5.8688768810973935	13.156043051642365	1377853
1377886	EDA	a new 6-t multiplexer based full-adder for low power and leakage current optimization	2012	-5.630374528393188	12.420515504936498	1377913
1377979	EDA	compact variation-aware standard cell models for timing analysis - complexity and accuracy analysis	2008	-6.482976023887942	12.12900704781818	1378006
1378126	EDA	cell-based interconnect migration by hierarchical optimization	2014	-6.623153834192773	11.960705626815226	1378153
1378346	EDA	analysis of power consumption and ber of flip-flop based interconnect pipelining	2007	-6.644205620596953	12.959436652476183	1378373
1379875	Metrics	clock distribution network optimization under self-heating and timing constraints	2002	-6.154282438581943	13.05618061847553	1379902
1380450	EDA	a hybrid genetic algorithm with critical primary inputs sharing and minor primary inputs bits climbing for circuit maximum power estimation	2007	-6.2078562601814555	11.321014428606606	1380477
1380570	EDA	automatic design of low-power encoders using reversible circuit synthesis	2012	-5.7607235072367065	11.773422512234776	1380597
1381352	EDA	placement optimization of power supply pads based on locality	2013	-7.027617398403724	12.227079952499151	1381379
1381528	EDA	a complete memory address generator for scan based march algorithms	2005	-5.7362090785220055	11.558603738165585	1381555
1381610	Embedded	acceptable testing of vlsi components which contain error correctors	1980	-5.339387600298675	12.5193539009284	1381637
1382376	EDA	ice: incremental 3-dimensional capacitance and resistance extraction for an iterative design environment	1999	-6.48514141175135	11.652092819114781	1382403
1383105	EDA	improve clock gating through power-optimal enable function selection	2009	-6.616385701505001	12.289025933007233	1383132
1384053	EDA	ultra-fast and efficient algorithm for energy optimization by gradient-based stochastic voltage and task scheduling	2007	-6.339244279446428	11.75875033243762	1384080
1384543	EDA	efficient wrapper/tam co-optimization for large socs	2002	-6.4364233907450625	11.47667691911422	1384570
1384571	EDA	peak-power reduction for multiple-scan circuits during test application	2000	-5.990742407502262	11.795141081109431	1384598
1384986	EDA	timing yield estimation from static timing analysis	2001	-5.5617823997318725	11.829512275116828	1385013
1385107	EDA	majority logic synthesis based on nauty algorithm	2014	-6.953107309543627	12.728217157033384	1385134
1386693	EDA	power-aware test optimization for core-based 3d-socs under tsv-constraints	2016	-5.484957819678714	12.366223686753465	1386720
1386772	EDA	computing optimal clock schedules	1992	-6.958843182458553	11.700772647026017	1386799
1386886	EDA	dynamic timing analysis considering power supply noise effects	2000	-6.182950193393125	12.184912368843314	1386913
1387010	EDA	a boolean satisfiability-based incremental rerouting approach with application to fpgas	2001	-5.786019408953733	11.671895348772367	1387037
1387459	EDA	optimizing noise-immune nanoscale circuits using principles of markov random fields	2006	-6.589132359783175	12.833366837599842	1387486
1387543	EDA	fast techniques for standby leakage reduction in mtcmos circuits	2004	-6.312813990526212	13.155779807974788	1387570
1387774	EDA	sn-sor: single-node sor method for statistic analysis of power/ground networks	2007	-6.488704357917434	12.163196282216994	1387801
1389304	EDA	emerging power management tools for processor design	1998	-6.1665506521765625	13.092701147713175	1389331
1390270	EDA	rumble: an incremental timing-driven physical-synthesis optimization algorithm	2008	-6.967075748447572	11.926203399900913	1390297
1390485	EDA	a framework for block-based timing sensitivity analysis	2008	-6.106258327942765	12.473263989291858	1390512
1390505	EDA	synthesis of low power cmos vlsi circuits using dual supply voltages	1999	-6.4135050312540915	12.232091517695824	1390532
1390592	EDA	through-silicon-via-aware delay and power prediction model for buffered interconnects in 3d ics	2010	-6.344259364091773	12.854395070355954	1390619
1390656	EDA	energy-efficient multiplier-less discrete convolver through probabilistic domain transformation	2014	-5.523631742606231	12.932087776435914	1390683
1390759	HCI	state retained dual-v th feedback sleeper-stack for leakage reduction	2019	-6.272568240682587	13.196726618840973	1390786
1391008	EDA	data path placement with regularity	2000	-6.487343571019861	11.639314151514395	1391035
1392147	EDA	on physical-aware synthesis of vertically integrated 3d systems	2005	-7.077265568780918	12.088311721079025	1392174
1392398	EDA	power supply current test approach for resistive fault screening in embedded analog circuits	2003	-5.514731739704431	12.162605572331168	1392425
1392540	EDA	techniques for yield enhancement of vlsi adders	1995	-5.45529876682362	12.077581883962107	1392567
1393974	EDA	cost-free scan: a low-overhead scan path design	1995	-5.535863714459738	11.5685964873508	1394001
1395636	EDA	power minimization for dynamically reconfigurable fpga partitioning	2013	-6.971518677120098	12.159495041606105	1395663
1395832	EDA	test-point insertion: scan paths through functional logic	1998	-5.451026696145981	11.452001599626524	1395859
1395940	EDA	a regular layout approach for asics	2006	-6.064170330663866	12.02728778569774	1395967
1396396	EDA	resolving signal correlations for estimating maximum currents in cmos combinational circuits	1993	-6.520155649076852	11.896960374435176	1396423
1396425	EDA	low-power test in compression-based reconfigurable scan architectures	2010	-5.579307984313751	11.8403482747189	1396452
1397780	EDA	statistical estimation of correlated leakage power variation and its application to leakage-aware design	2006	-6.3768173538070085	12.844524120468687	1397807
1397785	EDA	a novel low overhead fault tolerant kogge-stone adder using adaptive clocking	2008	-5.405347706949995	12.847137020419707	1397812
1397886	EDA	realization of multiple-input basic logic gates using microprocessors	1987	-5.755357725516185	11.821521335140906	1397913
1398496	EDA	gate sizing to eliminate crosstalk induced timing violation	2001	-6.082833632084648	12.250979764094861	1398523
1398528	EDA	design of a multi-layered qca configurable logic block for fpgas	2014	-5.378588385039302	12.731329644155517	1398555
1399149	EDA	a tileable switch module architecture for homogeneous 3d fpgas	2009	-6.977156577304531	11.8708972620502	1399176
1399654	EDA	performance-oriented parameter dimension reduction of vlsi circuits	2009	-6.521117050036413	11.984901522400644	1399681
1399701	EDA	a gate sizing method for glitch power reduction	2011	-6.781693995799882	12.565453643902412	1399728
1400103	EDA	robustness analysis of 6t srams in memory retention mode under pvt variations	2011	-6.230723622846282	12.771957501210165	1400130
1400123	EDA	feedback-bus oscillation ring: a general architecture for delay characterization and test of interconnects	2015	-5.644014584019747	12.719978678510165	1400150
1401277	EDA	fast and effective placement and routing directed high-level synthesis for fpgas	2014	-5.886011188593623	12.453249367586135	1401304
1401933	EDA	post-layout optimization for deep submicron design	1996	-7.125495381407298	11.700123402951164	1401960
1402171	EDA	improving performance and fabrication metrics of three-dimensional ics by multiplexing through-silicon vias	2013	-6.035897363783258	13.135603327670811	1402198
1402673	EDA	characterization and simulation methodology for time-dependent variability in advanced technologies	2015	-6.239111535736532	12.701608441241914	1402700
1402978	SE	testing and diagnosing comparison faults of tcams with asymmetric cells	2012	-5.4332967054349055	12.031884635695288	1403005
1403008	Embedded	implementation of event driven software gates for combinational logic networks	2012	-6.8564024166267	12.78216026182872	1403035
1403030	EDA	test data compression technique for embedded cores using virtual scan chains	2004	-5.317597020577264	11.327674771670265	1403057
1403381	Robotics	yield analysis of a novel wafer manipulation method in 3d stacking	2013	-5.6008870313382255	12.610426002362775	1403408
1403401	EDA	selectively patterned masks: structured asic with asymptotically asic performance	2011	-6.529709617321418	12.359035607703445	1403428
1403634	Arch	signal integrity analysis and optimization for 3d ics	2011	-6.651809789729349	12.281650391512704	1403661
1403753	EDA	application of surrogate modeling in variation-aware macromodel and circuit design	2011	-6.3562709454543365	12.02965294156754	1403780
1403952	EDA	co-optimization and analysis of signal, power, and thermal interconnects in 3-d ics	2011	-6.532460444077847	12.827108954669109	1403979
1404550	EDA	timing-driven cell placement optimization for early slack histogram compression	2016	-7.176521747175572	11.684001678523956	1404577
1404634	EDA	verifying rlc power grids with transient current constraints	2013	-7.177309767808364	11.881858934931998	1404661
1405166	EDA	automated placement for custom digital designs	2011	-7.047945475713524	11.921160309016962	1405193
1405507	SE	effectiveness of a hardware-based approach to detect resistive-open defects in sram cells under process variations	2016	-5.49441173985039	12.988992158646965	1405534
1405922	HPC	an optimal algorithm for testing stuck-at faults in random access memories	1977	-5.9906321336606565	11.368072278929994	1405949
1405987	EDA	full chip leakage estimation considering power supply and temperature variations	2003	-6.235918880908098	13.026739385653185	1406014
1406140	Visualization	a survey of multivalued memories	1986	-6.375666229675205	13.172194455329091	1406167
1406331	EDA	a scalable solution to soft error tolerant circuit design using partitioning-based gate sizing	2017	-6.344198104819907	12.40351281421951	1406358
1406416	HPC	high-yield performance-efficient redundancy analysis for 2d memory	2011	-5.531234097224719	11.897738942206091	1406443
1406515	EDA	decompression hardware determination for test volume and time reduction through unified test pattern compaction and compression	2003	-5.720414921853419	11.401543154407582	1406542
1407083	EDA	converter-free multiple-voltage scaling techniques for low-powercmos digital design	2001	-6.893838472490307	12.623516344697912	1407110
1407092	Arch	on efficient and robust constraint generation for practical layout legalization	2008	-7.201500618925508	11.439123310856411	1407119
1407325	EDA	buffer planning for 3d ics	2009	-7.218677427579357	11.78952516879118	1407352
1407385	EDA	dynamically partitioned test scheduling with adaptive tam configuration for power-constrained soc testing	2005	-5.595825432987658	12.110463709766064	1407412
1407436	Embedded	fault-tolerant clock synchronization with high precision	2016	-5.522278443521248	13.174388784267727	1407463
1408353	EDA	proposed static timing analysis framework for extracted 3d integrated circuits (3d-sta)	2015	-5.422264268607348	12.526858755384351	1408380
1408571	EDA	concurrent delay testing in totally self-checking systems	1998	-5.400648868313962	11.331783999993943	1408598
1408949	EDA	nbti-aware statistical timing analysis framework	2010	-5.989340850473447	12.815290156530429	1408976
1409101	EDA	a selective scan chain activation technique for minimizing average and peak power consumption	2010	-5.891613645481899	11.82047967185534	1409128
1409600	EDA	clock tree synthesis under aggressive buffer insertion	2010	-7.1133769058322605	11.994451127623938	1409627
1409729	EDA	wiring requirement and three-dimensional integration of field-programmable gate arrays	2001	-6.101038436292035	12.704998246290149	1409756
1410020	EDA	an estimation technique to guide low power resynthesis algorithms	1995	-6.931136940659436	11.598027008963818	1410047
1410148	EDA	impact of interconnect pattern density information on a 90nm technology asic design flow	2003	-6.107285134831384	12.943567448127455	1410175
1410369	EDA	test generation for combinational quantum cellular automata (qca) circuits	2006	-5.413505684183288	11.8615615985409	1410396
1411020	EDA	effective decap insertion in area-array soc floorplan design	2008	-6.765003295645497	12.551435915269492	1411047
1411099	EDA	asynchronous design and the pursuit of low power	2001	-5.705809053708854	13.147669500935498	1411126
1411313	EDA	defect-aware logic mapping for nanowire-based programmable logic arrays via satisfiability	2009	-5.458763923228243	12.674513415032212	1411340
1411660	Arch	overclocking datapath for latency-error tradeoff	2013	-5.865282895381611	13.184220428038962	1411687
1411940	EDA	a stochastic model to predict the routability of field-programmable gate arrays	1993	-6.778535919997528	12.053705227110246	1411967
1412161	EDA	novel current sensing circuit for iddq testing	2006	-6.014296139957143	13.018797684865374	1412188
1412477	EDA	circuit placement, chip optimization, and wire routing for ibm ic technology	1997	-7.131277765560885	11.821755029626967	1412504
1412504	EDA	linearization of the timing analysis and optimization of level-sensitive digital synchronous circuits	2004	-7.05031370532702	11.886526837874785	1412531
1412579	EDA	delay testing of pd-soi circuits	2008	-5.606848949082531	13.104735405022792	1412606
1412590	NLP	a statistical gate-delay model considering intra-gate variability	2003	-6.308522521937157	12.576685693264395	1412617
1413268	Embedded	prediction of wiring space requirements for lsi	1977	-7.145944256861086	11.464655937884224	1413295
1413288	EDA	a regularity-driven fast gridless detailed router for high frequency datapath designs	2001	-6.442366470573872	11.831543896696964	1413315
1413493	EDA	register binding and domain assignment for multi-domain clock skew scheduling-aware high-level synthesis	2012	-5.498903537862722	12.111208069662386	1413520
1413600	EDA	understanding sram stability via bifurcation analysis: analytical models and scaling trends	2014	-6.08525786669164	13.129403529335491	1413627
1413765	EDA	slot: a supervised learning model to predict dynamic timing errors of functional units	2017	-5.765384592965112	12.600836359370108	1413792
1413905	EDA	minimizing concurrent test time in soc's by balancing resource usage	2002	-5.392765150831647	12.122735427171696	1413932
1414804	EDA	a delay-variation-aware high-level synthesis algorithm for rdr architectures	2014	-6.209498034907199	12.391995512274224	1414831
1414937	EDA	low power clock gates optimization for clock tree distribution	2010	-6.827932853038679	12.416438738260831	1414964
1415401	EDA	path delay estimation using power supply transient signals: a comparative study using fourier and wavelet analysis	2003	-5.734812735011906	12.131506306260016	1415428
1415647	HCI	increasing the iddq test resolution using current prediction	2000	-5.634523981297373	12.073760475027205	1415674
1415733	EDA	analysis of bridging defects in sequential cmos circuits and their current testability	1994	-5.519962949569916	11.311553695643209	1415760
1416723	EDA	a robust algorithm for pessimistic analysis of logic masking effects in combinational circuits	2011	-6.100629423506504	11.861288402256465	1416750
1417016	EDA	compact static power model of complex cmos gates	2005	-6.095963909897455	12.813647506527117	1417043
1417233	EDA	an analytical timing-driven algorithm for detailed placement	2015	-7.0568176483835705	11.703454955741925	1417260
1417894	EDA	thermal aware clock synthesis considering stochastic variation and correlations	2008	-6.458494575889115	12.691379690326247	1417921
1418312	EDA	a built-in self-test scheme for detecting defects in finfet-based sram circuit	2018	-5.46523297107633	12.534759517068972	1418339
1418393	EDA	parallel pattern fast fault simulation for three-state circuits and bidirectional i/o	1994	-5.9840758139963945	11.641578477178216	1418420
1418871	SE	back-end soft and hard defect monitoring using a single test chip	2011	-5.408511931949871	12.494950413399641	1418898
1418973	EDA	optimal clock skew scheduling tolerant to process variations	1996	-6.7742992223375715	12.34720651975687	1419000
1419473	EDA	delay-time modeling for ed mos logic lsi	1983	-6.248841675189858	11.654724437621114	1419500
1420117	EDA	gastim: a timing analyzer for gaas digital circuits	1993	-5.7859970863894725	11.542034495059445	1420144
1420317	EDA	on performance testing with path delay patterns	2007	-5.5387760396522285	11.480992256536428	1420344
1420390	EDA	variable-length input huffman coding for system-on-a-chip test	2003	-5.977822731174152	11.304126072426437	1420417
1420947	EDA	an eco routing algorithm for eliminating coupling-capacitance violations	2006	-7.208941890282634	11.817792619105274	1420974
1421316	EDA	a new technique for noise-tolerant pipelined dynamic digital circuits	2002	-6.843393592616254	13.05842739765991	1421343
1421414	ML	a comparative study of local net modeling using machine learning	2018	-7.066218117367442	11.539156823922491	1421441
1421858	EDA	multi-voltage aware resistive open fault modeling	2012	-5.742177015259394	12.510391701623925	1421885
1422110	EDA	transition delay fault test pattern generation considering supply voltage noise in a soc design	2007	-5.712041249234682	12.225888574688227	1422137
1422593	EDA	a dual-vt layout approach for statistical leakage variability minimization in nanometer cmos	2005	-6.498455755996858	12.866341351074192	1422620
1422683	EDA	simultaneous switching noise consideration for power/ground network optimization	2007	-7.100367172276091	12.164531220601358	1422710
1422881	EDA	compressible area fill synthesis	2005	-7.215002064610855	11.767535461876252	1422908
1423112	EDA	state assignment for fsm low power design	1996	-5.8961247507878864	11.787178096236408	1423139
1423399	EDA	a floorplanning-synthesis methodology for multiple chip module design	2000	-5.813280577695949	11.396437288429484	1423426
1423799	EDA	latency constraint guided buffer sizing and layer assignment for clock trees with useful skew	2019	-7.176707690450653	12.153676816630616	1423826
1424247	EDA	trigonometric method to handle realistic error probabilities in logic circuits	2011	-6.533288196192888	12.194269044848092	1424274
1424528	EDA	performance-effective compaction of standard-cell libraries for digital design	2009	-5.789639026730511	11.884422660758212	1424555
1424625	EDA	efficient signal integrity verification method of multi-coupled rlc interconnect lines with asynchronous circuit switching	2006	-6.51981189975134	12.290892765181233	1424652
1424995	EDA	is iddq test of microprocessors feasible?	2005	-5.369847584158231	12.354074341378539	1425022
1425029	EDA	a yield and reliability improvement methodology based on logic redundant repair with a repairable scan flip-flop designed by push rule	2012	-5.3646397497089495	12.197793508727429	1425056
1425469	EDA	process variation aware opc with variational lithography modeling	2006	-6.315861939181961	12.447025266286524	1425496
1426232	EDA	enhanced crosstalk fault model and methodology to generate tests for arbitrary inter-core interconnect topology	2002	-5.515909464407028	12.412217940157955	1426259
1426259	EDA	an iddq bist approach to characterize phase-locked loop parameters	2013	-5.48691646334454	12.68138174737998	1426286
1426637	EDA	optimal register assignment with minimum-path delay compensation for variation-aware datapaths	2009	-6.7948551219880455	11.833335582384116	1426664
1427036	EDA	critical path selection for delay test considering coupling noise	2008	-6.339177776781511	11.746536679016272	1427063
1427466	ML	machine learning based variation modeling and optimization for 3d ics	2016	-6.0026982395476844	12.71454210596758	1427493
1427897	EDA	variation and litho driven physical implementation system	2007	-5.843400142377079	12.84310081041147	1427924
1428542	EDA	symbolic computation of logic implications for technology-dependent low-power synthesis	1996	-6.1926310505283215	11.75960387796591	1428569
1428693	Logic	exact computation of the entropy of a logic circuit	1996	-6.13592473996141	11.50673151215284	1428720
1428945	EDA	an effective low power design methodology based on interconnect prediction	2001	-5.576912064948973	12.5438424714091	1428972
1429230	EDA	wave steered fsms	2000	-5.93795217277167	11.675173055245779	1429257
1429836	EDA	test generation for current testing (cmos ics)	1990	-5.297665316462858	12.081226083258883	1429863
1429922	EDA	time-domain simulation of variational interconnect models	2002	-6.142449549519478	12.591543258966231	1429949
1431728	EDA	post-silicon bug detection for variation induced electrical bugs	2011	-5.578474011590542	12.407790807017875	1431755
1431750	EDA	a sensitivity-based approach to analyzing signal delay uncertainty of coupled interconnects	2004	-6.587254679637125	12.405701003181193	1431777
1432428	EDA	an efficient methodology to characterize the tspc flip flop setup time for static timing analysis	2016	-6.717901078331129	12.593506841044967	1432455
1432449	Arch	slack-based approach for peak power reduction during transition fault testing	2010	-6.132799796108933	12.752727866041315	1432476
1432756	EDA	application of fuzzy logic in resistive fault modeling and simulation	2002	-5.3001290445282105	11.345950810854786	1432783
1432836	EDA	effects of interconnect process variations on signal integrity	2006	-6.045742087355722	12.920256029469044	1432863
1432869	EDA	lut-based fpga technology mapping for reliability (abstract only)	2010	-5.347483615446028	11.52688963905849	1432896
1433221	EDA	bist methodology, architecture and circuits for pre-bond tsv testing in 3d stacking ic systems	2015	-5.556833797907958	12.412242854644553	1433248
1433257	EDA	construction of reconfigurable clock trees for mcmm designs	2015	-6.850288935336162	12.26328446844597	1433284
1433341	EDA	logic/clock-path-aware at-speed scan test generation for avoiding false capture failures and reducing clock stretch	2015	-5.578962466650043	11.745840523204505	1433368
1433439	EDA	power-oriented delay budgeting for combinational circuits	2006	-6.416534449593816	12.925330249120677	1433466
1433455	EDA	an efficient model for performance analysis of asynchronous pipeline design methods	2005	-6.632521041913298	13.162328252792474	1433482
1433456	Arch	product-level reliability estimator with budget-based reliability management in 20nm technology	2015	-5.6593104923474185	12.204273988395164	1433483
1433582	EDA	novel approach to reduce power droop during scan-based logic bist	2013	-5.548708740041095	11.52141839276535	1433609
1433766	EDA	interconnect performance corners considering crosstalk noise	2009	-6.351850121976951	12.160974005344196	1433793
1434026	EDA	techniques for scalable and effective routability evaluation	2014	-7.114151051899003	11.728386085001295	1434053
1434151	EDA	low-power design of combinational cmos networks	2013	-6.398027367253644	11.990983750163062	1434178
1434873	EDA	parameter-variation-aware analysis for noise robustness	2007	-6.529701671429588	12.533325667788825	1434900
1435106	EDA	a global interconnect reduction technique during high level synthesis	2010	-6.712216260172918	12.260932398444044	1435133
1435463	EDA	difficulty of predicting interconnect delay in a timing driven fpga cad flow	2006	-5.481012671237167	12.191577439677555	1435490
1435530	EDA	distributed sleep transistor network for power reduction	2004	-6.805295507483741	12.994285410568303	1435557
1435617	EDA	repeater insertion in deep sub-micron cmos: ramp-based analytical model and placement sensitivity analysis	2000	-6.877843594723263	12.858528644697806	1435644
1435839	EDA	improved methods for worst-case analysis and optimization incorporating operating tolerances	1993	-6.45962175831215	11.664136630055454	1435866
1436331	EDA	voltage-island partitioning and floorplanning under timing constraints	2009	-6.916758751878152	12.45914680470141	1436358
1436508	EDA	efficient reconfiguration algorithms for communication-aware three-dimensional processor arrays	2013	-7.205143158904775	11.69814848247756	1436535
1436562	EDA	a new single-clock flip-clop for half-swing clocking	1999	-6.510849401037756	13.158467521721112	1436589
1437068	EDA	timing control of vlsi based nlogn and crossbar networks	1983	-6.428140750117778	13.02278984063921	1437095
1437138	EDA	a 3d ic bist for pre-bond test of tsvs using ring oscillators	2013	-5.665857351736183	12.658934189765633	1437165
1437151	EDA	physical-aware simulated annealing optimization of gate leakage in nanoscale datapath circuits	2006	-6.582706022472733	13.167513855106012	1437178
1437286	EDA	a novel five-input multiple-function qca threshold gate	2018	-6.964529195378961	13.013687535085785	1437313
1437832	EDA	accurate analog/rf bist evaluation based on svm classification of the process parameters	2014	-5.6500062990615225	11.649231680277236	1437859
1437835	EDA	is your layout-density verification exact?—a fast exact deep submicrometer density calculation algorithm	2008	-6.49391582318928	11.754577067441176	1437862
1438140	EDA	on the design of robust testable cmos combinational logic circuits	1988	-5.430064034053856	11.418283564589705	1438167
1438268	HCI	leap: an accurate defect-free iddq estimator	2001	-5.587594207803013	12.006108297023095	1438295
1438778	Arch	a multi-step approach to the single fault diagnosis of dc-dc switched power converters	2018	-5.374742168999332	11.374510664044099	1438805
1440031	EDA	automatic layout generation for mixed analog-digital vlsi neural chips	1990	-6.822003226399902	11.433853391300351	1440058
1440569	EDA	designing mrf based error correcting circuits for memory elements	2006	-5.626799497402502	13.17406525748492	1440596
1440650	EDA	memmap: technology mapping algorithm for area reduction in fpgas with embedded memory arrays using reconvergence analysis	2004	-6.404812988323685	12.62275082120057	1440677
1441035	EDA	weibull-based analytical waveform model	2003	-6.60136566151809	12.033565398244367	1441062
1441797	EDA	f-fm: fixed-outline floorplanning methodology for mixed-size modules considering voltage-island constraint	2014	-7.036454430295144	11.98239429785099	1441824
1441828	EDA	ir-drop reduction through combinational circuit partitioning	2006	-6.265024315049511	11.91546756355762	1441855
1442042	EDA	analysis of effects of input arrival time variations on on-chip bus power consumption	2008	-6.513843702547767	12.220322730633647	1442069
1442690	EDA	optimal low-power coding for error correction and crosstalk avoidance in on-chip data buses	2015	-6.003920513573679	11.888860055932506	1442717
1442938	EDA	compases: an optimized design for testability scheme to reduce the cost of test application using parallel-serial scan design	2007	-5.844441213781557	11.572949928800444	1442965
1443220	EDA	comprehensive technique for designing and synthesizing tsv fault-tolerant 3d clock trees	2013	-6.613623962231087	12.204595809271975	1443247
1443261	Arch	estimating reliability and throughput of source-synchronous wave-pipelined interconnect	2009	-6.1876948245605226	13.130386817748402	1443288
1443950	EDA	a fast process variation and pattern fidelity aware mask optimization algorithm	2014	-6.728705826798679	12.06805087452319	1443977
1444008	EDA	analysis of propagation delay in 3 - d stacked dram	2012	-5.907090616265366	12.767551496400001	1444035
1445045	EDA	critical path analysis using a dynamically bounded delay model	2000	-6.228461588907634	11.970272837335145	1445072
1445754	EDA	an ann majority logic gate (mlg) using single electron nano-devices	2010	-6.448489408221882	12.946942543867753	1445781
1446224	EDA	gate sizing minimizing delay and area	2011	-6.761962812993624	12.463533195816677	1446251
1446409	EDA	timing optimization by replacing flip-flops to latches	2004	-6.160791479459458	12.566159338808006	1446436
1446588	Arch	a power-efficient multipin ilp-based routing technique	2010	-6.525860497237742	12.698776521562593	1446615
1447385	EDA	sram-based fpgas: testing the embedded ram modules	1999	-5.422235794057337	11.5496184249892	1447412
1447418	EDA	statistical static timing analysis using symbolic event propagation	2007	-6.127165848921456	12.146905781090975	1447445
1447584	EDA	on the testing of hazard activated open defects	2014	-5.470080684200252	11.447682403394177	1447611
1448072	SE	align-encode delay assignment in the case of xor-decompressors: impact of parallel computations	2009	-5.5108754551168095	11.322415799305995	1448099
1448343	EDA	run-time-conscious automatic timing-driven fpga layout synthesis	2004	-5.770142460977125	11.992743242955491	1448370
1448460	EDA	adaptive post-silicon tuning for analog circuits: concept, analysis and optimization	2007	-6.540278195619714	12.42736225200997	1448487
1448615	EDA	spice versus sta tools: challenges and tips for better correlation	2009	-5.523688214190804	12.273822013420142	1448642
1449007	EDA	a low hardware overhead self-diagnosis technique using reed-solomon codes for self-repairing chips	2010	-5.572089439216505	11.482586721597386	1449034
1449105	HCI	a mathematical method for online autotuning of power and energy consumption with corrected temperature effects	2013	-5.751754644619052	12.672055067043955	1449132
1449418	EDA	trends of on-chip interconnects in deep sub-micron vlsi	2006	-6.4574349300763965	13.007494835658715	1449445
1450018	EDA	on reducing peak current and power during test	2005	-5.877537527366129	11.618590413258081	1450045
1450044	EDA	voltage and level-shifter assignment driven floorplanning	2009	-7.088759021829518	12.377097295313128	1450071
1450245	EDA	circuit optimization using scale based sensitivities	2006	-5.919499708887957	12.85267706641952	1450272
1450878	EDA	adaptive low shift power test pattern generator for logic bist	2010	-5.892583787624306	11.889813678009656	1450905
1451369	EDA	transistor reordering for low power cmos gates using an sp-bdd representation	1995	-6.878369595566458	13.067747138351912	1451396
1451588	EDA	improved data compression for serial interconnected network on chip through unused significant bit removal	2006	-5.7784588984729925	11.849561277723366	1451615
1452384	EDA	logic design for printability using opc methods	2006	-6.630192435353657	11.809556158245185	1452411
1452760	EDA	clock skew scheduling in the presence of heavily gated clock networks	2015	-6.705312218806533	12.064262030382581	1452787
1452774	EDA	multiple input transitions in cmos gates	1992	-6.191649119325618	12.177451002531646	1452801
1452810	EDA	vectorless analysis of supply noise induced delay variation	2003	-6.531555116584487	12.51614555420161	1452837
1453093	EDA	utilising dynamic logic for low power consumption in asynchronous circuits	1994	-6.565558369975331	12.825398881620467	1453120
1453205	EDA	a flexibility aware budgeting for hierarchical flow timing closure	2004	-5.744309951117555	12.033960652670865	1453232
1453327	EDA	dft support for launch and capture power reduction in launch-off-capture testing	2012	-5.574146938337664	11.667715730656276	1453354
1453635	EDA	dual-threshold cad framework for subthreshold leakage power aware fpgas	2007	-5.328449492995462	13.096586597479313	1453662
1455678	Arch	power & variability test chip architecture and 45nm-generation silicon-based analysis for robust, power-aware soc design	2009	-6.260980939763391	13.164712423469725	1455705
1456091	SE	intra-cell defects diagnosis	2014	-5.370869784405531	11.908065337300314	1456118
1456392	EDA	synthesis of active-mode power-gating circuits	2012	-6.64618813305985	12.90499261200919	1456419
1456459	EDA	efficient analog circuit synthesis with simultaneous yield and robustness optimization	1998	-6.290429811297449	11.333952892237791	1456486
1457167	EDA	efficient variation-aware statistical dynamic timing analysis for delay test applications	2013	-6.205058600327932	12.377987131963401	1457194
1457293	EDA	a design flow for shaping electromagnetic emissions in micropipeline circuits	2018	-6.102438499356463	12.02404777339762	1457320
1458058	EDA	low transition lfsr for bist-based applications	2005	-5.932045842790194	11.287199885640321	1458085
1458624	EDA	a pre-search assisted ilp approach to analog integrated circuit routing	2015	-6.747560207903137	11.408813866486847	1458651
1458783	EDA	power-aware soc test optimization through dynamic voltage and frequency scaling	2013	-6.3043630924409815	13.044499834943213	1458810
1459011	EDA	smato: simultaneous mask and target optimization for improving lithographic process window	2010	-6.859185955858821	11.942026103140151	1459038
1459018	EDA	a new, flexible and very accurate crosstalk fault model to analyze the effects of coupling noise between the interconnects on signal integrity losses in deep submicron chips	2005	-6.129114195812041	12.503196525966946	1459045
1459114	EDA	latchplanner: latch placement algorithm for datapath-oriented high-performance vlsi designs	2013	-7.034663257905493	11.591240699758098	1459141
1459248	EDA	algorithms for minimizing standby power in deep submicrometer, dual-vt cmos circuits	2002	-6.789672673991669	12.872021289173244	1459275
1459645	EDA	efficient design and analysis of robust power distribution meshes	2006	-7.085981288825656	12.168560001261664	1459672
1460195	Logic	design and simulation of modular 2n to 1 quantum-dot cellular automata (qca) multiplexers	2010	-7.20194893321897	12.5822740422266	1460222
1460496	EDA	crosstalk-aware signal probability-based dynamic statistical timing analysis	2015	-6.494755198733322	12.664984126112142	1460523
1460620	EDA	an approach to dynamic power consumption current testing of cmos ics	1995	-5.540552765868441	12.458329213196937	1460647
1460698	Embedded	built-in self-test for manufacturing tsv defects before bonding	2014	-5.4785748208351	12.400118739735927	1460725
1461025	Visualization	multiplexing schemes in single-electron technology	2006	-6.523232708332875	12.81811985790479	1461052
1461043	EDA	a novel power-managed scan architecture for test power and test time reduction	2008	-6.171639818011077	12.920305283265774	1461070
1461412	EDA	controller resynthesis for testability enhancement of rtl controller/data path circuits	1998	-5.326348773942767	11.383477344610226	1461439
1461581	EDA	resonant tunneling transistor and its application to multiple-valued logic circuits	1995	-6.298368024646655	13.156967625129356	1461608
1461862	EDA	a rewriting approach to replace asynchronous roms with synchronous ones for the circuits with cycles	2012	-6.408556475576097	12.18819110694392	1461889
1462486	EDA	crosstalk noise reduction in synthesized digital logic circuits	2003	-5.75974976736622	12.307460256954851	1462513
1462761	EDA	improving the process variation tolerability of flip-flops for udsm circuit design	2010	-6.066216966090503	12.94886864358994	1462788
1462775	EDA	variability: modeling and its impact on design	2006	-6.039256190281486	13.13309309653859	1462802
1463510	EDA	constructing augmented multimode compactors	2008	-5.776083925471675	11.348106976741233	1463537
1463880	EDA	a new analytical/iterative approach to statistical delay characterization of cmos digital combinational circuits	1995	-6.52864676053324	12.261252938639377	1463907
1463971	EDA	sleep transistor design in 28nm cmos technology	2013	-5.620993767411234	13.158294275777841	1463998
1464251	EDA	impact of parameter variations on finfet faults	2015	-5.655235694005443	12.928570103883915	1464278
1464654	EDA	rapid estimation of the probability of sram failure due to mos threshold variations	2007	-6.370482081847562	12.383115157080256	1464681
1464709	EDA	more effective power-gated circuit optimization with multi-bit retention registers	2014	-6.633414099483769	12.361838133215375	1464736
1464800	EDA	a three-parameters-only mosfet subthreshold current cad model considering back-gate bias and process variation	1997	-6.567022068646878	12.425905958998886	1464827
1464970	EDA	gate-to-channel shorts in bicmos logic gates	1994	-5.591594610503991	12.071193387984069	1464997
1465249	EDA	fast bus waveform estimation at the presence of coupling noise	2008	-6.670771723640325	12.172041187985965	1465276
1465480	EDA	a methodology for optimal test structure design for statistical process characterization and diagnosis	1987	-6.272020988723932	12.06886542252013	1465507
1465634	EDA	dsp datapath synthesis eliminating global interconnect	1993	-6.292086258781303	11.551188421679567	1465661
1465686	EDA	investigation of bti characteristics and its behavior on 10 nm sram with high-k/metal gate finfet technology having multi-vt gate stack	2018	-5.6782095167611155	13.111348861134571	1465713
1465716	EDA	module assignment for pin-limited designs under the stacked-vdd paradigm	2007	-6.693300419787841	12.17812722218148	1465743
1465747	EDA	an eco algorithm for eliminating crosstalk violations	2004	-7.2062554848678015	11.813547557379108	1465774
1466102	EDA	lithography driven layout design	2005	-6.2263840725678214	12.459891558854876	1466129
1466126	EDA	alternate self-shielding for high-speed and reliable on-chip global interconnect	2006	-6.643090510871422	13.10809924756609	1466153
1467454	EDA	interconnect estimation and dlanning for deep submicron designs	1999	-6.94115421494808	11.901713621434812	1467481
1467513	EDA	a design-for-test solution for monolithic 3d integrated circuits	2016	-6.2910703514354465	12.137982709901786	1467540
1467643	EDA	an effective power grid optimization approach for the electromigration reliability	2017	-6.189780575783924	12.938197642927554	1467670
1467792	EDA	statistical timing optimization of combinatorial logic circuits	1993	-6.219121566946376	12.389109090454626	1467819
1467906	EDA	gpu-accelerated small delay fault simulation	2015	-5.629278812155866	12.108217612598875	1467933
1468463	EDA	calculating the probability of timing violation of f/f-controlled paths with timing variations	2016	-6.419170183649408	11.649984349645464	1468490
1468714	EDA	a reconfigurable power-conscious core wrapper and its application to soc test scheduling	2003	-5.517256765329443	12.054624919283487	1468741
1468763	EDA	variation aware cross-talk aggressor alignment by mixed integer linear programming	2015	-6.339441042645483	12.00423998840956	1468790
1468837	Embedded	the derivation and experimental verification of clock synchronization theory	1994	-5.778992620769795	11.849871436957221	1468864
1469136	EDA	efficient techniques for gate leakage estimation	2003	-6.314432452862548	12.433183479739494	1469163
1469186	EDA	application specific transistor sizing for low power full adders	2009	-6.654682970383352	13.134552501389265	1469213
1469449	EDA	optimal crosstalk shielding insertion along on-chip interconnect trees	2007	-6.909136748118928	12.260477844467205	1469476
1469698	EDA	fast dual-graph-based hotspot filtering	2008	-5.511640133100134	11.737890618181204	1469725
1469981	EDA	characterization and design of sequential circuit elements to combat soft error	2008	-5.660618378302844	12.989830657372837	1470008
1470733	EDA	efficient cell-aware fault modeling by switch-level test generation	2016	-5.530713010424122	11.317907177737965	1470760
1471036	EDA	rapid and accurate leakage power estimation for nano-cmos circuits	2011	-6.199926546002411	12.521127002496636	1471063
1472322	EDA	influence of temperature on dynamic fault behavior due to resistive defects in finfet-based srams	2018	-5.605926473120265	13.063455235958893	1472349
1472834	EDA	predictive technology model for nano-cmos design exploration	2006	-5.7685700336465295	13.182217440941608	1472861
1472977	EDA	cmos realization of online testable reversible logic gates	2005	-6.486478550392622	11.842393925467364	1473004
1473181	EDA	performance optimization of latency insensitive systems through buffer queue sizing of communication channels	2003	-7.079874479506178	11.918110431994338	1473208
1473268	EDA	routing path reuse maximization for efficient nv-fpga reconfiguration	2016	-5.966981200998457	12.405201072540988	1473295
1473421	EDA	a new bounding technique for handling arbitrary correlations in path-based ssta	2008	-6.432774141662232	11.940722433169114	1473448
1473837	EDA	thermal driven test access routing in hyper-interconnected three-dimensional system-on-chip	2009	-5.918809287304434	12.669089925334301	1473864
1474119	EDA	resistive opens in a class of cmos latches: analysis and dft	2001	-5.513285111796552	11.824105805159714	1474146
1474268	EDA	thermal-aware test access mechanism and wrapper design optimization for system-on-chips	2008	-6.245668253451848	12.819241668879876	1474295
1474372	SE	a ga-based method for high-quality x-filling to reduce launch switching activity in at-speed scan testing	2009	-5.587172250016093	11.465545062470596	1474399
1474640	SE	assessing the quality level of digital cmos ic's under the hypothesis of non-uniform distribution of fault probabilities	1996	-5.982160499046872	11.666749565630655	1474667
1474865	EDA	design space exploration for field programmable compressor trees	2008	-5.539969917204491	11.768521692855453	1474892
1475371	EDA	asynchronous design: an enabler for flexible microelectronics	2006	-5.349825641867636	12.93665373157234	1475398
1476160	EDA	reliability-driven don't care assignment for logic synthesis	2011	-5.948286385467728	12.06966415140674	1476187
1476262	EDA	constrained signal selection for post-silicon validation	2012	-5.633673482355973	11.471016705092387	1476289
1476281	EDA	a practical approach to crosstalk noise verification of static cmos designs	2000	-5.709554533159954	12.348064126077828	1476308
1476430	EDA	fpga performance optimization via chipwise placement considering process variations	2006	-6.175188731298723	12.961401879654508	1476457
1476992	EDA	realistic-faults mapping scheme for the fault simulation of integrated analogue cmos circuits	1996	-5.543952918210846	12.150239256074688	1477019
1477348	EDA	modeling and testing comparison faults for ternary content addressable memories	2005	-5.580429038464127	11.855703008308506	1477375
1477416	EDA	the ispd-2012 discrete cell sizing contest and benchmark suite	2012	-6.084179085443902	11.988566719816374	1477443
1477449	EDA	total power reduction in cmos circuits via gate sizing and multiple threshold voltages	2005	-7.010318309173012	12.04725940946027	1477476
1477662	EDA	power estimation under user-specified input sequences and programs	1998	-6.100978307460107	11.538394790266327	1477689
1478415	Embedded	soft error tolerant bilbo ff	2010	-6.0814896109027	13.044218254447255	1478442
1478604	HCI	conceptual modelling for information filtering in broadcast interactive video applications	1996	-6.4655644433177	13.044532268259474	1478631
1479035	EDA	using genetic algorithms for hardware core placement and mapping in noc-based reconfigurable systems	2015	-5.959536143326358	11.487116751599471	1479062
1479457	EDA	bandwidth-centric optimisation for area-constrained links with crosstalk avoidance methods	2008	-6.8424153162787436	13.061319267994909	1479484
1479506	EDA	standard cell library evaluation with multiple lithography-compliant verification and improved synopsys pin access checking utility	2017	-6.952195124197747	11.689427582966724	1479533
1480245	EDA	on valid clocking for combinational circuits	1994	-6.413920222659929	11.342746343887294	1480272
1481374	EDA	a study of path delay variations in the presence of uncorrelated power and ground supply noise	2011	-6.28316055217315	12.874835637032636	1481401
1481916	EDA	low power scheduling in high-level synthesis using dual-vth library	2015	-6.432468893124516	12.474345740075492	1481943
1481932	EDA	selective state retention power gating based on gate-level analysis	2014	-5.698522477048808	11.606547685394125	1481959
1482108	EDA	application of genetic algorithm in computing the tradeoffs between power consumption versus delay in digital integrated circuit design	2010	-6.7346511542096055	11.660377506717145	1482135
1482353	EDA	logic with unipolar memristors – circuits and design methodology	2016	-6.881595050176995	13.043013784956837	1482380
1483392	EDA	gpu-accelerated simulation of small delay faults	2017	-5.451266028811848	12.061309926859995	1483419
1483519	EDA	a fast model for analysis and improvement of gate-level circuit reliability	2015	-6.0615248218091535	12.42611611053078	1483546
1484772	EDA	formal reset recovery slack calculation at the register transfer level	2011	-5.750903595503877	11.415685148833141	1484799
1485839	EDA	simultaneous delay and power optimization in global placement	2004	-6.953081709675177	11.992206410702712	1485866
1486730	EDA	delay testing and characterization of post-bond interposer wires in 2.5-d ics	2013	-5.335382269767899	12.273896173996134	1486757
1486774	EDA	on the futility of statistical power optimization	2009	-6.618160478225695	12.142106308738985	1486801
1487558	EDA	scan flip-flops with on-line testing ability with respect to input delay and crosstalk faults	2003	-5.537017739332083	11.298621826689134	1487585
1487710	EDA	low-cost testing of tsvs in 3d stacks with pre-bond testable dies	2013	-5.606530704555402	12.243408358769805	1487737
1488482	EDA	total power optimization by simultaneous dual-vt allocation and device sizing in high performance microprocessors	2002	-6.838376658853155	12.22599942039834	1488509
1488543	EDA	minimum power and area n-tier multilevel interconnect architectures using optimal repeater insertion	2000	-6.498732158159942	12.841581802150653	1488570
1488637	EDA	eliminating data invalidation in debugging multiple-clock chips	2011	-5.334926741048581	11.875138964940342	1488664
1488786	Arch	testing inter-word coupling faults of wide i/o drams	2015	-5.313460423536389	12.148325603380153	1488813
1488992	EDA	numerical estimation of yield in sub-100-nm sram design using monte carlo simulation	2008	-6.364311159233245	12.828188456654994	1489019
1489057	EDA	end-to-end industrial study of retiming	2018	-5.442802378796473	12.117085336752007	1489084
1490016	SE	separate i ddq testing of signal and bias paths in cmos ics for defect diagnosis	1996	-5.453392513317835	12.396367962619147	1490043
1490226	EDA	mixing drivers in clock-tree for power supply noise reduction	2015	-6.875238472820812	13.046670596107385	1490253
1490396	EDA	dual-vdd interconnect with chip-level time slack allocation for fpga power reduction	2006	-6.962930138768468	12.829207167418124	1490423
1490460	EDA	architectural retiming: pipelining latency-constrained circuts	1996	-6.150214394160867	11.629112209130495	1490487
1491277	EDA	estimation of power from module-level netlists	1996	-6.412634306222667	12.431314546915875	1491304
1491816	Arch	an approach to detect negative bias temperature instability (nbti) in ultra-deep submicron technologies	2007	-5.873776326083883	13.176644616382074	1491843
1492090	EDA	switching activity analysis and pre-layout activity prediction for fpgas	2003	-6.203385112694726	11.870744843305607	1492117
1492927	EDA	a technique for high ratio lzw compression	2003	-5.6330023569841705	11.432756147547774	1492954
1493043	EDA	scan based testing of dual/multi core processors for small delay defects	2008	-5.752621724292396	12.143079515206836	1493070
1493503	EDA	fault modelling and accelerated simulation of integrated circuits manufacturing defects under process variation	2013	-6.486017720620782	12.68210199714221	1493530
1494677	EDA	evaluating the reliability of nand multiplexing with prism	2005	-5.37186509067988	12.55037757740257	1494704
1496342	EDA	characterization and analysis of gate-all-around si nanowire transistors for extreme scaling	2011	-5.6452632834633825	13.16364875122927	1496369
1496423	EDA	timing-constrained replacement using spare cells for design changes	2013	-6.532244848204293	12.224534284771881	1496450
1496444	EDA	row based dual-vdd island generation and placement	2014	-7.056619687091468	12.750862811719552	1496471
1496736	EDA	dart: a component-based dram area, power, and timing modeling tool	2014	-5.4436902760194625	13.098776235378635	1496763
1496996	EDA	comparative study of parallel algorithms for 3-d capacitance extraction on distributed memory multiprocessors	2000	-6.313844603211503	12.431900908006035	1497023
1497031	EDA	integration of net-length factor with timing- and routability-driven clustering algorithms	2013	-7.0717154512369715	11.838057438247784	1497058
1497054	EDA	power optimization on mux mapped circuits	2017	-6.333748905448228	11.405974342777483	1497081
1497060	EDA	gate sizing: a general purpose optimization approach	1996	-6.8337437693068575	11.46695335536339	1497087
1497402	Arch	augmenting esd and eos physical analysis with per pin esd and leakage dft	2018	-5.430664273459893	12.937125303324224	1497429
1497791	EDA	topological optimization of plas for yield enhancement	1993	-6.051083096151055	11.820431863529649	1497818
1497872	EDA	mixed-signal fault equivalence: search and evaluation	2011	-5.3452579624371	11.522708063839918	1497899
1497902	EDA	a qca layout design methodology. part i	2018	-6.4664619634442815	12.690903197234144	1497929
1497912	EDA	sensitivity analysis of a radiation immune cmos logic family under defect conditions	1993	-5.783748744864629	12.813717381459195	1497939
1498064	EDA	a design flow for the precise identification of the worst-case voltage drop in power grid analyses	2008	-5.466502863147732	12.4956672612805	1498091
1498476	EDA	diffusion break-aware leakage power optimization and detailed placement in sub-10nm vlsi	2019	-6.298515492434825	13.128095106235092	1498503
1498636	EDA	a memory design in qcas using the squares formalism	1999	-6.514876861413977	11.381112188792088	1498663
1498760	EDA	an adaptive timing-driven layout for high speed vlsi	1990	-6.947380021588639	11.392815395426444	1498787
1499159	EDA	nim-x: a noise index model-based x-filling technique to overcome the power supply switching noise effects on path delay test	2012	-5.8910009711368465	11.970717954588899	1499186
1499226	EDA	test volume and application time reduction through scan chain concealment	2001	-5.6334042576551	11.308366617685952	1499253
1499563	Arch	basing acceptable error-tolerant performance on significance-based error-rate (sber)	2008	-5.403753439005069	12.173897439464866	1499590
1500592	EDA	behavior of stochastic circuits under severe error conditions	2014	-5.431663217565704	12.837880232492529	1500619
1501252	EDA	locality-driven parallel power grid optimization	2009	-7.220277724650216	11.610808263821385	1501279
1501717	EDA	noise-aware on-chip power grid considerations using a statistical approach	2008	-6.25563952025523	12.638297473608404	1501744
1501841	EDA	dynamic power estimation based on switching activity propagation	2017	-5.578874800567752	12.56738400514478	1501868
1501932	EDA	statistical timing based optimization using gate sizing	2005	-6.556195256291139	11.934597944618275	1501959
1501964	EDA	built-in current testing for cmos logic circuits using random patterns	1994	-5.5693025171808515	11.863087973774858	1501991
1502485	EDA	fault model analysis of laser-induced faults in sram memory cells	2013	-5.4249800187750665	12.467504643012285	1502512
1502881	EDA	circuit-level classification and testability analysis for cmos faults	1991	-5.391737498675729	11.55049202843418	1502908
1503494	EDA	catalyst: planning layer directives for effective design closure	2013	-7.0617951245094766	12.168231149577752	1503521
1503542	EDA	embedded deterministic test points	2017	-5.3921833642816726	11.305910380163374	1503569
1503708	EDA	optimized design of interconnected bus on chip for low power	2006	-6.43430876643661	12.500733110277068	1503735
1503962	Arch	microscopic degradation models for advanced technology	2013	-5.365700844852132	12.507365852633967	1503989
1504029	EDA	a synthesis-agnostic behavioral fault model for high gate-level fault coverage	2016	-5.379805083219893	11.320479305654105	1504056
1504434	EDA	delay analysis for current mode threshold logic gate designs	2017	-7.101172818491487	13.179062378627155	1504461
1504579	EDA	fabrication cost analysis for 2d, 2.5d, and 3d ic designs	2011	-5.61224032842485	12.757366702863932	1504606
1504588	EDA	on determining sensitization criterion in an iterative gate sizing process	1999	-6.457896904033087	11.32310314920351	1504615
1504722	SE	concurrent core testing for soc using merged test set and scan tree	2006	-5.6438487687082	11.350821743933404	1504749
1504981	EDA	a siso register circuit tailored for input data with low transition probability	2017	-6.4982733010441365	11.436243876280065	1505008
1505104	EDA	monotonicity constraints on path delays for efficient retiming with localized clock skew and variable register delay	1995	-6.592279246273165	11.352170086570284	1505131
1505236	EDA	bayesian model fusion: a statistical framework for efficient pre-silicon validation and post-silicon tuning of complex analog and mixed-signal circuits	2013	-5.9747218545938034	11.987279477903604	1505263
1505864	HPC	a simplified yield model for sram repair in advanced technology	2018	-5.974751991220748	12.843881027290644	1505891
1506460	EDA	efficient worst-case timing analysis of critical-path delay under workload-dependent aging degradation	2018	-6.143590718282952	12.811990136631525	1506487
1507098	EDA	timing and area optimization for standard-cell vlsi circuit design	1995	-6.688993469215089	11.692804015626733	1507125
1507134	EDA	analytical test buffer design for differential signaling i/o buffers by error syndrome analysis	2005	-5.395172197445885	11.937531137574618	1507161
1507504	EDA	on the use of multiple-valued switch-level algebra to analyze binary mos bridge circuits and dynamic circuits	1992	-7.171736240416924	11.869363127962195	1507531
1507915	EDA	defect-based test optimization for analog/rf circuits for near-zero dppm applications	2009	-5.36803706621225	11.68049738866832	1507942
1508791	EDA	"""a large """"read"""" and """"write"""" margins, low leakage power, six-transistor 90-nm cmos sram"""	2011	-5.747822300387237	13.066736748478235	1508818
1509048	EDA	an ilp-based optimal circuit mapping method for plds	2014	-7.064831650919363	11.773478008488715	1509075
1509920	EDA	design, test & repair methodology for finfet-based memories	2014	-5.453594404194944	12.826094983122804	1509947
1510206	EDA	analysis and modeling of cd variation for statistical static timing	2006	-6.069214046555909	12.349765426594939	1510233
1510754	EDA	leakage power reduction by dual-vth designs under probabilistic analysis of vth variation	2004	-6.384157107083227	12.953960904596677	1510781
1511510	EDA	layout-aware scan chain synthesis for improved path delay fault coverage	2003	-6.228405262453072	11.859548009432595	1511537
1511557	EDA	a sub-threshold noise transient simulator based on integrated random telegraph and thermal noise modeling	2018	-6.294476685540543	12.719416252922427	1511584
1511889	EDA	behavioral model of integrated qubit gates for quantum reversible logic design	2013	-6.7779812887245345	12.589237096152775	1511916
1512155	AI	application of machine learning for optimization of 3-d integrated circuits and systems	2017	-6.862573619555272	11.31439384281218	1512182
1512552	EDA	importance sampled circuit learning ensembles for robust analog ic design	2008	-6.321329995462578	12.300325428509407	1512579
1513038	EDA	statistical thermal modeling and optimization considering leakage power variations	2012	-6.074527207184325	13.045001162816998	1513065
1513240	EDA	dynamic coding technique for low-power data bus	2003	-6.237619343729332	13.115815342598474	1513267
1513356	EDA	adaptive modeling of analog/rf circuits for efficient fault response evaluation	2011	-5.903789039948112	11.697815970595087	1513383
1513447	EDA	energy-aware logic synthesis and technology mapping for mux-based fpgas	2004	-6.563353715712246	12.179285021601034	1513474
1513508	EDA	fault-tolerant 3d clock network	2011	-6.423788817825277	12.329822304836426	1513535
1514179	EDA	coolbist: an effective approach of test power reduction for lbist	2008	-5.489643546392687	12.297236121519948	1514206
1514457	EDA	pattern-driven clock tree routing with via minimization	2010	-7.083462663524895	11.963944635167167	1514484
1514723	EDA	a unified negative-binomial distribution for yield analysis of defect-tolerant circuits	1993	-5.909995798829226	11.749928081881912	1514750
1515318	EDA	skip-scan: a methodology for test time reduction	2016	-5.6517605740538475	11.403324658729384	1515345
1515766	EDA	crosstalk at the dynamic node of domino cmos circuits	2006	-5.86308469568533	12.717105640823107	1515793
1516649	Crypto	arithmetic additive generators of pseudo-exhaustive test patterns	1996	-5.525719944186242	11.532638893683114	1516676
1516654	Robotics	statistical modeling of mos devices for parametric yield prediction	2002	-6.369667994065642	12.4112871175058	1516681
1516860	EDA	on generating tests to cover diverse worst-case timing corners	2005	-6.215293299406179	11.917213981759698	1516887
1516876	EDA	an adaptive path delay fault diagnosis methodology [logic ic testing]	2004	-5.437685473715569	11.596825879399884	1516903
1517815	EDA	static nbti reduction using internal node control	2012	-6.867198129190278	12.527141239806928	1517842
1518551	EDA	accurate estimation of combinational circuit activity	1995	-6.004181297481086	11.741270898383672	1518578
1518696	EDA	requirements for models of achievable routing	2000	-6.688845891784662	11.996063729108405	1518723
1518772	EDA	power estimation of sequential circuits using hierarchical colored hardware petri net modeling	2002	-5.866840881229742	11.33963603215049	1518799
1519052	EDA	testing methods for a write-assist disturbance-free dual-port sram	2014	-5.494792417215988	12.816505610517142	1519079
1519179	EDA	transparent random access memory testing for pattern sensitive faults	1996	-5.535041457030664	11.524482096100881	1519206
1519428	EDA	variability-aware table-based dc model of a dual-gate transistor	2017	-5.714729445310036	12.08529825051481	1519455
1520117	EDA	low-power high-level synthesis for fpga architectures	2003	-6.349462524687429	13.073257324586447	1520144
1520125	SE	area-per-yield and defect level of cascaded tmr for pipelined processors	2011	-5.3786019129347	11.292987700481953	1520152
1521270	EDA	mustard: a coupled, stochastic/deterministic, discrete/continuous technique for predicting the impact of random telegraph noise on srams and drams	2011	-6.038770972919312	12.981018364032808	1521297
1522246	EDA	cell-based leakage power reduction priority (cblprp) optimization methodology for designing soc applications using mtcmos technique	2011	-6.6018227007701205	13.088283192331648	1522273
1522877	EDA	fast and exact transistor sizing based on iterative relaxation	2002	-7.106736890152843	11.532415708756707	1522904
1523034	EDA	robust interconnect communication capacity algorithm by geometric programming	2009	-6.707240344657941	12.072944822377233	1523061
1523585	EDA	low power oriented cmos circuit optimization protocol	2005	-6.9451840106836125	12.054987345855466	1523612
1524031	EDA	investigation and optimization of pin multiplexing in high-level synthesis	2018	-6.050734018827559	11.963833308162256	1524058
1524250	EDA	deltasyn: an efficient logic difference optimizer for eco synthesis	2009	-6.760776948831933	11.510329650094954	1524277
1524544	EDA	novel dynamic gate topology for superpipelines in dsm technologies	2013	-5.824025497840637	12.807714820317795	1524571
1525121	EDA	efficient power model for crossbar interconnects	2005	-6.668823815291699	12.861266653527622	1525148
1525821	EDA	probabilistic design of integrated circuits with correlated input parameters	1999	-6.574761179432159	11.997539405063911	1525848
1526644	EDA	toward a systematic-variation aware timing methodology	2004	-6.095144488687565	12.370802312052104	1526671
1527202	EDA	evaluating the effectiveness of detecting delay defects in the slack interval: a simulation study	2004	-5.622783875161762	11.929629532845066	1527229
1528817	EDA	sensorless estimation of global device-parameters based on fmax testing	2014	-6.293832307746253	12.111253694093227	1528844
1529043	EDA	heat: hierarchical energy analysis tool	1996	-6.462026789986857	11.578286525874255	1529070
1529092	EDA	power optimization with power islands synthesis	2009	-6.790142025400621	12.967117587406928	1529119
1529119	EDA	investigation into yield and reliability enhancement of tsv-based three-dimensional integration circuits	2014	-5.9626396661608725	12.710304218189776	1529146
1529138	Logic	noisy: an electrical noise checker for ulsi	1988	-5.437367403661729	11.932864863032107	1529165
1529613	EDA	analytic models for crosstalk delay and pulse analysis under non-ideal inputs	1997	-6.473550596587528	12.6829321622022	1529640
1530781	EDA	delay-efficient bus encoding techniques	2009	-6.760633707105078	13.137753044433556	1530808
1530930	EDA	test cost reduction by at-speed bisr for embedded drams	2001	-5.5707350522373735	12.733600166891096	1530957
1531122	EDA	bus encoding scheme to eliminate unwanted signal transitions	2006	-6.957774040705901	13.056488631485449	1531149
1531129	EDA	simultaneous scheduling, binding and layer assignment for synthesis of vertically integrated 3d systems	2004	-7.066520769352912	12.049300854102386	1531156
1531179	EDA	${\rm c}\delta{\rm iddq}$: improving current-based testing and diagnosis through modified test pattern generation	2011	-5.442693428930142	11.300229197870715	1531206
1531435	EDA	low power transformation of datapath architectures with cyclic sfgs	2000	-6.129608062863389	11.989338787432803	1531462
1531554	EDA	reducing cross-coupling among interconnect wires in deep-submicron datapath design	1999	-6.903234260621749	13.117934421038258	1531581
1531736	EDA	statistical moment estimation of delay and power in circuit simulation	2010	-6.634432818598406	12.142473696814331	1531763
1532667	Arch	early assessment of leakage power for system level design	2005	-5.835402340313519	12.82633168917269	1532694
1533541	EDA	incremental retiming for fpga physical synthesis	2005	-5.746443537373498	11.45986556003197	1533568
1533918	Arch	a case for exploiting complex arithmetic circuits towards performance yield enhancement	2009	-6.0142541317729545	13.095007166148465	1533945
1534443	EDA	multi-tsv and e-field sharing aware full-chip extraction and mitigation of tsv-to-wire coupling	2015	-6.906579899754576	12.452460434148533	1534470
1534860	EDA	adaptive test elimination for analog/rf circuits	2009	-5.401398189419791	11.428070400958903	1534887
1535149	EDA	3d ic memory bist controller allocation for test time minimization under power constraints	2017	-6.0216044601121785	12.002960200876426	1535176
1535354	EDA	clim: a cross-level workload-aware timing error prediction model for functional units	2018	-5.780871148213628	12.72411856724659	1535381
1535885	EDA	simultaneous layer-aware and region-aware partitioning for 3d ic	2016	-6.846091723160479	12.208783079533665	1535912
1536291	EDA	an asynchronous circuit design with fast forwarding technique at advanced technology node	2008	-5.886889263169005	13.16443419409086	1536318
1536613	EDA	timing path-driven cycle cutting for sequential controllers	2016	-6.596566958965008	11.472979353180609	1536640
1537459	EDA	prediction and reduction of routing congestion	2006	-6.921441882860765	11.806141585039143	1537486
1537570	EDA	an upper bound for 3d slicing floorplans	2002	-6.467440140015953	12.104002277703982	1537597
1540061	EDA	virtualsync: timing optimization by synchronizing logic waves with sequential and combinational components as delay units	2018	-6.358929673481848	12.011360529474404	1540088
1540322	EDA	efficient statistical timing analysis through error budgeting	2004	-6.6873171480448566	12.097527089234465	1540349
1540333	EDA	on applying erroneous clock gating conditions to further cut down power	2011	-5.951896295379848	12.562233781997199	1540360
1540449	Arch	improved yield models for fault-tolerant memory chips	1993	-5.4346926125934605	11.877560403930886	1540476
1540478	EDA	optimal prescribed-domain clock skew scheduling	2012	-7.069952451918057	11.295517889765947	1540505
1540771	EDA	3d thermal-aware floorplanner using a milp approximation	2012	-6.924433597215427	12.013639323178088	1540798
1541360	EDA	analyzing the impact of heterogeneous blocks on fpga placement quality	2014	-6.758680032334532	11.607163309841244	1541387
1542779	EDA	a methodology and algorithms for post-placement delay optimization	1994	-6.869934425341837	11.802413689275658	1542806
1543160	EDA	test and diagnosis of power switches	2014	-5.589156303786403	12.48414670800802	1543187
1543437	Arch	designing and benchmarking of double-row height standard cells	2018	-6.96854682529777	11.582513359361501	1543464
1543905	EDA	tas: an accurate timing analyser for cmos vlsi	1991	-5.981483658868388	11.907998157763007	1543932
1544113	EDA	temperature dependent wire delay estimation in floorplanning	2011	-6.839749025169949	12.440772912204757	1544140
1544253	EDA	optimal power-constrained soc test schedules with customizable clock rates	2012	-6.3733074968020675	12.44771413696574	1544280
1544379	EDA	efficient parametric yield estimation of analog/mixed-signal circuits via bayesian model fusion	2012	-6.541069194276647	12.053988130115856	1544406
1545006	EDA	clock-constrained simultaneous allocation and binding for multiplexer optimization in high-level synthesis	2012	-6.7197368323165145	11.833622145603385	1545033
1546181	EDA	a bdd-based approach to design power-aware on-line detectors for digital circuits	2010	-5.540989944381028	11.937114949623508	1546208
1546479	EDA	efficient computation of current flow in signal wires for reliability analysis	2007	-6.481481948837991	12.565520026603773	1546506
1546661	EDA	design issues in mixed static-domino circuit implementations	1998	-5.709329734891907	13.18204607126077	1546688
1546946	Embedded	statistical device variability and its impact on yield and performance	2007	-5.585287978510587	12.897640697665329	1546973
1546985	EDA	tsv and dft cost aware circuit partitioning for 3d-socs	2012	-6.477626729515129	11.95911632385176	1547012
1547459	EDA	slack allocation and routing to improve fpga timing while repairing short-path violations	2008	-6.682514052804532	12.244695628718905	1547486
1548050	EDA	built-in self test methodology for diagnosis of backend wearout mechanisms in sram cells	2014	-5.691048226805957	12.742098648804955	1548077
1548188	EDA	testable designs of multiple precharged domino circuits	2007	-5.776210805484389	12.766017983689053	1548215
1548830	EDA	high-diagnosability online built-in self-test of fpgas via iterative bootstrapping	2005	-5.393653406507962	11.331257854282196	1548857
1548943	EDA	analysis of timing failures due to random ac defects in vlsi modules	1985	-5.506804809610559	11.930205052888198	1548970
1549162	EDA	hapl: heterogeneous array of programmable logic using selective mask patterning	2014	-6.082877194632487	12.589920495694676	1549189
1549240	EDA	closed-loop modeling of power and temperature profiles of fpgas	2009	-6.240822660324879	12.955066018578313	1549267
1549457	EDA	reconfiguration of one-time programmable fpgas with faulty logic resources	1999	-5.645970453918247	11.56045809057662	1549484
1550044	EDA	automated scan chain division for reducing shift and capture power during broadside at-speed test	2008	-5.755173630213398	11.304714222849483	1550071
1550189	EDA	design rules for quantum-dot cellular automata	2011	-5.85438922714222	11.582418862674967	1550216
1550251	EDA	a new uncertainty budgeting based method for robust analog/mixed-signal design	2012	-6.720664966442228	12.029378223168488	1550278
1550261	EDA	methodology for low power test pattern generation using activity threshold control logic	2007	-5.6795932291336015	11.43318552863228	1550288
1551064	EDA	repeater insertion in power-managed vlsi systems	2011	-6.4754673229967405	13.144369809550865	1551091
1551066	EDA	power reduction via separate synthesis and physical libraries	2011	-6.767604506575607	12.858380534051832	1551093
1551888	EDA	an algorithm for diagnosing transistor shorts using gate-level simulation	2009	-5.3982213009339866	11.49002303968992	1551915
1551938	EDA	impact evaluation of logic blocks configuration on fpga's soft error rate estimation	2016	-5.53497802243529	12.638773314252605	1551965
1552367	EDA	a new transistor folding algorithm applied to an automatic full-custom layout generation tool	2004	-7.106780954695642	11.555604934981694	1552394
1552965	EDA	adaptive-learning-based importance sampling for analog circuit dppm estimation	2015	-5.301729852253397	11.52939577959892	1552992
1553208	EDA	designing alternative fpga implementations using spatial data from hardware resources	2006	-6.671449930238906	12.329495220014605	1553235
1553346	EDA	a graph based algorithm for optimal buffer insertion under accurate delay models	2001	-7.125949509433478	11.734209332048945	1553373
1553363	EDA	codsim -- a combined delay fault simulator	2003	-5.668222602710783	12.265129109671689	1553390
1554365	EDA	net-length-based routability-driven power-aware clustering	2011	-6.93088446504073	12.484604083571913	1554392
1554921	EDA	design to avoid the over-gate-driven effect on esd protection circuits in deep-submicron cmos processes	2004	-5.784423244992971	12.7138026158639	1554948
1555043	EDA	pete: a device/circuit analysis framework for evaluation and comparison of charge based emerging devices	2009	-5.509491919137889	12.88312472763194	1555070
1555478	EDA	a practical low-power nonregular interconnect design with manufacturing for design approach	2012	-6.79006558576095	12.241908102674856	1555505
1556308	EDA	selective hardening in early design steps	2008	-5.5724886837043055	11.931720032884359	1556335
1556891	EDA	voltage island-driven floorplanning	2007	-7.053443207129607	12.568124178220156	1556918
1556922	EDA	a new area and shape function estimation technique for vlsi layouts	1988	-7.105942464034692	11.394453730585644	1556949
1557520	EDA	early planning for clock skew scheduling during register binding	2007	-6.867565010071106	11.862793268033533	1557547
1557569	EDA	test wrapper and test access mechanism co-optimization for system-on-chip	2001	-6.106047824344041	11.66148628155799	1557596
1557808	Theory	the fundamental primitives with fault-tolerance in quantum-dot cellular automata	2018	-5.596457199881924	12.900539791780545	1557835
1558218	EDA	current testing in dynamic cmos circuits	1995	-5.51126288582343	11.907867139432321	1558245
1560183	EDA	powerplay-fast dynamic power estimation based on logic simulation	1991	-6.042389252820316	11.764487969542305	1560210
1560242	Arch	novel sat-based invariant-directed low-power synthesis	2015	-5.791947577987421	12.7419500882017	1560269
1560802	EDA	automated design flow for diode-based nanofabrics	2006	-6.895202480085605	12.33915188334347	1560829
1560924	EDA	configurable logic operations using hybrid crs-cmos cells	2018	-6.479351179386639	12.716385597884054	1560951
1561174	EDA	svm-based routability-driven chip-level design for voltage-aware pin-constrained ewod chips	2015	-6.610092761787263	12.617368659087338	1561201
1561307	EDA	maximum effective distance of on-chip decoupling capacitors in power distribution grids	2006	-7.067104643357284	12.918924606971142	1561334
1562468	EDA	a variation-aware taylor expansion diagram-based approach for nano-cmos register-transfer level leakage optimization	2011	-5.642129049678746	11.82835671343343	1562495
1562778	EDA	statistical clock skew modeling with data delay variations	2001	-6.563791435133967	12.784394463321716	1562805
1562779	EDA	true crosstalk aware incremental placement with noise map	2004	-6.978159166832566	12.124290077680927	1562806
1562892	EDA	a method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach	1996	-5.915590301366786	11.528580836831804	1562919
1563380	HPC	yield improvement for 3d wafer-to-wafer stacked ics using wafer matching	2015	-5.519604844902843	12.585547807185266	1563407
1563800	EDA	on accurate modeling and efficient simulation of cmos opens	1993	-5.479973173861141	11.798081105468492	1563827
1563802	EDA	analytical yield prediction considering leakage/performance correlation	2006	-6.3650965379335265	12.721880614442199	1563829
1564042	EDA	an efficient and accurate algorithm for computing rc current response with applications to em reliability evaluation	2016	-6.433209051479663	12.308419659488564	1564069
1564168	EDA	a novel reconfigurable wrapper for testing of embedded core-based socs and its associated scheduling algorithm	2002	-5.602497796385324	11.9720128245414	1564195
1564787	HPC	power-optimal encoding for dram address bus (poster session)	2000	-6.349771522081928	12.865080436677955	1564814
1564941	EDA	design and optimization of cmos ota with gm/id methodology using ekv model for rf frequency synthesizer application.	2005	-5.517387340693928	12.814083548197178	1564968
1565407	EDA	an efficient technique for leakage current estimation in nanoscaled cmos circuits incorporating self-loading effects	2010	-6.597127267202139	12.976464881244555	1565434
1566060	EDA	min-max placement for large-scale timing optimization	2002	-6.984508625070622	11.568248430212133	1566087
1566449	EDA	practical repeater insertion for low power: what repeater library do we need?	2004	-6.807770118139385	12.685570300835707	1566476
1566903	EDA	a virtual cmos library approach for east layout synthesis	1999	-6.049203094878937	11.466139426962714	1566930
1566954	EDA	ds-lfsr: a bist tpg for low switching activity	2002	-5.998134181368724	11.461941883609786	1566981
1567051	EDA	wave steering in yadds: a novel non-iterative synthesis and layout technique	1999	-6.868843244853992	12.91266166231534	1567078
1567265	EDA	charge-sharing models for switch-level simulation	1987	-5.546293130322166	12.18028489306726	1567292
1567672	EDA	chip layout optimization using critical path weighting	1984	-6.464053047994804	11.882756974827016	1567699
1567927	EDA	relative scheduling under timing constraints: algorithms for high-level synthesis of digital circuits	1992	-6.808274323012045	11.623020064433351	1567954
1568365	EDA	test data compression using alternating variable run-length code	2011	-5.795157466038692	11.44635664069409	1568392
1568412	Arch	irregularly shaped voltage islands generation with hazard and heal strategy	2015	-7.0531973288160374	12.077360049165087	1568439
1568506	EDA	a methodology for statistical estimation of read access yield in srams	2008	-5.734776904633375	13.13185306460752	1568533
1568679	EDA	sram in hold-operation: modeling the interaction of soft-errors and switching power-supply noise	2012	-6.332776252373582	13.018424808433654	1568706
1569312	EDA	minimizing peak power in synchronous logic circuits	2007	-6.352270550627991	13.086686641310182	1569339
1569458	EDA	worst-case performance prediction under supply voltage and temperature variation	2010	-6.262792901243049	13.13186738726228	1569485
1569534	EDA	design exploration of graphene-fet based ring-oscillator circuits: a test-bench for large-signal compact models	2015	-5.9737464725936995	13.072251198726425	1569561
1569689	EDA	gate replacement techniques for simultaneous leakage and aging optimization	2009	-6.221286405607014	13.126809159933028	1569716
1569915	EDA	fa-stac: a framework for fast and accurate static timing analysis with coupling	2006	-6.609919238447369	11.883225215807993	1569942
1570402	EDA	a detailed characterization of errors in logic circuits due to single-event transients	2015	-5.848508213793787	13.122851074504288	1570429
1570642	EDA	improvements in high-coverage and low-power lbist	2015	-5.760476044871616	11.786588769431331	1570669
1571530	EDA	yield prediction of high performance pipelined circuit with respect to delay failures in sub-100nm technology	2005	-6.246848294069985	12.580492574752238	1571557
1572105	EDA	design rule optimization of regular layout for leakage reduction in nanoscale design	2008	-6.377077824573081	13.010170880205353	1572132
1572487	EDA	design optimization considering guiding template feasibility and redundant via insertion for directed self-assembly	2017	-7.227384690783235	11.71272244108267	1572514
1572876	EDA	integrated gate and wire sizing at post layout level	2007	-7.059960165177249	11.960508157161447	1572903
1573468	EDA	yield enhancement for 3d-stacked memory by redundancy sharing across dies	2010	-5.557415666812498	12.589649340443408	1573495
1573631	EDA	power optimization of asynchronous circuits through simultaneous vdd and vth assignment and template sizing	2008	-6.665205474633318	12.736099463824315	1573658
1574514	EDA	a tale of two nets: studies of wirelength progression in physical design	2006	-5.362210454657267	11.820947415038376	1574541
1574605	EDA	test time minimisation in scan compression designs using dynamic channel allocation	2016	-5.418636421971139	11.797192493220283	1574632
1574835	Logic	robust and efficient quantum-dot cellular automata synchronous counters	2017	-7.155312194206254	12.878194074906121	1574862
1575156	EDA	ambipolar double-gate fet binary-decision- diagram (am-bdd) for reconfigurable logic cells	2011	-6.716044469272131	12.729612489651634	1575183
1575367	EDA	investigation of sram using bti-aware statistical compact models	2013	-6.364227110310984	12.933265311906073	1575394
1575859	EDA	retlab: a fast design-automation framework for arbitrary ret networks	2014	-6.789591943627279	11.483431744227598	1575886
1575953	EDA	an efficient timing and clock tree aware placement flow with multibit flip-flops for power reduction	2017	-6.647202718268628	13.157516803540453	1575980
1576297	EDA	ritual: performance driven placement algorithm for small cell ics	1991	-6.899629640184831	11.687428237997556	1576324
1576778	EDA	advanced cell modeling techniques based on polynomial expressions	2003	-6.483245353965037	12.109295295481855	1576805
1577438	EDA	on process-aware 1-d standard cell design	2010	-6.538536603569348	11.857894225078118	1577465
1577669	EDA	efficient signal selection using fine-grained combination of scan and trace buffers	2013	-5.65984170820383	11.700110476122356	1577696
1577675	EDA	dynamic diagnosis for defective reconfigurable single-electron transistor arrays	2017	-5.518044262274567	12.230750603590353	1577702
1578225	EDA	a high-efficiency strongly self-checking asynchronous datapath	2004	-5.680250499001082	12.765903671460894	1578252
1578319	SE	a statistical approach to characterizing the reliability of systems utilizing hbt devices	2004	-5.7033997885200725	11.565096930316226	1578346
1578908	EDA	an efficient and scalable sta tool with direct path estimation and exhaustive sensitization vector exploration for optimal delay computation	2011	-5.953567249157867	11.528331481611296	1578935
1578940	EDA	transistor level timing analysis considering multiple inputs simultaneous switching	2007	-5.935802097293243	11.895930485329462	1578967
1579137	EDA	ui-timer: an ultra-fast clock network pessimism removal algorithm	2014	-6.108287070619885	11.812319445738414	1579164
1579539	EDA	floorplanning in modern fpgas	2007	-6.987203850765733	11.53085559701092	1579566
1579969	EDA	body bias voltage computations for process and temperature compensation	2008	-6.304585355868476	12.989004648520256	1579996
1580386	EDA	geostatistical-inspired metamodeling and optimization of nano-cmos circuits	2012	-6.378677802945633	12.112742059605855	1580413
1580540	EDA	post-processing of clock trees via wiresizing and buffering for robust design	1996	-6.851660819141573	12.523691315166072	1580567
1581339	EDA	low normalized energy derivation asynchronous circuit synthesis flow through fork-join slack matching for cryptographic applications	2016	-6.575716981476062	12.434702926277936	1581366
1581877	EDA	framework for statistical design of a flip-flop	2009	-5.654731196329403	12.977081032089396	1581904
1581980	EDA	thermal aware test scheduling for stacked multi-chip-modules	2010	-6.254153163836522	12.973048910215411	1582007
1582853	EDA	replication for logic bipartitioning	1997	-6.485660123077516	11.344188451776109	1582880
1583831	EDA	vhdl-based modelling approach for the digital simulation of 4-phase adiabatic logic design	2018	-5.6214617416116335	12.077324452184383	1583858
1584881	EDA	dprouter: a fast and accurate dynamic-pattern-based global routing algorithm	2007	-6.965653080139372	11.538799156870713	1584908
1585470	EDA	flip-flop clustering based trace signal selection for post-silicon debug	2017	-5.453677594246559	11.3365197493502	1585497
1585606	EDA	scalable approach for power droop reduction during scan-based logic bist	2017	-5.53718105478725	11.484658746607304	1585633
1585635	EDA	mazenoc: novel approach for fault-tolerant noc routing	2012	-7.133240031434123	11.68216209472411	1585662
1585720	EDA	a novel intensity based optical proximity correction algorithm with speedup in lithography simulation	2007	-6.793570604111839	11.839967275523666	1585747
1585991	EDA	aging and leakage tradeoff in vlsi circuits	2015	-6.1812028102657175	13.14994689953292	1586018
1586654	Embedded	synthesis scheme for low power designs with multiple supply voltages by tabu search	2004	-6.684922621410693	12.507999533176232	1586681
1588608	Arch	efficient post-silicon validation via segmentation of process variation envelope — global vs local variations	2014	-6.074833717787379	11.9241813334719	1588635
1588623	EDA	the ispd global routing benchmark suite	2008	-7.026786686961708	11.636200597883107	1588650
1588636	EDA	parametric hierarchy recovery in layout extracted netlists	2012	-5.946108695774906	11.717434887421744	1588663
1588804	EDA	cb-power: a hierarchical cell-based power characterization and estimation environment for static cmos circuits	1997	-6.798424709623204	12.864858781254759	1588831
1588974	EDA	test-wrapper optimisation for embedded cores in through-silicon via-based three-dimensional system on chips	2011	-5.95876264921467	12.25030287292501	1589001
1589195	EDA	power estimation starategies for a low-power security processor	2005	-5.981211880569268	12.7790927950665	1589222
1589254	EDA	characterization of total chip leakage using inverse (reciprocal) gamma distribution	2006	-6.131200320857125	12.696015489417428	1589281
1589523	EDA	a methodology for characterization of large macro cells and ip blocks considering process variations	2008	-5.938064067973205	12.660029803171295	1589550
1589863	EDA	a high-level synthesis method for simultaneous placement and scheduling considering data communication delay	2002	-6.625639886375476	12.130933132217466	1589890
1590076	EDA	a routing-aware ils design technique	2011	-5.834228360775041	11.457847966313153	1590103
1590096	EDA	accurate estimation of sram dynamic stability	2008	-6.330988460746564	12.400684632116894	1590123
1590244	EDA	a highly-guided x-filling method for effective low-capture-power scan test generation	2006	-5.660323819809188	11.348104798249164	1590271
1590324	EDA	register binding-based rtl power management for control-flow intensive designs	2004	-6.293052784603269	12.807213211748538	1590351
1590456	EDA	a reconfigurable architecture for hybrid cmos/nanodevice circuits	2006	-6.678015488201733	13.196809760002576	1590483
1590734	EDA	variation-aware circuit macromodeling and design based on surrogate models	2011	-6.302354022941231	12.112208016208491	1590761
1591146	EDA	approximate computation of signal characteristics of on-chip rc interconnect trees	1994	-6.820256076266938	12.372927387339852	1591173
1591171	Arch	characterization of the impact of interconnect design on the capacitive load driven by a global clock distribution	2005	-5.6737956020201255	12.832434311755573	1591198
1591353	Vision	advanced integration of variability and degradation in rram spice compact models	2017	-5.305321210038668	12.969303901595232	1591380
1591703	EDA	analysis and design of energy and slew aware subthreshold clock systems	2011	-6.6355050445412695	12.906721701031275	1591730
1592473	EDA	low peak power atpg for n-detection test	2009	-5.892390116314537	11.969668664090555	1592500
1592666	EDA	minimizing the number of process corner simulations during design verification	2015	-5.333494147580649	12.31830204389513	1592693
1592750	Robotics	hardware/software partitioning of core-based systems using pulse coupled neural networks	2007	-6.598391815002931	11.406118781337273	1592777
1593558	EDA	a study on the use of parallel wiring techniques for sub-20nm designs	2014	-7.019976410443679	12.112200491680206	1593585
1593947	EDA	a low area on-chip delay measurement system using embedded delay measurement circuit	2010	-5.589201856452757	12.273017158437009	1593974
1594298	EDA	power-aware fpga routing fabrics and design tools	2010	-6.549711844005634	12.736729194316581	1594325
1594326	EDA	process variation robust clock tree routing	2005	-6.7644468110116796	12.411102728108428	1594353
1595131	EDA	predicting electromigration mortality under temperature and product lifetime specifications	2016	-5.824579025168103	12.89245695290833	1595158
1595332	Arch	fpga routing architecture: segmentation and buffering to optimize speed and density	1999	-7.026853816862902	12.372961642809894	1595359
1595604	EDA	lithography hotspot detection: from shallow to deep learning	2017	-6.055863494985778	11.795918659300106	1595631
1595660	EDA	impact of time-dependent variability on the yield and performance of 6t sram cells in an advanced hk/mg technology	2015	-6.3178014407194825	13.06856423820048	1595687
1596624	Crypto	test strategy sensitivity to defect parameters	1997	-5.548615248309312	12.046079353793518	1596651
1597555	EDA	design and synthesis of programmable logic block with mixed lut and macrogate	2009	-6.617268371201567	11.98922727040994	1597582
1597632	EDA	gate sizing in the presence of gate switching activity and input vector control	2013	-6.917285357899139	12.35711576873376	1597659
1597667	EDA	a test partitioning technique for scheduling tests for thermally constrained 3d integrated circuits	2014	-5.4139116902387805	12.39500122669148	1597694
1597696	EDA	the role of long and short paths in circuit performance optimization	1992	-6.70713052914688	11.957327678202477	1597723
1597720	EDA	a 90nm 8×16 fpga enhancing speed and yield utilizing within-die variations	2007	-6.036459282325128	13.098276319239734	1597747
1598033	EDA	interconnect design methods for memory design	2004	-7.143638950170736	11.75100155448973	1598060
1598169	EDA	interconnect area, delay and area-delay optimization for multi-level signaling on-chip bus	2010	-6.858410394378171	13.064100037925394	1598196
1598234	EDA	defect clustering-aware spare-tsv allocation for 3d ics	2015	-6.659812567144488	12.094431571056194	1598261
1598947	EDA	dead via minimization by simultaneous routing and redundant via insertion	2010	-6.688177847309619	11.91280233279243	1598974
1599046	EDA	through silicon via placement and mapping strategy for 3d mesh based network-on-chip	2014	-6.3171590030230185	12.165390298935414	1599073
1599058	EDA	double-via insertion enhanced x-architecture clock routing for reliability	2010	-6.8965035030898445	11.847673077760332	1599085
1599157	EDA	statistical estimation of dominant physical parameters for leakage variability in 32 nanometer cmos, under supply voltage variations	2012	-6.280982859449486	13.041257750332024	1599184
1599190	EDA	impact of capacitance correlation on yield enhancement of mixed-signal/analog integrated circuits	2008	-6.1131154460875345	12.868792474831707	1599217
1599312	EDA	testing skew and logic faults in soc interconnects	2008	-5.439259974715692	12.236964728603072	1599339
1599600	EDA	a floorplan-based planning methodology for power and clock distribution in asics	1999	-6.155303087870069	12.357131935200126	1599627
1599751	EDA	single event crosstalk shielding for cmos logic	2009	-5.7354938574108365	12.778494792351408	1599778
1600775	EDA	tutorial on congestion prediction	2007	-5.762564829302276	11.817425925521134	1600802
1601403	Mobile	hardware/firmware co-design in an 8-bits microcontroller to solve the system-level esd issue on keyboard	1999	-5.364868867180152	13.187208259036364	1601430
1601634	EDA	efficiency analysis of importance sampling in deep submicron stt-ram design using uncontrollable industry-compatible model parameter	2015	-6.55971059656863	12.604135608258181	1601661
1602260	EDA	crest-a current estimator for cmos circuits	1988	-6.481532054775959	11.687936448428571	1602287
1602281	EDA	estimation of average switching activity in combinational and sequential circuits	1992	-5.924749967380079	11.333026120662439	1602308
1602517	EDA	optimized design of parallel carry-select adders	2011	-6.219707358220735	11.633961523444295	1602544
1602733	EDA	reem: failure/non-failure region estimation method for sram yield analysis	2014	-6.487859799873749	12.160645048255725	1602760
1602837	EDA	coupling-aware minimum delay optimization for domino logic circuits	2001	-6.514869803848123	12.303488995235044	1602864
1603171	EDA	efficient algorithms for multilevel power estimation of vlsi circuits	2005	-6.2571246582632245	12.273290799474669	1603198
1603254	EDA	a placement methodology for robust clocking	2007	-6.1608721836640346	12.614221757617537	1603281
1603665	EDA	evaluation and optimization of replication algorithms for logic bipartitioning	1999	-6.50999300166141	11.355926048800912	1603692
1604453	EDA	a cnfet-based characterization framework for digital circuits	2011	-6.1130567463393275	11.728571775929264	1604480
1604672	EDA	simultaneous statistical delay and slew optimization for interconnect pipelines	2006	-6.428145274311528	12.6413965881364	1604699
1605436	EDA	a parametric approach for handling local variation effects in timing analysis	2009	-6.220849992004847	12.18139373877015	1605463
1605970	EDA	minimizing inter-clock coupling jitter	2003	-6.228196770737924	12.777336069515595	1605997
1606551	EDA	supply and threshold voltage optimization for temperature variation insensitive circuit performance: a comparison	2006	-6.479814039051599	12.882252462888804	1606578
1607883	EDA	accurate clock mesh sizing via sequential quadraticprogramming	2010	-7.210958429322525	11.537240185162773	1607910
1607973	EDA	multi-supply voltage (msv) driven soc floorplanning for fast design convergence	2016	-6.945623283355463	12.346605097240088	1608000
1608600	EDA	soft error estimation and mitigation of digital circuits by characterizing input patterns of logic gates	2014	-5.9068777475038114	12.915476800283948	1608627
1609347	EDA	leakage models for high-level power estimation	2018	-6.22947651257116	12.862756755917163	1609374
1609564	EDA	parallel two step random walk algorithm to analyze vlsi power grid networks	2015	-6.711608935101066	12.254947749162405	1609591
1610056	EDA	on-chip thermal optimisation by whitespace reallocation using a constrained particleswarm optimisation algorithm	2010	-6.59053964348525	12.918889119356074	1610083
1610644	EDA	analysis of actual fault mechanisms in cmos logic gates	1976	-5.689394047306192	12.006858469121394	1610671
1610889	EDA	structural-based power-aware assignment of don't cares for peak power reduction during scan testing	2006	-5.758455930409911	12.018408986833318	1610916
1612277	EDA	crosstalk analysis in nanometer technologies	2006	-6.092760469082784	12.708269405241802	1612304
1612404	EDA	crosstalk and power reduction using bus encoding in rc coupled vlsi interconnects	2010	-6.6752205658891715	13.006391767791257	1612431
1612865	EDA	efficient identification of crosstalk induced slowdown targets	2004	-5.5823567089869215	11.495107855232794	1612892
1612870	Embedded	symmetric transparent on-line bist of word-organized memories with binary adders	2015	-5.331419726606598	11.925363383211465	1612897
1612964	EDA	extrinsic and intrinsic evolution of multifunctional combinational modules	2006	-6.165423146311661	12.985510881906546	1612991
1613005	EDA	state space modeling for sub-threshold sram stability analysis	2012	-6.416203343717249	12.401362373319891	1613032
1613088	EDA	transistor sizing for low power cmos circuits	1996	-7.021562317299866	12.504458469207377	1613115
1613113	EDA	computing the entire active area/power consumption versus delay trade-off curve for gate sizing with a piecewise linear simulator	1994	-6.984221308126543	11.466853325735428	1613140
1613281	EDA	optimising bandwidth over deep sub-micron interconnect	2002	-7.062632113863508	12.433417034347947	1613308
1613686	EDA	built-in clock skew system for on-line debug and repair	2008	-5.816389766174974	12.461624085168413	1613713
1613956	EDA	physical aware clock skew rescheduling	2007	-6.940501733197894	12.30140129097489	1613983
1614213	EDA	a performance driven logic synthesis system using delay estimator	1994	-5.3821943615705505	11.664055405420196	1614240
1615019	EDA	time budgeting in a wireplanning context	2003	-7.212541608178668	11.489196380139374	1615046
1615154	EDA	techniques for fast circuit simulation applied to power estimation of cmos circuits	1995	-6.59026349722284	11.98029138864527	1615181
1615490	EDA	integrated circuits' characterization for non-normal data in semiconductor quality analysis	2017	-5.734160596376923	11.618806875136832	1615517
1615984	EDA	a testing technique for ulsi memory with on-chip voltage down converter	1992	-5.3922114306368	12.606616082487678	1616011
1616562	EDA	optimal logic architecture and supply voltage selection method to reduce the impact of the threshold voltage variation on the timing	2011	-5.515357028458807	12.26882749792834	1616589
1616735	EDA	an integrated design flow for a via-configurable gate array	2004	-6.251848302079322	11.884315127803204	1616762
1616768	EDA	a methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance	2000	-6.1004665446330035	12.986313743064684	1616795
1617203	EDA	a method to estimate cross-section of circuits at rtl levels	2017	-5.5000137773097455	12.29168418598912	1617230
1617922	EDA	low power testing by test vector ordering with vector repetition	2004	-6.056250484294442	11.761897854949037	1617949
1619248	EDA	exploring duty cycle distortions along signal paths in fpgas (abstract only)	2014	-5.486609155584039	13.055617253193159	1619275
1619421	EDA	electromigration-aware local-via allocation in power/ground tsvs of 3-d ics	2017	-6.880855155252224	12.564640501680536	1619448
1620426	EDA	power delivery in 3d packages: current crowding effects, dynamic ir drop and compensation network using sensors	2016	-6.062038821508535	13.133805774733268	1620453
1620521	SE	probabilistic balancing of fault coverage and test cost in combined built-in self-test/automated test equipment testing environment	2004	-5.539624874529633	11.565585745710564	1620548
1621153	EDA	transistor sizing in cmos circuits	1987	-6.0184848879529165	11.675294816219749	1621180
1621597	EDA	blasys: approximate logic synthesis using boolean matrix factorization	2018	-6.5705097000415735	11.421136356278186	1621624
1622057	EDA	buffer sizing and polarity assignment in clock tree synthesis for power/ground noise minimization	2011	-7.102226324318724	12.30237795167792	1622084
1622260	Arch	analysis of the effect of lut size on fpga area and delay using theoretical derivations	2005	-5.986358598511652	11.841585726881778	1622287
1622922	Embedded	soft-error tolerant datapath synthesis considering adjacency constraint between components	2016	-6.167543833015065	12.428463553188246	1622949
1623177	SE	a floorprint-based defect tolerance for nano-scale application-specific ic	2009	-5.306612360175074	12.687186907406756	1623204
1623524	EDA	pseudo-exhaustive word-oriented dram testing	1995	-5.739104585764326	11.332244027755479	1623551
1623658	EDA	minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization	2003	-6.945374373264094	12.46568384854524	1623685
1624056	EDA	a fast thermal aware placement with accurate thermal analysis based on green function	2012	-6.882848596911564	12.449997129689677	1624083
1624090	EDA	statistical power analysis for high-performance processors	2009	-6.329674642742537	12.57786827882948	1624117
1624343	EDA	data dependence of delay distribution for a planar bus	2008	-6.327447242232741	11.597795621624167	1624370
1625055	EDA	leakage modeling for devices with steep sub-threshold slope considering random threshold variations	2014	-6.4706909796219385	12.761946211284544	1625082
1625330	EDA	tight integration of timing-driven synthesis and placement of parallel multiplier circuits	2004	-6.714546274073776	11.698926718671972	1625357
1625796	EDA	fast and energy-frugal deterministic test through test vector correlation exploitation	2002	-5.78953213482093	11.491898242834035	1625823
1625939	HPC	rent exponent prediction methods	2000	-6.69109956068924	11.79713457366367	1625966
1626304	EDA	a gate-delay model focusing on current fluctuation over wide range of process-voltage-temperature variations	2013	-6.49019007941043	12.467800744802814	1626331
1626377	EDA	reconfigurable circuit design based on arithmetic logic unit using double-gate cntfets	2014	-5.3102956221112	12.432154738417635	1626404
1626425	EDA	a methodolgy for characterizing cell testability	1997	-5.3835431329317425	11.883500476454008	1626452
1626459	EDA	reduction of power dissipation during scan testing by test vector ordering	2007	-5.71201659377348	11.322157895128012	1626486
1626562	EDA	co-optimization of fault tolerance, wirelength and temperature mitigation in tsv-based 3d ics	2016	-6.093689762101125	12.831802277131837	1626589
1626903	EDA	accurate tsv number minimization in high-level synthesis	2011	-6.813535835363532	12.0363279259224	1626930
1627008	EDA	reducing signal timing variations in inter-core busses	2010	-7.086325765126977	12.05342590530724	1627035
1627495	EDA	pomr: a power-aware interconnect optimization methodology	2005	-7.091862004354431	12.230766363691494	1627522
1627894	EDA	diagnosis of interconnect full open defects in the presence of fan-out	2011	-5.418591769730351	12.137942071039813	1627921
1628166	EDA	a pattern compaction technique for power estimation based on power sensitivity information	2001	-6.3571991564376855	11.90366590434145	1628193
1628183	EDA	peak power reduction in low power bist	2000	-6.55060970208696	12.51602831948357	1628210
1628577	EDA	stable: stress-aware boolean matching to mitigate bti-induced snm reduction in sram-based fpgas	2018	-5.981409647507192	11.943873918735713	1628604
1629088	EDA	timing analysis for nmos vlsi	1983	-5.653948350988308	12.014871411367777	1629115
1629126	EDA	practical ilp-based routing of standard cells	2016	-7.077032308036644	11.694756169965489	1629153
1629334	EDA	physical synthesis onto a layout fabric with regular diffusion and polysilicon geometries	2011	-6.705107626004568	11.851082714346525	1629361
1630385	EDA	variation-aware geometric programming models for the clock network buffer sizing problem	2014	-6.9544563435002615	12.070942691945325	1630412
1630910	EDA	hyper-graph based partitioning to reduce dft cost for pre-bond 3d-ic testing	2011	-5.95599028820247	12.173740596945965	1630937
1630985	Embedded	flash memory cell: parametric test data reconstruction for process monitoring	2005	-6.146297050458286	12.090052382267412	1631012
1631323	EDA	an accurate and efficient estimation of switching noise in synchronous digital circuits	2004	-6.320736395277506	11.995517854316162	1631350
1631406	EDA	a testing scheme for crosstalk faults based on the oscillation test signal	2002	-5.737092970046732	11.566913734232635	1631433
1631651	EDA	motion estimation performance models with application to hardware error tolerance	2007	-5.351029438595047	12.138405540904818	1631678
1631865	EDA	a simple via duplication tool for yield enhancement	2001	-5.3582549010870615	12.389482111217413	1631892
1632392	EDA	dfm/dfy practices during physical designs for timing, signal integrity, and power	2007	-5.6809863953134965	12.885749196467032	1632419
1632685	EDA	an algorithm for calculating correlation coefficients between elmore interconnect delays	2006	-6.57555049082142	12.152390856830888	1632712
1632749	EDA	retiming and clock scheduling to minimize simultaneous switching	2004	-6.819876535380615	12.885237350144072	1632776
1633113	EDA	a test time theorem and its applications	2013	-6.603548855565121	13.182207535412	1633140
1633355	EDA	multi-stack optimization for data-path chip (microprocessor) layout	1989	-6.565990742576218	11.851622848322144	1633382
1635690	EDA	handling reconvergent paths using conditional probabilities in combinatorial logic netlist reliability estimation	2010	-5.8212391936436925	11.441525411529536	1635717
1635737	EDA	estimating circuit delays in fpgas after technology mapping	2015	-5.395730238017088	12.113683035311901	1635764
1636042	EDA	a stimulus-free graphical probabilistic switching model for sequential circuits using dynamic bayesian networks	2006	-6.188322653639928	11.33419677838423	1636069
1637275	EDA	test session oriented built-in self-testable data path synthesis	1998	-6.126744035595985	11.41730479652447	1637302
1638072	HCI	analysis of errors in estimating wearout characteristics of time-dependent dielectric breakdown using system-level accelerated life test	2017	-5.820606281482192	13.136647874225158	1638099
1638429	EDA	a fast and accurate multi-cycle soft error rate estimation approach to resilient embedded systems design	2010	-5.363632380353174	12.867251352056744	1638456
1638672	EDA	a scan disabling-based bast scheme for test cost reduction	2011	-5.526939610384008	11.51932932545676	1638699
1638848	EDA	efficient switching activity simulation under a real delay model using a bitparallel approach	1999	-5.948912716687193	11.802367241806259	1638875
1638871	EDA	switch-level simulation and the pass transistor exor gate	1988	-5.776637855668102	11.57664483157326	1638898
1639517	EDA	a fast word-level statistical estimator of intra-bus crosstalk	2004	-7.199781706507157	12.230499807007492	1639544
1639719	EDA	small-delay defects detection under process variation using inter-path correlation	2012	-5.714990565449541	12.49693426016879	1639746
1640494	EDA	upper/lower boundary estimation of package interconnect parasitics for chip-package co-design	2007	-6.436248641834693	12.534333539226456	1640521
1641394	Arch	reliability-constrained die stacking order in 3dics under manufacturing variability	2013	-5.984263498424183	12.839618669758112	1641421
1641917	EDA	layout-aware illinois scan design for high fault coverage coverage	2010	-6.036799495114804	11.558801567233493	1641944
1641966	Arch	tunelogic: post-silicon tuning of dual-vdd designs	2009	-6.08463694774766	12.823997398034171	1641993
1642425	EDA	state-sensitive x-filling scheme for scan capture power reduction	2008	-5.730565012551283	11.55900773019844	1642452
1642776	EDA	process influence on product cdm esd performance	2003	-5.3751742937773335	12.734933476262546	1642803
1642982	EDA	a methodology for switching activity based io powerpad optimisation	2006	-6.702755033837639	12.050920500802322	1643009
1643059	EDA	accounting for systematic errors in approximate computing	2017	-7.226977989654744	13.097446509846584	1643086
1643518	EDA	rejuvenation of nanoscale logic at nbti-critical paths using evolutionary tpg	2015	-5.68831002727139	13.076765441979262	1643545
1643531	EDA	substrate noise optimization in early floorplanning for mixed signal socs	2004	-6.302683344231527	12.199942033644293	1643558
1643532	EDA	dynamic flip-flop conversion: a time-borrowing method for performance improvement of low-power digital circuits prone to variations	2015	-6.580983182994755	12.885076830809805	1643559
1643626	EDA	mossim: a switch-level simulator for mos lsi	1981	-5.5715138005943725	11.521725996011384	1643653
1643814	EDA	an interactive yield estimator as a vlsi cad tool	1993	-6.135467349252187	11.773418784656124	1643841
1643954	EDA	electromigration and parasitic-aware ilp router for analog and rf circuits	2018	-6.596237380688269	12.472228592493165	1643981
1645187	EDA	statistical timing analysis and criticality computation for circuits with post-silicon clock tuning elements	2015	-6.068175689955613	12.431875926903125	1645214
1645550	EDA	a search algorithm for the worst operation scenario of a cross-point phase-change memory utilizing particle swarm optimization	2018	-6.498246054168472	12.96250422228743	1645577
1645714	EDA	dynamic noise margin: definitions and model	2004	-6.221524567797955	13.06036520868324	1645741
1645875	ML	fault localization using time resolved photon emission and stil waveforms	2003	-5.52533621089654	12.239389313824768	1645902
1646143	EDA	routability-driven repeater block planning for interconnect-centricfloorplanning	2001	-7.027961605789838	11.691795789518213	1646170
1646210	EDA	standard cell library characterization for finfet transistors using bsim-cmg models	2015	-6.3983533000225625	13.193940789440758	1646237
1647247	EDA	controllability-driven power virus generation for digital circuits	2007	-5.836994870414817	11.671329640063881	1647274
1647365	EDA	design dependent process monitoring for back-end manufacturing cost reduction	2010	-5.6088932560679945	12.537745892792218	1647392
1647546	EDA	analyzing and predicting the impact of cad algorithm noise on fpga speed performance and power	2012	-5.549270198582059	11.406583304816566	1647573
1648120	EDA	on the determination of threshold voltages for cmos gates to facilitate test pattern generation and fault simulation	1998	-5.657541869256983	11.900909697382524	1648147
1648366	EDA	modeling the effects of systematic process variation of circuit performance	2001	-5.849799181012776	12.825084921993794	1648393
1648461	EDA	embedded instruments for enhancing dependability of analogue and mixed-signal ips	2015	-5.305253871524943	12.29987162843386	1648488
1648968	EDA	measurement techniques and interconnect estimation	2000	-5.88899848763307	12.77219922915138	1648995
1649027	EDA	rtl synthesis with physical and controller information	1997	-5.355944276339662	12.40203354435927	1649054
1649153	EDA	extreme delay sensitivity and the worst-case switching activity in vlsi circuitsy	1995	-6.313090458352328	11.671177726751974	1649180
1649426	EDA	leveraging partially enhanced scan for improved observability in delay fault testing	2009	-5.516957288525964	11.508080626490493	1649453
1650012	Arch	modeling within-die spatial correlation effects for process-design co-optimization	2005	-6.2702865509510275	12.626023570228051	1650039
1650095	Theory	contributions to vlsi computational complexity theory from bounds on current density	1986	-7.171230093177138	11.791809511431547	1650122
1650166	EDA	low power sequential circuit design by using priority encoding and clock gating	2000	-7.0079053927203345	13.073712517055773	1650193
1650223	EDA	critical path selection for performance optimization	1993	-6.816740027899487	11.590644756339662	1650250
1650239	EDA	incremental partitioning-based vectorless power grid verification	2005	-6.8199181697016975	11.663670857204194	1650266
1650282	EDA	on synthesizing memristor-based logic circuits with minimal operational pulses	2018	-6.737701092290941	12.943913081804292	1650309
1651059	EDA	nbti and power reduction using an input vector control and supply voltage assignment method	2017	-6.578079631841389	13.141955925940936	1651086
1651407	EDA	low-power weighted pseudo-random bist using special scan cells	2004	-6.161222549412041	11.73199958691411	1651434
1651675	EDA	a triple-point model for circuit-level reliability analysis	2018	-6.082228324622487	11.954471480451398	1651702
1651986	EDA	techniques to address increased dimensionality of asic library design	2006	-5.514070310223267	12.162165736213643	1652013
1652063	EDA	large-scale statistical performance modeling of analog and mixed-signal circuits	2012	-6.424399930059078	11.808413549321306	1652090
1652264	EDA	victim alignment in crosstalk-aware timing analysis	2007	-6.362579374873165	11.918772312782226	1652291
1652854	Arch	subthreshold leakage power distribution considering within-die and die-to-die p-t-v variations	2004	-6.4327705250664255	12.940743814290194	1652881
1652892	EDA	analytical thermal placement for vlsi lifetime improvement and minimum performance variation	2007	-6.6324508055847025	12.747281015250126	1652919
1653543	EDA	a silicon-validated methodology for power delivery modeling and simulation	2012	-6.006696119780591	13.058178796751616	1653570
1653702	EDA	timing eco optimization using metal-configurable gate-array spare cells	2012	-6.5635168850984575	12.216414432346642	1653729
1654096	EDA	retiming of circuits with single phase transparent latches	1991	-5.539437989452844	11.528852994591103	1654123
1654233	EDA	formal test point insertion for region-based low-capture-power compact at-speed scan test	2016	-5.7616652646624384	11.749375506324085	1654260
1654664	EDA	explicit modeling of control and data for improved noc router estimation	2012	-5.7888007668863555	12.751424098046364	1654691
1655206	EDA	current testable design of resistor string dacs	2006	-5.572912057512128	11.564401268043625	1655233
1655389	EDA	coupling-aware length-ratio-matching routing for capacitor arrays in analog integrated circuits	2013	-6.9825385646093725	12.514668203386915	1655416
1655735	EDA	variance reduction and outliers: statistical analysis of semiconductor test data	2005	-5.775425294777279	11.479064739849514	1655762
1656146	SE	study of read recovery dynamic faults in 6t srams and method to improve test time	2010	-5.5398382090110285	12.255703679725167	1656173
1656191	EDA	rumble: an incremental timing-driven physical-synthesis optimization algorithm	2008	-6.984102156374874	11.890555447097846	1656218
1656423	EDA	exploiting rotational symmetries for improved stacked yields in w2w 3d-sics	2011	-5.3780969464279345	12.63892132485363	1656450
1656596	EDA	gate-level register relocation in generalized synchronous framework for clock period minimization	2007	-6.6574396957048405	11.56968853027218	1656623
1657446	EDA	post-placement power optimization with multi-bit flip-flops	2010	-6.601554334018688	12.610192500955224	1657473
1657486	EDA	ddr2 dram output timing optimization	2006	-5.390754161311519	12.699762309445047	1657513
1657780	EDA	digital logic	1997	-6.697304374470316	12.52887505292767	1657807
1657835	EDA	one-sided static noise margin and gaussian-tail-fitting method for sram	2014	-6.407782733765982	12.91486663611997	1657862
1658239	EDA	a statistical framework for post-fabrication oxide breakdown reliability prediction and management	2013	-6.0462433067628085	13.180806270201035	1658266
1658391	Embedded	electromigration failure rate of redundant via	2018	-5.950621283389983	12.113157920381315	1658418
1658489	EDA	short path padding with multiple-vt cells for wide-pulsed-latch based circuits at ultra-low voltage	2017	-6.86862528600718	12.554170129803726	1658516
1658541	EDA	a fast approach for static timing analysis covering all pvt corners	2011	-6.409399682477144	11.904846853385642	1658568
1658873	EDA	clock buffer and wire sizing using sequential programming	2006	-6.957344975947825	12.099781558105828	1658900
1658879	EDA	an algorithm for functional verification of digital ecl circuits	1995	-6.520242731395063	12.583400128956356	1658906
1659206	EDA	experience in critical path selection for deep sub-micron delay test and timing validation	2003	-5.882605863405877	11.580083044238448	1659233
1659278	EDA	design based yield improvements (dbyi)	2003	-5.322597549157237	12.659869099633006	1659305
1659711	EDA	planar cmos to multi-gate layout conversion for maximal fin utilization	2014	-6.83506811169797	11.726181937888715	1659738
1660320	Embedded	fault-driven reconfiguration algorithm for processor arrays	2017	-5.342385858629392	12.048603579149216	1660347
1660567	EDA	behavioral synthesis of fault secure controller/datapaths based on aliasing probability analysis	2000	-5.440317951120627	11.60053063726146	1660594
1660944	Arch	a heuristic for reducing dynamic power dissipation in clocked sequential designs	2007	-6.935635868287853	12.3759361791761	1660971
1661189	EDA	a high-performance droplet routing algorithm for digital microfluidic biochips	2008	-7.161194872869498	11.836683253896586	1661216
1661615	EDA	iddq current dependency on test vectors and bridging resistance	1999	-5.496807805799085	12.040931640868894	1661642
1661761	EDA	multi-mode toggle random access scan to minimize test application time	2017	-5.8914607163793855	11.882550046595686	1661788
1661813	EDA	efficient testing of sram with optimized march sequences and a novel dft technique for emerging failures due to process variations	2005	-5.516984360954038	12.995265069555971	1661840
1662064	EDA	electrical optimization of plas	1985	-6.715723482663656	12.354912667084914	1662091
1662377	EDA	modeling and analysis of path delay faults in vlsi circuits: a statistical approach	2003	-5.7293542232506045	11.389125697727106	1662404
1662395	EDA	efficient statistical timing analysis using deterministic cell delay models	2015	-6.91356408733022	12.131969425636651	1662422
1662401	EDA	direct-coupled transistor logic circuitry	1958	-5.492614538689223	11.744096814675254	1662428
1662702	Logic	completion detection in dual-rail asynchronous systems by current-sensing	2013	-5.580458738264326	12.384550835950424	1662729
1663405	EDA	a partial redundant fault-secure high-level synthesis algorithm for rdr architectures	2013	-5.613143008446841	12.332412684121078	1663432
1664497	EDA	type-matching clock tree for zero skew clock gating	2008	-6.802300651918823	12.734145265556819	1664524
1664813	EDA	low cost test point insertion without using extra registers for high performance design	2009	-5.6509613310477125	11.286892422183586	1664840
1664935	EDA	interconnect simple, accurate and statistical models using on-chip measurements for calibration	1999	-6.3815575284570185	12.111268578978967	1664962
1664997	EDA	design sensitivity of single event transients in scaled logic circuits	2011	-5.914556994685423	12.804822078961456	1665024
1665153	Vision	a fast temperature-aware fixed-outline floorplanning framework using convex optimization	2017	-6.928334864315231	12.466132471642457	1665180
1665346	EDA	an extended metastability simulation method for synchronizer characterization	2012	-5.829556185974893	12.24316491207644	1665373
1665458	EDA	clock tree synthesis considering slew effect on supply voltage variation	2014	-7.020024845684972	12.422806956254592	1665485
1665468	EDA	charge sharing aware ncl gates design	2013	-5.559724420613335	12.898171732239854	1665495
1665755	EDA	simultaneous functional and timing eco	2011	-6.423791587769437	11.365731751840608	1665782
1666098	EDA	performance optimization of pipelined logic circuits using peripheral retiming and resynthesis	1993	-6.8726917727982855	11.443275532841305	1666125
1666403	EDA	direct transistor-level layout for digital blocks	2001	-6.9840087731000375	11.730262908568404	1666430
1666583	EDA	path delay test generation for domino logic circuits in the presence of crosstalk	2003	-6.196467788902068	11.619465159594753	1666610
1666925	EDA	simultaneous partitioning and signals grouping for time-division multiplexing in 2.5d fpga-based systems	2018	-7.165052190078567	11.711404854414484	1666952
1666961	EDA	variation-aware multimetric optimization during gate sizing	2009	-6.769040496670897	12.421046174705156	1666988
1666974	EDA	bounded adjacent fill for low capture power scan testing	2008	-5.9451257620168985	11.655842689282913	1667001
1667658	EDA	the design of asynchronous microprocessor based on optimized ncl_x design-flow	2009	-5.618940155640988	11.649253793481533	1667685
1668072	EDA	variability in advanced nanometer technologies: challenges and solutions	2009	-5.299352657489079	12.745267270907572	1668099
1668107	EDA	lookup table based discrete gate sizing for delay minimization with modified elmore delay model	2015	-6.819285105960053	11.501303903924722	1668134
1668200	EDA	simulation of set faults in a voltage controlled oscillator	2012	-5.36417409138556	12.080326035883214	1668227
1668883	EDA	modeling and forecasting of manufacturing variations (embedded tutorial)	2001	-5.597659978955674	12.840574802466454	1668910
1669039	EDA	lut-based fpga technology mapping for reliability	2010	-5.375379597291507	11.524695634761033	1669066
1669380	EDA	power optimization of combinational circuits by input transformations	2002	-6.7279387535376625	11.795035030427833	1669407
1669943	EDA	delay prediction for technology-independent logic equations	1992	-5.767486793243082	12.435422416711173	1669970
1670021	HCI	crosstalk effect minimization for encoded busses	2003	-6.436104243900858	12.985786844018278	1670048
1670279	EDA	degradation-aware analog design flow for lifetime yield analysis and optimization	2009	-5.897220666199548	12.857087717535546	1670306
1670813	EDA	enhancement of clock delay faults testing	2011	-5.429485286236401	11.372186243165267	1670840
1671245	EDA	a path based modeling approach for dynamic power estimation	2007	-5.847044894358943	12.921121375423017	1671272
1671472	EDA	functional correlation analysis in crosstalk induced critical paths identification	2001	-6.0465485691309775	12.050627416905527	1671499
1671503	EDA	optimized signature-based statistical alternate test for mixed-signal performance parameters	2006	-5.661201786454947	11.324521877891982	1671530
1671577	EDA	variation-aware placement with multi-cycle statistical timing analysis for fpgas	2010	-6.214031662381135	12.677616824023273	1671604
1671974	EDA	on the complexity of graph cuboidal dual problems for 3-d floorplanning of integrated circuit design	2009	-7.140822097843043	11.44973876355558	1672001
1672374	EDA	combined topological and functionality-based delay estimation using a layout-driven approach for high-level applications	1992	-6.570920692322444	11.98791217141384	1672401
1673006	EDA	axdnn: towards the cross-layer design of approximate dnns	2019	-5.666591109683187	12.901962478369315	1673033
1673149	EDA	retiming sequential circuits with multiple register classes	1999	-6.501510103556429	11.916717386054744	1673176
1673816	EDA	accurate and analytical statistical spatial correlation modeling for vlsi dfm applications	2008	-6.812268363727519	12.081953363544171	1673843
1674706	EDA	bus optimization for low power in high-level synthesis	2003	-7.018193721149862	12.243368679488757	1674733
1674762	EDA	a probabilistic method to determine the minimum leakage vector for combinational designs	2006	-6.902083594692908	12.235230036002813	1674789
1674898	EDA	scan-in and scan-out transition co-optimization through modelling generalized serial transformations	2008	-5.9393030960555055	11.998120756478533	1674925
1676021	EDA	a study on impact of aggressor de-rating in the context of multiple crosstalk effects in circuits	2009	-6.202705494148258	11.906120332543	1676048
1676792	EDA	efficient sensitivity-based capacitance modeling for systematic and random geometric variations	2011	-6.533632341611903	12.173444207414525	1676819
1677821	EDA	stochastic circuit reliability analysis	2011	-6.257104337736988	12.694714022758438	1677848
1678071	EDA	lut-based fpga technology mapping under arbitrary net-delay models	1994	-6.926340801551201	11.29429355640718	1678098
1678284	EDA	power-delay optimization in mcml tapered buffers	2008	-6.8347781572517885	13.113199931457364	1678311
1678313	EDA	dynamic threshold delay characterization model for improved static timing analysis	2014	-6.257876639329566	12.033383559739633	1678340
1679328	EDA	architecture and optimization of associative memories used for the implementation of logic functions based on nanoelectronic 1s1r cells	2018	-6.650716431230401	12.482376810243982	1679355
1679397	EDA	capturing post-silicon variation by layout-aware path-delay testing	2013	-6.034133111902572	12.485709269586751	1679424
1679773	EDA	performance-constrained voltage assignment in multiple supply voltage soc floorplanning	2009	-6.405669684202684	12.82532221968123	1679800
1680088	EDA	pessimism reduction in crosstalk noise aware sta	2005	-6.114454770491805	11.84859146190166	1680115
1680334	EDA	application of artificial neural networks to statistical analysis and nonlinear modeling of high-speed interconnect systems	2007	-6.48374725216365	12.14140899991266	1680361
1680390	EDA	testing complementary pass-transistor logic circuits	2001	-5.549700342965959	11.875677211606044	1680417
1680741	SE	hierarchical probablistic diagnosis of mcms on large-area substrates	1996	-5.330208551435001	11.604357439103095	1680768
1681362	EDA	minimum current consumption transition time optimization methodology for low power cts	2015	-6.827459361880381	12.866502925153144	1681389
1681390	EDA	accurate estimation of the worst-case delay in statistical static timing analysis (ipsj transactions on system lsi design methodology vol.1)	2008	-6.708605055055653	12.13460599203367	1681417
1681502	EDA	a supply current testable register string dac of decoder type	2011	-5.714321673067004	11.94574265770792	1681529
1682842	EDA	3d ic floorplanning: automating optimization settings and exploring new thermal-aware management techniques	2012	-6.757984157329401	12.413347631759295	1682869
1682845	Arch	using sparse crossbars within lut	2001	-6.605206244999516	12.509825058626998	1682872
1683556	EDA	designing 3d test wrappers for pre-bond and post-bond test of 3d embedded cores	2011	-5.852479606420508	12.493201409875832	1683583
1683846	EDA	cell replication and redundancy elimination during placement for cycle time optimization	1999	-6.432664030815103	12.139735489013677	1683873
1684038	EDA	a robust eco engine by resource-constraint-aware technology mapping and incremental routing optimization	2011	-7.094616401564433	11.557007338252767	1684065
1684322	EDA	on achieving maximal chain diagnosis resolution through test pattern selection	2016	-5.331399368685878	11.296199873617706	1684349
1684938	EDA	a new functional fault model for fpga application-oriented testing	2002	-5.336252399767245	11.788278460028467	1684965
1686371	EDA	an investigation of power delay trade-offs on powerpc circuits	1997	-6.2029130672457775	12.46605743208616	1686398
1686966	EDA	an effecient level-shifter floorplanning method for multi-voltage design	2011	-7.1223286270669774	12.341572327703506	1686993
1687190	EDA	technology mapping for reliability enhancement in logic synthesis	2005	-5.458856310884834	12.00955580589071	1687217
1687243	Arch	extending jtag for testing signal integrity in socs	2003	-5.301335418897416	12.091791574787655	1687270
1687409	EDA	power estimation under uncertain delays	1998	-6.3719894166324496	12.349572145712903	1687436
1687823	EDA	pre-bond testing of weak defects in tsvs	2014	-5.369971685764696	12.417041327480804	1687850
1688210	EDA	tunefpga: post-silicon tuning of dual-vdd fpgas	2008	-6.004913971538304	12.903432838940835	1688237
1688893	EDA	an efficient low-power binding algorithm in high-level synthesis	2002	-6.916345422045182	11.577175638249498	1688920
1689155	EDA	extending kernighan-lin partitioning heuristic for application mapping onto network-on-chip	2014	-6.910607037661365	11.382917454130492	1689182
1689226	EDA	on generating high quality tests based on cell functions	2015	-5.403806776126472	11.31849028636405	1689253
1689371	Arch	a microarchitecture for a superconducting quantum processor	2018	-5.674023856915271	12.092522708739564	1689398
1690043	SE	immediate neighbor difference iddq test (indit) for outlier identification	2003	-5.440266754856995	11.520701233676204	1690070
1690234	EDA	application of specific delay window routing for timing optimization in fpga designs	2015	-6.897596473410852	11.83215033112308	1690261
1690293	EDA	lissajous based mixed-signal testing for n-observable signals	2006	-5.299199792228001	11.559019802379627	1690320
1690310	EDA	jogm: a cmos cell layout style using jogged transistor gates	1993	-6.8199231007838685	11.802472607224074	1690337
1691259	EDA	circuit design of routing switches	2002	-6.982707807802613	12.92512183664686	1691286
1691334	EDA	hls-l: high-level synthesis of high performance latch-based circuits	2009	-6.569257556751496	12.954349595313115	1691361
1691496	EDA	modeling on-chip variations in digital circuits using statistical timing analysis	2010	-5.9937984757678375	12.163781512280094	1691523
1691698	EDA	efficient spatial pattern analysis for variation decomposition via robust sparse regression	2013	-6.824525317728852	12.046045940461815	1691725
1692251	EDA	facing the defect characterization and localization challenges of bridge defects on a submicronic technology (45 nm and below)	2010	-5.56208445756919	12.446065113256404	1692278
1693241	Visualization	on-chip in-place measurements of vth and signal/substrate response of differential pair transistors	2012	-5.657362514254385	12.877875918171457	1693268
1693289	EDA	a case study of mixed-signal integrated circuit testing: an application of current testing using the upper limit and the lower limit	1994	-5.325915196260711	11.751488570748265	1693316
1693581	EDA	a multiple delay simulator for mos lsi circuits	1980	-5.589306911108464	11.561413661040785	1693608
1693857	EDA	optimisation of ivy bridge topography	2017	-7.007067310232505	12.215543133063168	1693884
1694600	EDA	probabilistic transfer matrices in symbolic reliability analysis of logic circuits	2008	-5.9173430709526835	11.429179687678488	1694627
1695036	EDA	incremental and on-demand random walk for iterative power distribution network analysis	2009	-7.105810893728182	12.180444575806375	1695063
1695279	EDA	variation-aware placement for fpgas with multi-cycle statistical timing analysis	2010	-6.188025018270362	12.683477860983446	1695306
1695320	Vision	a parallel simulated annealing approach for floorplanning in vlsi	2009	-6.629892412557285	11.741324792486699	1695347
1695378	EDA	real-time reconfigurable linear threshold elements and some applications to neural hardware	2003	-6.936511531227333	13.042877036538231	1695405
1695524	EDA	simultaneous clock buffer sizing and polarity assignment for power/ground noise minimization	2009	-7.19986134044805	12.360704969820581	1695551
1696578	Arch	statistical static timing analysis flow for transistor level macros in a microprocessor	2010	-6.1768260775418	12.537012897147074	1696605
1696586	EDA	a methodology for the automatic design of operational amplifiers including yield optimization	2013	-6.485208355535906	11.903162056662138	1696613
1696695	EDA	temperature-centric reliability analysis and optimization of electronic systems under process variation	2015	-6.29203084525305	12.418444561971587	1696722
1697291	EDA	statistical timing for parametric yield prediction of digital integrated circuits	2003	-5.994305491038611	12.237063850258082	1697318
1697330	ML	automatic analog layout retargeting for new processes and device sizes	2003	-6.621566566092406	11.457806418267696	1697357
1697498	EDA	analog layout placement retargeting using satisfiability modulo theories	2017	-6.615087450350531	11.560959318685784	1697525
1697523	EDA	scheduling and module assignment for reducing bist resources	1998	-5.628804359495797	11.733695343252931	1697550
1697562	Theory	an rtn variation tolerant sram screening test design with gaussian mixtures approximations of long-tail distributions	2014	-6.066490755150238	12.678813474485484	1697589
1698036	EDA	on detecting delay anomalies introduced by hardware trojans	2016	-5.817105841699518	12.462381487041336	1698063
1698302	EDA	statistical static timing analysis with conditional linear max/min approximation and extended canonical timing model	2006	-6.5688564068247	11.820406708500473	1698329
1698492	EDA	a compact physical via blockage model	2000	-6.987679132818157	11.935588837373285	1698519
1698755	EDA	toward stochastic design for digital circuits - statistical static timing analysis	2004	-5.7959877307817225	12.910563944777858	1698782
1699285	EDA	leopard: a logical effort-based fanout optimizer for area and delay	1999	-7.221861033417495	11.410156299079244	1699312
1699381	EDA	compas - compressed test pattern sequencer for scan based circuits	2005	-5.727648704291375	11.305311752039554	1699408
1699431	EDA	post optimization of a clock tree for dynamic clock tree power reduction in 45 nm and below technology nodes	2014	-5.632160833352574	12.324888933075593	1699458
1699708	Arch	transistor sizing: how to control the speed and energy consumption of a circuit	2004	-6.192697523582405	12.107703152185652	1699735
1699803	Arch	exploring the voltage divider approach for accurate memristor state tuning	2017	-6.331616472817	12.8915784321101	1699830
1699876	EDA	an integrated layout system for sea-of-gates module generation	1991	-6.874640757678697	11.49031226525958	1699903
1699895	EDA	an adaptive test for parametric faults based on statistical timing information	2009	-5.755592064339335	12.169837536616187	1699922
1700004	EDA	using transition test to understand timing behavior of logic circuits on ultrasparctm t2 family	2009	-5.569522394759642	12.50764218297812	1700031
1700308	EDA	a unified discrete gate sizing/cell library optimization method for design and analysis of delay minimized cmos and bicmos circuits	1994	-6.857917867961723	12.67109985972534	1700335
1700455	EDA	a study of routability estimation and clustering in placement	2009	-7.1034715368206385	11.479336634118885	1700482
1700760	EDA	levelized low cost delay test compaction considering ir-drop induced power supply noise	2011	-5.937471124772978	12.312552063098162	1700787
1701160	EDA	statistical timing analysis considering spatial correlations using a single pert-like traversal	2003	-6.564983521258384	11.76286146215244	1701187
1701328	EDA	synthesis of majority and minority networks and its applications to qca, tpl and set based nanotechnologies	2005	-7.1197251804352994	12.866440581374176	1701355
1702122	Theory	a new analytical model of set latching probability for circuits experiencing single- or multiple-cycle single-event transients	2014	-6.19762352829213	12.939790269603375	1702149
1702307	EDA	performance optimization by track swapping on critical paths utilizing random variations for fpgas	2008	-6.554726313897121	13.056085298638813	1702334
1702891	EDA	finding dicing plans for multiple project wafers fabricated with shuttle mask	2008	-6.783892923424357	11.472160269298909	1702918
1703313	EDA	a technique for pull-up transistor folding	1988	-7.214196918271416	11.620870216311346	1703340
1703314	EDA	minimal period retiming under process variations	2004	-6.650834664365554	12.265742853302374	1703341
1703800	EDA	analog automatic test pattern generation for quasi-static structural test	2009	-5.424038448601092	11.484417690145015	1703827
1703871	EDA	a bayesian-based process parameter estimation using iddq current signature	2012	-6.244399227541076	12.107681812733535	1703898
1705239	EDA	electrically driven optical proximity correction based on linear programming	2008	-6.695352195351587	12.388751865068135	1705266
1705612	EDA	clock mesh framework	2012	-6.462272531165812	12.197745473239713	1705639
1705670	EDA	behavioral synthesis of data-dominated circuits for minimal energy implementation	2005	-6.567596543280107	12.851618266448119	1705697
1705749	EDA	statistical static performance analysis of asynchronous circuits considering process variation	2009	-6.310335478636638	12.368109487103643	1705776
1705904	EDA	self-heating burn-in pattern generation based on the genetic algorithm incorporated with a back-like procedure	2015	-5.990239603541593	11.326483668346464	1705931
1705918	EDA	on reducing test power, volume and routing cost by chain reordering and test compression techniques	2010	-6.337426747880358	11.990239239450608	1705945
1705951	HCI	increasing fault tolerance to multiple upsets using digital sigma-delta modulators	2005	-5.6815906748508045	11.980203011256473	1705978
1706044	EDA	hierarchical timing-critical paths analysis in sequential circuits	2018	-5.376169652243738	12.523056568459106	1706071
1706467	EDA	temperature dependent test scheduling for multi-core system-on-chip	2011	-6.123811889692058	12.59135400892374	1706494
1706584	EDA	an oscillation-based test structure for timing information extraction	2012	-5.9591739368994165	12.512974282779096	1706611
1706725	EDA	post-layout logic duplication for synthesis of domino circuits with complex gates	2005	-6.511501633027555	11.998223193564598	1706752
1706969	EDA	nocic: a spice-based interconnect planning tool emphasizing aggressive on-chip interconnect circuit methods	2004	-5.304151915884597	12.771552543012858	1706996
1707230	EDA	design of self-checking circuits using dcvs logic: a case study	1992	-5.419483451857258	12.05696156153038	1707257
1708653	EDA	multi-valued logic test access mechanism for test time and power reduction	2015	-6.548434688797412	12.525227109001696	1708680
1709225	EDA	design of compact and high speed, totally self checking cmos checkers for m-out-of-n codes	1997	-5.639580221772277	11.373590789385519	1709252
1709697	EDA	low voltage testing for interconnect opens under process variations	2012	-5.668057696934781	12.388392256385204	1709724
1710421	EDA	power supply selective mapping for accurate timing analysis	2005	-5.943137301536182	13.084763563708673	1710448
1711153	EDA	optimal vector selection for low power bist	1999	-5.435186679828516	12.742261434463662	1711180
1711755	EDA	power supply noise reduction for at-speed scan testing in linear-decompression environment	2009	-5.735747142185586	11.554918434576258	1711782
1711789	EDA	perfomance improvement with dedicated transistor sizing for mosfet and finfet devices	2014	-6.88461232152216	12.976690616538939	1711816
1712065	EDA	an efficient transistor optimizer for custom circuits	2003	-6.540629898406972	11.879156192392955	1712092
1712261	Mobile	evaluation of sram-core susceptibility against power supply voltage variation	2012	-5.925758456775798	13.060743769245533	1712288
1712808	ML	a high-packing density module generator for bipolar analog lsis	1990	-7.117905999569748	11.514828796423359	1712835
1713107	EDA	optimal design of delta-sigma adcs by design space exploration	2002	-7.163910964779543	12.592627760121633	1713134
1713644	EDA	an accumulator-based compaction scheme for online bist of rams	2008	-5.451435628751876	11.770769061516132	1713671
1713775	Embedded	an soft error propagation analysis considering logical masking effect on re-convergent path	2016	-5.687596603541167	11.50035852265574	1713802
1713994	EDA	transistor level micro-placement and routing for two-dimensional digital vlsi cell synthesis	1999	-6.745264724878196	11.932408350431595	1714021
1714698	EDA	soft error reduction in combinational logic using gate resizing and flipflop selection	2006	-6.595436813232966	12.533806856494492	1714725
1715428	EDA	improved timing windows overlap check using statistical timing analysis	2011	-6.1166120753671365	12.117333168698163	1715455
1715678	EDA	dynamic partitioning for library based placement on heterogeneous fpgas (abstract only)	2017	-6.720969148087575	11.644434101456547	1715705
1715798	Vision	reliability evaluation for single event crosstalk via probabilistic transfer matrix	2012	-5.9821697009937775	12.438442443417829	1715825
1715896	EDA	a design flow to optimize circuit delay by using standard cells and plas	2006	-7.036313414070501	12.70578702373359	1715923
1715999	EDA	leakage-aware thermal management for multi-core systems using piecewise linear model based predictive control	2019	-6.0449027357344916	13.1110630621046	1716026
1716223	EDA	crosslink insertion for minimizing ocv clock skew	2016	-7.194130677081026	11.929828053328679	1716250
1716771	EDA	modeling multiple input switching of cmos gates in dsm technology using hdmr	2006	-6.544007362056633	12.370433645344038	1716798
1716910	EDA	programmable logic circuits based on ambipolar cnfet	2008	-5.71765279686608	12.949384591715944	1716937
1717014	EDA	efficient critical path identification based on viability analysis method considering process variations	2017	-6.327708526761624	11.893285733944097	1717041
1717039	EDA	euv-cda: pattern shift aware critical density analysis for euv mask layouts	2014	-5.68506812482789	12.198968562513835	1717066
1717074	SE	current-based testing for deep-submicron vlsis	2001	-5.4232774342748025	12.780547039364096	1717101
1717100	EDA	testability enhancement using physical design rules in a cmos cell library	1993	-5.4351527636061014	12.436457957105189	1717127
1717191	Arch	effect of relative delay on the dissipated energy in coupled interconnects	2004	-6.918459860591077	13.140639121023442	1717218
1717222	EDA	fault characterizations and design-for-testability technique for detecting iddq faults in cmos/bicmos circuits	2001	-5.355748117101545	11.443612914833622	1717249
1717560	Embedded	switch-level emulation of strength-base soft error detection	2011	-5.313243312449664	12.8132467872061	1717587
1717621	EDA	a new description of cmos circuits at switch-level	1997	-5.843079387292872	11.43663152953347	1717648
1718202	EDA	ispd 2006 placement contest: benchmark suite and results	2006	-7.0590285981874334	11.669888091580214	1718229
1718461	Arch	refueling: preventing wire degradation due to electromigration	2008	-6.383808007291062	12.581267116319239	1718488
1719329	EDA	a multiple clocking scheme for low-power rtl design	1999	-6.760436405414069	12.954057482187883	1719356
1719587	EDA	a force-directed approach for fast generation of efficient multi-port noc architectures	2007	-7.034831631292285	11.483282612160744	1719614
1720126	Metrics	a non-orthogonal clock distribution network and its performance evaluation in presence of process variations and inductive effects	2006	-7.151621417354268	12.122486510387294	1720153
1720364	EDA	fastyield: variation-aware, layout-driven simultaneous binding and module selection for performance yield optimization	2009	-6.609423136838451	12.562899700800786	1720391
1720467	EDA	introduction to electromigration-aware physical design	2006	-5.404640630966358	12.987677942904446	1720494
1720566	EDA	multi-terminal routing with length-matching for rapid single flux quantum circuits	2018	-6.763121685422948	12.215302674218972	1720593
1720662	EDA	test-quality optimization for variable  $n$ -detections of transition faults	2014	-5.398584252213186	11.507269822703964	1720689
1720721	EDA	evaluating statistical power optimization	2010	-6.630524112242459	12.18758345905685	1720748
1721097	Embedded	an on-chip march pattern generator for testing embedded memory cores	2001	-5.494935213502277	11.625627792466517	1721124
1721535	EDA	a thermal-driven test application scheme for 3-dimensional ics	2012	-6.226324910074134	12.323044098537025	1721562
1722602	EDA	guarded evaluation: pushing power management to logic synthesis/design	1995	-5.388978479772319	12.400459595491087	1722629
1722781	Arch	the effect of lut and cluster size on deep-submicron fpga performance and density	1999	-6.587074635029482	12.016295937157874	1722808
1723544	EDA	fast algorithms for slew-constrained minimum cost buffering	2006	-7.1724235356297825	11.695282593599119	1723571
1724006	EDA	reducing test power during test using programmable scan chain disable	2002	-5.642135898709822	11.764321791119286	1724033
1724243	EDA	novel self-timed, pipelined clock scan architecture	2013	-5.98105864433206	11.901729072069864	1724270
1724306	EDA	physical design tradeoffs in power distribution networks for 3-d ics	2010	-6.627192238191027	12.640898106854241	1724333
1724583	EDA	parity waterfall method	2016	-5.937774640527913	12.076657485000508	1724610
1724706	Arch	a comprehensive look at system level model	2001	-5.820665917781786	12.83281934244727	1724733
1725347	EDA	post-processing of supergate networks aiming cell layout optimization	2017	-6.959768557374018	12.447611796159467	1725374
1725662	EDA	reliable and low-power clock distribution using pre- and post-silicon delay adaptation in high-level synthesis	2012	-6.221912382765358	12.943867771291199	1725689
1726123	EDA	early evaluation techniques for low power binding	2002	-6.628351249645933	12.255006182596533	1726150
1726183	EDA	a quadratic modeling-based framework for accurate statistical timing analysis considering correlations	2007	-6.760129907092793	12.11570207237348	1726210
1726494	EDA	fault modeling for digital mos integrated circuits	1984	-5.43158105608231	11.651315019368539	1726521
1726662	EDA	optimization of test accesses with a combined bist and external test scheme	2002	-6.499134054263319	12.584153527264409	1726689
1726934	EDA	clustered table-based macromodels for rtl power estimation	1999	-6.080586368195868	12.050122169677243	1726961
1727116	EDA	learning-based approximation of interconnect delay and slew in signoff timing tools	2013	-6.8082744585110255	11.919958836712416	1727143
1727197	EDA	accurate power estimation for large sequential circuits	1997	-6.310337207791427	11.468208049982795	1727224
1727239	EDA	scan synthesis for one-hot signals	1997	-5.663353621119946	11.442910141101086	1727266
1727726	EDA	an efficient statistical analysis methodology and its application to high-density drams	1997	-6.4133399205811035	12.107459395960634	1727753
1727764	EDA	finite-point method for efficient timing characterization of sequential elements	2015	-6.6853464719253335	12.029169909224349	1727791
1729084	EDA	the impact of nbti effect on combinational circuit: modeling, simulation, and analysis	2010	-5.9143585948846225	13.170848302593892	1729111
1729612	EDA	kriging-assisted ultra-fast simulated-annealing optimization of a clamped bitline sense amplifier	2012	-6.58950903782391	12.364780973641484	1729639
1729702	EDA	an ultra-low power multiplier using multi-valued adiabatic logic in 65 nm cmos process	2018	-5.690029372341582	12.303464584460814	1729729
1729773	EDA	illiads: a fast timing and reliability simulator for digital mos circuits	1993	-6.1854652909929975	11.928919558993144	1729800
1729869	EDA	oscillation-based technique for post-bond parallel testing and diagnosis of multiple tsvs	2017	-5.68693704472132	12.68681550400086	1729896
1730238	EDA	design methodology for fault tolerant asics	2012	-5.464372958219546	13.192977333703572	1730265
1730239	EDA	timing models for high-level synthesis	1992	-6.282283083757977	11.936478681033915	1730266
1731140	EDA	analysis and mitigation of single event effects on flash-based fpgas	2014	-5.425400054188448	13.101668472169145	1731167
1731444	EDA	the leafs scan-chain for test application time and scan power reduction	2012	-5.769628971928752	11.505072475947275	1731471
1732081	EDA	capture-power-safe test pattern determination for at-speed scan-based testing	2014	-5.694661915192777	11.719871877368348	1732108
1732118	EDA	boosting convergence of timing closure using feature selection in a learning-driven approach	2016	-5.7110602385657225	11.565715637918005	1732145
1732340	EDA	application specific fpga using heterogeneous logic blocks	2010	-6.022838619815063	12.65934022688884	1732367
1732377	EDA	using fpga self-produced transients to emulate sets for ser estimation	2018	-5.813751709342543	12.341404022536222	1732404
1732645	EDA	statistical clock skew analysis considering intradie-process variations	2004	-6.355271019207961	12.040314078247	1732672
1732762	EDA	analysis of substrate thermal gradient effects on optimal buffer insertion	2001	-6.6318251956649235	12.817905535341403	1732789
1733127	EDA	reconfigurable clock distribution circuitry	2007	-6.4897177526456336	12.674959692015241	1733154
1733734	EDA	power management during scan based sequential circuit testing	2011	-5.994582846432485	12.286397767199304	1733761
1734225	EDA	system-level reliability modeling for mpsocs	2010	-5.718190480879864	13.055180385843757	1734252
1734529	Arch	self-timed nano-pla	2011	-5.8394269490296615	13.03592848055895	1734556
1734991	EDA	pulsed-latch asic synthesis in industrial design flow	2013	-5.703073506827179	12.16805926622298	1735018
1735087	EDA	behavioral-level partitioning for low power design in control-dominated application	2000	-6.123554134584099	12.585737256487286	1735114
1735470	EDA	electromigration-aware redundant via insertion	2015	-6.562908535551869	12.451072680294509	1735497
1735697	EDA	a new initialization technique for asynchronous circuits	2003	-5.4732268473838745	11.425264764634836	1735724
1737176	EDA	design driven patterning optimizations for low k1 lithography	2012	-6.042805873167723	12.466912315761158	1737203
1737714	EDA	improved algorithms for link-based non-tree clock networks for skew variability reduction	2005	-6.997313895998942	12.261207787517908	1737741
1738603	EDA	test generation for interconnect opens	2008	-5.4250190000536875	11.502359637902265	1738630
1739603	EDA	design, analysis and test of logic circuits under uncertainty	2013	-5.7924216687766625	12.005243674357253	1739630
1739777	EDA	value assignment of adjustable delay buffers for clock skew minimization in multi-voltage mode designs	2009	-7.174542758751604	12.24758602314257	1739804
1740025	EDA	logical effort model extension to propagation delay representation	2006	-6.092211521251392	12.085493846577597	1740052
1740312	EDA	timing-driven global routing with efficient buffer insertion	2005	-7.011935621932412	11.897991862387695	1740339
1741407	EDA	circuit performance optimization for local intra-die process variations using a gate selection metric	2015	-6.5413885739999325	12.501910043990215	1741434
1741530	EDA	fast statistical full-chip leakage analysis for nanometer vlsi systems	2012	-6.867211034478588	12.176197457186262	1741557
1741961	EDA	realistic yield simulation for vlsic structural failures	1987	-5.918688682963126	11.848293108349301	1741988
1742229	EDA	on a generalized framework for modeling the effects of process variations on circuit delay performance using response surface methodology	2007	-6.6599516327128265	12.18861733632937	1742256
1742308	EDA	a novel high-throughput method for table look-up based analog design automation	2016	-5.554936559840431	12.638908478856433	1742335
1742695	EDA	leakage power profiling and leakage power reduction using dft hardware	2011	-6.402767940558142	12.598561990040087	1742722
1743780	EDA	clock gating synthesis of pulsed-latch circuits	2012	-6.796390843913574	13.08858883168367	1743807
1744258	EDA	mobility overlap-removal based leakage power aware scheduling in high-level synthesis	2013	-7.162829828611934	12.072552858364244	1744285
1744846	EDA	thermal-aware datapath merging for coarse-grained reconfigurable processors	2013	-6.385594503253079	13.014597982784753	1744873
1744913	EDA	top-level activity-driven clock tree synthesis with clock skew variation considered	2016	-6.726067077279779	12.81773548075791	1744940
1745487	EDA	minimizing cluster number with clip shifting in hotspot pattern classification	2017	-6.41320920601447	11.654477107008676	1745514
1746140	Logic	nanomagnet logic (nml)	2014	-5.638923391947352	12.669536545194536	1746167
1747705	EDA	seu-tolerant sram design based on current monitoring	1994	-5.305326986424033	13.146255844351346	1747732
1747738	EDA	cad issues for cmos vlsi design in soi	2001	-5.730991442548213	12.5891145089751	1747765
1747774	EDA	memory fault diagnosis by syndrome compression	2001	-5.566796573336514	11.564368098031748	1747801
1748329	EDA	efficient transistor-level design of cmos gates	2013	-6.888192412227728	11.664419546128357	1748356
1749099	EDA	an empirical relationship between test transparency and fault coverage	1990	-5.425160307141113	11.328593780187163	1749126
1749239	EDA	circuit clustering for delay minimization under area and pin constraints	1995	-6.563092628052787	11.296049191553006	1749266
1749620	Robotics	using genetic algorithm to optimize the dummy filling problem of the flash lamp anneal process in semiconductor manufacturing	2012	-6.376821442687827	12.762913270170431	1749647
1749902	EDA	multi-threshold voltage finfet sequential circuits	2011	-6.54242742553797	12.910450170854114	1749929
1750256	Arch	modified flip-flop architecture to reduce hold buffers and peak power during scan shift operation	2011	-6.520878789174317	12.951138645934524	1750283
1750661	EDA	bubble razor: an architecture-independent approach to timing-error detection and correction	2012	-5.600772728541519	12.509879087278009	1750688
1751240	Visualization	defect or variation? characterizing standard cell behavior at 90 nm and below	2007	-5.504656381507938	12.88504904938134	1751267
1751536	EDA	statistical timing analysis using levelized covariance propagation considering systematic and random variations of process parameters	2006	-6.571450544022722	12.422055517208461	1751563
1751914	EDA	accurate statistical soft error rate (sser) analysis using a quasi-monte carlo framework with quality cell models	2010	-6.379418037447469	12.031191022945453	1751941
1752522	EDA	accurate simulations of the interplay between process and statistical variability for nanoscale finfet-based sram cell stability	2014	-5.829929274194762	13.10847681728278	1752549
1752671	EDA	peak power estimation of vlsi circuits: new peak power measures	2000	-6.357918386976906	11.513665149665425	1752698
1752824	EDA	leakage current analysis for diagnosis of bridge defects in power-gating designs	2018	-6.010182253438008	13.06237534429849	1752851
1753582	EDA	pin assignment for improved performance in standard cell design	1990	-5.367496849557852	11.854329044702036	1753609
1754358	EDA	a fast analog circuit yield estimation method for medium and high dimensional problems	2012	-6.5929739024235925	11.956585451333195	1754385
1754598	AI	on optimal flip-flop grouping for vlsi power minimization	2013	-7.113706742871643	11.977390887557346	1754625
1754703	EDA	high-throughput transistor-level fault simulation on gpus	2016	-5.664221774880923	12.426691675185387	1754730
1755169	EDA	active-lite interposer for 2.5 & 3d integration	2015	-5.440652579756106	12.536744570681249	1755196
1755569	EDA	an efficient ip-level power model for complex digital circuits	2003	-6.466664727160598	12.298450907753994	1755596
1755801	EDA	layered t methodology in qca: nand/nor based circuit designing approach	2016	-6.751862391265824	11.648019712719591	1755828
1755884	EDA	tolerance to small delay defects by adaptive clock stretching	2007	-5.934027964009071	12.911222515962349	1755911
1755988	EDA	test vector decompression via cyclical scan chains and its application to testing core-based designs	1998	-5.645020542937834	11.42292640524917	1756015
1757304	EDA	multi-output timed shannon circuits	2002	-6.648685844792743	12.140760336717689	1757331
1757847	EDA	selective gate-length biasing for cost-effective runtime leakage control	2004	-6.316919005546184	13.149368844578467	1757874
1757849	EDA	implementing a high-frequency pattern generator based on combinational merging	1992	-6.3741424271691205	12.247192189618126	1757876
1758334	EDA	partial bus-invert coding for power optimization of system level bus	1998	-6.466570585443683	11.763365434571837	1758361
1758964	EDA	investigating crosstalk in sub-threshold circuits	2007	-5.845626696365605	12.93604674363514	1758991
1759281	Theory	statistical library characterization using arbitrary polynomial chaos	2017	-6.768533118563341	12.24675269952019	1759308
1759432	Arch	analysis and optimization of flip-flops under process and runtime variations	2015	-6.008520212225145	12.78841363053249	1759459
1759562	HPC	modulation coding for flash memories	2013	-5.313950176393787	13.01809739596166	1759589
1759760	EDA	adaptable voltage scan testing of charge-sharing faults for domino circuits	2002	-5.585622312433069	12.4610510535033	1759787
1759961	EDA	a fast modular method for true variation-aware separatrix tracing in nanoscaled srams	2015	-6.480932433993771	12.369060771210675	1759988
1760596	EDA	considering layout for test scheduling of core-based socs	2005	-6.2464757529907935	11.638667833111976	1760623
1760636	EDA	fast delay estimation with buffer insertion for through-silicon-via-based 3d interconnects	2012	-7.150860300404992	12.05832265799559	1760663
1762083	EDA	adaptive design for performance-optimized robustness	2006	-5.776529791661192	13.168198259907935	1762110
1762156	EDA	stress-driven 3d-ic placement with tsv keep-out zone and regularity study	2010	-6.904517810649903	12.651942271436713	1762183
1762336	EDA	logic block clustering of large designs for channel-width constrained fpgas	2005	-6.847299020651951	12.012926445015154	1762363
1762808	Arch	low-cost branch folding for embedded applications with small tight loops	1999	-5.323128849003052	11.786647187297811	1762835
1762820	EDA	an efficient layout style for two-metal cmos leaf cells and its automatic synthesis	1993	-6.860545764937829	11.557273173375778	1762847
1763042	EDA	bti and hci first-order aging estimation for early use in standard cell technology mapping	2013	-5.8577653750885466	12.975175974690494	1763069
1763398	EDA	reconfigurable magnetoelectronic circuits for threshold logic	2004	-5.791027357887293	12.889807900329124	1763425
1764012	EDA	session abstract	2006	-5.29671389733617	12.955355473928385	1764039
1764048	EDA	synchronous logic synthesis: algorithms for cycle-time minimization	1991	-5.690606320347544	11.371895713795144	1764075
1764538	EDA	an analysis of the multiple fault detection capabilities of single stuck-at fault test sets	1984	-5.742031247483936	11.456207159049065	1764565
1764994	EDA	self-checking test circuits for latches and flip-flops	2011	-5.518293172942483	12.719731290194767	1765021
1765260	EDA	glade: a modern global router considering layer directives	2010	-7.208364144573394	11.675007554546838	1765287
1765951	EDA	effective graph theoretic techniques for the generalized low power binding problem	2003	-7.0705158192618285	11.727833875936234	1765978
1766555	EDA	tunnel diode delay-line memory	1964	-5.907024774479232	12.477444323313286	1766582
1766799	EDA	a cube-aware compaction method for scan atpg	2014	-5.447463993759731	11.426358717083184	1766826
1767077	EDA	design and test rules for cmos circuits to facilitate iddq testing of bridging faults	1992	-5.569425069584712	11.381104103447742	1767104
1767526	EDA	provably complete hardware trojan detection using test point insertion	2012	-5.50832211399871	11.372883238177526	1767553
1767577	EDA	naper: a tsv noise-aware placer	2017	-7.185899719124527	12.36699007260138	1767604
1768354	EDA	dual-stage pseudo power gating with advanced clustering algorithm for gate level power optimization	2013	-5.477949534748047	12.203809353809508	1768381
1768690	EDA	efficient algorithms to accurately compute derating factors of digital circuits	2012	-6.109053107536122	12.211134457248642	1768717
1768764	EDA	power estimation techniques for fpgas	2004	-6.336929003928466	12.679399916151262	1768791
1768896	EDA	buffer sizing for clock power minimization subject to general skew constraints	2004	-7.087927952433348	11.955611090199273	1768923
1768941	EDA	accurate and efficient fault simulation of realistic cmos network breaks	1995	-6.044869767534657	12.010671914600195	1768968
1769222	EDA	automatic cell layout in the 7nm era	2017	-7.095009863365731	11.655599539335975	1769249
1769874	EDA	modeling dynamic stability of srams in the presence of single event upsets (seus)	2008	-6.119051423096035	12.945590515704346	1769901
1770571	EDA	on timing model extraction and hierarchical statistical timing analysis	2013	-5.7240352314356215	11.753917633806246	1770598
1770651	EDA	hierarchical analog circuit reliability analysis using multivariate nonlinear regression and active learning sample selection	2012	-6.517938423208768	11.841987059559743	1770678
1770946	EDA	a quantitative approach to nonlinear process design rule scaling	1999	-6.095802673487696	13.000610859198186	1770973
1770992	HCI	iddq sensing technique for high speed iddq testing	2001	-5.527896125215179	12.045500600015204	1771019
1771766	EDA	a compact transregional model for digital cmos circuits operating near threshold	2014	-5.968280928610384	12.907966963717403	1771793
1772030	EDA	synthesizing datapath circuits for fpgas with emphasis on area minimization	2002	-6.2379198336719215	11.721687309451505	1772057
1772081	EDA	clock skew minimization during fpga placement	1994	-6.997644024503652	12.388544189871693	1772108
1772382	EDA	pre-bond probing of tsvs in 3d stacked ics	2011	-5.51745137883595	12.402063098383241	1772409
1772514	EDA	efficient realization of strongly indicating function blocks	2008	-7.096466199988245	13.060761521451836	1772541
1772631	EDA	modeling sub-90nm on-chip variation using monte carlo method for dfm	2007	-6.2995697333947245	12.620932828746202	1772658
1772677	EDA	population count circuits for associative memories: a comparison study	2017	-6.103913426859188	12.178008750999188	1772704
1772835	EDA	reducing test point area for bist through greater use of functional flip-flops to drive control points	2009	-5.850000352413702	11.515911394350002	1772862
1773944	Arch	detection of gate-oxide defects with timing tests at reduced power supply	2012	-5.549169387015161	12.617509984053367	1773971
1774098	EDA	a comprehensive stochastic design methodology for hold-timing resiliency in voltage-scalable design	2018	-6.483412096183988	12.996629918938973	1774125
1774348	EDA	buffer block planning for interconnect-driven floorplanning	1999	-7.2095849090007915	11.745733203845743	1774375
1774393	EDA	exact and approximate estimation for maximum instantaneous current of cmos circuits	1998	-6.9742668991396535	11.642835177702024	1774420
1775247	EDA	process variation aware transistor sizing for load balance of multiple paths in dynamic cmos for timing optimization	2008	-6.9879637466845175	13.060894291313046	1775274
1776678	EDA	device model approximation using 2n trees	1990	-6.708187069583107	12.074111240162056	1776705
1778098	EDA	architecture driven circuit partitioning	2001	-7.024496907684227	11.485713272052395	1778125
1778508	EDA	survey and evaluation of low-power full-adder cells.	2004	-6.266661199422612	13.04380381408513	1778535
1778546	EDA	power modeling of power gated fsm and its low power realization by simultaneous partitioning and state encoding using genetic algorithm	2012	-6.654791412371798	12.536634374861768	1778573
1778797	EDA	statistical gate delay calculation with crosstalk alignment consideration	2006	-6.696023118012331	12.400283339568515	1778824
1779128	Vision	on latching probability of particle induced transients in combinational networks	1994	-5.893907217904442	12.963193878009104	1779155
1779342	Arch	minimizing power dissipation in non-zero skew-based clock distribution networks	1995	-6.893657012730792	12.974297533229006	1779369
1780323	EDA	the minimal test set for multioutput threshold circuits implemented as sorting networks	1993	-6.69364688502146	11.411548327073731	1780350
1781079	EDA	externally tested scan circuit with built-in activity monitor and adaptive test clock	2012	-5.683240297725077	11.487534712352396	1781106
1781181	EDA	inductive interconnect width optimization for low power	2003	-6.959283483460907	12.393358735734706	1781208
1781582	EDA	analog placement based on hierarchical module clustering	2008	-6.889241656701096	11.30046036632866	1781609
1781682	EDA	a 3-d fpga wire resource prediction model validated using a 3-d placement and routing tool	2005	-6.1512315210010575	12.654394383021822	1781709
1782087	EDA	block placement for reduced delay uncertainty in high performance clock distribution networks	2003	-6.780448494971408	12.415023836388507	1782114
1782386	EDA	clock buffer polarity assignment considering capacitive load	2010	-7.128873432547923	12.654815442708767	1782413
1782477	EDA	testing 3d-socs using 2-d time-division multiplexing	2018	-5.760110201138384	12.577526294112856	1782504
1782495	EDA	average leakage current macromodeling for dual-threshold voltage circuits	2003	-6.5086774139264705	12.303802443920214	1782522
1783767	Arch	a novel approach for high-level power modeling of sequential circuits using recurrent neural networks	2005	-6.352694111219194	11.801635089099136	1783794
1784124	EDA	behavioral modeling of timing slack variation in digital circuits due to power supply noise	2016	-5.987820522896157	12.49985699864152	1784151
1784761	EDA	characterization-free behavioral power modeling	1998	-5.5915241290117015	11.397353635701624	1784788
1785035	EDA	a global bus power optimization methodology for physical design of memory dominated systems by coupling bus segmentation and activity driven block placement	2004	-6.524017655965331	12.704784444793479	1785062
1785320	EDA	a novel delay fault testing methodology using on-chip low-overhead delay measurement hardware at strategic probe points	2005	-5.656866610192753	11.917225919423487	1785347
1785960	EDA	analysis and comparison in the energy-delay-area domain of nanometer cmos flip-flops: part i—methodology and design strategies	2011	-6.260102407866205	12.262267265660064	1785987
1786080	EDA	a scheme of test pattern generation based on reseeding of segment-fixing counter	2008	-5.787424606623044	11.33102033772422	1786107
1786111	EDA	a statistical model for estimating the effect of process variations on delay and slew metrics for vlsi interconnects	2007	-6.666111866546276	12.228999699033757	1786138
1786261	Metrics	pitfalls and tradeoffs in simultaneous, on-chip fpga delay measurement	2016	-5.604816042542696	12.967975328799884	1786288
1786308	EDA	hotspots elimination and temperature flattening in vlsi circuits	2008	-6.783975868780535	12.525960648340588	1786335
1786444	EDA	high level area, delay and power estimation for fpgas	2004	-5.890669010605263	12.369907468162932	1786471
1788118	EDA	redundancy-aware power grid electromigration checking under workload uncertainties	2015	-6.144644750555892	12.868873522336084	1788145
1788159	EDA	performance enhancement in phased logic circuits using automatic slack-matching buffer insertion	2004	-6.138531610176988	12.16177381435264	1788186
1788706	Embedded	improved power supply noise control for pseudo functional test	2014	-6.028613235965151	11.62295205344128	1788733
1789161	EDA	speed optimization of edge-triggered nine-transistor d-flip-flops for gigahertz single-phase clocks	1993	-5.990394973192218	12.266837725491127	1789188
1789175	EDA	dual-vt design of fpgas for subthreshold leakage tolerance	2006	-6.405187688480463	12.70979690834926	1789202
1789235	EDA	interconnect estimation for fpgas under timing driven domains	2003	-6.714069286008012	11.94129182602986	1789262
1789358	EDA	density gradient minimization with coupling-constrained dummy fill for cmp control	2010	-7.1846649183333255	11.990165765312051	1789385
1789676	EDA	improving 3d-floorplanning using smart selection operations in meta-heuristic optimization	2013	-6.980084061930842	11.612944105661311	1789703
1789917	Crypto	statistical simulation of random dopant induced threshold voltage fluctuations for 35 nm channel length mosfet	2008	-6.319034435392751	12.70269295865918	1789944
1790078	EDA	parametric yield modeling and simulations of fpga circuits considering within-die delay variations	2008	-6.0367186023343695	13.055203364109351	1790105
1790367	EDA	on atpg for multiple aggressor crosstalk faults in presence of gate delays	2007	-6.390975116793944	11.829915292001829	1790394
1790595	EDA	integrated resynthesis for low power	1996	-5.9281859527880165	12.436829091894904	1790622
1791099	EDA	through-silicon via fault-tolerant clock networks for 3-d ics	2013	-6.574914406055635	12.297244509596329	1791126
1791382	EDA	multiple scan chain design technique for power reduction during test application in bist	2003	-5.8547940545621575	11.799367488426931	1791409
1791606	EDA	process variation-aware performance analysis of asynchronous circuits	2010	-6.535709904940126	12.244381925542053	1791633
1791782	EDA	genetic algorithm techniques for 3-valued transistor design	1994	-7.08905782726412	12.356384201001587	1791809
1792246	EDA	soft-error-rate-analysis (sera) methodology	2006	-6.641609488576615	12.84735786425582	1792273
1792436	SE	power-aware test generation with guaranteed launch safety for at-speed scan testing	2011	-5.568466327447523	11.794596235377536	1792463
1792597	EDA	spire: a retiming-based physical-synthesis transformation system	2010	-6.4281562755065575	11.885132386948776	1792624
1792901	EDA	power-state-aware buffered tree construction	2008	-6.965268824695955	12.357536409696474	1792928
1793132	EDA	ultra-fast interconnect driven cell cloning for minimizing critical path delay	2010	-7.200810186164326	11.8177563166457	1793159
1793710	EDA	supply-voltage optimization to account for process variations in high-volume manufacturing testing	2016	-5.731609725263152	12.632727276720177	1793737
1794215	EDA	an algorithm for clock cycle selection in behavioral synthesis	1998	-5.8063230837522	12.230116058330314	1794242
1794407	EDA	ilp-based scheduling for asynchronous circuits in bundled-data implementation	2006	-6.702524684041481	11.379361185025113	1794434
1794767	EDA	simulation-based signal selection for state restoration in silicon debug	2011	-5.300174889391454	11.548921693618093	1794794
1794900	EDA	a macromodel technique for vlsi dynamic simulation by mapping pre-characterized transitions	2008	-6.00054881513049	12.178249316823823	1794927
1794923	EDA	voltage drop reduction for on-chip power delivery considering leakage current variations	2007	-7.054152348110665	12.41157997966225	1794950
1795164	EDA	evaluation of interconnect-complexity-aware low-power vlsi design using multiple supply and threshold voltages	2008	-6.955115526295337	12.522486685980187	1795191
1795282	EDA	the impact of hot carriers on timing in large circuits	2012	-6.228296461129456	12.759889306522481	1795309
1797021	Theory	a 0.7-microsecond ferrite core memory	1961	-5.354366177664817	13.02430793574706	1797048
1797107	EDA	multi-layer floorplanning on a sequence of reconfigurable designs	2006	-7.069268464739609	11.795561089053097	1797134
1797191	EDA	enhanced switching activity balancing encoding schemes for uniform temperature distribution in on-chip buses	2009	-6.515458840969633	13.02231537572744	1797218
1797193	EDA	accurate and efficient static timing analysis with crosstalk	2002	-6.417534558178719	11.962236573562706	1797220
1797215	Embedded	a solution to a special case of the synchronization problem	1988	-5.414151203180233	11.712946444779167	1797242
1797619	EDA	navigating register placement for low power clock network design	2005	-7.0958141358737485	11.93819103956985	1797646
1797987	EDA	profit maximization through process variation aware high level synthesis with speed binning	2013	-6.17972707190471	12.368243847561159	1798014
1798501	Arch	signal processing architecture assessment	1990	-5.370691262931364	11.653176337530176	1798528
1798972	EDA	post-layout ope-predicted redundant wire insertion for clock skew minimization	2012	-6.871134798042268	11.987720764759214	1798999
1799068	EDA	accurate simulation of flip-flop timing characteristics	1978	-5.615757011433407	11.771009505105985	1799095
1799232	EDA	a selective trigger scan architecture for vlsi testing	2008	-5.662192941074207	11.577832772344026	1799259
1799714	EDA	genetic algorithm-based fsm synthesis with area-power trade-offs	2009	-6.5939274854192576	12.522165323695955	1799741
1799783	EDA	fast estimation of timing yield bounds for process variations	2008	-6.675028095615878	12.12831599428378	1799810
1800719	EDA	performance evaluation and optimization of full adders with single-electron technology	2006	-6.1962616278185365	12.936550864069947	1800746
1800826	EDA	on designing universal logic blocks and their application to fpga design	1997	-6.634705738248528	12.20549086891174	1800853
1800944	EDA	power delivery network design for wiring and tsv resource minimization in tsv-based 3-d ics	2013	-7.222336952917749	11.848309425752554	1800971
1801004	EDA	low power driven re-synthesis algorithm for heterogeneous fpga under delay constraint	2001	-6.539478948442861	12.588305439002855	1801031
1801090	EDA	efficient moment estimation with extremely small sample size via bayesian inference for analog/mixed-signal validation	2013	-6.5533228407034825	12.019232509062984	1801117
1801490	EDA	a high-speed baugh-wooley multiplier design using skew-tolerant domino techniques	2006	-6.659201070791121	13.104966962304564	1801517
1801737	EDA	reducing inductive coupling skew in wide global signal busses	2006	-6.821693480409256	12.616819851090051	1801764
1802130	EDA	soc test time minimization under multiple constraints	2003	-5.682683836959848	11.997595186584348	1802157
1802388	EDA	impact of aging phenomena on soft error susceptibility	2011	-5.5931683887173245	12.941714383947016	1802415
1802540	EDA	an evaluation on the accuracy of the minimum width transistor area models in ranking the layout area of fpga architectures	2016	-6.172967136001852	12.600050473498136	1802567
1802876	EDA	simultaneous shield insertion and net ordering under explicit rlc noise constraint	2001	-7.184096423065553	11.519407112522199	1802903
1803727	HPC	comparative analysis of latches and flip-flops for high-performance systems	1998	-5.580722168056235	12.904588929138908	1803754
1803938	EDA	estimation of activity for static and domino cmos circuits considering signal correlations and simultaneous switching	1996	-6.212598418783942	11.85839971965114	1803965
1804119	EDA	improving a pla area by pull-up transistor folding	1987	-6.713167585113541	11.520748892864265	1804146
1804349	EDA	measurement of the switching activity of cmos digital circuits at the gate level	2002	-5.831234406346297	11.752999752152581	1804376
1805039	EDA	the effect of lut and cluster size on deep-submicron fpga performance and density	2000	-6.574101805111762	12.010463683856461	1805066
1805446	EDA	snap: a novel hybrid method for circuit reliability assessment under multiple faults	2013	-5.616541510671311	11.43491670247491	1805473
1805828	EDA	a generic framework for scan capture power reduction in test compression environment	2008	-5.572075906471135	11.770430546916995	1805855
1806050	EDA	a new dynamic circuit design technique for high performance tsc checker implementations [totally self checking circuits]	2004	-5.299050715013563	11.520398949072092	1806077
1806406	EDA	design of self-checking mos-lsi circuits: application to a four-bit microprocessor	1980	-5.617201354363332	11.476610287755225	1806433
1806449	EDA	an advanced statistical compact model strategy for sram simulation at reduced vdd	2012	-6.427022901909895	12.593004022642088	1806476
1806488	EDA	a novel yield optimization technique for digital cmos circuits design by means of process parameters run-time estimation and body bias active control	2005	-6.210476790577003	13.057739762216015	1806515
1806521	EDA	pre-bond testing of the silicon interposer in 2.5d ics	2016	-5.519744759523233	12.440505309547971	1806548
1806625	EDA	a broadcast-based test scheme for reducing test size and application time	2006	-5.749741352962174	11.301840572953363	1806652
1806650	EDA	single-track handshake signaling with application to micropipelines and handshake circuits	1996	-6.237687937723763	13.045190339157875	1806677
1806841	EDA	seu fault evaluation and characteristics for sram-based fpga architectures and synthesis algorithms	2012	-5.441661333869524	13.167360681053466	1806868
1806888	EDA	transistor sizing of custom high-performance digital circuits with parametric yield considerations	2010	-6.618134129382316	11.712367008634546	1806915
1807517	EDA	a methodology for synthesis of data path circuitse	2002	-5.561622531713809	11.361267587002803	1807544
1807949	EDA	determination of yield bounds prior to routing	1999	-6.869518463287967	11.862996483304364	1807976
1808043	EDA	power and delay reduction via simultaneous logic and placement optimization in fpgas	2000	-6.92423902528737	11.646122365039293	1808070
1810268	Arch	floorplanning and thermal impact on leakage power and proper operation of complex soc designs	2006	-6.001486209988812	13.10511936553879	1810295
1810635	EDA	transmission gate delay models for circuit optimization	1990	-6.5963666668245935	12.704546338518155	1810662
1810637	EDA	mach-zehnder interferometer based design of all optical reversible binary adder	2012	-7.221358864453664	13.14660106559606	1810664
1810835	EDA	signal coding technique and cmos gates for strongly fault-secure combinational functional blocks	1998	-5.669064218363088	12.252426394466374	1810862
1811077	EDA	circuit optimization for minimisation of power consumption under delay constraint	1995	-6.888714097580588	12.232699238372383	1811104
1811297	EDA	timing optimization of fpga placements by logic replication	2003	-7.199292641519049	11.640524748654858	1811324
1811784	EDA	a layout estimation algorithm for rtl datapaths	1993	-5.945919830414711	11.70140513185473	1811811
1813011	EDA	a low-power logic optimization methodology based on a fast power-driven mapping	1998	-6.108566800146443	11.847133394512547	1813038
1813188	EDA	modelling of single electron ternary flip-flop using simon	2016	-7.118869424585117	13.098597459655602	1813215
1813378	EDA	placement-based ser estimation in the presence of multiple faults in combinational logic	2017	-5.622718417821286	12.87727124198648	1813405
1814319	EDA	low cost launch-on-shift delay test with slow scan enable	2000	-5.792789024839142	11.699480149424012	1814346
1815970	EDA	the effect on quality of non-uniform fault coverage and fault probability	1994	-5.39335812854664	11.320484336228805	1815997
1816527	EDA	simple and accurate models for capacitance considering floating metal fill insertion	2009	-6.9894275917357325	12.346992892054262	1816554
1816795	EDA	critical gates identification for fault-tolerant design in math circuits	2017	-5.297808066739592	12.507403193758206	1816822
1817500	Vision	statistical modeling of a via distribution for yield estimation	2006	-6.395501218070433	12.557408585563268	1817527
1818045	EDA	fsm state assignment methods for low-power design	2007	-6.456352775444884	11.8285457179582	1818072
1818514	EDA	designing efficient input interconnect blocks for lut clusters using counting and entropy	2007	-7.2128795349900185	12.811288541309967	1818541
1818539	EDA	a physical-location-aware x-bit redistribution for maximum ir-drop reduction	2012	-5.953869935043367	12.06703092725328	1818566
1818963	EDA	degradation delay model extension to cmos gates	2000	-6.136848065420593	11.851186116929245	1818990
1819648	Visualization	concise modeling of transistor variations in an lsi chip and its application to sram cell sensitivity analysis	2008	-6.291353776538633	12.607090076967975	1819675
1820769	EDA	test and diagnosis of resistive bridges in multi-vdd designs	2010	-5.779238580486704	12.5364019199581	1820796
1821058	EDA	an enhanced analytical electrical masking model for multiple event transients	2016	-6.272164490856626	12.259406154287953	1821085
1821422	Arch	energy-efficient asynchronous delay element with wide controllability	2010	-5.77446702875543	12.945081087303127	1821449
1821445	EDA	a rare event based yield estimation methodology for analog circuits	2018	-5.8717084198658345	12.926006808654922	1821472
1821519	EDA	testable programmable digital clock pulse control elements	1993	-6.989136634052629	12.93144275461501	1821546
1822176	EDA	a clustered rin bist based on signal probabilities of deterministic test sets	2006	-6.084679019290215	11.412233037077826	1822203
1822337	EDA	compact mosfet modeling for process variability-aware vlsi circuit design	2014	-5.764382888350853	12.754522558113374	1822364
1823182	Arch	high performance dense ring generators	2006	-6.104610195012692	11.556623287083552	1823209
1824098	EDA	buffering interconnect for multicore processor designs	2008	-6.5974988178602425	12.003711498438232	1824125
1824182	EDA	pattern-independent current estimation for reliability analysis of cmos circuits	1988	-6.412499137717477	12.367668345083494	1824209
1824206	EDA	skew-bounded low swing clock tree optimization	2013	-6.913460243974312	13.134211902380557	1824233
1824340	HCI	new topology approach for future process, voltage and temperature aware sram using independently controlled double-gate finfet	2015	-5.634119424310078	13.024860994215734	1824367
1824541	EDA	effectiveness evaluation of the tsv fault detection method using ring oscillators	2017	-5.578040953133511	12.466240599041564	1824568
1824594	EDA	test cost reduction for socs using virtual tams and lagrange multipliers	2003	-5.437744854350486	12.54356162007301	1824621
1825079	EDA	a hierarchical parallel placement technique based on genetic algorithm	2005	-6.664361591455448	11.702775014126418	1825106
1825249	EDA	performance-oriented statistical parameter reduction of parameterized systems via reduced rank regression	2006	-6.533123320437619	11.979129271362204	1825276
1825261	Arch	litho-driven layouts for reducing performance variability	2005	-6.709477611201493	12.430953134911986	1825288
1826330	EDA	generic simulator for faulty ic	2008	-5.358775966699956	12.344382270209131	1826357
1826434	EDA	register transfer level power optimization with emphasis on glitch analysis and reduction	1999	-6.162581293896352	12.549996918401556	1826461
1827085	EDA	novel modeling techniques for rtl power estimation	2002	-6.157353202598985	11.899798091352944	1827112
1827168	EDA	accurate linear model for set critical charge estimation	2009	-6.158460255013354	12.969420621005373	1827195
1827607	EDA	test strategies for the clock and power distribution networks in a multi-die ic	2017	-5.361336168291524	12.346567825405867	1827634
1827994	EDA	mobility overlap-removal based timing-constrained scheduling	2011	-7.223294129091874	12.035138339715544	1828021
1828283	EDA	new algorithms for gate sizing: a comparative study	1996	-6.882078547146577	11.442148895849854	1828310
1828341	EDA	self-adaptive power gating with test circuit for on-line characterization of energy inflection activity	2012	-5.535158054480847	12.804507215571986	1828368
1829008	EDA	operation binding and scheduling for low power using constraint logic programming	1998	-6.1713008685188315	11.783232399484769	1829035
1829175	Vision	timing analysis considering temporal supply voltage fluctuation	2008	-6.396058850637112	12.652069321867142	1829202
1829244	EDA	a wave-pipelined cmos associate router for communication switches	2000	-5.3825481576943695	12.443879990595352	1829271
1830812	EDA	characterizing the activity factor in nbti aging models for embedded cores	2015	-5.299367836757123	13.100367449029365	1830839
1830863	EDA	test-point insertion efficiency analysis for lbist applications	2016	-5.570395826320336	11.387745012265494	1830890
1831082	EDA	a die selection and matching method with two stages for yield enhancement of 3-d memories	2013	-5.974416256604838	12.21578793206867	1831109
1831247	EDA	path selection and sensor insertion flow for age monitoring in fpgas	2016	-5.78586664100456	13.07394541861107	1831274
1832868	EDA	efficient and accurate analysis of single event transients propagation using smt-based techniques	2016	-5.760958520897472	12.107856241606274	1832895
1832966	EDA	design of defect tolerant tile-based qca circuits	2008	-5.648638011366747	12.18297684468966	1832993
1832995	EDA	modeling the overshooting effect of multi-input gate in nanometer technologies	2011	-6.2148974317106775	13.150982900710122	1833022
1833322	EDA	timing constraints for wave-pipelined systems	1994	-6.5935784889224545	11.550434358784525	1833349
1833766	EDA	increasing embedding probabilities of rprps in rin based bist	2005	-6.002589718586418	11.347117819946725	1833793
1833871	EDA	an integrated approach to data path synthesis for behavioral-level power optimization	2000	-6.407050417679413	11.89915784634063	1833898
1834504	EDA	rbi: simultaneous placement and routing optimization technique	2007	-7.048223456161837	11.488601122380535	1834531
1834850	EDA	substrate noise analysis and techniques for mitigation in mixed-signal rf systems	2005	-5.736371318516081	12.881476425815775	1834877
1835603	EDA	recent advances in em and bti induced reliability modeling, analysis and optimization (invited)	2018	-5.945050686551027	13.046502224999962	1835630
1836844	EDA	post-layout redundant via insertion approach considering multiple via configuration	2015	-6.5502488074847065	12.240805600614095	1836871
1837054	EDA	testability-driven statistical path selection	2011	-5.980752025486402	11.38388522516544	1837081
1837413	EDA	variation-aware supply voltage assignment for simultaneous power and aging optimization	2012	-6.149882112057211	13.182891381845955	1837440
1837514	EDA	a technique for selecting cmos transistor orders	2007	-6.409162734504348	11.909565188311674	1837541
1837902	EDA	power fluctuation minimization during behavioral synthesis using ilp-based datapath scheduling	2003	-6.526374931741668	13.10629775131845	1837929
1837952	EDA	look-ahead mapping of boolean functions in memristive crossbar array	2019	-6.842419422094876	12.586963744809198	1837979
1838098	EDA	power delivery network design and optimization for 3d stacked die designs	2010	-6.0172031126902725	12.8779432686306	1838125
1838216	EDA	lithographic defect aware placement using compact standard cells without inter-cell margin	2014	-6.912711550389584	12.323245741465644	1838243
1839228	EDA	free bdd based cad of compact memristor crossbars for in-memory computing	2018	-6.566572388981857	13.194548438959439	1839255
1839368	EDA	epnr: an energy-efficient automated layout synthesis package	1995	-7.0485769204297855	11.934192473091654	1839395
1840130	EDA	role of laser-induced ir drops in the occurrence of faults: assessment and simulation	2017	-5.507273809419417	12.757199977873368	1840157
1841132	EDA	design of clocked transmission gate adiabatic logic circuit based on the 3eceac	2006	-7.219269574854826	12.924499192557573	1841159
1841144	EDA	high-level area and power estimation for vlsi circuits	1997	-6.291910681056075	11.509346455391354	1841171
1841230	EDA	design methodology for over-temperature and over-current protection of an ldo voltage regulator by using electro-thermal simulations	2017	-6.544605752895162	13.148711307854445	1841257
1841296	EDA	multi-level logic optimization for low power using local logic transformations	1996	-6.303455319823597	12.090365378626974	1841323
1842498	EDA	interfacing reversible pass-transistor cmos chips with conventional restoring cmos circuits	2011	-7.074007223227012	13.050976888226185	1842525
1843072	EDA	enzyme-based circuit design for nano-scale computing	2012	-5.698140239708775	12.445549894789526	1843099
1843215	EDA	an iterative gate sizing approach with accurate delay evaluation	1995	-6.984151272039736	11.817550138989056	1843242
1844853	EDA	fast monte carlo-based estimation of analog parametric test metrics	2014	-5.366644525938782	11.76341785522224	1844880
1846032	EDA	hotspot detection using machine learning	2016	-5.96220354440317	11.535133678340536	1846059
1846290	EDA	efficient reduction techniques for statistical model generation of standard cells	2012	-6.265639406713973	12.277763762056267	1846317
1846511	EDA	an interconnect allocation algorithm for performance-driven datapath synthesis	1996	-6.587232298642392	12.153837292169252	1846538
1846616	EDA	investigation of layout effects in diode-triggered scrs under very-fast tlp stress through full-size, calibrated 3d tcad simulation	2018	-6.1218625701683935	12.395746219642682	1846643
1847049	EDA	constraint-driven test scheduling for noc-based systems	2006	-5.317399973712479	12.192395193446979	1847076
1847457	EDA	an efficient non-tree clock routing algorithm for reducing delay uncertainty	2008	-6.811718443173263	12.289452092913963	1847484
1848238	EDA	tam design and optimization for transparency-based soc test	2007	-6.213332294663418	11.603777331073248	1848265
1848297	EDA	galsy, an automatic layout generator of symbolic layouts from mos circuit schematics	1991	-6.102871018087647	11.32732503379016	1848324
1848645	EDA	a new approach to power estimation and reduction in cmos digital circuits	2008	-6.442831975045039	12.857565872352552	1848672
1849164	EDA	robust extraction of spatial correlation	2007	-6.891877416372336	12.065295657869985	1849191
1849279	EDA	pessimism reduction in coupling-aware static timing analysis using timing and logic filtering	2008	-6.361782236949527	12.255691801119509	1849306
1849772	EDA	object-oriented thermal placement using an accurate heat model	1999	-7.004298908524988	11.79228752198514	1849799
1850589	EDA	resource-aware functional eco patch generation	2016	-6.727383092498404	12.111280781258564	1850616
1850802	EDA	variation-aware layer assignment with hierarchical stochastic optimization on a multicore platform	2014	-6.8173778518284704	12.44726804605926	1850829
1851018	EDA	impact of random telegraph noise on ring oscillators evaluated by circuit-level simulations	2015	-6.215816300231063	13.080753644660039	1851045
1851511	EDA	intractability in linear switch-level simulation	1993	-6.73981949229025	11.474065117042901	1851538
1851582	EDA	a timing model incorporating the effect of crosstalk on delay andits application to optimal channel routing	2000	-6.859854963536701	11.393468417293356	1851609
1852365	EDA	fast variational interconnect delay and slew computation using quadratic models	2007	-6.4227170932433	12.168354852750433	1852392
1852509	EDA	wiremap: fpga technology mapping for improved routability	2008	-6.99971430405677	11.859980800844236	1852536
1853074	EDA	post global routing crosstalk risk estimation and reduction	1996	-7.1895760492883145	11.540657141956606	1853101
1854028	EDA	test register insertion with minimum hardware cost	1995	-6.58205612674649	11.392634721824065	1854055
1854380	HCI	new fully single layer qca full-adder cell based on feedback model	2015	-7.077072362478418	13.011577557794466	1854407
1854462	EDA	is your layout density verification exact?: a fast exact algorithm for density calculation	2007	-6.685601149282977	11.662336562216543	1854489
1854666	EDA	fantestic: towards a powerful fault analysis and test pattern generator for integrated circuits	1989	-5.354829067026427	11.453797149197786	1854693
1854794	EDA	accurate standard cell characterization and statistical timing analysis using multivariate adaptive regression splines	2015	-6.447604252320621	12.428521298703474	1854821
1854858	Arch	arithmetic test strategy for fft processor	2005	-5.513258454548257	11.705406082689162	1854885
1855073	EDA	yield and cost analysis or 3d stacked ics	2014	-5.531373448535332	12.604218786327175	1855100
1855404	EDA	high-level synthesis with behavioral-level multicycle path analysis	2014	-5.694849807844758	11.365343386958289	1855431
1855542	EDA	force-directed performance-driven placement algorithm for fpgas	2004	-7.112066036831538	11.724244605090432	1855569
1855935	Arch	an approach for efficient metastability characterization of fpgas through the designer	2013	-5.656808689027428	12.780497642268024	1855962
1856527	EDA	a fast and accurate process variation-aware modeling technique for resistive bridge defects	2011	-6.521107714941037	12.596729574463055	1856554
1857040	EDA	automatic die placement and flexible i/o assignment in 2.5d ic design	2015	-5.805299185827322	12.489413668651155	1857067
1857100	EDA	a built-in test circuit for open defects at interconnects between dies in 3d ics	2011	-5.470702653414251	12.275046001037374	1857127
1857246	EDA	lithography hotspots detection using deep learning	2018	-6.159936740998715	11.725055471540758	1857273
1858060	EDA	a cell selection strategy for low power applications	1999	-6.028071454518575	12.647443613557467	1858087
1858090	EDA	parametric yield estimation considering leakage variability	2004	-6.339906866935828	12.7776559015316	1858117
1858199	EDA	protecting against emerging vmin failures in advanced technology nodes	2014	-5.577688505322465	13.113755672930832	1858226
1858221	EDA	synthesis and placement flow for gain-based programmable regular fabrics	2003	-6.778117882768861	11.472171331037742	1858248
1858590	EDA	efficient test solutions for core-based designs	2004	-5.480344104688706	11.892246554334411	1858617
1859384	EDA	placement mitigation techniques for power grid electromigration	2017	-6.452763576968467	12.538251011644286	1859411
1859622	Arch	wire length distribution model considering core utilization for system on chip	2005	-6.3431189829424275	12.841299540164187	1859649
1860855	EDA	bounding the efforts on congestion optimization for physical synthesis	2003	-7.151855180416832	11.761884814988447	1860882
1861069	EDA	the effect of register-transfer design tradeoffs on chip area and performance	1983	-5.724839649843485	12.019602884441975	1861096
1861344	EDA	a pre-placement individual net length estimation model and an application for modern circuits	2011	-6.524681969553776	11.304053770469869	1861371
1861638	Embedded	testing of small delay faults in a clock network	2016	-5.4182148963478065	12.169764800764687	1861665
1861800	EDA	a new single-error correction scheme based on self-diagnosis residue number arithmetic	2010	-5.411686538980312	12.9145383995859	1861827
1862090	EDA	power virus generation using behavioral models of circuits	2007	-6.0785016500791125	11.579746557938194	1862117
1862476	EDA	comparing high-performance cells in cmos bulk and finfet technologies	2014	-5.995786084336996	13.008823576320074	1862503
1862792	EDA	yield and cost modeling for 3d chip stack technologies	2006	-5.3208277159319906	11.945594693648314	1862819
1862936	EDA	clustering techniques for coarse-grained, antifuse fpgas	2005	-6.940567546363293	11.35343188494409	1862963
1863501	EDA	transition density, a stochastic measure of activity in digital circuits	1991	-5.637400964407874	11.810643696686475	1863528
1863625	EDA	an sfs berger check prediction alu and its application to self-checking processor designs	1992	-5.6137550404824115	12.066140202771368	1863652
1863757	EDA	a stochastic power-supply noise reduction technique using max-flow algorithm and decoupling capacitance	2005	-7.14303428213864	12.198327125620995	1863784
1863902	EDA	characterization of digital cells for statistical test	2011	-5.31617468512459	11.657747931736553	1863929
1864100	EDA	testable design of reversible circuits using parity preserving gates	2018	-5.992445287182703	11.839167869507744	1864127
1864191	EDA	transient power minimization through datapath scheduling in multiple supply voltage environment	2003	-6.576565723996673	13.00323076930157	1864218
1864706	EDA	sram parametric failure analysis	2009	-6.318721270858606	12.445670807057375	1864733
1864914	EDA	boolean logic operations and computing circuits based on memristors	2014	-6.349415950999056	12.680109510882184	1864941
1865210	EDA	boxplacer: force directed-based timing-driven placement for large-scale fpgas: (abstract only)	2018	-7.080285834085248	11.59600102491898	1865237
1865564	EDA	timing modeling of latch-controlled sub-systems	2007	-6.4732288656826995	11.415160983213847	1865591
1866298	EDA	linear programming formulations for thermal-aware test scheduling of 3d-stacked integrated circuits	2012	-6.451803127694387	12.803538212845464	1866325
1866337	EDA	diffusion-based placement algorithm for reducing high interconnect demand in congested regions of fpgas	2014	-7.163142149185412	12.161172091719115	1866364
1866433	EDA	process variation and temperature-aware full chip oxide breakdown reliability analysis	2011	-6.3035544907113605	12.754357409835196	1866460
1866781	EDA	minimum operating voltage due to intrinsic noise in subthreshold digital logic in nanoscale cmos	2016	-5.756326244466036	12.836303009441965	1866808
1867392	EDA	evaluation of the ptsi crosstalk noise analysis tool and development of an automated spice correlation suite to enable accuracy validation	2008	-6.0914709062215895	12.828499178115392	1867419
1867826	EDA	robust elmore delay models suitable for full chip timing verification of a 600mhz cmos microprocessor	1998	-5.936198828195034	11.955963927213727	1867853
1867936	EDA	concurrent fault detection in random combinational logic	2003	-5.380501568289306	11.4825211145919	1867963
1868030	EDA	efficient cell characterization for ssta	2008	-5.996182161435063	12.387595709802762	1868057
1868421	EDA	prediction of interconnect pattern density distribution: derivation, validation, and applications	2003	-6.6422123663276125	12.501625733325053	1868448
1868540	EDA	timing-aware atpg for critical paths with multiple tsvs	2014	-5.606508525488275	12.329506383631928	1868567
1868604	EDA	locating faults in application-dependent interconnects of sram based fpgas	2012	-5.329145811844441	11.474565980507837	1868631
1868867	EDA	repeater insertion in crosstalk-aware inductively and capacitively coupled interconnects	2011	-6.958364556551151	12.990382555938664	1868894
1869015	EDA	retiming for soft error minimization under error-latching window constraints	2013	-6.060769300390593	12.071828428243162	1869042
1869743	EDA	on efficient retiming of fixed-point circuits	2016	-6.066842018297579	11.873549845902915	1869770
1869900	HCI	a new approach for low power scan testing	2003	-5.453110365220415	12.417144358446539	1869927
1869951	EDA	process variation tolerant standard cell library development using reduced dimension statistical modeling and optimization techniques	2007	-6.179697714939338	12.5698624356933	1869978
1870696	EDA	a new flexible algorithm for random yield improvement	2007	-7.034859690269838	11.71014311985618	1870723
1871047	EDA	improving sampling efficiency for system level power estimation	1998	-6.393071728881881	11.970438394683814	1871074
1871190	Arch	i/sub ddq/ and voltage testable cmos flip-flop configurations	1995	-5.497488701215796	11.580777471880234	1871217
1871226	EDA	a fine-grained timing driven synthesis of arithmetic circuits	2011	-6.538095290112665	12.521178109357177	1871253
1871777	EDA	partitioning sequential circuits on dynamically reconfiguable fpgas	1998	-6.194980383638955	11.693941901495176	1871804
1871791	EDA	analysis of the impact of process variations on static logic circuits versus fan-in	2008	-6.487909060931302	12.953250278883386	1871818
1871888	EDA	unified approach for simultaneous functional and timing eco	2016	-6.508261378401833	11.606054560058489	1871915
1871913	EDA	test infrastructure development and test scheduling of 3d-stacked ics under resource and power constraints	2015	-6.0679028640854495	12.086484848127348	1871940
1872187	EDA	dual-monotonic domino gate mapping and optimal output phase assignment of domino logic	2000	-7.077004030551299	11.568913786711606	1872214
1872271	EDA	sirup: switch insertion in redundant pipeline structures for yield and yield/area improvement	2009	-5.4253907862962425	11.861831250490415	1872298
1873212	EDA	architectural exploration of perpendicular nano magnetic logic based circuits	2018	-5.628993083242206	13.11453037008131	1873239
1873385	EDA	synthesis of an efficient controlling structure for post-silicon clock skew minimization	2010	-6.891003805516763	12.669920487568072	1873412
1873506	EDA	quickroute: a fast routing algorithm for pipelined architectures	2004	-7.193143163737699	11.588790768304918	1873533
1873592	EDA	experimental results on bic sensors for transient current testing	1999	-5.510818271891861	11.676651538318932	1873619
1873775	EDA	an almost full-scan bist solution-higher fault coverage and shorter test application time	1998	-5.618792082324363	11.356094255649069	1873802
1874050	EDA	combining wire swapping and spacing for low-power deep-submicron buses	2003	-6.976929969854977	12.301853933550527	1874077
1874100	EDA	dummy fill density analysis with coupling constraints	2007	-6.840707778476838	12.358640336161713	1874127
1874104	EDA	thermal aware and-or-xor network synthesis	2015	-6.6501429327516295	12.815370274611913	1874131
1874293	EDA	addressing thermal and power delivery bottlenecks in 3d circuits	2009	-5.630480185650315	12.730177310191312	1874320
1875020	EDA	stochastic behavioral modeling and analysis for analog/mixed-signal circuits	2013	-6.708848049222813	11.97948213260474	1875047
1875178	EDA	four-valued memory circuit designed by multiple-peak mos-ndr devices and circuits	2005	-7.0892632232417565	12.586622732317815	1875205
1875979	EDA	"""testing """"untestable"""" faults in three-state circuits"""	1996	-5.33748844502649	11.779246257034965	1876006
1877251	EDA	easily testable gate-level and dcvs multipliers	1991	-5.789168623638876	11.336472626043374	1877278
1877537	EDA	s2-pm: semi-supervised learning for efficient performance modeling of analog and mixed signal circuits	2019	-6.5815796188107285	11.9049776714696	1877564
1877636	EDA	functional eco using metal-configurable gate-array spare cells	2014	-7.045259759800497	11.435399475620711	1877663
1877825	EDA	delay models for the sea-of-wires array synthesis system	1995	-6.7310288301743455	12.447865840653346	1877852
1878571	EDA	output compression for ic fault detection using compressive sensing	2012	-5.551320171564866	11.743896035217086	1878598
1879059	EDA	a two moment rc delay metric for performance optimization	2000	-6.46549917607023	12.236064723608305	1879086
1879959	EDA	in-field aging measurement and calibration for power-performance optimization	2011	-5.676717858377645	12.92187632628339	1879986
1880213	HCI	multi-attribute optimization with application to leakage-delay trade-offs using utility theory	2008	-7.129433110767361	12.003418002129948	1880240
1880566	EDA	detecting tangled logic structures in vlsi netlists	2010	-6.872874816507663	11.63545920316478	1880593
1880606	EDA	optimization of global interconnects in high performance vlsi circuits	2006	-5.8724653827731705	12.739616285992238	1880633
1880673	EDA	rtl-based signal statistics calculation facilitates low power design approaches	2003	-5.630806496989948	12.11041128980093	1880700
1881086	EDA	test compression for ip core testing with reconfigurable network and fixing-flipping coding	2009	-5.732334338160999	11.305127633195786	1881113
1881434	EDA	static leakage reduction through simultaneous v/sub t//t/sub ox/ and state assignment	2005	-6.924738247051373	12.826360527254419	1881461
1881927	EDA	pa-zsa (power-aware zero-slack algorithm): a graph-based timing analysis for ultra-low power cmos vlsi	2002	-6.578661910929536	12.914903309458275	1881954
1882041	EDA	testing digital circuits with constraints	2002	-5.321979319442638	11.428108333023221	1882068
1882728	EDA	least-square estimation of average power in digital cmos circuits	2002	-6.6558868809006695	11.976119437529313	1882755
1882827	EDA	optimal shielding/spacing metrics for low power design	2003	-5.834956073177157	12.908706543857008	1882854
1883713	EDA	reliable non-zero skew clock trees using wire width optimization	1993	-6.735629101703963	12.33267754107002	1883740
1883845	EDA	a built-in self-test scheme for classifying refresh periods of drams	2017	-5.392207855900898	12.164905093876257	1883872
1883852	EDA	fast-accurate non-polynomial metamodeling for nano-cmos pll design optimization	2012	-6.3914284455496695	11.611021910473385	1883879
1884271	EDA	energy-efficient circuit design	2014	-6.781089403149147	12.690411456257264	1884298
1884576	EDA	reducing the complexity of vlsi performance variation modeling via parameter dimension reduction	2007	-6.553183076686054	11.94779630955451	1884603
1884871	EDA	electrically-driven retargeting for nanoscale layouts	2011	-6.268187260301527	12.491505761952164	1884898
1885053	EDA	more realistic power grid verification based on hierarchical current and power constraints	2011	-7.063913593664186	11.94382322545639	1885080
1885330	EDA	sr-tpg: a low transition test pattern generator for test-per-clock and test-per-scan bist	2015	-6.113889851072653	11.871723829167214	1885357
1886532	EDA	analog circuit reliability in sub-32 nanometer cmos: analysis and mitigation	2011	-5.968295407940902	13.198884761036586	1886559
1886563	EDA	spectral prediction for specification-based loopback test of embedded mixed-signal circuits	2010	-5.341808470456747	12.01370637434741	1886590
1886762	EDA	ic test using the energy consumption ratio	1999	-5.500421478965511	12.332223182163956	1886789
1887310	EDA	an analytical delay model	1999	-5.7319052599486975	12.083652555798151	1887337
1887338	EDA	a low power clock network placement framework	2010	-7.133657370932159	11.618142649970947	1887365
1887372	Embedded	an analytical method for estimating set propagation	2011	-6.002363222105651	12.364519582950365	1887399
1887696	EDA	impact of test compression on power supply noise control	2015	-6.219784828886207	12.111987191571007	1887723
1887833	EDA	a chip architecture for compressive sensing based detection of ic trojans	2012	-5.5830544538647775	11.75347135970462	1887860
1887933	EDA	using metro-on-chip in physical design flow for congestion and routability improvement	2008	-7.004608142917262	12.29162579533224	1887960
1887987	EDA	exploiting stochastic delay variability on fpgas with adaptive partial rerouting	2013	-6.2777469124486505	12.619613018134801	1888014
1888064	EDA	taking one-to-one mappings for granted: advanced logic design of encoder circuits	2017	-5.441617992773841	11.54978486308584	1888091
1888702	EDA	hardware-corroborated variability-aware sram methodology	2013	-5.767286825866008	12.963502830805554	1888729
1889301	EDA	statistical leakage analysis using gaussian mixture model	2018	-6.583310403905653	12.380711653495213	1889328
1889465	Embedded	modeling location based wafer die yield variation in estimating 3d stacked ic yield from wafer to wafer stacking	2014	-6.004990878988565	12.461884441861525	1889492
1889477	EDA	a redesign technique for combinational circuits based on gate reconnections	1994	-6.233633931094808	11.434454676393894	1889504
1889736	EDA	test cost optimization technique for the pre-bond test of 3d ics	2012	-5.7731457034184315	12.469406159570491	1889763
1889941	EDA	static transition probability analysis under uncertainty	2004	-6.387643011926807	11.872609226673095	1889968
1890384	EDA	gate delay estimation in sta under dynamic power supply noise	2010	-6.388432469614849	12.42451430971492	1890411
1890477	EDA	multi-mode redundancy removal	2011	-6.061407384364451	12.024313210938379	1890504
1890552	EDA	opposite-phase register switching for peak current minimization	2009	-6.216066301322526	11.521653216822305	1890579
1890716	EDA	test pattern generation for signal integrity faults on long interconnects	2002	-5.885385098455557	11.983527105905845	1890743
1890786	EDA	interconnection analysis for standard cell layouts	1999	-6.292504700801488	11.314287406753529	1890813
1891217	EDA	efficient test length reduction techniques for interposer-based 2.5d ics	2014	-5.4881788033982595	12.5452635359099	1891244
1891337	EDA	transmission line clock driver	1999	-5.6730189511109135	12.567766342427324	1891364
1891345	EDA	a novel tsv topology for many-tier 3d power-delivery networks	2011	-6.2589755616714475	12.905553731649368	1891372
1891886	EDA	accurate multi-specification dppm estimation using layered sampling based simulation	2010	-5.410335728361195	11.494911436034787	1891913
1891906	Arch	on-line detection of random voltage perturbations in buses with multiple-threshold receivers	2010	-5.494308758271288	12.296462909445916	1891933
1891910	EDA	logic optimization for majority gate-based nanoelectronic circuits	2006	-6.637755269626652	12.827539848577178	1891937
1892007	EDA	analysis of seu propagation in sequential circuits at rtl using satisfiability modulo theories	2017	-5.731863807587187	11.662570286737733	1892034
1892112	EDA	test time reduction for i ddq testing by arranging test vectors	2002	-5.408596355075235	11.618438591293437	1892139
1892636	SE	practical application of energy consumption ratio test	2001	-5.503152211263868	12.534744602704981	1892663
1892811	EDA	area and routing efficiency of swd circuits compared to advanced cmos	2015	-6.688108593499112	12.675569667694564	1892838
1892866	EDA	automatic bus macro placement for partially reconfigurable fpga designs	2009	-5.6933797130632495	12.116864663422778	1892893
1893069	EDA	using simulated annealing to generate input pairs to measure the maximum power dissipation in combinational cmos circuits	2005	-6.451457679349897	11.902412866884141	1893096
1893103	EDA	constraint driven pin mapping for concurrent soc testing	2002	-5.86937230462025	11.7585881582507	1893130
1893229	EDA	delay and peak power minimization for on-chip buses using temporal redundancy	2006	-6.5522742845472255	13.18418234010094	1893256
1893404	EDA	energy metrics for power efficient crosslink and mesh topologies	2012	-6.6130117753597615	12.958539146289173	1893431
1893707	EDA	thermal-aware soc test scheduling with test set partitioning and interleaving	2006	-6.426443344871466	11.861950954147947	1893734
1894413	EDA	crosstalk fault modeling in defective pair of interconnects	2008	-5.8115064694440015	12.283060051770873	1894440
1894758	EDA	an improved current mirror cell	2006	-6.4589464566839405	12.289027740413596	1894785
1895035	EDA	test pattern generation and compaction for crosstalk induced glitches and delay faults	2010	-5.748646800008581	11.397616080956533	1895062
1895390	EDA	transient power supply current testing of digital cmos circuits	1995	-5.6084419341164145	12.512106639315471	1895417
1895463	EDA	precomputation-based sequential logic optimization for low power	1994	-6.308366751873497	11.819080498172514	1895490
1895734	EDA	high-performance routing at the nanometer scale	2007	-6.943432936616182	11.782891001059058	1895761
1895826	Theory	the pin redistribution problem in multi-chip modules	1994	-6.997770021720776	12.225313341063226	1895853
1896933	EDA	adjacency-clustering and its application for yield prediction in integrated circuit manufacturing	2018	-5.480522419480024	11.890214354082007	1896960
1897397	EDA	a variability-aware energy-minimization strategy for subthreshold circuits	2012	-6.5627617524926105	13.19949843882261	1897424
1897678	NLP	pattern generation and test compression using presto generator	2017	-5.768433347762227	11.326587827137802	1897705
1897976	Embedded	mbist and statistical hypothesis test for time dependent dielectric breakdowns due to gobd vs. btddb in an sram array	2015	-5.7291435191341975	12.70152503543238	1898003
1898240	EDA	noise library characterization for large capacity static noise analysis tools	2005	-5.639985520618851	11.961743842610039	1898267
1898347	Theory	performance comparison of vlv, ulv, and ecr tests	2003	-5.941553512245441	12.971139975360401	1898374
1899068	EDA	an efficient method for statistical circuit simulation	2007	-6.771022622108721	11.96325196572772	1899095
1899726	EDA	low power bist via non-linear hybrid cellular automata	2000	-5.601886684610137	12.696123713036027	1899753
1899821	EDA	blade and razor: cell and interconnect delay analysis using current-based models	2003	-5.929455789562641	12.553332721736766	1899848
1900015	EDA	neutron-induced soft error rate estimation for sram using phits	2012	-5.621166143110651	13.136538426539431	1900042
1900212	ML	new graphical iddq signatures reduce defect level and yield loss	2003	-5.348318772781648	11.790689045657144	1900239
1900251	EDA	interconnect crosstalk noise evaluation in deep-submicron technologies	2009	-6.465723578185156	12.121310384113329	1900278
1900319	EDA	drift reliability optimization in ic design: generalized formulation and practical examples	1993	-5.756762700039984	11.853687172630432	1900346
1900591	EDA	fekis: a fast architecture-level thermal analyzer for online thermal regulation	2008	-6.288404445187423	12.942932118952875	1900618
1900952	EDA	3dic benefit estimation and implementation guidance from 2dic implementation	2015	-5.715735881026268	12.67765311068094	1900979
1901186	EDA	process variability in finfet standard cells with different transistor sizing techniques	2015	-6.209426815850141	12.818169353199071	1901213
1901286	EDA	mapping into lut structures	2012	-6.746385625724753	11.932225398648354	1901313
1901515	Robotics	data efficient lithography modeling with transfer learning and active data selection	2018	-6.261338708889	11.546655179535424	1901542
1901811	EDA	stochastic wire-length and delay distribution of 3-dimensional circuits	2000	-6.71392479637437	12.681388499440306	1901838
1901879	EDA	optimality and scalability study of existing placement algorithms	2003	-7.1222535005349465	11.491172015105176	1901906
1901934	EDA	methodology for standard cell compliance and detailed placement for triple patterning lithography	2013	-6.035448353773327	12.59166227522157	1901961
1902592	EDA	interconnect yield model for manufacturability prediction in synthesis of standard cell based designs	1996	-5.934068733051082	11.832889892418189	1902619
1902834	EDA	pastel: a parameterized memory characterization system	1998	-5.605857818603537	11.66668945006809	1902861
1903823	EDA	statistical skew modeling for general clock distribution networks in presence of process variations	2001	-6.893522567401807	12.263545290286975	1903850
1903918	EDA	mixed allocation of adjustable delay buffers combined with buffer sizing in clock tree synthesis of multiple power mode designs	2014	-7.025377560850897	12.818897291088525	1903945
1904015	EDA	a fully automated technique for constructing fsm abstractions of non-ideal latches in communication systems	2012	-6.955873594203948	13.053471789816642	1904042
1904582	EDA	layout level design for testability strategy applied to a cmos cell library	1993	-5.3926246197382035	12.407568902445462	1904609
1904726	EDA	identification of defective tsvs in pre-bond testing of 3d ics	2011	-5.572490241993885	11.9480820718313	1904753
1905186	EDA	transistor stuck-open fault detection in multilevel cmos circuits	1999	-5.528087637201283	11.41975295033484	1905213
1905249	EDA	minimizing peak current via opposite-phase clock tree	2005	-6.779466583727522	13.059270340426574	1905276
1906043	EDA	current sensing completion detection in single-rail asynchronous systems	2014	-5.7446524085857344	12.191195858815325	1906070
1906767	EDA	an efficient routing method for pseudo-exhaustive built-in self-testing of high-speed interconnects	2007	-6.0991790968018496	11.798689605679662	1906794
1907138	SE	an effective at-speed scan testing approach using multiple-timing clock waveforms	2012	-5.354316349905324	11.84400463691978	1907165
1907444	EDA	functional fmax test-time reduction using novel dfts for circuit initialization	2013	-5.637374977873707	11.410466048489766	1907471
1908086	EDA	reliability-driven power/ground routing for analog ics	2012	-6.96807929027991	12.034264851563785	1908113
1908395	EDA	a bundled-data asynchronous circuit synthesis flow using a commercial eda framework	2015	-6.016017225028332	13.084453539549012	1908422
1908841	EDA	an approximated soft error analysis technique for gate-level designs	2014	-6.036292439468771	11.75143810589902	1908868
1909192	EDA	spfd-based wire removal in standard-cell and network-of-pla circuits	2004	-7.058010241775997	11.405393167198007	1909219
1909814	Arch	regular fabric of via programmable logic device using exclusive-or array (vpex) for eb direct writing	2008	-6.776805761166946	13.13312214918706	1909841
1910156	EDA	on estimating impact of loading effect on leakage current in sub-65nm scaled cmos circuits based on newton-raphson method	2007	-6.498841471529964	12.990327301003616	1910183
1910194	EDA	escape routing for staggered-pin-array pcbs	2011	-7.023566985130602	12.003087519002836	1910221
1910420	EDA	an effective decap insertion method considering power supply noise during floorplanning	2008	-6.770484831002319	12.48003279175385	1910447
1910855	EDA	power-efficient and slew-aware three dimensional gated clock tree synthesis	2016	-7.073396389463593	12.025703447219335	1910882
1910988	EDA	automatic layout generation of power mosfet transistors in bulk cmos	2014	-6.0611702369027425	12.707450323800444	1911015
1911047	EDA	feedbacks in qca: a quantitative approach	2015	-5.374153836987602	12.757040964800627	1911074
1911317	EDA	high-level synthesis under multi-cycle interconnect delay	2001	-6.419302347888488	12.678033926056594	1911344
1911494	EDA	projection-based statistical analysis of full-chip leakage power with non-log-normal distributions	2006	-6.781197552904388	12.208934126503276	1911521
1911636	EDA	test data compression and test time reduction using an embedded microprocessor	2003	-5.559584513578786	11.533411378099578	1911663
1911816	EDA	ecripse: an efficient method for calculating rtn-induced failure probability of an sram cell	2015	-6.2715203103338	12.3543624550667	1911843
1911887	EDA	the effect of random dopant fluctuations on logic timing at low voltage	2012	-6.690466284504446	12.363842291933663	1911914
1912045	EDA	technology decomposition and mapping targeting low power dissipation	1993	-6.778311670813018	12.526308741270185	1912072
1912136	EDA	fast, accurate a priori routing delay estimation	2010	-6.668774305432089	11.857575350519715	1912163
1912165	EDA	test limitations of parametric faults in analog circuits	2003	-5.527596624583109	11.424754241782708	1912192
1912258	EDA	power supply selective mapping for accurate timing analysis	2006	-5.7977085913712765	13.103500130793845	1912285
1912479	EDA	statistical time borrowing for pulsed-latch circuit designs	2010	-6.822040218608086	12.137532544478727	1912506
1912848	EDA	statistical nbti-effect prediction for ulsi circuits	2010	-6.292445788955598	12.641941727483443	1912875
1912951	EDA	a model-based-random-forest framework for predicting  $v_{t}$  mean and variance based on parallel  $i_{d}$  measurement	2018	-6.488273251933843	12.276480600633473	1912978
1913110	EDA	a fixed-die floorplanning algorithm using an analytical approach	2006	-6.726328972525472	11.88203268554297	1913137
1913117	EDA	extensiveslackbalance: an approach to make front-end tools aware of clock skew scheduling	2006	-6.304690243930348	13.196545876662517	1913144
1913627	EDA	statistical estimation of delay-dependent switching activities in embedded cmos combinational circuits	1997	-6.144677916608506	11.724550264292033	1913654
1913848	EDA	bipolar oxrram memory array reliability evaluation based on fault injection	2011	-5.667805767311061	12.761941083224475	1913875
1913968	EDA	floorplanning of partially reconfigurable design on heterogeneous fpga (abstract only)	2016	-7.103699818074264	11.571306447677822	1913995
1913971	EDA	output probability density functions of logic circuits: modeling and fault-tolerance evaluation	2010	-5.977856481481853	12.382115052221026	1913998
1914318	EDA	configuration free soc interconnect bist methodology	2001	-5.386489441792983	11.44820083954193	1914345
1914989	EDA	testing of a low-vmin data-aware dynamic-supply 8t sram	2013	-5.418460846902425	12.946543098909645	1915016
1914996	EDA	estimation of power dissipation in switched-capacitor circuits	2003	-6.935949728964696	12.23814692963438	1915023
1915077	EDA	a yield improvement methodology using pre- and post-silicon statistical clock scheduling	2004	-6.555949118453364	12.494594341025227	1915104
1915971	EDA	simulated evolution (sime) based embedded system synthesis algorithm for electric circuit units (ecus)	2011	-6.437189073455468	12.418176394240596	1915998
1916150	EDA	optimum ir drop models for estimation of metal resource requirements for power distribution network	2007	-6.441904898648818	12.799322999649544	1916177
1916257	EDA	energy-and-performance efficient differential domino logic cell libraries for qdi-model-based asynchronous circuits	2014	-5.691618658942541	11.895876336256483	1916284
1916373	Arch	evaluating asic, dsp, and risc architectures for embedded applications	1998	-5.725023023047229	13.18814911529694	1916400
1916942	EDA	an efficient pruning method to guide the search of precision tests in statistical timing space	2006	-6.291862367887241	12.092401053759811	1916969
1917822	EDA	realistic fault modeling and extraction of multiple bridging and break faults	1998	-5.3128541339389965	11.58885245579092	1917849
1918017	EDA	impact of aging on the soft error rate of 6t sram for planar and bulk technologies	2017	-5.530248034838992	13.137454456557775	1918044
1918489	EDA	design-for-testability to achieve complete coverage of delay faults in standard full scan circuits	2001	-5.3952195503992035	11.289315121602009	1918516
1919583	EDA	wire congestion aware synthesis for a dynamically reconfigurable processor	2010	-7.018897097604661	12.222550447670102	1919610
1920310	EDA	power constrained and defect-probability driven soc test scheduling with test set partitioning	2006	-6.104289051215019	11.49773848199807	1920337
1920437	EDA	efficient shield insertion for inductive noise reduction in nanometer technologies	2005	-7.026539357882206	12.307512684296436	1920464
1920921	EDA	a multilayer data copy scheme for low cost test with controlled scan-in power for multiple scan chain designs	2006	-5.8288953997099675	11.534244800171999	1920948
1921407	EDA	efficient smt-based atpg for interconnect open defects	2014	-5.507945029023031	11.842424047504673	1921434
1922667	EDA	test pattern generation based on multi-trc scan architecture for reducing test cost	2012	-5.6413303912593	11.717917244494206	1922694
1923270	EDA	layout-aware multiple scan tree synthesis for 3-d socs	2012	-6.14173867419868	11.646287952575324	1923297
1923274	EDA	on the use of assist circuits for improved coupling fault detection in srams	2015	-5.345377019069883	12.900249373457186	1923301
1923607	EDA	skew-programmable clock design for fpga and skew-aware placement	2005	-6.8463101076343404	12.428233912161787	1923634
1924064	EDA	placement and routing for non-rectangular embedded programmable logic cores in soc design	2004	-6.5740859381609456	12.249949792911467	1924091
1924149	EDA	seed selection in lfsr-reseeding-based test compression for the detection of small-delay defects	2009	-5.318382055355785	11.455277177022257	1924176
1924563	EDA	ipr: in-place reconfiguration for fpga fault tolerance	2009	-5.497289528686	12.228223585414465	1924590
1924621	EDA	gain-based technology mapping for minimum runtime leakage under input vector uncertainty	2006	-6.755386072265543	12.425986265093474	1924648
1924956	EDA	exploring the fidelity-efficiency design space using imprecise arithmetic	2011	-5.633555815737694	12.458266859848015	1924983
1925689	EDA	polynomial time algorithm for area and power efficient adder synthesis in high-performance designs	2015	-6.913126742134879	11.800835323606828	1925716
1925729	Embedded	an analysis approach for optimization based reconfiguration in photovoltaic arrays	2014	-7.084491738510287	12.022277441998266	1925756
1926367	EDA	udsm (ultra-deep sub-micron)-aware post-layout power optimization for ultra low-power cmos vlsi	2003	-6.783736015495341	12.805854878093806	1926394
1926392	EDA	thermal switching error versus delay tradeoffs in clocked qca circuits	2008	-6.6701211549471715	11.452900296514244	1926419
1926988	SE	defect oriented fault analysis for sram	2003	-5.314870591873534	12.120723930865006	1927015
1927081	EDA	timing-driven variation-aware nonuniform clock mesh synthesis	2010	-6.685397843974697	12.790379768292324	1927108
1927822	HPC	approximating infinite dynamic behavior for dram cell defects	2002	-5.316362952806504	11.672405136314467	1927849
1928027	EDA	behavioral synthesis of highly testable data paths under the non-scan and partial scan environments	1993	-5.372767724747972	11.326209727543967	1928054
1928028	EDA	thermal-aware small-delay defect testing in integrated circuits for mitigating overkill	2016	-5.700811404593737	13.020701044441516	1928055
1928300	EDA	bus optimization for low-power data path synthesis based on network flow method	2000	-7.0000675632778755	12.284370004591976	1928327
1929230	EDA	performance-oriented placement and routing for field-programmable gate arrays	1995	-7.145193009757368	11.464424654586328	1929257
1929515	EDA	guaranteeing performance yield in high-level synthesis	2006	-6.028304587807564	12.451901105701944	1929542
1929834	EDA	full-chip verification methods for dsm power distribution systems	1998	-5.3750741057137414	12.885458474763675	1929861
1929974	EDA	throughput maximization for wave-pipelined interconnects using cascaded buffers and transistor sizing	2009	-6.74310085994789	13.126228692892875	1930001
1930052	EDA	global interconnect analysis and optimization for nanometer scale vlsi	2006	-6.844153831637037	12.84498243250933	1930079
1930463	EDA	reliable crosstalk-driven interconnect optimization	2006	-7.032504611354835	12.113296333919154	1930490
1930755	EDA	introducing redundant tsv with low inductance for 3-d ic	2014	-7.0062147823519245	12.88328083888382	1930782
1931172	EDA	effective in-situ chip health monitoring with selective monitor insertion along timing paths	2018	-5.463976086853196	11.851396958156753	1931199
1931341	EDA	impact of interconnect variations on the clock skew of a gigahertz microprocessor	2000	-6.041116688974258	12.674905324862143	1931368
1932094	EDA	thermal-driven white space redistribution for block-level floorplans	2008	-7.087091662887444	12.165833283898252	1932121
1932305	EDA	analysis of nbti effects on high frequency digital circuits	2016	-6.144131854135022	13.061958568854587	1932332
1932309	Arch	ultra fast and low cost parallel two-rail code checker targeting high fan-in applications	2004	-6.924449792242865	12.56172354337412	1932336
1932375	EDA	dft architecture with power-distribution-network consideration for delay-based power gating test	2015	-6.055653298987515	12.820334391380568	1932402
1932912	EDA	dynamic flip-flop with improved power	2000	-6.261678757548148	13.091284984619865	1932939
1933187	EDA	fpcna: a field programmable carbon nanotube array	2009	-6.163562995949527	12.973647867151186	1933214
1933336	EDA	real-time current testing for a/d converters	1996	-5.392734619513047	11.405626712125676	1933363
1933340	EDA	on gate level power optimization using dual-supply voltages	2001	-7.015593014838031	12.385035540122	1933367
1933581	EDA	nanolab-a tool for evaluating reliability of defect-tolerant nanoarchitectures	2004	-5.800377513370607	12.781186272560786	1933608
1933975	EDA	design-in reliability for 90-65nm cmos nodes submitted to hot-carriers and nbti degradation	2007	-5.643099799002345	12.64376927873564	1934002
1933991	EDA	hybrid-cv modeling for estimating the variability in dynamic power	2008	-6.6063973851670665	12.6944077311896	1934018
1934599	EDA	nonlinear delay-table approach for full-chip nbti degradation prediction	2016	-6.201169555554284	12.589185364864475	1934626
1935323	EDA	return-to-one protocol for reducing static power in c-elements of qdi circuits employing m-of-n codes	2012	-6.577645980474746	13.159282338328726	1935350
1935771	EDA	low power scheduling method using multiple supply voltages	2006	-6.820952058752306	12.637166110086985	1935798
1936121	EDA	library compatible ceff for gate-level timing	2002	-5.960685913511085	11.954751108274719	1936148
1936230	EDA	tonychopper: a desynchronization package	2014	-6.5849278616750135	13.185330040071404	1936257
1936341	EDA	arithmetic logic unit of a computer based on spin-polarised single electrons	2007	-7.009710481069156	12.765955124867835	1936368
1936449	EDA	the effect of placement of automatically extracted structure	1992	-6.6179722236275484	11.378450336198256	1936476
1936523	EDA	logic synthesis for low power using clock gating and rewiring	2010	-6.328246258242447	12.342612744635279	1936550
1936660	EDA	a low power scheduling method using dual v/sub dd/ and dual v/sub th/	2005	-6.7871279875853086	12.458152434439269	1936687
1936720	EDA	dealing with interconnect process variations	2005	-6.068147044659297	12.941590165511153	1936747
1936978	EDA	a tsv repair method for clustered faults	2015	-5.704752637105737	12.576767150277922	1937005
1937011	SE	failing frequency signature analysis	2008	-5.483335551115382	12.369241759087505	1937038
1937060	EDA	aging adaption in integrated circuits using a novel built-in sensor	2015	-5.831487924535602	13.165450352419107	1937087
1937207	Arch	planar high performance ring generators	2004	-6.1181972606317085	11.659484710106033	1937234
1937510	EDA	t2a: clock implementation: a question of timing	2014	-6.211330436554598	12.456587957553914	1937537
1937994	EDA	fast timing analysis of transistor-level full custom digital circuits	2018	-6.601263146196287	12.285595655569999	1938021
1937996	EDA	effective design of logic gates and circuit using quantum cellular automata (qca)	2015	-6.5586109359635865	12.338720212593742	1938023
1938032	EDA	design for routability of a high-density gate array	1990	-6.282555234402456	12.418814288770037	1938059
1938034	EDA	variation-aware flip-flop energy optimization for ultra low voltage operation	2014	-6.314707628666557	13.105218130764268	1938061
1938230	EDA	floorplanning for mixed macro block and standard cell designs	1994	-6.979107421459139	11.59292309206635	1938257
1938424	EDA	temperature-aware floorplanning of 3-d ics considering thermally dependent leakage power	2006	-5.5100342963825035	12.596420155184411	1938451
1939000	EDA	statistical modeling of cross-coupling effects in vlsi interconnects	2005	-6.5036319831100355	12.433251932228858	1939027
1939256	EDA	cmos delay and power model equations for simultaneous transistor and interconnect wire analysis and optimization	2002	-6.889149671075004	12.632326596773055	1939283
1939555	EDA	timing-driven partitioning-based placement for island style fpgas	2005	-7.159866563466298	11.523699326126414	1939582
1939575	EDA	a physical retiming algorithm for field programmable gate arrays	2003	-6.3262852688799835	12.099903490232224	1939602
1939681	HCI	scan cell design for launch-on-shift delay tests with slow scan enable	2007	-5.513746956196679	11.403558093711426	1939708
1939972	EDA	multi-bit flip-flop generation considering multi-corner multi-mode timing constraint	2016	-6.2016639116601935	13.180709109000066	1939999
1940594	EDA	statistical lifetime reliability optimization considering joint effect of process variation and aging	2011	-6.075204414921043	13.104307136358813	1940621
1941556	EDA	logic design on mirrored memristive crossbars	2018	-6.19655052355338	13.129656423672055	1941583
1941595	EDA	average leakage current estimation of cmos logic circuits	2001	-5.949961066727967	12.45786651720587	1941622
1941687	EDA	fault simulation method for crosstalk faults in clock-delayed domino cmos circuits	2002	-5.616514912924943	11.661591537512205	1941714
1942348	EDA	improved timing closure by early buffer planning in floor-placement design flow	2007	-6.883958777759526	12.089882336497435	1942375
1942655	EDA	analysis of blocking dynamic circuits	2002	-6.276512636786996	12.812201476119098	1942682
1943137	EDA	synthesis for width minimization in the single-electron transistor array	2015	-6.741659445225277	12.997258019430136	1943164
1943481	EDA	statistical estimation of average power dissipation using nonparametric techniques	1998	-6.672759324191658	12.060969856265306	1943508
1943620	EDA	asymptotic zero-transition activity encoding for address buses in low-power microprocessor-based systems	1997	-7.0056995369329575	13.135027278339331	1943647
1943757	EDA	linear programming for sizing, vth and vdd assignment	2005	-7.040547075942444	11.937400557770598	1943784
1943776	EDA	concurrent core test for test cost reduction using merged test set and scan tree	2005	-5.669837817259264	11.347483911842275	1943803
1944126	EDA	optimizing test architecture for tsv based 3d stacked ics using hard socs	2011	-5.700069228848027	12.372929157329486	1944153
1944885	EDA	thermal-aware test data compression using dictionary based coding	2015	-5.8919067249771615	11.66004145798466	1944912
1945200	EDA	stress-aware p/g tsv planning in 3d-ics	2015	-6.924161981409473	12.562081204849555	1945227
1945789	EDA	power estimation tool for sub-micron cmos vlsi circuits	1992	-6.588517786827363	12.364135947859333	1945816
1946308	Arch	embedding current monitoring in h-tree ram architecture for multiple seu tolerance and reliability improvement	2008	-5.300065810165358	13.2021054259601	1946335
1947060	EDA	clock tree synthesis for heterogeneous 3-d integrated circuits	2017	-5.6194084860978055	13.118034526782505	1947087
1947746	EDA	variation-aware electromigration analysis of power/ground networks	2011	-5.980149046695306	12.784723252312636	1947773
1948087	EDA	accelerating soft-error-rate (ser) estimation in the presence of single event transients	2016	-5.916576204607114	12.668755934861954	1948114
1948099	EDA	supply voltage noise aware atpg for transition delay faults	2007	-5.7083980984220375	12.13842941614541	1948126
1948199	SE	fault modeling and pattern-sensitivity testing for a multilevel dram	2002	-5.472053730655747	12.197144673323812	1948226
1948271	Arch	fast and area efficient multi-input muller c-element based on mos-ndr	2009	-6.047051423659688	12.290146179130359	1948298
1948692	EDA	a tool for analog/rf bist evaluation using statistical models of circuit parameters	2015	-5.999071144792616	11.959212962965488	1948719
1949005	HPC	application of correlation-based regression analysis for improvement of power distribution network	2008	-6.536808295639855	12.177061602751193	1949032
1949109	EDA	an approach to the analysis and test of crosstalk faults in digital vlsi circuits	1991	-5.544777401624281	12.018856743777382	1949136
1949415	EDA	evolution of polymorphic self-checking circuits	2007	-5.9900967775153	11.456704753597407	1949442
1949638	EDA	reducing switching activity by test slice difference technique for test volume compression	2009	-5.7752956428451165	11.618361419472047	1949665
1950236	EDA	defect-oriented test- and layout-generation for standard-cell asic designs	2005	-5.429784565165237	11.303417390402867	1950263
1950372	EDA	statistical estimation of the cumulative distribution function for power dissipation in vlsi circuits	1997	-6.5715786685135	11.995292204486661	1950399
1950659	EDA	a practical methodology for the statistical design of complex logic products for performance	1995	-5.841570241173134	12.139099497057819	1950686
1950675	Arch	exploiting ecc redundancy to minimize crosstalk impact	2005	-5.315523521261375	13.079622455713489	1950702
1950866	EDA	design of mixed gates for leakage reduction	2007	-6.440467752302379	12.458685505606296	1950893
1951346	EDA	wave pipelining for majority-based beyond-cmos technologies	2017	-5.765941726426005	13.151731217495813	1951373
1951470	EDA	pulse propagation for the detection of small delay defects	2007	-5.626460019603549	12.267515229640587	1951497
1951679	EDA	automated technology migration methodology for mixed-signal circuit based on multistart optimization framework	2015	-6.731608499113227	11.637973307063847	1951706
1951873	EDA	memristor-based material implication logic design for full adders	2017	-7.203939024822168	13.079893437590735	1951900
1951890	EDA	modeling post-techmapping and post-clustering fpga circuit depth	2009	-6.038100929829628	11.869599722659546	1951917
1951957	EDA	an efficient method for chip-level statistical capacitance extraction considering process variations with spatial correlation	2008	-6.826700297249006	12.145516933007645	1951984
1952047	EDA	differential current switch-high performance at low power	1991	-6.984054230114987	12.953495365862516	1952074
1952163	Embedded	analysis of resistive open defects in a synchronizer	2009	-5.457641399612352	11.854715082379636	1952190
1952463	EDA	optimal gate sizing for coupling-noise reduction	2004	-6.571043155131754	11.538821913318216	1952490
1953476	EDA	an investigation of delay fault testing for multi voltage design	2009	-5.591028679237269	12.110524984110027	1953503
1955022	EDA	an efficient gate delay model for vlsi design	2007	-6.1379993482402515	12.184171832776418	1955049
1955312	Visualization	crosstalk bounded uncorrelated jitter (buj) for high-speed interconnects	2005	-6.702605369483032	12.352671027138696	1955339
1955549	Crypto	an efficient and practical mos statistical model for digital applications	2000	-6.280420293598031	12.406161323313633	1955576
1955634	EDA	predicting potential performance for digital circuits	2002	-6.819633248650348	11.552352760332367	1955661
1955801	EDA	efficient trojan detection via calibration of process variations	2012	-5.550812710039951	12.514920807441056	1955828
1955804	EDA	thermal-aware test scheduling and hot spot temperature minimization for core-based systems	2005	-6.645321836561937	12.465380031197244	1955831
1956023	EDA	an area efficient design methodology for seu tolerant digital circuits	2010	-6.243030335460568	13.169321705794227	1956050
1956528	EDA	full-spectrum spatial–temporal dynamic thermal analysis for nanometer-scale integrated circuits	2011	-6.122637121773974	12.830596695953355	1956555
1956947	EDA	primitive path delay faults: identification and their use in timinganalysis	2000	-5.835752195096233	11.700930557092777	1956974
1957494	Arch	novel grid-based power routing scheme for regular controllable-polarity fet arrangements	2014	-7.128426151178482	11.888601731244929	1957521
1957652	EDA	large standard cell libraries and their impact on layout area and circuit performanc	1996	-5.39533425783184	12.474893614220516	1957679
1957708	EDA	estimating detection probability of interconnect opens using stuck-at tests	2004	-5.620826124976327	11.747239052461719	1957735
1958007	EDA	bridging faults in pipelined circuits	2000	-5.406536863846855	11.40291990642276	1958034
1958212	EDA	closed-form solution for timing analysis of process variations on swcnt interconnect	2009	-6.612683458900692	12.361262260980046	1958239
1958286	EDA	tunable transient filters for soft error rate reduction in combinational circuits	2008	-6.627859998694066	12.987267346607348	1958313
1958935	EDA	timing error detection and correction by time dilation	2008	-5.4136417550070455	13.04190314412924	1958962
1960000	EDA	probabilistic transfer matrix with mixed binary-decimal coding for logic circuit reliability analysis	2013	-5.630018280670125	12.185173164987937	1960027
1960392	EDA	retiming and time borrowing: optimizing high-performance pulsed-latch-based circuits	2009	-6.893495836413853	12.358018380649195	1960419
1961139	EDA	simulation based architectural power estimation for pla-based controllers	1996	-6.1470807350150425	11.608461502750561	1961166
1961277	EDA	mars-c: modeling and reduction of soft errors in combinational circuits	2006	-6.032628755246626	12.48990817136761	1961304
1961643	EDA	power estimation for ripple-carry adders with correlated input data	2004	-6.570327746861849	12.926987898524333	1961670
1961880	EDA	benchmark circuits improve the quality of a standard cell library	1999	-5.428824161293514	11.684725134066898	1961907
1962031	EDA	detecting positive voltage attacks on cmos circuits	2014	-5.495604441333708	12.695833828621746	1962058
1962158	EDA	test scheduling and test access architecture optimization for system-on-chip	2002	-5.3209047356727615	12.049365233344906	1962185
1962278	EDA	contact merging algorithm for efficient substrate noise analysis in large scale circuits	2009	-7.146829286203271	12.016505396171222	1962305
1962688	EDA	low power test data compression based on lfsr reseeding	2004	-5.911209793815099	11.386282305293758	1962715
1962847	EDA	automated extraction of physical hierarchies for performance improvement on programmable logic devices	2003	-6.649906318101514	11.720738437479492	1962874
1962988	EDA	multi-parameter clock skew scheduling	2015	-7.151974011250359	11.307894230476176	1963015
1963074	EDA	techniques for assigning inter-tier signals to bondpoints in a face-to-face bonded 3dic	2013	-6.9720604772146535	12.289291726497483	1963101
1963196	EDA	bist scheme for low heat dissipation and reduced test application time	2006	-5.865650631912253	11.664151444878025	1963223
1963451	EDA	an exact solution to simultaneous technology mapping and linear placement problem	1997	-7.056675789083641	11.318190162744765	1963478
1963723	EDA	a standard-cell based on-chip nmos and pmos performance monitor for process variability compensation	2013	-5.63898535982419	12.49362096048704	1963750
1964872	SE	testing neighbouring cell leakage and transition induced faults in drams	2016	-5.564663829300377	11.964840594634984	1964899
1965004	EDA	adjustment-based modeling for timing analysis under variability	2009	-6.56962739173766	12.065311112990889	1965031
1965158	EDA	dual threshold voltage circuits in the presence of resistive interconnects	2003	-6.622264035092256	12.836294764911015	1965185
1965359	EDA	statistically-aided electronic design environment	2016	-6.169930538275911	12.246050946816025	1965386
1965527	EDA	a probabilistic technique for full-chip leakage estimation	2008	-6.708331852308887	12.272328657548446	1965554
1965940	Arch	transistor channel decomposition for structured analog layout, manufacturability and low-power applications	2012	-5.93784099254142	11.586989392523293	1965967
1966124	EDA	spatial and temporal redundancy for transient fault-tolerant datapath	2018	-5.5065087795538625	12.605374026259561	1966151
1966150	EDA	a novel stability and process sensitivity driven model for optimal sized finfet based sram	2015	-6.508475693274461	12.539039131864989	1966177
1966986	EDA	a resource balancing approach to soc test scheduling	2003	-5.477506560986988	12.112921812548466	1967013
1967501	EDA	signed digit cmos (sd-cmos) logic circuits with static operation	2004	-6.9079719885925055	13.178901900713658	1967528
1968362	EDA	cad-based analysis of power distribution network for soc design	2015	-6.181177356192888	12.985489330908885	1968389
1968967	EDA	slack borrowing in flip-flop based sequential circuits	2005	-6.732674518466926	11.891568948743036	1968994
1969781	EDA	three dfm challenges: random defects, thickness variation, and printability variation	2006	-5.609511848248888	12.796833029416574	1969808
1970079	EDA	neighbor current ratio (ncr): a new metric for i/sub ddq/ data analysis	2002	-5.5051620945123805	11.705524476065895	1970106
1970265	EDA	an analytical method for finding the maximum crosstalk in lossless-coupled transmission lines	1992	-6.360287799213633	11.61501701237148	1970292
1970315	EDA	a performance optimization method by gate sizing using statistical static timing analysis	2000	-5.969612511900504	12.94675660450804	1970342
1970816	EDA	low test data volume low power at-speed delay tests using clock-gating	2011	-5.755409357892949	12.103472457259427	1970843
1970994	EDA	fast and accurate estimation of sram read and hold failure probability using critical point sampling	2010	-6.3592384843740355	12.380437237958068	1971021
1971324	EDA	on the switching activity in faulty circuits during test application	2016	-5.632782833339912	11.714133607836823	1971351
1971718	EDA	optimal clock period fpga technology mapping for sequential circuits	1998	-6.303340513296588	11.420129090825863	1971745
1972073	Logic	analysing nbti impact on srams with resistive defects	2017	-5.5558835476422495	13.091304424365669	1972100
1974497	EDA	variation-aware supply voltage assignment for minimizing circuit degradation and leakage	2009	-6.209299692142148	13.176825666387654	1974524
1974716	EDA	behavioral synthesis with activating unused flip-flops for reducing glitch power in fpga	2008	-5.9764387096453415	12.942030103416938	1974743
1975156	EDA	setup and hold timing violations induced by process variations, in a digital multiplier	2008	-6.010047701966384	12.284162862135998	1975183
1975312	EDA	functional test pattern generation for cmos operational amplifier	1997	-5.650404952471449	11.388366547860699	1975339
1975911	EDA	wire swizzling to reduce delay uncertainty due to capacitive coupling	2004	-6.8445703010337295	12.110467565906065	1975938
1976059	EDA	a new algorithm for simultaneous gate sizing and threshold voltage assignment	2009	-7.084949100224156	11.629448124368446	1976086
1976407	EDA	test compression and hardware decompression for scan-based socs	2004	-5.509874199776385	11.568307653431551	1976434
1977614	EDA	co-optimization of tsv assignment and micro-channel placement for 3d-ics	2013	-7.000688818419354	12.392689099020048	1977641
1977756	EDA	pattern generation and estimation for power supply noise analysis	2005	-6.411440491545067	11.834084733078045	1977783
1977941	EDA	early analysis and budgeting of margins and corners using two-sided analytical yield models	2008	-6.002283234748731	12.418053025391304	1977968
1978059	EDA	and-xor network synthesis with area-power trade-off	2008	-6.615329365525386	11.455484204978292	1978086
1978287	Embedded	register relocation to optimize clock network for multi-domain clock skew scheduling	2010	-7.16752631871349	11.49621908270061	1978314
1978388	Embedded	aging monitor reuse for small delay fault testing	2017	-5.5579987571134115	11.950671943945038	1978415
1978419	EDA	minimal skew clock embedding considering time variant temperature gradient	2007	-6.496032366485715	11.664484712180785	1978446
1978689	HPC	layout methods for digital optical computing	1989	-6.058210403674054	11.968854357651804	1978716
1979738	HPC	a new array architecture for parallel testing in vlsi memories	1989	-5.688343035229067	11.775604893073675	1979765
1980238	EDA	fast and efficient lagrangian relaxation-based discrete gate sizing	2013	-7.097020451124909	12.029786182158773	1980265
1980370	EDA	parameterized block-based statistical timing analysis with non-gaussian parameters, nonlinear delay functions	2005	-6.621499235344241	12.063885217891107	1980397
1980780	EDA	technology mapping with all spin logic	2017	-5.4118711336367085	13.16707259766053	1980807
1981909	EDA	statistical analysis of read static noise margin for near/sub-threshold sram cell	2014	-6.520676291234688	12.677612680485813	1981936
1982505	EDA	estimating path delay distribution considering coupling noise	2007	-6.405696621899499	12.192760872542525	1982532
1982766	EDA	e-proofs: a cmos bridging fault simulator	1992	-5.759353112856134	11.858056581171954	1982793
1983440	EDA	scalable synthesis of pchb–wchb hybrid quasi-delay insensitive circuits	2014	-5.454095943025137	12.994703086558303	1983467
1984287	EDA	fast congestion-aware timing-driven placement for island fpga	2009	-7.163292088216004	11.756336928637293	1984314
1984299	EDA	alternative run-length coding through scan chain reconfiguration for joint minimization of test data volume and power consumption in scan test	2004	-5.952180984163357	11.709505107786413	1984326
1984300	EDA	logic gates as repeaters (lgr) for timing optimization of soc interconnects.	2003	-6.628055694655237	12.70393073388747	1984327
1984562	EDA	fault detection for linear analog circuits using current injection	1998	-5.359116311885588	11.356759830210743	1984589
1985423	EDA	fast dynamic simulation of vlsi circuits using reduced order compact macromodel of standard cells	2010	-6.495453963796793	12.183904962631212	1985450
1986020	EDA	layout-aware pseudo-functional testing for critical paths considering power supply noise effects	2010	-5.982649356016887	11.939859955672677	1986047
1986711	EDA	towards evolving industry-feasible intrinsic variability tolerant cmos designs	2009	-5.929641421892492	12.754441417553195	1986738
1987116	EDA	a rapid analog amendment framework using the incremental floorplanning technique	2013	-7.127247025641156	11.423069613796372	1987143
1988053	EDA	an approach to minimize testability overhead for bilbo based built-in-self-test	1992	-6.2856086364829125	11.342565413786655	1988080
1988603	Arch	fast low-power characterization of arithmetic units in dsm cmos	2001	-6.735561228345608	13.00033181641161	1988630
1988661	EDA	a convex optimization approach to transistor sizing for cmos circuits	1991	-6.98045516724042	11.451413870384224	1988688
1989452	EDA	test pattern modification for average ir-drop reduction	2016	-5.869628799425994	11.76494597557832	1989479
1989848	EDA	automatic placement algorithms for high packing density vlsi	1983	-6.86625125897513	11.99194811925751	1989875
1990298	EDA	a nature-inspired firefly algorithm based approach for nanoscale leakage optimal rtl structure	2015	-6.571330050875676	12.307578411739232	1990325
1990351	HCI	single event upset induced by single event double transient and its well-structure dependency in 65-nm bulk cmos technology	2015	-5.790903875198213	12.54233485930375	1990378
1990454	EDA	calibration of rent's rule models for three-dimensional integrated circuits	2004	-6.680711380827	11.787617847107633	1990481
1990651	EDA	activity-driven clock design for low power circuits	1995	-6.726347297037985	11.851847350180357	1990678
1990726	EDA	challenges in cell-aware test	2018	-5.362712920704936	11.621197490794248	1990753
1992075	ML	tolerance to analog hardware of on-chip learning in backpropagation networks	1995	-6.127718833329112	12.706432683964325	1992102
1992574	EDA	timing analysis and optimization based on flexible flip-flop timing model	2016	-6.667118872390749	11.941390667812051	1992601
1992828	EDA	performance estimation of synthesis flows cross technologies using lstms and transfer learning	2018	-6.479391700448032	12.052623849714653	1992855
1993306	EDA	a fast and accurate approach for full chip leakage analysis of nano-scale circuits considering intra-die correlations	2007	-6.611546148672238	12.378021126797115	1993333
1993447	EDA	a built-in method for measuring the delay of tsvs in 3d ics	2016	-5.942571727730319	12.711095199071679	1993474
1994111	EDA	thermal-aware power network design for ir drop reduction in 3d ics	2012	-6.81649667754061	12.8585342035867	1994138
1994467	EDA	an integrated cad methodology for evaluating mosfet and parasitic extraction models and variability	2007	-5.539662728290538	12.316928470908834	1994494
1994662	EDA	an evaluation on the accuracy of the minimum width transistor area models in ranking the layout area of fpga architectures	2016	-6.190812414321653	12.595366166345654	1994689
1994823	EDA	test response reuse-based soc core test compression and test scheduling for test application time minimization	2008	-5.793999264993039	11.347414515685973	1994850
1994871	EDA	power network optimization based on link breaking methodology	2013	-6.7018491597354695	12.886812666215036	1994898
1995282	EDA	a layout synthesis system for nmos gate-cells	1982	-6.193698888850834	11.575638090999416	1995309
1995352	EDA	fast analog layout prototyping for nanometer design migration	2011	-6.8251755426564165	11.510346107735089	1995379
1995622	EDA	fourteen ways to fool your synchronizer	2003	-5.604677378333967	11.50992543977998	1995649
1995656	EDA	bdd-based synthesis of optical logic circuits exploiting wavelength division multiplexing	2019	-5.935180898848495	12.329968144483074	1995683
1996434	EDA	a predictive and accurate interconnect density function: the core of a novel interconnect-centric prediction engine	2011	-6.275675330534152	12.420677772890825	1996461
1997222	EDA	detecting memory faults in the presence of bit line coupling in sram devices	2010	-5.6713652512458	12.402035849685886	1997249
1998445	EDA	buffer and controller minimisation for time-constrained testing of system-on-chip	2003	-5.3197033770834405	12.082270546264658	1998472
1998461	EDA	hpet: an efficient hybrid power estimation technique to improve high-level power characterization	2017	-5.364813029460397	13.038622171114836	1998488
1999367	AI	loop scheduling for minimizing schedule length and switching activities	2003	-6.9549454436239895	12.505016358607975	1999394
1999413	EDA	device level based cell modeling for fast power estimation	1999	-6.196522480468889	12.464861643083234	1999440
1999675	EDA	an efficient minimum area spacing algorithm for noise reduction	2003	-7.073250151414332	12.33923815518114	1999702
2000226	EDA	a fast tcad-based methodology for variation analysis of emerging nano-devices	2013	-6.180993523218411	12.167900443696531	2000253
2000233	EDA	bmf-bd: bayesian model fusion on bernoulli distribution for efficient yield estimation of integrated circuits	2014	-6.495895521761876	12.069108708442668	2000260
2000530	EDA	performance driven resynthesis by exploiting retiming-induced state register equivalence	1999	-6.338560516838413	11.287354673051972	2000557
2000733	EDA	two-level logic minimization for low power	1999	-6.617997279794179	11.794981974817793	2000760
2000851	EDA	parameterized architecture-level dynamic thermal models for multicore microprocessors	2010	-6.637902248851768	12.524733420759388	2000878
2000975	EDA	effective and efficient test architecture design for socs	2002	-5.750089347682822	11.831137637474889	2001002
2001124	EDA	ieee standard 1500 compatible interconnect diagnosis for delay and crosstalk faults	2006	-5.514023372317208	11.625929276565742	2001151
2001339	EDA	logic drivers: a propagation delay modeling paradigm for statistical simulation of standard cell designs	2014	-6.1919641841709545	12.475959487194695	2001366
2001431	EDA	improving the effectiveness of xor-based decompressors through horizontal/vertical move of stimulus fragments	2009	-5.743090536496955	11.331607611078224	2001458
2001850	EDA	statistical model order reduction for interconnect circuits considering spatial correlations	2007	-6.953503136754955	12.185107616334676	2001877
2001876	EDA	sti stress aware placement optimization based on geometric programming	2009	-6.740051366779418	12.682875827438288	2001903
2002062	EDA	simulation of total dose influence on analog-digital soi/sos cmos circuits with ekv-rad macromodel	2013	-6.3298745112714645	12.705908291109688	2002089
2002468	EDA	a test circuit for pin shorts generating oscillation in cmos logic circuits	2004	-5.626577976103529	11.987947505924172	2002495
2002978	EDA	rothko: a three-dimensional fpga	1998	-6.301391883677732	12.44744209799542	2003005
2003400	Logic	on the reliability of majority logic structure in quantum-dot cellular automata	2016	-5.464877965986854	13.17357977481878	2003427
2003540	EDA	exploration of approximate multipliers design space using carry propagation free compressors	2018	-5.74785407905177	12.741287086497454	2003567
2004040	EDA	spare cells with constant insertion for engineering change	2009	-6.991697755920186	11.426711854649815	2004067
2004629	EDA	multi-visit tams to reduce the post-bond test length of 2.5d-sics with a passive silicon interposer base	2011	-5.479363578380549	12.43516201292623	2004656
2004820	EDA	iccad-2012 cad contest in fuzzy pattern matching for physical verification and benchmark suite	2012	-5.60722902550161	11.760739142462457	2004847
2005322	EDA	tsf3d: msv-driven power optimization for application-specific 3d network-on-chip	2017	-6.823003607258996	12.12547926561408	2005349
2005547	EDA	the time dilation technique for timing error tolerance	2014	-5.500872563610159	12.829749149170564	2005574
2005579	EDA	test power reduction via deterministic alignment of stimulus and response bits	2011	-5.831579597013454	11.683196005862666	2005606
2005909	EDA	an electrothermally-aware full-chip substrate temperature gradient evaluation methodology for leakage dominant technologies with implications for power estimation and hot-spot management	2006	-6.2388282592214495	13.154800105699989	2005936
2006502	EDA	wrip: logic restructuring techniques for wirelength-driven incremental placement	2012	-7.040802482652032	11.682027643450505	2006529
2008056	EDA	pulsed-latch-based clock tree migration for dynamic power reduction	2011	-6.963678869543532	12.376059021158815	2008083
2008095	EDA	markov chain model using lévy flight for vlsi power grid analysis	2017	-6.761575515082932	12.153894620051908	2008122
2008147	EDA	design methodology for synthesizing resonant clock networks in the presence of dynamic voltage/frequency scaling	2016	-6.992379172020469	12.9192264200426	2008174
2008340	HCI	production iddq testing with passive current compensation	1995	-5.358238011301371	11.616084451536961	2008367
2008358	EDA	interlayer cooling network design for high-performance 3d ics using channel patterning and pruning	2018	-7.045584349829789	12.337244341154785	2008385
2008417	Arch	multi-chains encoding scheme in low-cost ate	2010	-5.650129646312674	11.465434686136124	2008444
2008438	EDA	reliability and routability consideration for mcm placement	2002	-6.8940013330047405	12.136756223182395	2008465
2009139	EDA	glitchless: dynamic power minimization in fpgas through edge alignment and glitch filtering	2008	-6.390529840972122	12.485790594145826	2009166
2009301	EDA	yield approximation of analog integrated circuits under time-dependent variability	2018	-6.328367480342173	11.772523650075623	2009328
2009409	EDA	a methodology for fast and accurate yield factor estimation during global routing	2007	-6.960004126599473	11.768587305222962	2009436
2009618	Arch	fault tolerant techniques for tsv-based interconnects in 3-d ics	2017	-5.505065742240489	12.698346591794891	2009645
2010514	Arch	a full-capacity local routingarchitecture for fpgas (abstract only)	2016	-6.59962915622457	11.987720618994453	2010541
2011034	EDA	awesim: asymptotic waveform evaluation for timing analysis	1989	-5.967012109030403	11.688528521491255	2011061
2011582	Crypto	partitioning-based standard-cell global placement with an exact objective	1997	-7.063377749216667	11.60207746362978	2011609
2012285	EDA	process-variation robust and low-power zero-skew buffered clock-tree synthesis using projected scan-line sampling	2005	-7.004487912265168	12.300900617609384	2012312
2012343	EDA	multilevel huffman coding: an efficient test-data compression method for ip cores	2007	-5.936832702550869	11.295339416956345	2012370
2012394	Arch	parameterizable architecture-level sram power model using circuit-simulation backend for leakage calibration	2006	-6.072786605556452	13.071241445964901	2012421
2013107	EDA	a 65nm embedded sram with wafer-level burn-in mode, leak-bit redundancy and e-trim fuse for known good die	2007	-5.5020680834392	12.93706187349962	2013134
2014567	EDA	performance-constrained worst-case variability minimization of vlsi circuits	1993	-6.469855574243863	12.089243888618855	2014594
2014817	Logic	fib/tem analysis supported by μ-probing approach to identify via marginality	2012	-5.484280138262304	12.240245354726216	2014844
2014847	EDA	optimization of nanoelectronic systems reliability by reducing logic depth	2009	-5.378258249501041	12.11950921407217	2014874
2015670	EDA	low-leakage sub-threshold 9 t-sram cell in 14-nm finfet technology	2017	-5.5704948644219945	13.066560482876211	2015697
2015685	EDA	row-based body-bias assignment for dynamic thermal clock-skew compensation	2014	-6.747282028059909	12.678929778376606	2015712
2015725	EDA	dynamic behavior of resistive faults in nanometer technology	2007	-5.7522509883014905	12.262260377486284	2015752
2015730	EDA	genetic approach to minimizing energy consumption of vlsi processors using multiple supply voltages	2005	-6.87934681033575	11.430390802354735	2015757
2016236	EDA	why quasi-monte carlo is better than monte carlo or latin hypercube sampling for statistical circuit analysis	2010	-6.627730556067808	12.080751824005489	2016263
2016674	EDA	phs-fill: a low power supply noise test pattern generation technique for at-speed scan testing in huffman coding test compression environment	2008	-5.847558758498809	11.3743654651261	2016701
2016952	EDA	test generator with preselected toggling for low power built-in self-test	2012	-5.637852260262294	11.391012035178369	2016979
2017716	Arch	compact models for estimating microprocessor frequency and power	2002	-7.044129225993093	12.535083053356509	2017743
2017835	EDA	a fast analytical approach for static power-down mode analysis	2015	-6.458932043796658	11.524429226060061	2017862
2017964	EDA	simple 4-bit processor based on quantum-dot cellular automata (qca)	2005	-6.907061854733762	13.071052339801636	2017991
2018711	EDA	sefop: a novel approach to data path module placement	1993	-6.645551854871645	11.640846127299481	2018738
2018934	EDA	a multilevel engine for fast power simulation of realistic inputstreams	2000	-6.197571858126925	12.258489406696384	2018961
2020494	EDA	hierarchical placement for power hybrid circuits under reliability and wireability constraints	1996	-6.7194763635510135	12.581848688500239	2020521
2020527	Arch	on-chip em-sensitive interconnect structures	2010	-5.927741122351335	13.147661186848842	2020554
2020593	EDA	on integrating power and signal routing for shield count minimization in congested regions	2003	-6.899924616932322	12.44337995695256	2020620
2020723	EDA	on the signal bounding problem in timing analysis	2001	-6.366255549363937	11.571949285853233	2020750
2020809	EDA	a random access scans architecture to reduce hardware overhead	2005	-6.216361260642104	12.218027873449039	2020836
2020931	EDA	a method of automatically tuning gate length and width in a standard cell	2013	-6.482397271557355	11.709550340504483	2020958
2021065	EDA	efficient reliability evaluation methodologies for combinational circuits	2016	-5.952112758676227	11.933886257262387	2021092
2021066	EDA	2-level lfsr scheme with asynchronous test pattern transfer for low cost and high efficiency build-in-self-test	2001	-5.921169521206948	11.789594365752105	2021093
2021353	SE	yield learning through physically aware diagnosis of ic-failure populations	2012	-5.3192847675207515	12.699415625120174	2021380
2021511	EDA	a metal and via maskset programmable vlsi design methodology using plas	2004	-5.989473944115468	12.365857511891074	2021538
2021637	EDA	accurate and efficient estimation of dynamic virtual ground voltage in power gated circuits	2016	-6.468730090726746	12.574201311906569	2021664
2021846	EDA	efficient analog/rf layout closure with compaction based legalization	2009	-6.01086613143275	11.886487959699357	2021873
2022002	Arch	the organization of high-speed memory for parallel block transfer of data	1970	-6.312545517370299	12.387397635038402	2022029
2022344	EDA	statistical design and optimization of sram cell for yield enhancement	2004	-5.657526736782388	12.597458446443698	2022371
2023310	EDA	pulse-driven delay-insensitive circuits using single-flux-quantum devices	1996	-5.841333979429585	11.868475939220385	2023337
2023789	HCI	thermal aware placement in 3d ics using quadratic uniformity modeling approach	2009	-7.122463063529795	12.280226855513508	2023816
2024062	EDA	timing optimization in sequential circuit by exploiting clock-gating logic	2012	-6.439980128036552	12.44661079276427	2024089
2024782	EDA	clock faults induced min and max delay violations	2014	-5.385601877653822	12.256094059581466	2024809
2025082	EDA	delay-insensitive ternary logic	2009	-5.7192692394262465	12.394560877219677	2025109
2025126	EDA	technology migration technique for designs with strong ret-driven layout restrictions	2005	-7.200159453448885	11.453189302997014	2025153
2025164	EDA	optimization of analog fault coverage by exploiting defect-specific masking	2014	-5.432154688288198	11.611612369641383	2025191
2026242	EDA	communication latency aware low power noc synthesis	2006	-6.6259329710398776	12.586726847904865	2026269
2026856	EDA	an integrated and efficient approach for mos vlsi statistical circuit design	1986	-6.586232967863338	12.087042755711837	2026883
2027131	EDA	gate sizing with controlled displacement	1999	-7.219233170322798	11.613020297352051	2027158
2027762	EDA	can qdi combinational circuits be implemented without c-elements?	2013	-5.618759210143242	13.001893279348204	2027789
2028070	NLP	design of a 54-bit adder using a modified manchester carry chain	1994	-6.333727814049643	12.204802955018954	2028097
2028447	EDA	multicast testing of interposer-based 2.5d ics: test-architecture design and test scheduling	2018	-5.51933015746484	12.390411964942356	2028474
2028759	Embedded	a model study of defects and faults in embedded spin transfer torque (stt) mram arrays	2015	-5.420127330300579	13.148131365423147	2028786
2028954	EDA	a new methodology for efficient synchronization of rns-based vlsi systems	2002	-5.932545621630531	13.017698875526948	2028981
2030130	EDA	area and time co-optimization for system-on-a-chip based on consecutive testability	2003	-5.434142205092188	11.700062396589962	2030157
2030674	EDA	dynamic fault test and diagnosis in digital systems using multiple clock schemes and multi-vdd test	2005	-5.459950071349874	11.797044689475241	2030701
2031999	EDA	simulation and experimental evaluation of a soft error tolerant layout for sram 6t bitcell in 65nm technology	2015	-6.099580661364565	13.138121860581961	2032026
2032726	EDA	a statistical algorithm for power- and timing-limited parametric yield optimization of large integrated circuits	2007	-6.885885095266553	12.152577940669932	2032753
2033251	EDA	statistical analysis, for reducing the energy dissipation in a bus-switch encoder	2005	-6.181982124246075	11.687042353107154	2033278
2033725	EDA	an efficient block entropy based compression scheme for systems-on-a-chip test data	2012	-5.771867763224857	11.443155091757355	2033752
2034216	EDA	statistical delay fault coverage and defect level for delay faults	1988	-5.605381104395828	11.705046685124238	2034243
2034785	EDA	efficient spare allocation in reconfigurable arrays	1986	-6.7578389210248515	11.31720789149433	2034812
2034921	EDA	sat-based equivalence checking of threshold logic designs for nanotechnologies	2008	-6.55294156302786	11.463230296658855	2034948
2034976	EDA	statistical functional yield estimation and enhancement of cnfet-based vlsi circuits	2013	-6.20145843811276	13.065569135472588	2035003
2035155	EDA	yield-driven redundant power bump assignment for power network robustness	2017	-5.443732352890002	12.543516261533265	2035182
2035224	EDA	leakage current estimation of cmos circuit with stack effect	2004	-6.445252003466879	13.057901981912982	2035251
2035336	EDA	a dual-vt low leakage sram array robust to process variations	2008	-6.447440311871352	13.178887507901635	2035363
2035695	SE	copula models of correlation: a dram case study	2014	-5.789757234809418	12.267580502179936	2035722
2035907	EDA	modeling crosstalk noise for deep submicron verification tools	2001	-5.579254673291216	11.664747211634412	2035934
2035919	EDA	evaluation of delay variation in asynchronous circuits based on the scalable-delay-insensitive model	2004	-6.087878143169927	12.596658779458153	2035946
2036523	Embedded	delay bound based cmos gate sizing technique	2004	-6.901478869001233	11.942423404450311	2036550
2036616	EDA	efficient lfsr reseeding based on internal-response feedback	2014	-5.688357179458463	11.776255605484526	2036643
2037123	Arch	rejuvenation of nbti-impacted processors using evolutionary generation of assembler programs	2016	-5.662378401659787	13.083440818635824	2037150
2037321	EDA	variation-tolerant design using residue number system	2009	-6.949379797166986	12.724914932328605	2037348
2037775	EDA	generating realistic stimuli for accurate power grid analysis	2007	-6.120381489123759	12.271188331478864	2037802
2038021	EDA	predicting analog circuit performance based on importance of uncertainties	2010	-6.276467789862767	12.30811456640726	2038048
2038146	EDA	statistical high-level synthesis under process variability	2009	-5.349965746270751	12.802141639014122	2038173
2038168	EDA	energy-optimal voltage model supporting a wide range of nodal switching rates for early design-space exploration	2015	-6.378108509068182	12.997801455981586	2038195
2038460	EDA	simultaneous euv flare- and cmp-aware placement	2014	-6.841900478751824	12.416923040589216	2038487
2038513	EDA	automatic test pattern generation for crosstalk glitches in digital circuits	1998	-5.4546487065159015	11.531210253064206	2038540
2038734	EDA	signal strength based switching activity modeling and estimation for dsp applications	2001	-5.964822638391178	11.946177111041743	2038761
2038831	EDA	a monte carlo approach for power estimation	1993	-5.689656050058641	11.773854268632894	2038858
2039234	EDA	statistical delay calculation with vector synthesis model	2000	-6.6367522340122935	12.13200575926177	2039261
2039276	EDA	lc-vco design automation tool for nanometer cmos technology	2012	-5.699049801240385	13.051137888513074	2039303
2039293	EDA	full-chip leakage verification for manufacturing considering process variations	2008	-6.274511983063023	12.993457745328538	2039320
2039743	EDA	test pin count reduction for noc-based test delivery in multicore socs	2012	-5.533891205876774	12.326671773776352	2039770
2040175	EDA	bridge defect detection in nanometer cmos circuits using low vdd and body bias	2013	-5.797320857637804	12.687935480213818	2040202
2040707	EDA	impact of variations on synchronizer performance: an experimental study	2018	-5.915690277768147	12.5804694568075	2040734
2041043	EDA	semi-analytical current source modeling of near-threshold operating logic cells considering process variations	2013	-6.490977310076891	12.874924018343322	2041070
2041358	EDA	fast statistical timing analysis for circuits with post-silicon tunable clock buffers	2011	-6.272184078486347	12.220896457224992	2041385
2041795	EDA	identifying the worst reliability input vectors and the associated critical logic gates	2016	-6.330271859911819	12.034859316889822	2041822
2041833	EDA	parametric built-in self-test of vlsi systems	1999	-5.912809455029875	12.25900687929275	2041860
2042230	EDA	geometric variability impact on 7nm trigate combinational cells	2016	-6.301260811958437	12.296100078417153	2042257
2042530	EDA	probabilistic crosstalk delay estimation for asics	2004	-6.449239385800412	12.276812808978141	2042557
2042812	EDA	test-wrapper designs for the detection of signal-integrity faults on core-external interconnects of socs	2007	-5.549653474394542	12.499381563472193	2042839
2042864	SE	eigen-signatures for regularity-based iddq testing	2002	-5.643111306965403	12.079763939802902	2042891
2043241	EDA	node sensitivity analysis for soft errors in cmos logic	2005	-5.919534964290472	12.586670023125516	2043268
2043499	EDA	freeze: engineering a fast repeater insertion solver for power minimization using the ellipsoid method	2005	-7.108055462324443	11.662756268072025	2043526
2045055	EDA	gate sizing using incremental parameterized statistical timing analysis	2005	-6.500204015751059	12.200712916064596	2045082
2045322	EDA	an optimization-based error calculation for statistical power estimation of cmos logic circuits	1998	-6.574511832719841	11.935751698085904	2045349
2045362	EDA	framework for latch-based high-level synthesis using minimum-delay compensation	2011	-6.727027365411158	12.357524621281057	2045389
2045370	EDA	switch-level delay models for digital mos vlsi	1984	-6.078143536588699	11.974518254341008	2045397
2046222	EDA	statistical timing analysis using bounds and selective enumeration	2002	-6.381216976255294	11.460733345596434	2046249
2046629	EDA	crosstalk-glitch gating: a solution for designing glitch-tolerant asynchronous handshake interface mechanisms for gals systems	2010	-5.821029667675831	12.449291829480355	2046656
2047453	EDA	self testing soc with reduced memory requirements and minimized hardware overhead	2006	-5.677281448964353	11.359411291315125	2047480
2047488	EDA	correlated bayesian model fusion: efficient performance modeling of large-scale tunable analog/rf integrated circuits	2016	-6.4744502673997095	12.086789672612982	2047515
2047572	EDA	efficient retiming under a general delay model	1995	-6.938593018987131	11.344107224522135	2047599
2047634	EDA	generating efficient tests for continuous scan	2001	-5.6091122865053125	11.362588708933526	2047661
2047963	EDA	a test time reduction algorithm for test architecture design for core-based system chips	2003	-5.689755298874244	11.999331613714618	2047990
2049128	EDA	a dual-mst approach for clock network synthesis	2010	-6.976893876189653	12.292066113399045	2049155
2049277	EDA	agar: a single-layer router for gate array cell generation	1989	-7.0843561618887225	11.50290016948237	2049304
2049628	EDA	plato p: pla timing optimization by partitioning	1995	-6.785316323810347	11.381517990930142	2049655
2049732	EDA	statistical estimation of average power dissipation in cmos vlsi circuits using nonparametric techniques	1996	-6.6717853112579295	12.07042358887645	2049759
2049756	EDA	optimal network analysis in hierarchical power quad-grids	2006	-6.834348871885692	11.630676501508406	2049783
2049993	EDA	benchmarks for interconnect parasitic resistance and capacitance	2003	-5.84288923289698	12.955315935590894	2050020
2050259	EDA	thermal driven module placement using sequence-pair	2006	-6.433839080103684	12.728652458113967	2050286
2050977	EDA	a specified delay accomplishing clock router using multiple layers	1994	-7.013378266928379	12.159549053168824	2051004
2051491	EDA	how accurately can we model timing in a placement engine?	2005	-6.427187051262322	11.988522499459744	2051518
2051869	EDA	network flow based datapath bit slicing	2013	-6.8248746734765575	11.388742708926802	2051896
2052303	EDA	synthesis of selectively clocked skewed logic circuits	2002	-6.858331676349263	12.84298770332503	2052330
2052716	EDA	a layout-level logic restructuring framework for lut-based fpgas	2008	-6.585727285566393	11.417289327818006	2052743
2052895	EDA	clock network synthesis with concurrent gate insertion	2010	-6.868668418954562	12.280100593292765	2052922
2052915	EDA	timing driven gate duplication	2004	-7.014066887078911	11.44133629620977	2052942
2053019	EDA	a vector-based approach for power supply noise analysis in test compaction	2005	-5.696019833162425	11.855723920666945	2053046
2053201	EDA	a probabilistic timing approach to hot-carrier effect estimation	1992	-6.293911632650347	12.214938506219536	2053228
2053527	EDA	framework for thermal-aware verification of digital and mixed signal systems	2017	-5.381442224409062	12.968639332657498	2053554
2053645	EDA	path-based buffer insertion	2005	-7.064313189508915	11.758730570726915	2053672
2054926	EDA	design of interconnected bus for low power based on boolean process	2006	-6.6820433667845744	12.288412219797753	2054953
2055163	EDA	structural dft strategy for high-speed adcs	2010	-5.447200695180143	11.739371680326492	2055190
2056222	EDA	delay insensitivity verification of bit-level pipelined systolic arrays in dual-rail treshold logic	2008	-5.526430430273206	11.301509869781256	2056249
2056377	EDA	practical statistical design of complex integrated circuit products	1993	-5.832258365757357	11.786048979142187	2056404
2056385	EDA	impact of interconnect multiple-patterning variability on srams	2015	-6.347909502570469	13.00248917560251	2056412
2056902	EDA	sequential test generation with reduced test clocks for partial scan designs	1994	-5.690401367401857	11.286823400296168	2056929
2057111	EDA	post-routing timing optimization with routing characterization	1999	-6.813464795661265	11.843782241716434	2057138
2057232	EDA	variation-aware macromodeling and synthesis of analog circuits using spline center and range method and dynamically reduced design space	2009	-6.0072741545842865	12.73436494445453	2057259
2057236	EDA	embedded deterministic test	2004	-5.371096194116457	11.510132415237365	2057263
2057589	EDA	enpco: an entropy-based partition-codec algorithm to reduce power for bipartition-codec architecture in pipelined circuits	2002	-6.6744884361892725	12.574987340871411	2057616
2058475	EDA	identification of error-capturing scan cells in scan-bist with applications to system-on-chip	2004	-5.760892163446241	11.331954562016294	2058502
2058990	EDA	leakage power reduction through dual vth assignment considering threshold voltage variation	2007	-6.817095446086623	12.791903890298489	2059017
2059272	EDA	statistical gate delay model considering multiple input switching	2004	-6.378145065655255	12.481782437318154	2059299
2059320	EDA	a universal cla adder generator for sram-based fpgas	1996	-6.0301563075518585	11.837211046076364	2059347
2060129	EDA	modified scan flip-flop for low power testing	2010	-5.9106294564121304	11.962327742323385	2060156
2061047	EDA	bonncell: automatic layout of leaf cells	2013	-7.1455709987881	11.56262433740934	2061074
2061409	EDA	interconnection length estimation for optimized standard cell layouts	1989	-6.3905893423612765	11.420501806675038	2061436
2061421	EDA	analysis and test development for parasitic fails in deep sub-micron memory devices	2011	-5.471969299062412	13.076045206183135	2061448
2061730	EDA	a statistical approach to quality control of non-normal lithographical overlay distributions	1992	-6.246019519436575	12.04765620535877	2061757
2061914	EDA	impact of negative bias temperature instability on product parametric drift	2004	-5.754547619858041	12.809146951876599	2061941
2062464	EDA	pleasure: a computer program for simple/multiple constrained/unconstrained folding of programmable logic arrays	1983	-6.618761199911604	11.286617977682733	2062491
2062942	EDA	toward better wireload models in the presence of obstacles	2002	-7.176097835352706	11.746608405952465	2062969
2063162	EDA	power supply noise monitor for signal integrity faults	2004	-5.4632222416968235	12.499050534323974	2063189
2063568	EDA	an analytical approach for soft error rate estimation in digital circuits	2005	-5.886813949176856	12.631466927830616	2063595
2063585	EDA	layout to logic defect analysis for hierarchical test generation	2007	-5.336711382723906	11.466692935588961	2063612
2063805	EDA	analysis, reduction and avoidance of crosstalk on vlsi chips	1998	-6.463445256039548	12.535487237224931	2063832
2063868	EDA	fast built-in redundancy analysis based on sequential spare line allocation	2018	-5.309879513448792	11.971769160279742	2063895
2064252	EDA	a systematic approach for analyzing and optimizing cell-internal signal electromigration	2014	-6.0290063495283785	12.751922878343535	2064279
2064322	EDA	a dyadiccluster method used for nonlinear placement	2012	-7.1730772423226545	11.500984966048438	2064349
2064411	EDA	a fast buffered routing tree construction algorithm under accurate delay model	2005	-7.159531367127677	11.93950439059398	2064438
2064487	Arch	rt-level vector selection for realistic peak power simulation	2007	-5.94620915146302	11.637397634671284	2064514
2064597	EDA	a combined gate replacement and input vector control approach for leakage current reduction	2006	-6.679410250555058	12.317712615220593	2064624
2065040	EDA	relax-and-retime: a methodology for energy-efficient recovery based design	2013	-6.121888615949977	12.817396689473913	2065067
2065570	Visualization	dynamic data stability in sram cells and its implications on data stability tests	2006	-5.3427504915837805	12.795100810054953	2065597
2066028	Arch	det ff topologies: a detailed investigation in the energy-delay-area domain	2011	-5.9914961833250535	13.065183883559895	2066055
2066219	EDA	hybrid approach to structured asics for minimizing the impact of reticle costs and interconnect delay	2004	-5.827954782086303	12.614740097093975	2066246
2066485	EDA	statistical analysis of on-chip power delivery networks considering lognormal leakage current variations with spatial correlation	2008	-6.807893581289577	12.363631277944744	2066512
2066570	EDA	radar: ret-aware detailed routing using fast lithography simulations	2005	-7.15658458783499	11.833072474895921	2066597
2066818	Vision	agent framework for decomposing a graph into the equally sized subgraphs	2008	-7.088042989826944	11.345551501737873	2066845
2067587	EDA	regular analog/rf integrated circuits design using optimization with recourse including ellipsoidal uncertainty	2009	-5.608822285001276	12.373110105770275	2067614
2067682	Logic	nbti and leakage reduction using an integer linear programming approach	2017	-6.684106311645381	12.814112324819614	2067709
2067897	EDA	a polynomial-time algorithm for power constrained testing of core based systems	1999	-6.0997322085086525	12.064592782947507	2067924
2068984	EDA	resistive bridge fault modeling, simulation and test generation	1999	-5.437792246739312	11.919308575704436	2069011
2069405	EDA	graph based analysis of fpga routing	1993	-7.108583551442858	11.570168666583733	2069432
2069619	EDA	intrinsic response for analog module testing using an analog testability bus	2001	-5.6896610857922045	12.172735064282971	2069646
2070209	EDA	on generating vectors for accurate post-silicon delay characterization	2011	-5.617232781495406	11.314344487412438	2070236
2070334	EDA	enhanced redundant via insertion with multi-via mechanisms	2011	-6.476514063838898	12.283694427489092	2070361
2070407	EDA	statistical simulation of the ic manufacturing process	1982	-6.046449278537942	12.119534226872645	2070434
2070907	EDA	improving the fault tolerance of nanometric pla designs	2007	-5.459721199072338	12.684000811942868	2070934
2071687	EDA	on soft error rate analysis of scaled cmos designs — a statistical perspective	2009	-5.96854057131083	12.443442473864115	2071714
2072013	EDA	power-supply-variation-aware timing analysis of synchronous systems	2008	-6.12146486458272	13.086879474717882	2072040
2072230	EDA	performance-driven placement of cell based ic's	1989	-5.568516817086512	12.408653937734144	2072257
2072539	EDA	thermal characterization of bist, scan design and sequential test methodologies	2009	-5.6598291024726	12.219812280379205	2072566
2073235	Embedded	yield prognosis for fab-to-fab product migration	2015	-5.479196481817981	12.028803680503886	2073262
2073699	EDA	parametric yield optimization of cmos analogue circuits by quadratic statistical circuit performance models	1991	-6.5828192769097145	11.828693639642493	2073726
2073927	EDA	machine-learning-based hotspot detection using topological classification and critical feature extraction	2013	-6.208492274277928	11.593426514160821	2073954
2075090	EDA	improved model for wire-length estimation in stochastic wiring distribution	2013	-7.069744304640026	11.715563052507253	2075117
2075343	EDA	algorithms transformation techniques for low-power wireless vlsi systems design	1998	-6.522367825730268	11.803091022392332	2075370
2075535	Arch	a defect tolerant and performance tunable gate architecture for end-of-roadmap cmos	2009	-5.445666371157394	12.677692387657304	2075562
2075811	SE	diagnosis of clustered faults and wafer testing	1998	-5.377788950503006	11.387406442054823	2075838
2075832	DB	integration of clock skew and register delays into a retiming algorithm	1993	-5.357275332365386	11.431223376727099	2075859
2075935	EDA	package routability- and ir-drop-aware finger/pad planning for single chip and stacking ic designs	2013	-6.880532367626644	12.242531008315149	2075962
2075939	EDA	a power network synthesis method for industrial power gating designs	2007	-6.5191832003680075	12.894514117105055	2075966
2076486	EDA	symbolic generation of constrained random logic cells	1991	-7.087319764472023	11.361715140919895	2076513
2076710	EDA	modeling of substrate noise block properties for early prediction	2005	-5.526260788729137	12.15675034255363	2076737
2077872	EDA	monte-carlo driven stochastic optimization framework for handling fabrication variability	2007	-6.751872604342332	11.952592280632672	2077899
2078072	EDA	high-dimensional metamodeling for prediction of clock tree synthesis outcomes	2013	-6.326550584710526	12.314558778570573	2078099
2078264	EDA	a cad framework for generating self-checking multipliers based on residue codes	1999	-5.390216602700938	11.951675963799074	2078291
2078461	EDA	energy recovery and logical reversibility in adiabatic cmos multiplier	2013	-7.206755846075952	12.8646494666417	2078488
2078531	EDA	design for delay fault testability of dual circuits using master and slave scan paths	2009	-5.586469480371	11.401357924037836	2078558
2079086	Theory	a non-uniform grid based ground plane model for high performance nodes: the impact of heterogeneous cores on ground voltage gradient	2009	-6.284788648393277	13.00803693571347	2079113
2079704	EDA	towards an effective iddq test vector selection and application methodology	1996	-5.318941335778487	11.772588996504107	2079731
2079928	Theory	parallel adders using standard plas	1978	-6.30423219399103	11.665304033818586	2079955
2081233	EDA	silicon debug for timing errors	2007	-5.472703453134228	11.312167410868074	2081260
2081270	EDA	a routability constrained scan chain ordering technique for test power reduction	2006	-6.831377106281747	12.291863157912973	2081297
2081398	EDA	intrinsic leakage in low-power deep submicron cmos ics	1997	-5.466325138101878	13.118086792582226	2081425
2082625	Embedded	on-the-fly timing-aware built-in self-repair for high-speed interposer wires in 2.5-d ics	2014	-5.328689653853856	12.394977926285794	2082652
2082632	EDA	a unified method for parametric fault characterization of post-bond tsvs	2012	-5.503857231217571	12.221431501816836	2082659
2083662	Crypto	optimization of via distribution and stacked via in multi-layered p/g networks	2010	-7.100972357297382	12.210575401941073	2083689
2083782	Metrics	comparison of tree and straight-line clocking for long systolic arrays	1991	-6.383791780753682	11.531516846047325	2083809
2084619	Robotics	test scheduling for core-based socs using genetic algorithm based heuristic approach	2007	-6.672188357521964	11.510536846274382	2084646
2084884	EDA	a routing methodology for analog integrated circuits	1990	-6.633785380183143	11.441942845693958	2084911
2085254	EDA	an efficient scheme to diagnose scan chains	1997	-5.321616984191322	11.351558749370856	2085281
2085303	EDA	techniques for crosstalk avoidance in the physical design of high-performance digital systems	1994	-6.985118847197793	11.436327897778849	2085330
2085335	EDA	pipeline synthesis of srsl circuits	2005	-5.491432885664768	11.997521912359916	2085362
2085370	EDA	stochastic glitch estimation and path balancing for statistical optimization	2006	-6.455222113661442	12.370211344051672	2085397
2086432	EDA	exact and heuristic approaches to input vector control for leakage power reduction	2004	-6.9845004282216685	12.563712308439374	2086459
2086444	EDA	online multiple fault detection in reversible circuits	2010	-6.62715813519979	12.655083822966056	2086471
2086459	EDA	clock domain crossing aware sequential clock gating	2015	-6.085340344686034	13.10505847181622	2086486
2086493	EDA	interconnect-driven floorplanning by searching alternative packings	2003	-6.85218215493316	11.807434352948176	2086520
2086645	EDA	timing analysis and optimization implications of bimodal cd distribution in double patterning lithography	2009	-6.52768079577988	12.688923461049322	2086672
2086676	EDA	placement density aware power switch planning methodology for power gating designs	2015	-6.867749320980456	12.637675367805695	2086703
2086804	EDA	power minimization for dual- and triple-supply digital circuits via integer linear programming	2009	-6.8256085645567905	12.634586606560955	2086831
2087288	EDA	a new efficient method for substrate-aware device-level placement (short paper)	2000	-6.555751688212423	11.493458988901516	2087315
2087325	EDA	thermal-aware floorplanning guidelines for 3d ics with integrated microchannels	2018	-6.129678605229699	13.056506430624992	2087352
2087455	EDA	skillfully diminishing antenna effect in layer assignment stage	2014	-7.187708856197379	11.723360776634829	2087482
2088314	EDA	modern challenges in constructing clocks	2017	-6.717027869882523	12.478954916550405	2088341
2088620	EDA	virtualscan: a new compressed scan technology for test cost reduction	2004	-5.337884960052383	11.691717072518149	2088647
2089784	EDA	efficient circuit clustering for area and power reduction in fpgas	2002	-6.47160896550916	12.640134435915506	2089811
2090854	EDA	process independent gain measurement with low overhead via bist/dut co-design	2016	-5.523783033725391	13.006815087280328	2090881
2090889	EDA	integrating dynamic thermal via planning with 3d floorplanning algorithm	2006	-7.182422470112541	11.91971586865625	2090916
2091818	EDA	ilp-based optimization of time-multiplexed i/o assignment for multi-fpga systems	2008	-6.29025616911824	12.626726317537566	2091845
2092181	EDA	joint profit and process variation aware high level synthesis with speed binning	2015	-6.220179549954734	12.190207793403163	2092208
2092458	EDA	parallel simulation-based verification of rc power grids	2017	-6.599040112866483	11.990564364863156	2092485
2092698	EDA	power and area efficient clock stretching and critical path reshaping for error resilience	2016	-6.303075239435331	13.044131770291507	2092725
2092911	EDA	dfm-aware routing for yield enhancement	2006	-6.784524660900472	11.898359183614913	2092938
2093481	Logic	experiments and root cause analysis for active-precharge hammering fault in ddr3 sdram under 3 × nm technology	2016	-5.497925044012339	13.176742400546472	2093508
2093725	EDA	a new bank sensitive drampower model for efficient design space exploration	2016	-5.934163381056561	13.061691838743513	2093752
2093784	EDA	on atpg for multiple aggressor crosstalk faults	2010	-6.263298134715358	11.820559862150947	2093811
2093945	Arch	a new architecture for power network in 3d ic	2011	-6.865494915189401	12.457100168619275	2093972
2094088	EDA	low-power driven technology mapping under timing constraints	1993	-6.6758194823955925	12.726812184396241	2094115
2094391	EDA	a performance-driven global router for custom vlsi chip design	1992	-7.17248582732947	11.816994715170202	2094418
2094751	EDA	on-line testable decimation filter design for ams systems	2003	-5.312970725291487	11.97034084410342	2094778
2094851	EDA	timing-test scheduling for constraint-graph based post-silicon skew tuning	2012	-6.865654107203847	11.96465329974414	2094878
2095045	EDA	calculation of stress probability for nbti-aware timing analysis	2009	-6.211427753904713	13.057408220565149	2095072
2095165	EDA	qcapro - an error-power estimation tool for qca circuit design	2011	-5.9602974496672365	12.497338708965414	2095192
2095593	EDA	universal test complexity of field-programmable gate arrays	1995	-5.906169903107133	11.610703595002635	2095620
2095944	EDA	ilp based leakage optimization during nano-cmos rtl synthesis: a doxcmos versus dtcmos perspective	2009	-6.229255972552693	13.18672321505042	2095971
2095950	EDA	concurrent logic and interconnect delay estimation of mos circuits by mixed algebraic and boolean symbolic analysis	2003	-5.758921986017327	11.502847776497498	2095977
2096389	Robotics	vlsi interconnect issues in definitive and stochastic environments	2015	-6.611540840371875	12.722636324125194	2096416
2096418	EDA	an integrated timing and dynamic supply noise verification for nano-meter cmos soc designs	2005	-5.8394246910751475	12.482689737207446	2096445
2096588	Metrics	novel ic sub-threshold iddq signature and its relationship to aging during high voltage stress	2018	-5.941728628804356	13.15381394903357	2096615
2096788	EDA	criticality computation in parameterized statistical timing	2006	-6.335571231478503	12.015399599523866	2096815
2097774	EDA	possibilities of defect-size magnification for testing resistive-opens in nanometer technologies	2014	-5.6816756039181415	12.548133249394352	2097801
2098133	EDA	a linear-time approach for static timing analysis covering all process corners	2006	-6.376636351844687	11.654909106893733	2098160
2098389	SE	understanding power supply droop during at-speed scan testing	2009	-5.341771916669373	12.329882568677617	2098416
2099210	EDA	path delay analysis for hierarchical building block layout system	1983	-6.612109916297352	11.745876636969776	2099237
2099598	EDA	enhanced spin-diode synthesis using logic sharing	2015	-5.610215217265772	13.108819855898853	2099625
2100421	EDA	a class of array architectures for hardware grid routers	1986	-7.143021294578562	11.393981714904687	2100448
2100832	EDA	molecular programming pseudo-code representation to molecular electronics	2010	-6.755735298703612	12.021771775631876	2100859
2101160	Embedded	localization of faults in radix-n signed digit adders	2006	-5.640480155124595	11.657435118516725	2101187
2101261	EDA	applying parallel, dynamic-resolution simulations to accelerate vlsi power estimation	2006	-5.882354364527703	12.08418571437316	2101288
2101308	Robotics	burn-in failures and local region yield: an integrated yield-reliability model	2001	-5.326519395592191	11.941424903081995	2101335
2101419	EDA	structural fault testing of embedded cores using pipelining	1999	-5.35777910681032	11.441691155308778	2101446
2101502	EDA	gate sizing for crosstalk reduction under timing constraints by lagrangian relaxation	2004	-6.696991570178352	11.990977117865318	2101529
2102022	Embedded	challenges of rf and mixed signal design under process variability	2013	-5.55957414976942	12.875152901816476	2102049
2102146	EDA	binding refinement for multiplexer reduction	2009	-6.76557858131423	11.571104527915098	2102173
2102315	EDA	design and performance of cmos tspc cells for high speed pseudo random testing	1996	-5.579833186323148	12.082758531795205	2102342
2102514	EDA	minimizing outlier delay test cost in the presence of systematic variability	2009	-5.617578834734711	11.695618879714116	2102541
2103369	EDA	more practical bounded-skew clock routing	1997	-6.9123064207844696	11.881452353892398	2103396
2103778	EDA	static timing analysis based circuit-limited-yield estimation	2002	-5.9806873725008325	12.041994908056445	2103805
2103850	EDA	low area pipelined circuits by the replacement of registers with delay elements	2007	-6.391430393091702	12.226004790526776	2103877
2104102	EDA	stochastic variational analysis of large power grids considering intra-die correlations	2006	-6.855071874120522	12.346834390850177	2104129
2104380	EDA	transition faults testing based on functional delay tests	2007	-5.334537410119548	11.392127861581885	2104407
2104456	EDA	symbolic synthesis of clock-gating logic for power optimization of synchronous controllers	1999	-5.645123793731519	11.466334870638695	2104483
2104535	EDA	layout aware retiming	2001	-6.9462058146295655	12.033393353906625	2104562
2104676	Visualization	lithography defect probability and its application to physical design optimization	2017	-7.067205007274136	12.037655384295693	2104703
2105389	EDA	dynamic statistical-timing-analysis-based vlsi path delay test pattern generation	2015	-5.751037345435228	11.922367603998966	2105416
2106830	Arch	the nanobox project: exploring fabrics of self-correcting logic blocks for high defect rate molecular device technologies	2004	-7.085030442455923	12.905114532190211	2106857
2107470	EDA	an effective algorithm for gate-level power-delay tradeoff using two voltages	1999	-6.934682636823558	12.496293883845	2107497
2107885	EDA	timing and resource constrained leakage power aware scheduling in high-level synthesis	2013	-7.0615248172701826	12.232978972823458	2107912
2108190	Arch	low v/sub dd/ vs. delay: is it really a good correlation metric for nanometer ics?	2006	-5.9119377085691065	13.076137608646484	2108217
2108261	HCI	test data compression using hierarchical block merging technique	2018	-5.912653311991106	11.329817991705493	2108288
2108590	Theory	yield and routing objectives in floorplanning	1998	-7.128641171650286	11.399956198103736	2108617
2109339	EDA	integrated circuit floorplanning by using an analytical algorithm	2012	-6.955091974119804	11.58122038263647	2109366
2109660	EDA	tsv-aware 3-d ic structural planning with irregular die-size	2016	-6.6641669196241615	11.553258112196607	2109687
2109684	EDA	layout optimization using arbitrarily high degree posynomial models	1995	-6.910328471516903	11.822097573974524	2109711
2110500	EDA	novel feature vectors considering distances between wires for lithography hotspot detection	2018	-5.605044908435622	11.657619896804466	2110527
2110977	EDA	invisible delay quality - sdqm model lights up what could not be seen	2005	-5.2987349332383005	11.373292983558107	2111004
2111508	ML	reliability simulation for analog ics: goals, solutions, and challenges	2016	-5.629898583327121	13.002615569438872	2111535
2111519	EDA	a graph based approach for reliability analysis of nano-scale vlsi logic circuits	2014	-5.953341844737973	12.464125547153781	2111546
2111774	EDA	impact of skew and jitter on the performance of vlsi interconnects	2010	-6.576775030968213	13.121910079095409	2111801
2111982	EDA	parametric yield analysis and constrained-based supply voltage optimization	2005	-6.615016809830152	12.637871744162315	2112009
2112078	EDA	analysis of within-die process variation in 65nm fpgas	2011	-6.055963580874482	12.964122728377204	2112105
2112250	EDA	modeling litho-constrained design layout	2007	-6.207260583364558	11.742868569489096	2112277
2112257	EDA	fine-grained post placement voltage assignment considering level shifter overhead	2010	-7.080319734193861	12.487706975287061	2112284
2112722	HPC	efficient fft network testing and diagnosis schemes	2002	-5.7772234028418605	11.471922099665825	2112749
2113034	EDA	a general mathematical model of probabilistic ripple-carry adders	2010	-6.3001472937344865	12.109147563773124	2113061
2114817	EDA	reliability analysis of cmos rambus oscillator under device mismatch effects	2018	-6.688267479185934	11.960197363883688	2114844
2115142	EDA	interval arithmetic based input vector control for rtl subthreshold leakage minimization	2012	-6.171353947861867	11.706136868262387	2115169
2115151	EDA	wire-length prediction using statistical techniques	2004	-6.621901646741589	11.821784689919786	2115178
2115549	EDA	an indirect technique for estimating reliability of analog and mixed-signal systems during operational life	2013	-5.684402690498215	12.849072216841984	2115576
2115565	EDA	a dsm design flow: putting floorplanning, technology-napping, and gate-placement together	1998	-6.676520740977867	11.622690865704751	2115592
2115688	EDA	verilog-ams-pam: verilog-ams integrated with parasitic-aware metamodels for ultra-fast and layout-accurate mixed-signal design exploration	2012	-6.287362079669582	12.361019846359	2115715
2115944	EDA	congestion-aware power grid optimization for 3d circuits using mim and cmos decoupling capacitors	2009	-6.754662592605392	12.830295700210776	2115971
2116980	EDA	concurrent transistor sizing and buffer insertion by considering cost-delay tradeoffs	1997	-7.129922508904276	11.435174101069515	2117007
2117326	EDA	synthesis of multiple-input change asynchronous circuits using transition-sensitive flip-flops	1973	-5.967421877510326	11.894948326731074	2117353
2117463	EDA	a 7gb/s/pin gddr5 sdram with 2.5ns bank-to-bank active time and no bank-group restriction	2010	-6.521729973095908	12.533361217551233	2117490
2117836	EDA	input vector monitoring on line concurrent bist based on multilevel decoding logic	2012	-5.506469534727431	11.425878093481007	2117863
2118344	Embedded	toggle-based masking scheme for clustered unknown response bits	2011	-5.572874409234908	11.323086062025926	2118371
2118773	EDA	stochastic wire length sampling for cycle time estimation	2002	-6.54036043345002	11.96594890673598	2118800
2118917	EDA	efficient transistor-level sizing technique under temporal performance degradation due to nbti	2006	-6.411399249274084	12.901059707417991	2118944
2118947	EDA	power-down integrated circuit built-in self-test structures	1991	-5.4331518744769856	12.271301649784807	2118974
2119648	EDA	parallel hierarchical cross entropy optimization for on-chip decap budgeting	2010	-7.003486694488598	12.098745918628213	2119675
2120093	EDA	a pre-placement net length estimation technique for mixed-size circuits	2009	-6.6533010568102045	11.80349509655206	2120120
2120371	HCI	a fundamental analysis of single event effects on clocked cvsl circuits with gated feedback	2011	-6.188440194749631	12.326720385365885	2120398
2120636	EDA	buffered clock tree synthesis with non-zero clock skew scheduling for increased tolerance to process parameter variations	1997	-6.906179337124933	12.630566389203427	2120663
2120739	EDA	peak power estimation using genetic spot optimization for large vlsi circuits	1999	-6.935774995459348	12.011207245106785	2120766
2120894	EDA	modeling custom digital circuits for test	2004	-5.606231158270449	11.832077439175668	2120921
2120897	EDA	undocumented features of the x5 flag belt in the 8085 microprocessor: many 8085 users have found problems in comparing signed operands using conventional methods	1985	-6.414540588071228	11.618081616798086	2120924
2120922	EDA	model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability	2000	-7.032261746707956	12.463170345554204	2120949
2120931	EDA	a performance analysis tool for performance-driven micro-cell generation	1991	-6.728969404346924	11.961302367431054	2120958
2121016	EDA	constraint generation for routing analog circuits	1990	-6.5810630416567735	11.388673869327665	2121043
2121106	Arch	instantaneous current modeling in a complex vliw processor core	2005	-6.383504876759452	12.252139511152851	2121133
2121202	EDA	power grid sizing via convex programming	2011	-7.0501657514630045	12.1776921962159	2121229
2121636	EDA	performance-driven high-level synthesis with floorplan for gdr architectures and its evaluation	2010	-6.521894810590335	11.699514057882359	2121663
2121699	HPC	a method for improving power grid resilience to electromigration-caused via failures	2015	-6.024098898382808	12.6950076151088	2121726
2121935	EDA	a dmr logic for mitigating the set induced soft errors in combinational circuits	2016	-6.005367134181249	13.192655988974636	2121962
2122046	EDA	self-exercising self testing k-order comparators	1997	-6.421376071099013	11.293569114767624	2122073
2123103	EDA	a physical-based noise macromodel for fast simulation of switching noise generation	2004	-5.579264411801491	11.793675409768865	2123130
2124363	EDA	area-efficient pipelining for fpga-targeted high-level synthesis	2015	-6.0610175249582126	12.172890382140526	2124390
2124565	EDA	hls-l: a high-level synthesis framework for latch-based architectures	2010	-6.636139422541829	12.981538806909175	2124592
2124893	EDA	a comprehensive signature analysis scheme for oscillation-test	2003	-5.762809367644843	12.056056569201965	2124920
2125011	EDA	online fault testing of reversible logic using dual rail coding	2010	-6.655856323553978	12.594947716559448	2125038
2125388	EDA	peak wake-up current estimation at gate-level with standard library information	2012	-6.443849349005669	13.153486349804355	2125415
2125601	EDA	evaluating macro placement in an soc block based on a congestion estimate	2012	-5.585464608704768	12.583449004503045	2125628
2126019	EDA	intimefix: a low-cost and scalable technique for in-situ timing error masking in logic circuits	2013	-5.36528350479546	13.194044454029912	2126046
2126050	EDA	width-constrained wire sizing for non-tree interconnections	2010	-7.110642204570618	12.039888552265243	2126077
2126062	EDA	design and selection of buffers for minimum power-delay product	1996	-6.69939491875669	12.711092046805124	2126089
2126436	EDA	achieving high transition delay fault coverage with partial dtsff scan chains	2007	-5.58713746728474	11.578158605550067	2126463
2126475	EDA	ilp-based board-level routing of multi-terminal nets for prototyping reconfigurable interconnect	1999	-7.008340468050123	11.376788278842676	2126502
2126520	EDA	a probabilistic collocation method based statistical gate delay model considering process variations and multiple input switching	2005	-6.385865851093223	12.379913774622974	2126547
2127120	EDA	a study of through-silicon-via impact on the 3d stacked ic layout	2009	-6.44701927796542	12.642630839612243	2127147
2128097	EDA	integrated power supply planning and floorplanning	2001	-7.0316633746403605	12.206209998420663	2128124
2128492	EDA	enhancing random-pattern coverage of programmable logic arrays via masking technique	1988	-5.5678746722362735	11.347768609348336	2128519
2128665	EDA	accurate characterization of random process variations using a robust low-voltage high-sensitivity sensor featuring replica-bias circuit	2010	-6.1115693928881445	13.097057649552061	2128692
2129542	EDA	low-power cmos with subvolt supply voltages	2001	-7.056679193182008	12.684089586921427	2129569
2129606	EDA	towards modular design of reliable quantum-dot cellular automata logic circuit using multiplexers	2015	-6.691904235576126	13.053958779026475	2129633
2130285	EDA	an optimization-based multiple-voltage scaling technique for low-power cmos digital design	2002	-6.691798457729256	12.587020102665301	2130312
2130592	Arch	the impact of clock gating schemes on the power dissipation of synthesizable register files	2004	-6.208727305879265	12.656539900109115	2130619
2130957	EDA	bdd-based synthesis of reconfigurable single-electron transistor arrays	2014	-6.753383156332988	11.428400931243827	2130984
2131164	EDA	style: a statistical design approach based on nonparametric performance macromodeling	1995	-6.4668417662458095	11.556758016262153	2131191
2131484	Arch	lut-based mpgas for fast turnaround time conversion flow	2006	-6.4156187111616765	12.362285483127069	2131511
2131952	EDA	macro-aware row-style power delivery network design for better routability	2018	-7.2258134854314955	12.01666744008076	2131979
2132126	EDA	high speed multiplexer design using tree based decomposition algorithm	2016	-7.14984128627282	11.878025931167436	2132153
2132287	EDA	diagonal routing in high performance microprocessor design	2006	-7.0670699773339285	11.938030676477142	2132314
2132314	EDA	timing uncertainty analysis for time-of-flight systems	1994	-5.878040604574647	12.147399815882952	2132341
2132618	EDA	achieving low capture and shift power in linear decompressor-based test compression environment	2012	-5.892550044464233	11.793320463990767	2132645
2132944	EDA	all optical reversible multiplexer design using mach-zehnder interferometer	2014	-6.9909388606280025	12.884249779408169	2132971
2134493	EDA	determination of optimal polynomial regression function to decompose on-die systematic and random variations	2008	-6.4618591765452775	12.174147656888056	2134520
2134539	EDA	trace signal selection to enhance timing and logic visibility in post-silicon validation	2010	-5.471268215885184	11.6710887680725	2134566
2134711	HPC	nano-scale on-chip irregular network analysis	2009	-6.623194119631831	12.181905430829476	2134738
2134784	EDA	placement of irregular circuit elements on non-uniform gate arrays	1983	-6.945921644240554	11.514204253899315	2134811
2135138	EDA	low power optimization techniques for bdd mapped finite state machines	2002	-6.289948542736296	11.584676805016613	2135165
2135145	EDA	an on-chip combinational decompressor for reducing test data volume	2006	-5.57309113707902	11.437502820745905	2135172
2136103	EDA	new technique for fault detection in quantum cellular automata	2008	-5.564567484582832	11.546933012709394	2136130
2136464	EDA	clock-tree power optimization based on rtl clock-gating	2003	-5.864754361548933	12.92738706843974	2136491
2136751	EDA	scan chain design for shift power reduction in scan-based testing	2011	-6.036822119382181	12.005890045744744	2136778
2136773	EDA	interconnect delay optimization via high level re-synthesis after floorplanning	2005	-5.5288422868532905	12.440917750508662	2136800
2137391	EDA	a low cost bist methodology and associated novel test pattern generator	1994	-5.361403254296185	11.58818976416563	2137418
2137541	EDA	mom - a process variation aware statistical capacitance extractor	2006	-6.516319964358085	12.315259847707956	2137568
2137667	EDA	routing architecture optimizations for high-density embedded programmable ip cores	2005	-7.096319428318256	12.548680534895935	2137694
2137827	EDA	on the tolerance to manufacturing defects in molecular qca tiles for processing-by-wire	2007	-5.410750848451389	13.010093568735929	2137854
2138264	EDA	maximum power estimation using the limiting distributions of extreme order statistics	1998	-6.520061467614339	12.011342684531893	2138291
2138393	EDA	worst-case test vectors generation using genetic algorithms for the detection of total-dose induced leakage current failures	2010	-5.973314130904408	12.367609644657032	2138420
2138683	Arch	self-checking detection and diagnosis of transient, delay, and crosstalk faults affecting bus lines	2000	-5.51812916113666	11.764315614532366	2138710
2138801	EDA	capacitance driven clock mesh synthesis to minimize skew and power dissipation	2013	-7.130328279403258	12.329409429085393	2138828
2138966	EDA	a delay test to differentiate resistive interconnect faults from weak transistor defects	2005	-5.451122324019468	12.347778737003846	2138993
2139148	EDA	yephcad and flora: logic synthesis for control and datapath	1994	-6.714935520200753	13.152493641395306	2139175
2139703	EDA	plest: a program for area estimation of vlsi integrated circuits	1986	-5.873206590231121	11.932239386849648	2139730
2140025	EDA	layer assignment for crosstalk risk minimization	2004	-6.789238061262837	11.73935143984827	2140052
2140612	EDA	incremental layout optimization for noc designs based on milp formulation	2011	-6.88718354130471	12.03749293474586	2140639
2140662	EDA	an efficient metric of setup time for pulsed flip-flops based on output transition time	2013	-6.511873107047249	13.041287667724287	2140689
2141984	EDA	circuit propagation delay estimation through multivariate regression-based modeling under spatio-temporal variability	2010	-6.360542576601597	12.736058255455553	2142011
2141998	Visualization	solutions for undetected shorts on ieee 1149.1 self-monitoring pins	2010	-5.4333745312065895	12.73052956654016	2142025
2142196	EDA	minimizing spurious switching activities in cmos circuits	2002	-6.9285444668454055	12.83061886143312	2142223
2143315	EDA	a software-supported methodology for designing high-performance 3d fpga architectures	2007	-5.570799805342038	13.057945228549038	2143342
2143537	EDA	design of self-timed reconfigurable controllers for parallel synchronization via wagging	2015	-5.444582150964481	12.662192100500882	2143564
2144178	EDA	ssfb: a highly-efficient and scalable simulation reduction technique for sram yield analysis	2014	-6.589146914041008	12.105383062345373	2144205
2144581	EDA	co-optimization of memory bist grouping, test scheduling, and logic placement	2014	-6.67655641537444	11.896324929570904	2144608
2144687	EDA	mapping for better than worst-case delays in lut-based fpga designs	2008	-6.1914858714607	12.674388017540501	2144714
2144808	EDA	coffe: fully-automated transistor sizing for fpgas	2013	-6.045239041004819	12.448554202354064	2144835
2145134	EDA	exact wiring fault minimization via comprehensive layout synthesis for cmos logic cells	2004	-6.817486822475759	12.115847520226946	2145161
2145235	EDA	clock period minimization of semi-synchronous circuits by gate-level delay insertion	1999	-6.471202787692796	11.628325612668347	2145262
2145309	EDA	effect of glitches on the efficiency of components' region-constrained placement as a fast approach to reduce fpga's dynamic power consumption	2006	-6.1440866340649745	12.956087469588258	2145336
2145951	EDA	designing single-cycle long links in hierarchical nocs	2014	-6.996905387065022	11.969925495458748	2145978
2146066	EDA	asap: a transistor sizing tool for speed area and power optimization of static cmos circuits	1994	-6.865850353460425	11.804037285101789	2146093
2146729	EDA	integrated floorplanning with buffer/channel insertion for bus-based microprocessor designs	2002	-6.969445165488822	11.638186937605438	2146756
2147767	EDA	3d fpga using high-density interconnect monolithic integration	2014	-6.407127704242512	12.674470164816835	2147794
2148665	EDA	a methodology for timing model characterization for statistical static timing analysis	2007	-5.598501529314856	12.711700435279687	2148692
2148885	EDA	runtime mechanisms for leakage current reduction in cmos vlsi circuits	2002	-6.557093151441148	12.599389563969275	2148912
2149028	EDA	transmission line synthesis	1995	-6.359981088099315	11.769685499853	2149055
2149069	EDA	semi-analytical current source modeling of finfet devices operating in near/sub-threshold regime with independent gate control and considering process variation	2014	-6.574432101320412	13.010353691165855	2149096
2149106	EDA	an optimized bist test pattern generator for delay testing	1997	-5.603131031271535	11.358682292588876	2149133
2149256	EDA	estimation of standby leakage power in cmos circuits considering accurate modeling of transistor stacks	1998	-6.339697998955178	13.13909335600017	2149283
2149451	EDA	maximum flow algorithms for maximum observability during fpga debug	2013	-5.878693972527188	11.767722610579455	2149478
2149502	EDA	concurrent skew and control step assignments in rt-level datapath synthesis	2008	-6.454847113230223	11.858645323198322	2149529
2149767	EDA	towards single pin scan for extremely low pin count test	2018	-5.388024282836253	12.034994522386231	2149794
2149892	EDA	automatic scan insertion and pattern generation for asynchronous circuits	2004	-5.41978770219572	11.464949731140655	2149919
2150031	HCI	multiple paths sensitization of digital oscillation built-in self test	1999	-5.603910082223016	11.585742914672885	2150058
2150135	EDA	on fault-tolerant design of exclusive-or gates in qca	2016	-5.3600189462007375	13.084825278258958	2150162
2150184	EDA	high performance lithography hotspot detection with successively refined pattern identifications and machine learning	2011	-6.080570297550075	11.524271638395504	2150211
2150547	EDA	a general piece-wise nonlinear library modeling format and size reduction technique for gate-level timing, si, power, and variation analysis	2009	-5.388218460558605	11.77655587375692	2150574
2150715	EDA	statistical estimation and evaluation for communication mapping in network-on-chip	2010	-6.850380352418889	11.356409873726154	2150742
2151316	EDA	split-gate logic circuits for multi-threshold technologies	2001	-6.6663745026006245	13.058581669972527	2151343
2151748	EDA	a metric to target small-delay defects in industrial circuits	2011	-5.51847368524318	12.460927323968392	2151775
2151913	EDA	automated synthesis of stochastic computational elements using decision procedures	2016	-7.175109970671956	13.190174854166367	2151940
2152213	EDA	scan chain and power delivery network synthesis for pre-bond test of 3d ics	2011	-5.7768012842119845	12.431365555869801	2152240
2152993	Arch	a methodology for low power scheduling with resources operating at multiple voltages	2004	-6.830930142455489	12.38508855706391	2153020
2153292	EDA	abstracting single event transient characteristics variations due to input patterns and fan-out	2014	-5.705812098603277	12.417995805748706	2153319
2153635	EDA	low-power clock tree synthesis for 3d-ics	2017	-7.0493342240533305	12.516276104456407	2153662
2153862	EDA	rtl power modeling and estimation of sleep transistor based power gating	2007	-5.600512328627603	13.106866033341513	2153889
2154086	EDA	timing driven placement for quasi delay-insensitive circuits	2015	-6.2543244886731255	11.770819081913912	2154113
2154177	EDA	qor analysis of automated clock-mesh implementation under ocv consideration	2010	-6.325608945746909	12.354746257592492	2154204
2154919	Arch	fast march tests for defects in resistive memory	2015	-5.415160704807048	12.65102046284175	2154946
2155431	EDA	a stochastic approach to power grid analysis	2004	-6.252460539341622	12.130558969190128	2155458
2155969	EDA	multiobjective optimization of cost, performance and thermal reliability in 3dics	2013	-6.924955836004371	11.76213578562532	2155996
2156160	EDA	a methodology to improve yield in analog circuits by using geometric programming	2010	-6.450034598799918	12.357359676067873	2156187
2156372	EDA	supply voltage degradation aware analytical placement	2005	-6.577486235098259	13.020012087428595	2156399
2157409	EDA	an efficent clustering algorithm for low power clock tree synthesis	2007	-7.034842286354232	12.347271526575376	2157436
2157548	EDA	a tableless approach for high-level power modeling using neural networks	2007	-6.431328739803639	11.961447917096315	2157575
2157551	EDA	an accurate diagnosis of transition fault clusters based on single fault simulation	2012	-5.303385868827507	11.595212987643444	2157578
2157697	EDA	novel pattern-based power estimation tool with accurate glitch modeling	2000	-6.111052466137207	12.061631605412593	2157724
2157931	EDA	an evaluation of defect-oriented test: well-controlled low voltage test	2001	-5.5865223497397904	12.568446446527481	2157958
2158461	EDA	a genetic approach to bus encoding	2003	-5.970700967376102	11.689528759345713	2158488
2159633	EDA	digital logic simulation at the gate and functional level	1979	-5.720360047988027	12.527405520460295	2159660
2159651	EDA	a skew-window based methodology for timing fixing in multiple power modes	2015	-6.835240822675113	12.502879074474983	2159678
2160521	EDA	predictive analysis for projecting test compression levels	2010	-5.515899271059041	11.46751693500932	2160548
2160534	EDA	thermal aware floorplanning incorporating temperature dependent wire delay estimation	2015	-6.762145292909121	12.586011907976944	2160561
2160726	EDA	temperature-aware circuit design using adaptive body biasing	2007	-5.7070459761465635	13.108848716508794	2160753
2161618	EDA	design and simulation of novel tlg-set based ram cell designs	2013	-5.908545524732403	13.048047240736905	2161645
2162450	EDA	path selection for delay testing of deep sub-micron devices using statistical performance sensitivity analysis	2000	-5.7737180907583685	11.863261149806966	2162477
2162994	Embedded	design of testable multipliers for fixed-width data paths	1997	-5.480779018634705	11.762306835566285	2163021
2163592	EDA	a voltage drop aware crosstalk measurement with multi-aggressors in 65nm process	2008	-5.689104407805813	12.48152612108701	2163619
2163680	EDA	power-conscious test synthesis and scheduling	2003	-5.476202991822517	12.030922033338811	2163707
2164217	Arch	modeling of nbti-induced pmos degradation under arbitrary dynamic temperature variation	2008	-6.176027347739201	13.107003373716598	2164244
2164259	EDA	characterizing individual gate power sensitivity in low power design	1999	-6.2864421806801065	12.59543284063122	2164286
2164473	EDA	implementation of a low leakage standard cell library based on materials from umc 65nm technology	2014	-5.4432948197236035	11.979312072266364	2164500
2164852	EDA	a fast and accurate characterization method for full-cmos circuits	1992	-5.8075894183822045	12.037891199754796	2164879
2165179	EDA	spfd-based effective one-to-many rewiring (omr) for delay reduction of lut-based fpga circuits	2004	-6.4546365149837985	11.314673021808975	2165206
2165245	EDA	periodic signal suppression in a concurrent fault simulator	1991	-5.740907324979122	11.72608803251339	2165272
2165775	EDA	improving bitstream compression by modifying fpga architecture	2013	-6.037084159428856	11.47059010573244	2165802
2166443	EDA	simultaneous gate sizing and vt assignment using fanin/fanout ratio and simulated annealing	2013	-7.028115285182749	11.553782683326332	2166470
2166902	EDA	testing of level shifters in multiple voltage designs	2007	-5.53085061390566	12.278699368659383	2166929
2166951	AI	yield enhancement techniques for 3-dimensional random access memories	2012	-5.780188890271968	12.468261654164579	2166978
2167267	EDA	impedance profile of a commercial power grid and test system	2003	-5.4441965302705455	12.456390503473617	2167294
2167315	EDA	analytical model for the propagation delay of through silicon vias	2008	-5.850681974588246	13.036755094864617	2167342
2167345	EDA	challenges in clockgating for a low power asic methodology	1999	-6.5454258774948855	12.924696345479415	2167372
2167566	EDA	an efficient method for clock skew scheduling to reduce peak current	2016	-6.8166982030237016	11.904203711818669	2167593
2167617	EDA	synthesis of 3d clock tree with pre-bond testability	2013	-6.234270545523144	12.091611464656362	2167644
2168106	Security	built-in self-test for signal integrity	2001	-5.3730707731385925	12.629667280036804	2168133
2168184	EDA	hierarchical simulation of substrate coupling in mixed-signal ics considering the power supply network	2002	-5.517637138301178	11.491934087611153	2168211
2168447	EDA	hold violation analysis for functional test of ultra-low temperature circuits at room temperature	2018	-5.40003004062965	12.498796415100898	2168474
2169447	EDA	interconnect bundle sizing under discrete design rules	2010	-7.206063059625768	11.786875179524325	2169474
2169529	EDA	thermal-aware test scheduling for core-based soc in an abort-on-first-fail test environment	2009	-6.2660119073212055	12.623037935138592	2169556
2169552	EDA	optimisation of variability tolerant logic cells using multiple voltage supplies	2009	-6.118626288666715	12.763750860556373	2169579
2169691	Logic	on-chip clock faults' detector	2002	-5.442679574768256	12.211526411989169	2169718
2170155	EDA	worst case analysis for evaluating vlsi circuit performance bounds using an optimization method	2011	-6.6658215309422575	11.804343369111347	2170182
2170479	EDA	system-level process variability analysis and mitigation for 3d mpsocs	2009	-6.182189201525482	12.905735710374556	2170506
2170616	EDA	optimal transistor sizing for maximum yield in variation-aware standard cell design	2016	-6.514252267645014	12.724145419512725	2170643
2170637	EDA	tcad based design-technology co-optimisations in advanced technology nodes	2017	-6.031654034118432	12.827665135412913	2170664
2171113	Arch	noise coupling due to through silicon vias (tsvs) in 3-d integrated circuits	2011	-6.314303082145307	12.86691181607374	2171140
2171125	EDA	partitioning and placement technique for cmos gate arrays	1987	-6.641320038530173	11.489765069721043	2171152
2171834	EDA	a design model for random process variability	2008	-6.399850953011261	12.214979194271738	2171861
2171993	EDA	statistical delay modelling of manufacturing process variations at system level	2012	-6.0817567031693045	12.489684505501435	2172020
2172478	EDA	delay test resource allocation and scheduling for multiple frequency domains	2012	-5.863522833972728	12.231191839842312	2172505
2172494	EDA	parameterized macrocells with accurate delay models for core-based designs	2003	-6.205141012557277	13.01094564456677	2172521
2172562	EDA	delay test quality maximization through process-aware selection of test set size	2010	-5.444922833442655	11.803515084804364	2172589
2172699	EDA	statistical delay modeling in logic design and synthesis	1994	-5.6189478393855685	12.133364826472206	2172726
2172794	EDA	statistical estimation of leakage power dissipation in nano-scale complementary metal oxide semiconductor digital circuits using generalised extreme value distribution	2012	-6.654751763020071	12.43050226565683	2172821
2172947	EDA	reliability based hardware trojan design using physics-based electromigration models	2018	-5.645964444076692	12.996622630558493	2172974
2172983	EDA	efficient and optimal post-layout double-cut via insertion by network relaxation and min-cost maximum flow	2008	-6.829460339389625	11.669072882157938	2173010
2173220	EDA	yield enhancement with optimal area allocation for ratio-critical analog circuits	2006	-6.347385365576508	11.812069192133922	2173247
2173618	EDA	timing-driven partitioning-based placement for island style fpgas	2003	-7.0656525757389375	11.659660899788628	2173645
2173956	Arch	design-oriented models for quick estimation of path delay variability via the fan-out-of-4 metric	2017	-5.887514450626946	12.68354734004558	2173983
2174234	EDA	static noise analysis for digital integrated circuits in partially depleted silicon-on-insulator technology	2002	-5.7485337963273615	12.496285980919078	2174261
2174587	EDA	on analysis of fabricated polymorphic circuits	2010	-6.242238537181118	12.374266258687475	2174614
2174824	EDA	sensitivity analysis for soc performance benchmark against interconnect parasitic resistance and capacitance beyond 10-nm finfet technology	2016	-5.973433338487553	13.192978832941087	2174851
2174967	EDA	static timing analysis for self resetting circuits	1996	-5.543825800699113	11.793366154624133	2174994
2175585	EDA	oscillation ring based interconnect test scheme for soc	2005	-5.7649975442761505	11.66536999620953	2175612
2175607	EDA	capo: congestion-driven placement for standard-cell and rtl netlists with incremental capability	2007	-6.4211752030867535	11.435864107735872	2175634
2175776	EDA	performance-driven dual-rail routing architecture for structured asic design style	2010	-6.598397550859902	12.514933789785552	2175803
2175900	EDA	ieee 1500 compatible multilevel maximal concurrent interconnect test	2013	-5.336048927977085	11.786753161480846	2175927
2176668	EDA	efficient instruction-level optimization methodology for low-power embedded systems	2001	-6.675399775935161	11.292043337506135	2176695
2176753	EDA	aslan: synthesis of approximate sequential circuits	2014	-6.0390789239609175	11.707133616872742	2176780
2177687	EDA	self-timed pipeline with adder	1992	-5.338612041361463	12.198665926938968	2177714
2177698	EDA	timed test generation crosstalk switch failures in domino cmos circuits	2002	-5.8134062856624995	12.772047871977053	2177725
2177707	EDA	a low-cost tsv test and diagnosis scheme based on binary search method	2015	-5.426353313930125	12.120117035378401	2177734
2177991	EDA	quiescent current estimation based on quality requirements	1993	-5.474900835227047	11.907878580033493	2178018
2177999	EDA	multilevel timing-constrained full-chip routing in hierarchical quad-grid model	2006	-6.873766120902006	11.504924707443626	2178026
2178475	EDA	verification of the power and ground grids under general and hierarchical constraints	2016	-6.506250705296629	11.89137206865299	2178502
2178758	EDA	vlsi design optimization of input/output-buffered broadband atm switches	1996	-6.208002216584277	11.733403034596893	2178785
2178875	EDA	pair balance-based test scheduling for socs	2004	-5.812995323306343	11.93128962935138	2178902
2179003	EDA	a practical repeater insertion method in high speed vlsi circuits	1998	-6.970002828822683	12.385596712444684	2179030
2179035	EDA	post-layout transistor sizing for power reduction in cell-based design	2001	-6.708811783159888	12.678841392397866	2179062
2179440	EDA	pdl: a new physical synthesis methodology	2003	-6.126656800543303	11.305544491707131	2179467
2179601	EDA	combinational and sequential mapping with priority cuts	2007	-6.241072855445057	11.54554026573413	2179628
2179861	EDA	thermal implications of mobile 3d-ics	2014	-5.468079596115806	13.166981807099926	2179888
2181095	Vision	memory organization for two parallel readouts	1977	-6.1090263920746795	12.359564771948364	2181122
2181255	EDA	routenet: routability prediction for mixed-size designs using convolutional neural network	2018	-6.303024307514101	11.683164050346502	2181282
2181784	EDA	a circuit level fault model for resistive opens and bridges	2003	-5.312676320475499	11.608069160119385	2181811
2181824	EDA	high-performance multiplexer-based logic synthesis using pass-transistor logic	2002	-7.151770754282037	12.760790908305776	2181851
2181920	EDA	tim: a timing package for two-phase, level-clocked circuitry	1993	-7.000864982053948	11.781683445043855	2181947
2182102	EDA	hierarchical statistical analysis of performance variation for continuous-time delta-sigma modulators	2007	-6.380381062355357	12.031511679481678	2182129
2182624	EDA	fault simulation for analog circuits under parameter variations	2000	-6.285561178339221	11.29954610578244	2182651
2182666	EDA	a low power test pattern generator for bist	2010	-5.863275141223999	11.733053395464768	2182693
2182758	EDA	throughput optimization for area-constrained links with crosstalk avoidance methods	2010	-6.848594508972554	13.1288481638054	2182785
2184461	ML	an algorithm for the accurate reliability evaluation of triple modular redundancy networks	1974	-5.448656105543042	11.639587615672214	2184488
2185302	EDA	gate level statistical simulation based on parameterized models for process and signal variations	2007	-6.570741049994204	12.525349691346806	2185329
2186170	EDA	utilising the normal distribution of the write noise margin to easily predict the sram write yield	2012	-6.627158192780282	12.774456897077641	2186197
2186702	EDA	subresolution assist feature generation with supervised data learning	2018	-5.995280976014262	11.403551656675806	2186729
2186890	EDA	efficient vco phase macromodel generation considering statistical parametric variations	2007	-6.5532384537423	11.876540479147494	2186917
2187847	EDA	low-power anti-aging zero skew clock gating	2013	-6.147215455983013	13.069649406433475	2187874
2188763	EDA	improving post-silicon error detection with topological selection of trace signals	2017	-5.3352665003715005	11.630689239314142	2188790
2188864	EDA	thermal-aware floorplanning and layout generation of mosfet power stages	2015	-6.1144703299628365	12.876183195423893	2188891
2189107	EDA	interconnect statistical modeling: structures and measurement methodologies	2000	-6.371258513524502	12.501530319463622	2189134
2189220	EDA	tsv-aware interconnect distribution models for prediction of delay and power consumption of 3-d stacked ics	2014	-6.373444562105884	12.712670268952985	2189247
2189450	EDA	design for variability in dsm technologies	2000	-6.157627192692663	13.182555623337311	2189477
2189636	EDA	automatic flow selection and quality-of-result estimation for fpga placement	2017	-6.020504715016093	11.718796385746556	2189663
2189871	EDA	design for testability method for cml digital circuits	1999	-5.5371804991474605	11.944729862258473	2189898
2190096	EDA	a local clocking approach for self-timed datapath designs	1995	-5.598196887748869	12.806936193238121	2190123
2190262	EDA	variation-aware ted-based approach for nano-cmos rtl leakage optimization	2011	-6.493728521479894	12.823876827758305	2190289
2191035	EDA	clock buffer placement algorithm for wire-delay-dominated timing model	1996	-7.197912982399818	11.869350582276814	2191062
2192191	EDA	node sampling: a robust rtl power modeling approach	1998	-5.871350376751495	11.862910999539135	2192218
2192249	EDA	power-efficient partitioning and cluster generation design for application-specific network-on-chip	2016	-6.419463300222633	12.232769236727606	2192276
2192689	EDA	manufacturability-aware design of standard cells	2007	-6.274480362093404	12.982748743570475	2192716
2192712	EDA	layout small-angle rotation and shift for euv defect mitigation	2012	-6.691419174864098	11.70415592909041	2192739
2192787	EDA	timing-driven global routing with efficient buffer insertion	2005	-7.0456851356462415	11.869232292562454	2192814
2192892	EDA	fatal fault probability prediction for array based designs	1996	-5.387614875856575	12.742731559568501	2192919
2193416	EDA	a new low energy bist using a statistical code	2008	-6.061356578744488	11.998986049021996	2193443
2194589	EDA	memristor-based material implication (imply) logic: design principles and methodologies	2014	-7.175343828104628	12.735152734969747	2194616
2195191	EDA	a unified multi-corner multi-mode static timing analysis engine	2010	-6.930498333672223	11.585194567623944	2195218
2195406	SE	incorporating iddq testing in bist: improved coverage through test diversity	1994	-5.524044438939769	11.992572180314154	2195433
2195444	EDA	pre-characterization procedure for a mixed mode simulation of ir-drop induced delays	2013	-5.945444043568528	12.06072732070416	2195471
2195454	EDA	ilp based gate leakage optimization using dkcmos library during rtl synthesis	2008	-6.667922017026059	13.082832729285546	2195481
2195828	EDA	thorough testing of any multiport memory with linear tests	2002	-5.425912873676614	11.509021554633605	2195855
2196145	EDA	delay-constrained area recovery via layout-driven buffer optimization	2000	-7.195451777425719	11.738549694778714	2196172
2196561	EDA	yield-aware floorplanning	2005	-7.179960783894777	11.508991872333212	2196588
2196655	EDA	layer assignment for reliable system-on-package	2004	-7.221236876249093	11.54369010589716	2196682
2196900	EDA	distinguishing resistive small delay defects from random parameter variations	2010	-5.6786723214574	13.168660958618196	2196927
2198041	EDA	a theoretical upper bound for ip-based floorplanning	2005	-6.829364316270818	11.6357925802577	2198068
2198787	EDA	buffer sizing for clock networks using robust geometric programming considering variations in buffer sizes	2013	-6.7799920065228125	12.267583660561405	2198814
2199153	Arch	test of interconnection opens considering coupling signals	2005	-5.43265902644474	11.367785110353575	2199180
2199189	EDA	slope propagation in static timing analysis	2000	-6.119496805440128	11.486260938002815	2199216
2199392	EDA	backward propagated capacitance model for register transfer level power estimation	2001	-6.359326681244539	12.407379141959407	2199419
2199818	EDA	pre-route noise estimation in deep submicron integrated circuits	2002	-6.132604007375237	12.243257771023552	2199845
2200698	EDA	torch: a design tool for routing channel segmentation in fpgas	2008	-6.773366742972447	11.79122217208659	2200725
2200763	EDA	1-d cell generation with printability enhancement	2013	-6.913347911986802	11.938240411142544	2200790
2200846	EDA	robust spatial correlation extraction with limited sample via l1-norm penalty	2011	-6.614617184658264	11.929087616656695	2200873
2201273	EDA	improving the process-variation tolerance of digital circuits using gate sizing and statistical techniques	2005	-6.618678945985336	12.118457423023324	2201300
2201376	EDA	impact of gate workfunction fluctuation on finfet standard cells	2014	-5.5957533071624495	13.094444426030044	2201403
2201956	EDA	partitioning effects on estimated wire length for mixed macro and standard cell placement	2002	-6.643453539541098	11.929678534057903	2201983
2202056	EDA	glmc: interconnect length estimation by growth-limited multifold clustering	2000	-6.456019884673786	11.677436285744795	2202083
2202128	EDA	accurate signature driven power conscious tuning of rf systems using hierarchical performance models	2011	-5.418254204480468	12.17077566980505	2202155
2202189	Arch	synthesis of redundant combinatorial logic for selective fault tolerance	2013	-5.467753117470972	11.886675893894825	2202216
2202296	EDA	testability and reliability enhancement techniques	2014	-5.535938461400354	12.420029413186555	2202323
2202414	EDA	placement optimization for yield improvement of switched-capacitor analog integrated circuits	2010	-7.050500654956628	12.341703089237486	2202441
2202476	EDA	calibration of propagation delay of flip-flops	2012	-6.149212546024443	11.683033967805223	2202503
2202924	EDA	delay variation tolerance for domino circuits	2006	-6.1947926493104815	12.512492760114176	2202951
2203220	Robotics	reticle design for minimizing multiproject wafer production cost	2007	-5.5833465966882585	12.0024954354073	2203247
2203809	EDA	a new statistical model for gate array routing	1983	-6.819597685657523	11.671641752679038	2203836
2204446	EDA	test access mechanism optimization, test scheduling, and tester data volume reduction for system-on-chip	2003	-5.870195699156892	11.898233065745693	2204473
2204920	EDA	design of concurrent error-detectable vlsi-based array dividers	1992	-5.555653290838244	11.679209436526168	2204947
2205243	EDA	a new gate delay model for simultaneous switching and its applications	2001	-6.052321466797935	11.710114811437869	2205270
2205261	Robotics	an example of fault site localization on a 0.18 mum cmos device with combination of front and backside techniques	2004	-5.4157144839408335	12.344708673916664	2205288
2205631	EDA	scalable methods for the analysis and optimization of gate oxide breakdown	2010	-6.0052499800884815	12.541901397168965	2205658
2205695	Arch	automatic generation of transistor stacks for cmos analog layout	1993	-6.708151803013734	11.550853437675011	2205722
2205797	EDA	aging-aware critical paths for process related validation in the presence of nbti	2017	-5.685985065428121	12.936540907550368	2205824
2205933	EDA	an efficient uncertainty- and skew-aware methodology for clock tree synthesis and analysis	2007	-6.313033424447186	12.390442978392622	2205960
2206021	Vision	an effective deterministic bist scheme for shifter/accumulator pairs in datapaths	2001	-6.1744139680422	11.28928053435574	2206048
2206680	EDA	incremental improvement of voltage assignment	2009	-7.13277983886276	12.308200525067715	2206707
2206966	EDA	powerfield: a transient temperature-to-power technique based on markov random field theory	2012	-6.778722798380978	12.282784691887887	2206993
2206970	EDA	chip size estimation for soc design space exploration	2007	-5.686964790618233	12.871214856268793	2206997
2207390	EDA	assumers for high-speed single and multi-cycle on-chip interconnect with low repeater count	2008	-6.910411739608128	13.107933215807225	2207417
2207597	EDA	a transistor-level logic-with-timing simulator for mos circuits	1985	-5.815214661332171	11.881948492660776	2207624
2208258	EDA	crosstalk constrained global route embedding	1999	-7.187192529808036	12.149877379905385	2208285
2208271	EDA	analysis of delay mismatching of digital circuits caused by common environmental fluctuations	2011	-5.928568345877367	13.162267118688394	2208298
2208329	EDA	floorplanning optimization with trajectory piecewise-linear model for pipelined interconnects	2004	-6.8304908405393086	12.17131519114185	2208356
2208614	ML	mega clustering and noise clustering algorithms optimization using ant colony	2009	-5.671314296848968	11.593403517704813	2208641
2209039	EDA	aging- and variation-aware delay monitoring using representative critical path selection	2015	-5.415911419848256	12.94425619778325	2209066
2209230	EDA	estimation of capacitive crosstalk-induced short-circuit energy	2007	-6.333663490648407	12.898197293446332	2209257
2209268	EDA	test-wrapper optimization for embedded cores in tsv-based three-dimensional socs	2009	-5.838397864854142	12.336176630734027	2209295
2209276	EDA	cost effective partial scan for hardware emulation	2016	-5.954681400687982	11.600425554451244	2209303
2209324	EDA	evaluating the impact of data encoding techniques on the power consumption in networks-on-chip	2006	-6.005879283464051	13.083097948686984	2209351
2209455	EDA	circuit simulation and timing verification based on mos/lsi mask information	1979	-5.845713181623492	11.62352981361705	2209482
2209703	EDA	high level synthesis with multiple supply voltages for energy and combined peak power minimization	2006	-6.63477912453411	12.927625246321151	2209730
2209911	EDA	gate delay variability estimation method for parametric yield improvement in nanometer cmos technology	2010	-6.447329886954331	12.489314278317352	2209938
2211292	EDA	on-line bist for testing analog circuits	1999	-5.451367057475434	11.9654303554113	2211319
2211319	EDA	realistic scalability of noise in dynamic circuits	2006	-6.098178344388031	12.855452766248426	2211346
2211868	EDA	online clock skew tuning for timing speculation	2011	-5.607399463901448	13.063243868925376	2211895
2211881	EDA	statistical analysis and optimization of asynchronous digital circuits	2012	-6.1797473841315815	12.807873141523373	2211908
2212485	EDA	compact-2d: a physical design methodology to build commercial-quality face-to-face-bonded 3d ics	2018	-6.5733315809819866	12.658074664247902	2212512
2212542	EDA	vanguard: a chip physical design system	1986	-5.7122244648588225	12.175237899062912	2212569
2212682	EDA	adjustment-based modeling for statistical static timing analysis with high dimension of variability	2008	-6.621588718178444	12.014925514716765	2212709
2213108	EDA	a general technique for designing totally self-checking checker for 1-out-of-n code with minimum gate delay	1992	-6.1529673017773145	11.621987218092125	2213135
2213862	EDA	a routability and performance driven technology mapping algorithm for lut based fpga designs	1999	-7.201841459991716	11.615149290668432	2213889
2214009	EDA	pre-bond testing of die logic and tsvs in high performance 3d-sics	2011	-5.428704358994252	12.40205283385235	2214036
2214392	EDA	general strategies to design nanometer flip-flops in the energy-delay space	2010	-5.774913191835582	12.593130285076187	2214419
2214794	Robotics	timing-driven redundant contact insertion for standard cell yield enhancement	2006	-7.104118789116137	11.613773738139562	2214821
2214802	Arch	impact of temporal transistor variations on circuit reliability	2015	-5.675167564135978	12.95860798902744	2214829
2215151	EDA	under-the-cell routing to improve manufacturability	2017	-7.154332803256856	12.042489925313644	2215178
2215233	EDA	a multiple supply voltage based power reduction method in 3-d ics considering process variations and thermal effects	2009	-6.01903527301965	13.156895792897739	2215260
2216161	EDA	fault characterization of low capacitance full-swing bicmos logic circuits	1998	-5.559686710033606	11.941432835331108	2216188
2216383	EDA	methodology for automated phase noise minimization in rf circuit interconnect trees	2017	-6.380129008171465	11.65631418428725	2216410
2216725	EDA	technology mapping of lut based fpgas for delay optimisation	1997	-6.834822809206316	11.864963590561226	2216752
2216851	EDA	design of complex circuits using the via-configurable transistor array regular layout fabric	2011	-5.952951258369403	12.446668624138136	2216878
2216945	EDA	fast interconnect and gate timing analysis for performance optimization	2006	-6.622725604747719	12.365264243693753	2216972
2217006	EDA	dft technique to conclusively translate floating nodes to high iddq current in analog circuits	2008	-5.309123004742959	12.54575857679491	2217033
2217850	EDA	xor-based response compactor adaptive to x-density variation	2010	-5.559453531856722	11.521792126294091	2217877
2218255	EDA	net power directed clustering algorithm for low net-power implementation of fpgas	2005	-6.638692483359277	12.45345663069102	2218282
2218280	EDA	congestion-driven codesign of power and signal networks	2002	-7.201873370042352	12.056942381597333	2218307
2218809	EDA	estimation of maximum currents in mos ic logic circuits	1990	-6.647780369652176	12.28247496838315	2218836
2219206	EDA	explicit gate delay model for timing evaluation	2003	-6.6052142659097015	12.296106027729168	2219233
2219461	EDA	design and analysis of a delay sensor applicable to process/environmental variations and aging measurements	2012	-5.9645637104717935	12.562038699724274	2219488
2219883	EDA	within-die threshold voltage variability estimation using reconfigurable ring oscillator	2017	-6.1759517318183415	13.045935281754154	2219910
2219900	EDA	creating a unique digital fingerprint using existing combinational logic	2009	-5.356995187330526	11.826564624603726	2219927
2220762	EDA	a study of netlist structure and placement efficiency	2004	-6.931281466324619	11.371661862909868	2220789
2221099	EDA	tsv replacement and shield insertion for tsv–tsv coupling reduction in 3-d global placement	2015	-6.56636408047294	12.836813111976278	2221126
2221298	EDA	crosstalk-constrained performance optimization by using wire sizing and perturbation	2000	-6.864160176838768	12.332651586750776	2221325
2221571	EDA	routability prediction for hierarchical fpgas	1999	-6.9338816329328825	11.456178968983311	2221598
2222402	EDA	layout optimization of planar cmos cells regarding width-to-height trade-off	1994	-7.0162932748578095	12.034722401654825	2222429
2222528	EDA	estimation of maximum currents for fault tolerant design of power distribution systems in integrated circuits	1989	-6.1217082929775275	12.985143163913046	2222555
2223098	HPC	a novel thermal-aware structure of tsv cluster	2015	-6.5069056306070046	12.659458725034886	2223125
2223760	EDA	area and power optimization of fprm function based circuits	2003	-7.034715443751365	12.540436889481056	2223787
2224081	EDA	efficient global fanout optimization algorithms	2001	-7.126940945904077	11.580077873203713	2224108
2225238	EDA	statistical gate sizing for yield enhancement at post layout level	2007	-6.7849919970020975	12.111261199518658	2225265
2225557	EDA	power dissipation reduction during synthesis of two-level logic based on probability of input vectors changes	2005	-6.712697010636558	12.834786492797864	2225584
2225917	EDA	on modeling and evaluation of logic circuits under timing variations	2012	-5.659699346867378	11.507673545535187	2225944
2226203	EDA	oscillation-based technique for tsv post-bond test considerations	2017	-6.10447836969508	12.646284592091803	2226230
2226412	EDA	efficient test response compaction for robust bist using parity sequences	2010	-5.327411520330078	11.764536810181305	2226439
2227154	EDA	input vector generation for maximum intrinsic decoupling capacitance of vlsi circuits	2001	-6.7835798611296	12.55711986545316	2227181
2227446	EDA	hardware trojan detection acceleration based on word-level statistical properties management	2014	-5.657389322885	12.090037656527553	2227473
2227617	EDA	strain engineering for bumping over ips: numerical investigations of thermo-mechanical stress induced mobility variations for cmos 32 nm and beyond	2013	-6.036435119434497	12.924431044714767	2227644
2228405	EDA	on pattern generation for maximizing ir drop	2014	-6.972043632582886	12.518839661867032	2228432
2228562	EDA	a revisit to voltage partitioning problem	2010	-7.042551676915447	12.108305337534617	2228589
2228976	EDA	xmap: a technology mapper for table-lookup field-programmable gate arrays	1991	-7.077634533475852	11.401034689385025	2229003
2229191	EDA	static timing analysis for level-clocked circuits in the presence of crosstalk	2003	-6.1282350770473375	11.549150941084285	2229218
2229464	EDA	delay-optimal clustering targeting low-power vlsi circuits	1999	-6.956729287083054	11.499553672258935	2229491
2230259	EDA	static timing: back to our roots	2008	-6.1494701677599375	11.901696944423158	2230286
2230270	EDA	finding minimum interconnect sub-arrays in reconfigurable vlsi arrays	2008	-7.1923677198625535	11.824902258348963	2230297
2230469	EDA	a sensitivity based approach to analyzing signal delay uncertainty of coupled interconnects	2004	-6.611835250089547	12.355473560933778	2230496
2230769	EDA	the effect of wire length minimization on yield	1994	-7.186343427218827	11.604898321590063	2230796
2230980	EDA	on-chip statistical hot-spot estimation using mixed-mesh statistical polynomial expression generating and skew-normal based moment matching techniques	2012	-6.617593146185516	12.283397095023027	2231007
2231107	EDA	an efficient and regular routing methodology for datapath designsusing net regularity extraction	2002	-6.505117973774438	11.80972172916114	2231134
2231338	EDA	cmos mixed-signal circuits design on a digital array using minimum transistors	2001	-6.873789852270888	12.572713933617132	2231365
2231812	EDA	fast and area-time efficient berger code checkers	1997	-6.72453387325285	12.40307702001245	2231839
2232440	EDA	nem relay design with biconditional binary decision diagrams	2015	-6.927145918179164	12.397296315570127	2232467
2232539	EDA	fresh: a new test result extraction scheme for fast tsv tests	2017	-5.481626036142564	12.153841160916224	2232566
2233119	EDA	taco: temperature aware clock-tree optimization	2005	-7.127727968535965	11.787556343669578	2233146
2233204	EDA	on-chip test generation mechanism for scan-based two-pattern tests	2008	-5.634348596670545	11.423622778990836	2233231
2233276	EDA	parameter extraction for statistical ic modeling based on recursive inverse approximation	1997	-6.740025421214867	11.76990244173479	2233303
2233646	EDA	a hybrid technique for discrete gate sizing based on lagrangian relaxation	2014	-7.105052115080204	11.98149971467006	2233673
2234164	EDA	floorplan optimization of fat-tree-based networks-on-chip for chip multiprocessors	2014	-6.893465948106522	12.39285360216427	2234191
2237643	EDA	itimerc: common path pessimism removal using effective reduction methods	2014	-6.152868510896536	11.657180073220458	2237670
2237673	EDA	integra: fast multibit flip-flop clustering for clock power saving	2012	-7.071013161784978	12.06124590351399	2237700
2237701	EDA	test generation in vlsi circuits for crosstalk noise	1998	-6.707235770572045	12.278189188388223	2237728
2237985	HCI	impact of lithography retargeting process on low level interconnect in 20nm technology	2012	-6.281373969448284	12.418427456431868	2238012
2238176	Embedded	xor-decomposition principle and its use to build a glitch-free maximum-speed arbitrary binary waveform generator and deglitcher	2015	-6.106267143196777	11.386488493515644	2238203
2238424	EDA	statistical modeling for circuit simulation	2003	-6.485163124439904	12.253104682095602	2238451
2238472	EDA	lopass: a low-power architectural synthesis system for fpgas with interconnect estimation and optimization	2010	-5.975625163424358	13.088578586611685	2238499
2240563	EDA	fast decoupling capacitor budgeting for power/ground network using random walk approach	2007	-7.097258336527026	12.145549724826086	2240590
2241617	EDA	stochastic sequential machine synthesis targeting constrained sequence generation	1996	-6.264535175073137	11.408632600640926	2241644
2241630	EDA	test pattern generation and clock disabling for simultaneous test time and power reduction	2003	-5.801928671227663	11.922938139084144	2241657
2241706	EDA	on-line fault detection in dsp circuits using extrapolated checksums with minimal test points	1999	-5.333549613910028	11.933393328424563	2241733
2241795	EDA	estimation of maximum power-up current	2002	-6.597561882697836	13.067553438768975	2241822
2242148	EDA	wrapper scan chains design for rapid and low power testing of embedded cores	2005	-5.7715292277711026	11.626203886262305	2242175
2242773	EDA	a bist method for tsvs pre-bond test	2013	-5.548662256386455	12.303085677270547	2242800
2242778	HPC	parametric yield management for 3d ics: models and strategies for improvement	2008	-5.865477393549162	12.964264170690505	2242805
2243109	EDA	coverage optimization for defect-tolerance logic mapping on nanoelectronic crossbar architectures	2012	-5.319607548632657	12.33266835962474	2243136
2243140	EDA	power-down circuit synthesis for analog/mixed-signal	2015	-6.251614574526165	12.742084984239245	2243167
2243961	Arch	post-silicon failing-path isolation incorporating the effects of process variations	2012	-5.581374959880001	11.5347684830301	2243988
2243989	EDA	context aware slope based transistor-level aging model	2012	-5.865378599101149	13.117567881525893	2244016
2244059	EDA	performance modeling of cmos inverters using support vector machines (svm) and adaptive sampling	2016	-6.3189153696689	11.828802235653637	2244086
2244807	EDA	sparse statistical model inference for analog circuits under process variations	2014	-6.601845384210526	12.022106997231884	2244834
2245179	EDA	clock skew optimization via wiresizing for timing sign-off covering all process corners	2009	-6.273100734288012	12.27589310416062	2245206
2245363	EDA	cmos analog circuit stack generation with matching constraints	1998	-6.2024487796117445	11.653366263730804	2245390
2245764	EDA	a built-in quiescent current monitor for cmos vlsi circuits	1995	-5.515666614571901	12.492248348531671	2245791
2246085	EDA	reconfigurable eco cells for timing closure and ir drop minimization	2010	-6.855161940714255	12.342605003881138	2246112
2246224	EDA	design of cmos checkers with improved testability of bridging and transistor stuck-on faults	1995	-5.396401439561183	11.67338536894778	2246251
2247026	EDA	testing methodology of embedded drams	2008	-5.5471865663337265	12.912631934578268	2247053
2247075	EDA	inversed temperature dependence aware clock skew scheduling for sequential circuits	2010	-6.6777781192098615	12.446559473044529	2247102
2247378	EDA	path smoothing via discrete optimization	2008	-7.206701041948992	11.523615780755325	2247405
2247417	EDA	a novel technique integrating buffer insertion into timing driven placement	2006	-7.039169208989182	11.88589493964421	2247444
2247631	EDA	electrical characterization for intertier connections and timing analysis for 3-d ics	2012	-5.895285943719497	12.97858698650851	2247658
2247655	SE	minimal test for coupling faults in word-oriented memories	2002	-5.621440089074715	11.288863813410403	2247682
2247734	EDA	robust rtl power macromodels	1998	-5.8986020805802495	11.864189463164928	2247761
2247989	EDA	improving transition fault test pattern quality through at-speed diagnosis	2006	-5.3028780065389665	11.329936605448758	2248016
2249086	EDA	fast interconnect synthesis with layer assignment	2008	-5.842622386583276	12.452911179707767	2249113
2249343	EDA	routability optimization for industrial designs at sub-14nm process nodes using machine learning	2017	-6.572504781903078	11.439020236139562	2249370
2249500	EDA	active timing multilevel fault-simulation with switch-level accuracy	1995	-5.325948655979532	11.586000285457189	2249527
2249655	EDA	temperature dependent timing in standard cell designs	2012	-5.817204496796988	12.22547289649876	2249682
2249717	Arch	direct time-of-flight tcspc analytical modeling including dead-time effects	2018	-6.2048185189331075	12.167645572913468	2249744
2249909	EDA	thermal-aware placement of standard cells and gate arrays: studies and observations	2008	-6.788346866303995	12.606901307277115	2249936
2250085	EDA	nanometer-scale standard cell library for enhanced redundant via1 insertion rate	2011	-6.10916386307722	12.208531730073169	2250112
2250717	EDA	robust chip-level clock tree synthesis for soc designs	2008	-6.6516732510325705	12.199457990849409	2250744
2251425	Robotics	towards automated fsmd partitioning for low power using simulated annealing	2009	-6.534195317554219	12.516673551923796	2251452
2252226	EDA	evolution of multifunctional combinational modules controlled by the power supply voltage	2006	-6.485960342366204	12.47600768165124	2252253
2252728	EDA	fast and accurate statistical static timing analysis with skewed process parameter variation	2008	-7.003977115442307	12.040610236340585	2252755
2252976	EDA	k2: an estimator for peak sustainable power of vlsi circuits	1997	-6.255037738190183	11.493181673257814	2253003
2253333	EDA	statistical estimation of delay in nano-scale cmos circuits using burr distribution	2018	-6.584259982391486	12.497421100736954	2253360
2253453	EDA	an engineering change orders design method based on patchwork-like partitioning for high performance lsis	2005	-6.697586496932093	11.76396617130322	2253480
2253978	EDA	pattern grading for testing critical paths considering power supply noise and crosstalk using a layout-aware quality metric	2010	-5.699539040790769	12.081965858566614	2254005
2254206	EDA	divide & conquer: a strategy for synthesis of low power finite state machines	1997	-6.810675339655922	12.447452781070357	2254233
2254207	EDA	fast placement for large-scale hierarchical fpgas	2009	-6.83612583488985	11.408482583246359	2254234
2254287	EDA	statistical bipolar circuit design using mstat	1989	-6.217933691248863	11.667862786428444	2254314
2254406	EDA	digital late-transition metastability simulation model	2013	-6.0275146275677605	12.258483651239315	2254433
2254532	EDA	scalable don't-care-based logic optimization and resynthesis	2009	-5.304431191472204	11.409003598548862	2254559
2254656	EDA	a fast heuristic for extending standard cell libraries with regular macro cells	2010	-6.504131495730608	11.73882993827074	2254683
2256110	EDA	tight coupling of timing-driven placement and retiming	2001	-6.08551916561771	11.953044761860644	2256137
2256858	Embedded	practical clock tree robustness signoff metrics	2008	-6.248187801202457	12.178845043581363	2256885
2256954	EDA	simultaneous shield and buffer insertion for crosstalk noise reduction in global routing	2004	-7.065366208289527	12.166399046511724	2256981
2257705	EDA	investigation on nbti-induced dynamic variability in nanoscale cmos devices: modeling, experimental evidence, and impact on circuits	2018	-6.198851591167836	13.150445711510715	2257732
2257977	EDA	an automorphic approach to verification pattern generation for soc design verification using port-order fault model	2002	-5.711602996401827	12.053530454575773	2258004
2258237	EDA	minimum-area shield insertion for explicit inductive noise reduction	2003	-7.05916177917072	12.295358176612327	2258264
2258306	EDA	signal-path driven partition and placement for analog circuit	2006	-6.34055472954846	11.431426533590734	2258333
2258323	EDA	a new atpg method for efficient capture power reduction during scan testing	2006	-5.6717435699850425	12.062036207140705	2258350
2258396	EDA	a power grid optimization algorithm considering timing degradation by nbti	2011	-6.0107266325526085	13.045266815315774	2258423
2259269	EDA	power-switch routing for coarse-grain mtcmos technologies	2009	-6.917214047049602	12.258349489316704	2259296
2259364	EDA	moto-x: a multiple-output transistor-level synthesis cad tool	2016	-5.822371564346057	11.383630373398088	2259391
2259499	EDA	non-intrusive detection of defects in mixed-signal integrated circuits using light activation	2017	-5.3464830419857625	12.098202496681646	2259526
2259695	EDA	a new test pattern generator for high defect coverage in a bist environment	2004	-5.448376478592046	11.545826156824605	2259722
2260196	EDA	test generation for open defects in cmos circuits	2006	-5.342178258752296	11.385481904772096	2260223
2260351	EDA	a novel design methodology for current reference circuits	2008	-6.3146245350644845	11.642713353723016	2260378
2260947	EDA	power bumps and through-silicon-vias placement with optimised power mesh structure for power delivery network in three-dimensional-integrated circuits	2013	-6.889205785746638	12.407263176282473	2260974
2261048	EDA	crosstalk-aware power optimization with multi-bit flip-flops	2012	-6.779071993064664	13.132281694068935	2261075
2261312	EDA	worst case crosstalk noise for nonswitching victims in high-speed buses	2005	-6.826547731569143	12.323125687038724	2261339
2261715	Robotics	a microprogrammable processor using single poly eprom	1989	-5.483723354998543	12.871902148613875	2261742
2262422	EDA	incremental computation of delay fault detection probability for variation-aware test generation	2014	-6.283800918485253	11.763945508696878	2262449
2263016	EDA	on-chip power-supply network optimization using multigrid-based technique	2005	-7.06704222022504	12.155564100875758	2263043
2263083	EDA	comparison of dual-vt configurations of sram cell considering process-induced vt variations	2007	-6.407023492497054	12.95597616726254	2263110
2263399	EDA	phased logic supporting the synchronous design paradigm with delay-insensitive circuitry	1996	-5.85875275714325	11.984590904433317	2263426
2263410	Logic	gate oxide failures due to anomalous stress from hbm esd testers	2004	-5.34541568922607	12.538388105320687	2263437
2263997	EDA	stochastic thermal simulation considering spatial correlated within-die process variations	2009	-6.616950593059152	12.364680257697044	2264024
2264621	EDA	hardware trojan detection based on signal correlation	2018	-5.334159751116738	11.335613816616723	2264648
2264831	EDA	noise minimization during power-up stage for a multi-domain power network	2009	-7.210514547776944	11.392330634155106	2264858
2265086	EDA	capture power reduction using clock gating aware test generation	2009	-5.9568899719745545	12.394308914671054	2265113
2265395	EDA	timing uncertainty in 3-d clock trees due to process variations and power supply noise	2013	-6.152894427963654	12.863937827409927	2265422
2265808	EDA	integrating buffer planning with floorplanning for simultaneous multi-objective optimization	2004	-7.008615682267274	12.242287824037128	2265835
2266361	EDA	tcad/da for mpu and asic development	1998	-6.213993856545402	12.469836025298129	2266388
2267087	EDA	effective launch-to-capture power reduction for los scheme with adjacent-probability-based x-filling	2011	-6.003644375173867	12.136093864469744	2267114
2267401	EDA	efficient computation of the worst-delay corner	2007	-5.9059319072329775	12.351484825029043	2267428
2267629	EDA	power modeling for digital circuits with clock gating	2015	-6.166342550982558	13.045543543164213	2267656
2267703	EDA	clock-tree aware multibit flip-flop generation during placement for power optimization	2015	-6.819349849404415	12.438115428328874	2267730
2268024	EDA	a fully automated approach for analog circuit reuse	2004	-6.272670335667171	11.553711353367119	2268051
2268231	EDA	computing the detection probability for small delay defects of nanometer ics	2011	-5.647481227325611	12.432883435861768	2268258
2268735	EDA	efficient power analysis approach and its application to system-on-chip design	2016	-5.635165027905077	12.441564453286807	2268762
2268792	Arch	leveraging delay slack in flip-flop and buffer insertion for power reduction	2004	-7.072564263574936	11.856013350903936	2268819
2269021	EDA	test-pattern selection for screening small-delay defects in very-deep submicrometer integrated circuits	2010	-5.587233225949342	12.059096294511088	2269048
2269117	EDA	tuning strategies for global interconnects in high-performance deep-submicron ics	1999	-7.082574869847506	12.243292596257946	2269144
2269604	EDA	fpga power estimation using automatic feature selection (abstract only)	2016	-5.887138445125491	11.83609665737407	2269631
2270978	EDA	behavior of cmos polymorphic circuits in high temperature environment	2011	-5.8800200208477715	13.183415819593895	2271005
2271013	EDA	maximum current estimation in cmos circuits	1992	-6.373093540842066	12.253541202065936	2271040
2271100	EDA	statistical methods for the determination of process corners	2002	-6.2031839657347145	11.850333190293705	2271127
2271659	EDA	optimal stacking of socs in a 3d-sic for post-bond testing	2013	-5.623095557909559	12.385880969956448	2271686
2271707	EDA	clock tree optimization for electromagnetic compatibility (emc)	2011	-6.885709951126187	12.851438148825453	2271734
2271992	SE	increasing defect coverage by generating test vectors for stuck-open faults	2008	-5.316696339142506	11.510199973203054	2272019
2272643	EDA	power-temperature stability and safety analysis for multiprocessor systems	2017	-5.846727401368763	13.023806677298735	2272670
2273248	EDA	high-performance low-leakage regions of nano-scaled cmos digital gates under variations of threshold voltage and mobility	2012	-6.3309753692559125	13.18458119381618	2273275
2273277	EDA	clustering and load balancing for buffered clock tree synthesis	1997	-7.137610261703094	12.302678702474866	2273304
2274017	EDA	lib: a cell layout generator	1990	-6.743083686506223	11.450350354331059	2274044
2274587	Metrics	dealing with the spatio-temporal interactions among transient power, supply noise and timing	2005	-6.303902227572426	12.498057787194664	2274614
2274875	EDA	resource allocation and test scheduling for concurrent test of core-based soc d	2001	-6.03232078117667	11.761985997598273	2274902
2275205	EDA	clay: a malleable-cell multi-cell transistor matrix approach for cmos layout synthesis	1988	-6.894987529096737	11.971331675518492	2275232
2275630	EDA	xstat: statistical x-filling algorithm for peak capture power reduction in scan tests	2014	-6.1186207658811025	12.171555464310643	2275657
2277201	EDA	test-architecture optimization for tsv-based 3d stacked ics	2010	-6.152169438455339	12.076305880677507	2277228
2277612	EDA	a new statistical setup and hold time definition	2012	-5.490153363465586	12.8310386578197	2277639
2277820	EDA	fast comparisons of circuit implementations	2004	-6.587799690195238	11.942529522868869	2277847
2278526	EDA	retiming for delay recovery after dft insertion on interdie paths in 3-d ics	2014	-5.746637787452551	12.077646541458614	2278553
2278879	EDA	combining restorability and error detection ability for effective trace signal selection	2017	-5.33113678717485	11.314271427046206	2278906
2279675	EDA	saci: statistical static timing analysis of coupled interconnects	2006	-6.545676656341548	12.596957362881101	2279702
2279687	EDA	performance driven standard-cell placement using the genetic algorithm	1995	-6.8805048607818975	11.547592611311225	2279714
2279893	EDA	low power discrete voltage assignment under clock skew scheduling	2011	-7.0118126161252246	11.929921058704405	2279920
2279928	EDA	analysis and extraction of parametric variation effects on microelectrofluidics-based biochips	2009	-5.397805160380014	11.512945739562145	2279955
2279990	EDA	improving the accuracy of support-set finding method for power estimation of combinational circuits	1997	-5.855162348965589	11.433417569896454	2280017
2280027	EDA	simulation and modelling of long term reliability of digital circuits implemented in fpga	2018	-6.1146908796104205	12.336441468846106	2280054
2280253	EDA	statistical evaluation of split gate opportunities for improved 8t/6t column-decoupled sram cell yield	2008	-6.394005898992536	12.949566862813539	2280280
2280399	EDA	analysis of multi-bit flip flop low power methodology to reduce area and power in physical synthesis and clock tree synthesis in 90nm cmos technology	2014	-6.668405177405592	12.509840377087405	2280426
2280454	EDA	a wavelet-based spatio-temporal heat dissipation model for reordering of program phases to produce temperature extremes in a chip	2012	-6.6534574094854495	12.694616460216546	2280481
2280756	EDA	experiences of low power design implementation and verification	2008	-5.3976457505863555	12.721720717530527	2280783
2280989	HPC	detailed routing by sparse grid graph and minimum-area-captured path search	2019	-7.033287165850979	11.402719154918769	2281016
2281002	EDA	delay optimal partitioning targeting low power vlsi circuits	1995	-6.921260482361872	11.556616959379653	2281029
2281128	EDA	shadow and-inverter cones	2013	-6.467526245303818	12.996353841350293	2281155
2281343	Visualization	computer reduction of two-level, multiple-output switching circuits	1969	-6.545113303647121	11.313993836760476	2281370
2281537	EDA	a physical-location-aware x-filling method for ir-drop reduction in at-speed scan test	2009	-5.733791899499992	11.842247131995562	2281564
2282147	EDA	pre-layout estimation of individual wire lengths	2000	-6.595255636662017	11.86559812827914	2282174
2282364	EDA	ieee standard 1500 compatible interconnect diagnosis for delay and crosstalk faults	2006	-5.435599830956101	11.551530944770358	2282391
2282925	EDA	yield improvement and test cost optimization for 3d stacked ics	2011	-5.386251178535732	12.658346746512105	2282952
2283108	EDA	on pinpoint capture power management in at-speed scan test generation	2012	-5.597394345406512	11.961631509331971	2283135
2283731	EDA	a state assignment approach to asynchronous cmos circuit design	1994	-6.218643619387522	11.374894343546949	2283758
2283930	EDA	synchronous path analysis in mos circuit simulator	1982	-5.976074491919977	11.847828013643591	2283957
2284592	EDA	analysis of the contribution of interconnect effects in the energy dissipation of vlsi circuits	2003	-5.929821546905577	13.195917461987444	2284619
2285058	EDA	employing scaled sigma sampling for efficient estimation of rare event probabilities in the absence of input domain mapping	2016	-6.496518044762093	12.160553562858711	2285085
2285130	Vision	optimal configuring of multiple scan chains	1993	-6.027571828469597	11.480283633397539	2285157
2286063	EDA	a priori wirelength and interconnect estimation based on circuit characteristics	2003	-6.8925540328338375	11.96655905661193	2286090
2286426	EDA	impact of body bias based leakage power reduction on soft error rate	2012	-5.772312027181831	13.109947824884305	2286453
2286509	DB	detectability conditions of full opens in the interconnections	2001	-5.558427243098543	12.059725079945085	2286536
2287312	EDA	clock buffer and flip-flop co-optimization for reducing peak current noise	2018	-6.983822254766348	12.817718804734852	2287339
2287514	EDA	functional yield enhancement and statistical design of a low power transconductor	1999	-6.524532121117122	12.755068117560956	2287541
2287612	EDA	impact of stresses on the fault coverage of memory tests	2005	-5.6555820707257665	12.952081097320425	2287639
2287679	EDA	area impact analysis of via-configurable regular fabric for digital integrated circuit design	2011	-5.374011680342242	12.628627417859759	2287706
2289511	EDA	integration of behavioral synthesis and floorplanning for asynchronous circuits with bundled-data implementation	2011	-6.409162776881868	11.818876082994409	2289538
2289872	EDA	coupled electro-thermal modeling and optimization of clock networks	2003	-6.625493382163223	12.652362210596113	2289899
2290208	EDA	power supply pads assignment for maximum timing yield	2011	-6.818498391126522	12.583934578459461	2290235
2290297	EDA	low-power resource binding by postsilicon customization	2013	-6.467191511802289	12.727290080652823	2290324
2290446	SE	vdd ramp testing for rf circuits	2003	-5.512940008111969	12.11806641712415	2290473
2290776	EDA	voltage-aware static timing analysis	2006	-6.2510006098170265	12.075908812927263	2290803
2290785	EDA	new generation of predictive technology model for sub-45nm design exploration	2006	-5.7923534918270585	13.154824424959733	2290812
2290843	EDA	an efficient bist scheme for non-restoring array dividers	2007	-5.869587983401255	12.014889688833964	2290870
2291120	EDA	synthesis for power-aware clock spines	2015	-7.138810103536688	12.147244605075393	2291147
2291772	EDA	virtual probe: a statistically optimal framework for minimum-cost silicon characterization of nanoscale integrated circuits	2009	-6.566955860282057	12.303398384927638	2291799
2292166	SE	a new method for low-capture-power test generation for scan testing	2006	-5.692025663401727	11.58462746325732	2292193
2292199	EDA	enhancing the area efficiency of fpgas with hard circuits using shadow clusters	2006	-6.0540588439009095	13.198667585330277	2292226
2293590	EDA	simultaneous control of power/ground current, wakeup time and transistor overhead in power gated circuits	2008	-6.923576273660451	12.771874939745016	2293617
2293655	EDA	design automation of transistor networks, a new challenge	2011	-6.1581774383731	12.750372167433527	2293682
2294512	EDA	enhancing delay fault testability for iterative logic array	2002	-5.794255553253484	11.346528191387467	2294539
2294601	EDA	wakeup scheduling and its buffered tree synthesis for power gating circuits	2016	-6.953432770202474	13.184256044308365	2294628
2294612	Robotics	direct printability prediction in vlsi using features from orthogonal transforms	2010	-6.092697722086464	11.695875396495257	2294639
2294673	EDA	an accurate analytical snm modeling technique for srams based on butterworth filter function	2007	-6.552657730762402	12.925797980924626	2294700
2294780	EDA	critical-area-aware test pattern generation and reordering	2016	-5.8175825585525685	11.3570355582831	2294807
2296179	EDA	performance-driven placement for dynamically reconfigurable fpgas	2002	-6.8250268610863305	11.967973569345515	2296206
2296439	Arch	reduction of power and test time by removing cluster of don't-care from test data set	2005	-5.515525484127908	11.398885607038153	2296466
2296474	EDA	achieving 100% cell-aware coverage by design	2016	-5.4148408309194735	11.3829899823378	2296501
2297040	EDA	estimating error propagation probabilities with bounded variances	2007	-6.045791600143003	11.705421260357197	2297067
2297937	Arch	interconnect design study for electromigration reliability improvement	2015	-5.591376146758275	12.650925063761132	2297964
2297960	EDA	design-time optimization of post-silicon tuned circuits using adaptive body bias	2008	-6.483628649175063	12.919543737420774	2297987
2298189	EDA	power and thermal constrained test scheduling under deep submicron technologies	2011	-6.691896875073055	12.495729768733275	2298216
2298571	EDA	o-router: an optical routing framework for low power on-chip silicon nano-photonic integration	2009	-6.9754663676387585	12.07595860499541	2298598
2299137	EDA	parameter variations and impact on circuits and microarchitecture	2003	-5.675042697384303	13.167924031922192	2299164
2299147	EDA	electromigration-aware and ir-drop avoidance routing in analog multiport terminal structures	2014	-6.219835458001793	12.3568790882346	2299174
2299654	EDA	lib: a cmos cell compiler	1991	-6.903061075958803	11.458882340575625	2299681
2299980	EDA	layout stress and proximity aware analog design methodology	2012	-5.441028643020437	12.713954181924972	2300007
2300403	Logic	cycle period analysis and optimization of timed circuits	2006	-5.9705942085498895	11.454790998403578	2300430
2300482	EDA	residual charge on the faulty floating gate mos transistor	1994	-5.516864299284398	12.29820393076617	2300509
2301733	EDA	post-placement power optimization with multi-bit flip-flops	2010	-6.6925091104687695	12.524091406453474	2301760
2301736	EDA	cmol fpga circuits	2006	-6.699177822849535	13.199507748054426	2301763
2301914	EDA	tila: timing-driven incremental layer assignment	2015	-7.132456300293902	11.652330301206016	2301941
2302132	AI	signal through-the-silicon via planning and pin assignment for thermal and wire length optimization in 3d ics	2010	-7.195641631299932	12.03788275807235	2302159
2302234	EDA	leakage power analysis of multi-bit adders using transistor gate length increase.	2010	-5.713536245557759	11.837831061192407	2302261
2302389	EDA	design-for-testability and fault-tolerant techniques for fft processors	2005	-5.737298221933871	11.58384442061841	2302416
2302478	Arch	evaluation of x architecture using interconnect length distribution	2005	-6.925735507582313	12.368370885068916	2302505
2302685	EDA	buffer insertion in large circuits with constructive solution search techniques	2006	-6.925823080396446	11.352899028599216	2302712
2302763	EDA	full-chip leakage current estimation based on statistical sampling techniques	2008	-6.634474685245826	12.313955833410713	2302790
2302781	EDA	microarchitecture floorplanning for sub-threshold leakage reduction	2007	-6.303786597487853	13.164769448129599	2302808
2302825	Arch	maximizing the performance of noc-based mpsocs under total power and power density constraints	2016	-6.700796260823647	12.340033811289208	2302852
2303139	EDA	performance analysis of reversed binary decision diagram pass transistor logic synthesis	2013	-7.210397220737363	12.602092966432052	2303166
2303468	EDA	automatic circuit sizing technique for the analog circuits with flexible tfts considering process variation and bending effects	2013	-6.237384560463745	12.991312941673579	2303495
2303515	EDA	interconnect delay minimization using a novel pre-mid-post buffer strategy	2003	-7.107516699305777	11.617467553553848	2303542
2303696	EDA	current sensing completion detection in deep sub-micron technologies	2010	-5.519183072710277	12.93829287780515	2303723
2304339	EDA	efficient concurrent self-test with partially specified patterns	2010	-5.434146924134757	11.364882896913276	2304366
2304447	EDA	reliable digital circuits design using sigma-delta modulated signals	2005	-5.676762473937428	11.962295631647455	2304474
2304637	EDA	data-dependent operation speed-up through automatically inserted signal transition detectors for ultralow voltage logic circuits	2014	-5.870619117858946	13.11196388115248	2304664
2304726	EDA	statistical power optimization of deep-submicron digital cmos circuits based on structured perceptron	2014	-6.51490201358599	12.264854927450642	2304753
2304919	EDA	design of fail-safe cmos logic circuits	1991	-5.3642979975275225	11.381173265367426	2304946
2305209	EDA	early selection of critical paths for reliable nbti aging-delay monitoring	2016	-5.6624678995506486	12.219725818190213	2305236
2305227	EDA	statistical minimization of total power under timing yield constraints	2005	-6.932229573896217	12.025493314315026	2305254
2305318	EDA	direct statistical simulation of timing properties in sequential circuits	2012	-6.350863328001099	12.240784484971124	2305345
2305574	Robotics	design and evaluation of a new structure for fault-tolerance full-adder based on quantum-dot cellular automata	2018	-5.402103905632344	13.027909718601649	2305601
2305730	EDA	power problems in vlsi circuit testing	2012	-5.908490997551893	11.766623886455159	2305757
2305972	EDA	low-power clock tree design for pre-bond testing of 3-d stacked ics	2011	-5.735746352621233	12.512839026979456	2305999
2306425	EDA	test generation for crosstalk-induced faults: framework and computational results	2002	-6.5705538462560735	12.14523938295403	2306452
2306464	EDA	a two-stage variation-aware placement method for fpgas exploiting variation maps classification	2012	-6.737459213376076	12.195626325846636	2306491
2306554	EDA	a structured asic design approach using pass transistor logic	2007	-6.781646343496583	11.429096609979586	2306581
2306882	EDA	itimerc 2.0: fast incremental timing and cppr analysis	2015	-5.432613874586941	11.534249195288725	2306909
2307327	EDA	an architectural exploration of via patterned gate arrays	2003	-6.428484209910287	12.812871073618554	2307354
2307513	HCI	faulty tsvs identification in 3d ic using pre-bond testing	2017	-5.62110551610593	12.396549229827249	2307540
2307683	EDA	efficient reliability simulation of analog ics including variability and time-varying stress	2009	-5.9248974302741955	13.08404875839583	2307710
2307977	EDA	synthesis of tsv fault-tolerant 3-d clock trees	2015	-6.307646455115808	12.21701174448424	2308004
2308578	EDA	hs3dpg: hierarchical simulation for 3d p/g network	2013	-6.526024129580268	11.849289249602075	2308605
2308827	EDA	virtual circuit model for low power scan testing in linear decompressor-based compression environment	2011	-5.489435571114999	11.684046061048551	2308854
2308956	EDA	system-level routing of mixed-signal asics in wren	1992	-6.6006290173160345	11.460063221631243	2308983
2309108	EDA	sisma-a tool for efficient analysis of analog cmos integrated circuits affected by device mismatch	2004	-6.0992818281445595	12.285067709895602	2309135
2309144	EDA	reliability evaluation for single event transients on digital circuits	2012	-5.969970104044063	11.895211344697325	2309171
2309241	EDA	frontier: a fast placement system for fpgas	1999	-6.735520327608095	11.631822416201807	2309268
2309417	EDA	delay-fault testing and defects in deep sub-micron ics-does critical resistance really mean anything?	2000	-5.347906076746638	12.473806593806883	2309444
2309904	EDA	exploiting reversible computing for latent-fault-free error detecting/correcting cmos circuits	2018	-6.121640479416362	11.341705560522687	2309931
2311082	EDA	a unified algorithm for gate sizing and clock skew optimization to minimize sequential circuit area	1993	-6.517728705555402	11.56774204533186	2311109
2311245	EDA	efficient power/ground network analysis for power integrity-driven design methodology	2004	-6.416709355365575	12.612471934499144	2311272
2311265	EDA	an efficient, fully nonlinear, variability-aware non-monte-carlo yield estimation procedure with applications to sram cells and ring oscillators	2008	-6.4172746566947705	12.291067310486294	2311292
2311467	EDA	modeling and analysis of parametric yield under power and performance constraints	2005	-5.9769220972843575	12.761650788596528	2311494
2311854	EDA	ensemble dependent matrix methodology for probabilistic-based fault-tolerant nanoscale circuit design	2007	-6.0652780691366575	12.55365649003334	2311881
2312139	EDA	impact of random process variations on different 65nm sram cell topologies	2010	-6.294355786210638	13.167460438385135	2312166
2312215	EDA	parameter-importance based monte-carlo technique for variation-aware analog yield optimization	2016	-6.7484178221963	11.972470097943376	2312242
2312615	EDA	minimized power consumption for scan-based bist	2000	-5.605985093509939	11.831714023211354	2312642
2312923	EDA	small delay fault model for intra-gate resistive open defects	2009	-5.623258684522081	11.467154560939456	2312950
2313541	Arch	simultaneous power and thermal integrity driven via stapling in 3d ics	2006	-6.707193470304412	12.813264826762026	2313568
2313566	EDA	statistical clock tree routing for robustness to process variations	2006	-6.981696134062282	12.278494975763238	2313593
2314407	EDA	a comparative analysis of 3d-ic partitioning schemes for asynchronous circuits	2014	-5.723131572156434	12.227574455484236	2314434
2314643	Crypto	achieving phase-based logic bit storage in mechanical metronomes	2017	-6.957743211930988	13.164475510362955	2314670
2314757	EDA	repeater insertion for concurrent setup and hold time violations with power-delay trade-off	2007	-6.451416265584553	12.158989863372335	2314784
2314795	EDA	resistive bridge defect detection enhancement under parameter variations combining low vdd and body bias in a delay based test	2012	-5.937529986884326	13.088048946394037	2314822
2314915	EDA	tradeoff between latch and flop for min-period sequential circuit designs with crosstalk	2005	-6.6496365993558255	12.286180516189035	2314942
2315016	ML	learning to design circuits	2018	-5.799400701214286	11.589930495372146	2315043
2315140	EDA	syclop: synthesis of cmos logic for low power applications	1992	-6.198255626370101	11.569712715050152	2315167
2315391	EDA	a dft selection method for reducing test application time of system-on-chips	2003	-5.4210304810415755	11.973475922529175	2315418
2315551	EDA	power-safe application of transition delay fault patterns considering current limit during wafer test	2010	-5.7228911171020735	12.392118651888223	2315578
2315826	EDA	vector generation for power supply noise estimation and verification of deep submicron designs	2001	-6.697688178077793	11.517260621236069	2315853
2315883	EDA	non-gaussian statistical interconnect timing analysis	2006	-6.7286363806071074	12.172510811541526	2315910
2316370	EDA	optical energy efficient asynchronous automata and circuits	2012	-7.0316848161272665	12.581864213422039	2316397
2317264	EDA	a new voltage binning technique for yield improvement based on graph theory	2012	-6.932611937340816	12.683682631659613	2317291
2317712	EDA	low-transition test pattern generation for bist-based applications	2008	-5.9107129816092465	11.535038857701618	2317739
2317915	EDA	fast level-set-based inverse lithography algorithm for process robustness improvement and its application	2015	-6.8765075879896616	11.988754897170494	2317942
2318483	EDA	testing of quantum dot cellular automata based designs	2004	-5.536351435362223	11.704827057029837	2318510
2319381	EDA	fast and accurate wire delay estimation for physical synthesis of large asics	2002	-6.43115596362644	12.29781070617843	2319408
2320016	EDA	process variation aware d-flip-flop design using regression analysis	2018	-6.327945164216675	13.109793914147648	2320043
2320154	SE	iddq testing of opens in cmos srams	1999	-5.581842391320156	12.779534647611046	2320181
2320678	EDA	bounded delay timing analysis and power estimation using sat	2010	-5.947663837301697	11.465842358129544	2320705
2321079	EDA	a physical synthesis flow for early technology evaluation of silicon nanowire based reconfigurable fets	2018	-6.219304307242534	12.704171820099006	2321106
2321284	EDA	clock network minimization methodology based on incremental placement	2005	-6.873805755381	12.063042877550096	2321311
2321337	EDA	technology mapping on lookup table-based fpgas for performance	1991	-6.964774868767643	11.496657638300698	2321364
2322014	EDA	generation of low power dissipation and high fault coverage patterns for scan-based bist	2002	-5.774677881104172	11.535796571293359	2322041
2322369	Visualization	full chip circuit/substrate macro modeling method which controls the analysis accuracy and cpu time by using current density	2010	-6.3781713548192265	12.509601057087504	2322396
2322967	EDA	layout-dependent effects-aware analytical analog placement	2015	-6.400056515345957	12.94096577784368	2322994
2323496	EDA	scan-based delay test types and their effect on power dissipation during test	2008	-5.997361102495523	11.807042100259853	2323523
2323993	EDA	vlasic: a catastrophic fault yield simulator for integrated circuits	1986	-5.336947643682499	11.522201516336287	2324020
2324002	EDA	a physical design method for a new memory-based reconfigurable architecture without switch blocks	2012	-6.93705556208055	11.851513161871415	2324029
2324507	EDA	a delay measurement mechanism for asynchronous circuits of bundled-data model	2015	-5.7760282238169625	11.522046048302961	2324534
2325131	EDA	a fanout optimization algorithm based on the effort delay model	2003	-7.218593087157908	11.362170704311808	2325158
2326040	EDA	a low power crosstalk-free bus encoding using genetic algorithm	2008	-6.5365825002762685	12.047038855198705	2326067
2326643	EDA	low-power gated clock tree optimization for three-dimensional integrated circuits	2015	-6.9477606046217035	12.159876682793367	2326670
2326812	EDA	a fast pruning technique for low-power inexact circuit design	2015	-6.570189277161987	12.978289787167435	2326839
2326898	EDA	automated energy calculation and estimation for delay-insensitive digital circuits	2007	-5.329994414204234	11.962929933456204	2326925
2327231	EDA	an effective clustering algorithm for mixed-size placement	2007	-7.105074219337032	11.488991738248014	2327258
2328197	EDA	technology remapping for engineering change with wirelength consideration	2010	-6.951054622383778	11.777475475562925	2328224
2328247	Embedded	multi-conditional sat-atpg for power-droop testing	2012	-6.136627615959557	11.923026030372355	2328274
2328930	EDA	statistical sdfc: a metric for evaluating test quality of small delay faults	2012	-5.485533155091875	11.640459370252511	2328957
2329275	EDA	techniques for area estimation of vlsi layouts	1989	-6.829083709890915	11.697784842112437	2329302
2329512	EDA	extest scheduling and optimization for 2.5-d socs with wrapped tiles	2017	-5.911038920515224	12.051145575489006	2329539
2329560	Arch	technology mapping for circuits with simple cells	2018	-6.841938423843466	12.133899780807068	2329587
2329758	EDA	a timing error mitigation technique for high performance designs	2015	-6.705836189702506	12.951983739941197	2329785
2329807	EDA	efficient selection of trace and scan signals for post-silicon debug	2016	-5.622151724328534	11.680359501529695	2329834
2330177	Arch	estimation of electromigration-aggravating narrow interconnects using a layout sensitivity model	2007	-5.653547367525773	12.419776739595957	2330204
2330273	EDA	effective on-chip inductance modeling for multiple signal lines and application to repeater insertion	2002	-7.137762058500893	12.856828695065337	2330300
2330407	SE	a comparison of defect models for fault location with iddq measurements	1992	-5.401777746180441	12.030556867175758	2330434
2330424	EDA	bdd-based synthesis for all-optical mach-zehnder interferometer circuits	2015	-6.719145392781043	12.415851665051141	2330451
2330682	Vision	"""comments on """"revision of the buffer length derivation for a modified ek/d/1 system by maritsas and hartley"""	1981	-5.911289299958678	11.903646631020925	2330709
2331209	EDA	an efficient analytical approach to path-based buffer insertion	2007	-7.053082973705249	11.761556450545076	2331236
2331268	EDA	built-in self-testing of micropipelines	1997	-5.5460699958854125	11.518505966312555	2331295
2331386	Arch	saturating counters: application and design alternatives	2003	-5.569626158471704	11.726192858190375	2331413
2331469	EDA	an inter-layer interconnect bist solution for monolithic 3d ics	2018	-7.2135894964525535	11.708281943408446	2331496
2332440	EDA	empirical models for net-length probability distribution and applications	2004	-6.247964266973665	11.78724194464938	2332467
2333122	EDA	nbti-aware synthesis of digital circuits	2007	-5.969484888879736	13.197663810086011	2333149
2333883	EDA	asynchronous scan-latch controller for low area overhead dft	2004	-6.665210586505245	12.869065750181914	2333910
2334403	EDA	diagnosing resistive open faults using small delay fault simulation	2013	-5.581493329583717	12.159913915666106	2334430
2334422	EDA	non-scan design-for-testability of rt-level data paths	1994	-5.3815539459086255	11.399856010617475	2334449
2334443	EDA	clustered fault tolerance tsv planning for 3-d integrated circuits	2017	-6.902898415176472	12.045775581635166	2334470
2334723	Logic	electrical model for program disturb faults in non-volatile memories	2003	-5.31864513764892	12.818304030899869	2334750
2334816	EDA	a  $g_{m}/i_{d}$-based noise optimization for cmos folded-cascode operational amplifier	2014	-6.298224113227462	13.078251558947446	2334843
2334914	EDA	on-chip decoupling capacitor optimization for noise and leakage reduction	2003	-5.957380891463928	13.158639407125301	2334941
2335033	EDA	parameter identification for behavioral modeling of analog components including degradation	2016	-6.007172625961423	12.594143947241689	2335060
2335083	EDA	qantum-dot cellular automata ram design using crossbar architecture	2018	-6.464420336644176	13.147092443990266	2335110
2335506	EDA	timing characterization of clock buffers for clock tree synthesis	2014	-6.5171607490101335	12.505444153087234	2335533
2335545	AI	timing driven wiring on an advanced microprocessor	2001	-5.9516839560755175	12.825551940790847	2335572
2335569	Embedded	random pattern generation for post-silicon validation of ddr3 sdram	2015	-5.545089674012797	12.006370672949062	2335596
2335602	EDA	post-layout gate sizing for interconnect delay and crosstalk noise optimization	2006	-7.025978535055886	11.944597973729314	2335629
2335815	EDA	hierarchical parametric test metrics estimation: a σδ converter bist case study	2009	-6.136795364620969	11.918103861309955	2335842
2336394	EDA	test pattern generation for power supply droop faults	2006	-5.884568872940098	12.515794496408805	2336421
2337176	EDA	pseudo-ring testing schemes and algorithms of ram built-in and embedded self-testing	2011	-5.568997358635337	11.53998036892224	2337203
2337770	EDA	an efficient router for 2-d field programmable gate arrays	1994	-7.150801789653221	11.467587506133457	2337797
2338189	EDA	modelling and analysis of communication circuit performance using markov chains and efficient graph representations	2000	-6.129221253033893	11.723206905387714	2338216
2339400	EDA	constraint-aware robustness insertion for optimal noise-tolerance enhancement in vlsi circuits	2005	-5.3208163852968084	13.190870913071995	2339427
2339451	Visualization	technology mapping technique for increasing throughput of character projection lithography	2007	-6.703636366975566	11.690114342474857	2339478
2339619	EDA	an exact solution to the transistor sizing problem for cmos circuits using convex optimization	1993	-6.8419579738910485	11.51849572316216	2339646
2339625	Arch	statistical observations of nbti-induced threshold voltage shifts on small channel-area devices	2012	-5.632142413069111	13.121052140925045	2339652
2339751	EDA	performance-driven dual-rail insertion for chip-level pre-fabricated design	2009	-6.800917868211276	12.312824878213544	2339778
2339867	EDA	bit-swapping lfsr and scan-chain ordering: a novel technique for peak- and average-power reduction in scan-based bist	2009	-5.844385541966917	11.445998029478426	2339894
2339897	EDA	bdd-based circuit restructuring for reducing dynamic power	2010	-6.740785892308494	12.130073202803418	2339924
2340021	AI	verification of delta-sigma converters using adaptive regression modeling	2000	-6.393893861333662	11.681767865383387	2340048
2340215	SE	highly reliable testing of ulsi memories with on-chip voltage-down converters	1993	-5.342526199009527	12.675531572416586	2340242
2340226	Arch	on the reliable performance of sequential adders for soft computing	2011	-6.175614588591138	11.64259938290805	2340253
2340429	EDA	a efficient placement and global routing algorithm for hierarchical fpgas	2000	-7.149658690074563	11.29073730496552	2340456
2341119	EDA	layer-aware 3d-ic partitioning for area-overhead reduction considering the power of interconnections and pads	2016	-5.37998308675732	12.174154429587825	2341146
2341566	EDA	architecture of ring-based redundant tsv for clustered faults	2015	-5.6442180881378885	12.692712603378205	2341593
2341867	EDA	steady state thermo-mechanical stress prediction for large vlsi circuits using gds method	2006	-5.969776351885523	12.94648788573076	2341894
2342421	EDA	gridless pin access in detailed routing	2011	-7.1718502473596155	11.536339097612311	2342448
2342781	EDA	process variation-aware approximation for efficient timing management of digital circuits	2015	-6.157022658935994	12.595980783612445	2342808
2343509	EDA	variability-driven buffer insertion considering correlations	2005	-6.443683601189884	12.691452835961327	2343536
2344786	EDA	lut-based stochastic modeling for non-normal performance distributions	2018	-6.5304597166306015	12.180914857624435	2344813
2344826	EDA	managing contamination delay to improve timing speculation architectures	2015	-6.027257326655993	12.819356805703302	2344853
2345093	EDA	power grid verification using node and branch dominance	2011	-6.437737879583176	11.851164809327507	2345120
2345239	ML	high-dimensional and multiple-failure-region importance sampling for sram yield analysis	2017	-6.535646519580176	12.078348568388975	2345266
2345349	EDA	algorithms to maximize yield and enhance yield/area of pipeline circuitry by insertion of switches and redundant modules	2010	-6.258156696073803	11.587601124894768	2345376
2345605	Embedded	a real-case application of a synergetic design-flow-oriented ser analysis	2012	-5.755831506139503	13.032200465368804	2345632
2345833	EDA	fast global interconnnect driven 3d floorplanning	2015	-7.099493372156124	11.6550788995519	2345860
2346337	Theory	efficient o(sqrt(n)) bist algorithms for ddnps faults in dual-port memories	1994	-5.647253585315042	11.797885001168403	2346364
2346353	EDA	a new uncertainty budgeting based method for robust analog/mixed-signal design	2012	-6.729016439033092	11.94964728190207	2346380
2346371	EDA	a simplr method for routability-driven placement	2011	-7.213761715581093	11.658264278552153	2346398
2346385	EDA	the thermal-aware floorplanning for 3d ics using carbon nanotube	2010	-6.858070114535563	12.537417827297554	2346412
2346503	EDA	fast electrical correction using resizing and buffering	2007	-6.322623679263599	12.501633476841153	2346530
2346945	EDA	controlling magnetic circuits: how clock structure implementation will impact logical correctness and power	2009	-5.827002431546847	12.77084888467224	2346972
2347255	EDA	a network-flow based pin-count aware routing algorithm for broadcast-addressing ewod chips	2011	-7.069050384290682	12.036398824024086	2347282
2347424	EDA	power-aware at-speed scan test methodology for circuits with synchronous clocks	2008	-5.778303353714672	12.634301614441151	2347451
2348218	EDA	the impact of interstratal interconnect density on the performance of three-dimensional integrated circuits	2005	-6.546070986392072	12.840668377123398	2348245
2348288	EDA	techniques for estimation of design diversity for combinational logic circuits	2001	-5.742599100882168	11.704256074351724	2348315
2348585	EDA	itop: integrating timing optimization within placement	2010	-6.8090583817956745	12.066771219455163	2348612
2348616	EDA	impact of different transistor arrangements on gate variability	2018	-6.095651567481828	12.855562683237476	2348643
2348781	EDA	efficient full-chip yield analysis methodology for opc-corrected vlsi designs	2000	-6.231727567345775	12.375082041281555	2348808
2348955	EDA	approach for physical design in sub-100 nm era	2005	-6.340323736613844	12.969138289213596	2348982
2349440	EDA	pulse width allocation and clock skew scheduling: optimizing sequential circuits based on pulsed latches	2010	-6.976606708392713	12.683617857868898	2349467
2349496	EDA	analytical placement for heterogeneous fpgas	2012	-6.568399366473716	11.972145398642153	2349523
2349717	EDA	on the adequate transistor modeling for optimal design of cmos ota	2005	-6.327597243735663	11.622510657512551	2349744
2351206	EDA	test data compression for noc based socs using binary arithmetic operations	2012	-5.568524253530601	11.632139100754795	2351233
2351583	EDA	a low overhead quasi-delay-insensitive (qdi) asynchronous data path synthesis based on microcell-interleaving genetic algorithm (miga)	2014	-7.0347884866709895	13.014955607596288	2351610
2352043	EDA	runbasedreordering: a novel approach for test data compression and scan power	2007	-5.850478302764134	11.387176162690578	2352070
2352335	EDA	optimal testing of vlsi analog circuits	1997	-5.533928183679455	11.646045668498434	2352362
2352477	EDA	process-variation-tolerant clock skew minimization	1994	-7.099375820914696	11.986506420735127	2352504
2352543	EDA	enhancing delay fault coverage through low power segmented scan	2006	-5.582878161584588	11.802448691147585	2352570
2353065	EDA	rapid layout pattern classification	2011	-6.0534077305531975	11.768084265626626	2353092
2353369	EDA	pipelined h-trees for high-speed clocking of large integrated systems in presence of process variations	1997	-6.987309900002222	12.356356840870216	2353396
2353679	EDA	low-power scan testing: a scan chain partitioning and scan hold based technique	2014	-5.762924413527951	11.823534987956732	2353706
2353813	HPC	parallel testing of multi-port static random access memories	2003	-5.707871066985152	11.360886109817256	2353840
2353995	EDA	novel complete probabilistic models of random variation in high frequency performance of nanoscale mosfet	2013	-6.452946837346403	12.469902768467007	2354022
2354017	EDA	efficient compression of deterministic patterns into multiple prpg seeds	2005	-5.8420720470234535	11.423312723572385	2354044
2354517	Arch	technology-based architectural analysis of operand bypass networks for efficient operand transport	2005	-6.03934341806194	13.14850035773017	2354544
2354551	EDA	minimizing thermal disparities during placement in 3d ics	2010	-6.517604121020353	12.864090437267802	2354578
2354694	EDA	a design of experiment based approach to variance optimal design of cmos opamp	2011	-6.491994696645138	12.612994085118821	2354721
2354762	Arch	thermal trends in emerging technologies	2006	-6.1643467270985415	13.177366754313526	2354789
2355273	EDA	in-placement clock-tree aware multi-bit flip-flop generation for power optimization	2013	-6.805222493917862	12.464961312462284	2355300
2355546	EDA	physical design and mask optimization for directed self-assembly lithography (dsal)	2015	-5.6667483135561	12.163032722937515	2355573
2355567	EDA	floorplanner for multi-core micro-processors in 3d ics with interlayer cooling system	2015	-6.377075168999647	12.846863337840965	2355594
2355995	EDA	spartan: a spectral and information theoretic approach to partial-scan	2007	-5.655786339397593	11.34287135924149	2356022
2356078	EDA	four-phase micropipeline latch control circuits	1996	-5.908822798159265	11.506114589226756	2356105
2356344	EDA	an efficient method to screen resistive opens under presence of process variation	2011	-5.492830056554017	11.496791703272145	2356371
2357158	DB	on composite leakage current maximization	2008	-7.071569732309038	12.280030562850945	2357185
2357193	EDA	power reduction and power-delay trade-offs using logic transformations	1999	-6.212264805329387	12.10651519344002	2357220
2357537	EDA	incorporating process induced effects into rc extraction	1999	-6.028505084283285	12.719102150015859	2357564
2357618	EDA	pattern sensitive placement perturbation for manufacturability	2010	-7.1794758665171905	11.769663379168376	2357645
2357794	EDA	leakage power estimation and minimization in vlsi circuits	2001	-6.891763174951472	12.693371024676251	2357821
2357800	EDA	critical paths selection and test cost reduction considering process variations	2013	-5.71908137910658	11.85936201668973	2357827
2357967	EDA	transconductance/drain current based sensitivity analysis for analog cmos integrated circuits	2013	-6.416003819526101	12.935783466128845	2357994
2358015	EDA	three-dimension scheduling under multi-cycle interconnect communications	2005	-6.636502231633291	12.059094346733264	2358042
2358961	EDA	flip-flop insertion with shifted-phase clocks for fpga power reduction	2005	-6.5940293190644335	12.222042778985145	2358988
2359229	EDA	fast floorplanning for fpgas	1998	-6.803641190526342	11.791505116682222	2359256
2359415	EDA	statistical timing for parametric yield prediction of digital integrated circuits	2006	-5.952203622600865	12.25869021544952	2359442
2359477	EDA	concurrent wire spreading, widening, and filling	2007	-5.805278698439463	12.364495219331536	2359504
2360132	EDA	design considerations of an sram array for the statistical validation of time-dependent variability models	2018	-5.602585613062959	12.882585555836231	2360159
2360282	EDA	new built-in self-test technique based on addition/subtraction of selected node voltages	2000	-5.666133307976017	12.04050165708182	2360309
2360420	EDA	performance constraints aware voltage islands generation in soc floorplan design	2006	-6.424489829292523	12.791552121938508	2360447
2360469	SE	defect detection using quiescent signal analysis	2005	-5.490190272498828	12.481026219432506	2360496
2361170	Arch	capacitance and yield evaluations using a 90-nm process technology based on the dense power-ground interconnect architecture	2005	-5.6570039714360885	12.811198922328586	2361197
2361235	EDA	nostraxtalk: a predictive framework for accurate static timing analysis in udsm vlsi circuits	2007	-6.34108200698764	13.047853572586813	2361262
2361812	EDA	path sensitization of combinational circuits and its impact on clocking of sequential systems	1995	-5.80538149556458	11.729719874814934	2361839
2362119	EDA	placement for clock period minimization with multiple wave propagation	1991	-7.141510808734911	12.011847495934296	2362146
2362389	AI	distributed probabilistic diagnosis of mcms on large area	1995	-5.354921679113482	11.573698088233625	2362416
2362682	EDA	power reduction in large fan-in cmos gates in logic arrays using selective precharge	1997	-6.704861019112758	13.048557545912866	2362709
2362810	EDA	qc-fill: quick-and-cool x-filling for multicasting-based scan test	2009	-6.287342288206923	11.829029422552756	2362837
2363332	EDA	architecture-level synthesis for automatic interconnect pipelining	2004	-6.5321266455443565	12.27161602906532	2363359
2363837	EDA	antenna avoidance in layer assignment	2006	-6.978607969520321	11.732125340556074	2363864
2364147	EDA	concurrent cell generation and mapping for cmos logic circuits	1997	-6.521799245653157	11.613870247315385	2364174
2364446	EDA	a novel architecture for on-chip path delay measurement	2009	-5.930931553659563	12.383858082384233	2364473
2365067	EDA	adaptive reduction of the frequency search space for multi-vdd digital circuits using variation sensitive ring oscillators	2017	-5.932705712594924	12.347497586683414	2365094
2365316	EDA	a compact model for analysis and design of on-chip power network with decoupling capacitors	2003	-6.841460831903076	13.043580729987395	2365343
2365336	EDA	analysis and optimization of sram robustness for double patterning lithography	2010	-6.313717219766505	13.061399811395619	2365363
2365415	EDA	low-power scan testing and test data compression forsystem-on-a-chip	2002	-5.7542449194796825	11.682398609897506	2365442
2366060	EDA	efficient test-data compression for ip cores using multilevel huffman coding	2006	-5.903106601136463	11.290957807097099	2366087
2366482	EDA	constrained aggressor et selection for maximum coupling noise	2008	-6.764113381403656	11.406837761291005	2366509
2366606	EDA	performance-driven synthesis of asynchronous controllers	1994	-6.4678809648034825	11.320865952697325	2366633
2366718	EDA	ida: interconnect delay analysis for integrated circuits	1984	-5.892325347539956	11.560739083326487	2366745
2367171	Embedded	time redundant fault-location in bit-sliced alu's	1987	-5.438200056845254	11.368717422044128	2367198
2367283	Networks	compressed bit fail maps for memory fail pattern classification	2001	-5.409776111647664	11.672285535248506	2367310
2367641	EDA	peak power reduction through dynamic partitioning of scan chains	2008	-5.861324740015628	12.013256964749615	2367668
2368167	EDA	common-centroid finfet placement considering the impact of gate misalignment	2015	-6.6091028340545765	13.124088125640842	2368194
2368483	EDA	mitigating electromigration of power supply networks using bidirectional current stress	2012	-6.197609448042718	12.951590086659904	2368510
2368600	EDA	yield-preferred via insertion based on novel geotopological technology	2006	-6.368091380210324	11.733534957136493	2368627
2368718	EDA	global interconnect optimization in the presence of on-chip inductance	2007	-6.518242969701576	13.03892554581066	2368745
2368734	EDA	physical dft for high coverage of realistic faults	1992	-5.3930744392096015	11.576983995571231	2368761
2369056	EDA	dart: delay and routability driven technology mapping for lut based fpgas	1995	-7.1471025891428654	11.663399554233749	2369083
2369773	EDA	physical synthesis for fpga interconnect power reduction by dual-vdd budgeting and retiming	2008	-7.054240593253815	12.248547762742126	2369800
2369878	EDA	design-for-test techniques for opens in undetected branches in cmos latches and flip-flops	2007	-5.600096299354775	12.54357769181465	2369905
2370147	EDA	nbti mitigation method by inputting random scan-in vectors in standby time	2014	-5.7126626683724915	13.189807706729052	2370174
2370415	EDA	power bus maximum voltage drop in digital vlsi circuits	2000	-6.684173129519488	12.287834897147254	2370442
2371290	EDA	design techniques for gate-leakage reduction in cmos circuits	2003	-6.456062438230183	13.104472732843275	2371317
2371341	EDA	low cost and high efficiency bist scheme with 2-level lfsr and atpt	2001	-5.758592326871978	11.680027884017345	2371368
2372625	EDA	an analog checker with dynamically adjustable error threshold for fully differential circuits	2003	-5.839230849711912	11.791964298620375	2372652
2372968	EDA	opportunistic through-silicon-via inductor utilization in lc resonant clocks: concept and algorithms	2014	-7.096149710783834	12.615167827675533	2372995
2373106	EDA	power and area efficient hold time fixing by free metal segment allocation	2017	-7.084666276109103	12.424836625093176	2373133
2373339	EDA	layout-aware transition-delay fault pattern generation with evenly distributed switching activity	2008	-6.006778093717512	12.889668633184936	2373366
2374269	EDA	multimode illinois scan architecture for test application time and test data volume reduction	2007	-5.546970710625127	11.443969459320812	2374296
2374368	EDA	a metal-only-eco solver for input-slew and output-loading violations	2010	-6.856489394490224	11.73908596715112	2374395
2374620	EDA	characterization, test, and logic synthesis of and-or-inverter (aoi) gate design for qca implementation	2005	-6.221452509941313	11.976697589954581	2374647
2374749	EDA	wafer-level modular testing of core-based socs	2007	-5.333831746066892	12.164334698067755	2374776
2375124	EDA	novel state minimization and state assignment in finite state machine design for low-power portable devices	2005	-6.607983539897476	11.436272748423177	2375151
2376242	EDA	new cmos structures for the synthesis of dominant functions	1993	-5.811707381313987	11.943629377583203	2376269
2376814	EDA	closing the accuracy gap of static performance analysis of asynchronous circuits	2017	-6.477956257971032	11.621999461285105	2376841
2376945	EDA	simultaneous scheduling, allocation, binding, re-ordering, and encoding for crosstalk pattern minimization during high–level synthesis	2008	-6.575078319231267	11.836208669481163	2376972
2377079	Embedded	transient pulse propagation using the weibull distribution function	2012	-6.482661001880503	11.81761431763302	2377106
2377254	EDA	techniques to improve memory interface test quality for complex socs	2011	-5.39439007967297	12.084965784345878	2377281
2378040	EDA	power optimization of core-based systems by address bus encoding	1998	-5.510187239295926	12.221565106790754	2378067
2378892	EDA	statistical analysis of 64mb sram for optimizing yield and write performance	2015	-6.276777067063921	13.035059307504456	2378919
2379143	EDA	datapath generator based on gate-level symbolic layout	1990	-7.016742367831436	12.75424699702508	2379170
2379563	Embedded	soft-error vulnerability of sub-100-nm flip-flops	2008	-5.721275416432199	13.134193920934253	2379590
2379649	EDA	suppression of intrinsic delay variation in fpgas using multiple configurations	2008	-6.403411786853727	12.551658818429482	2379676
2379749	Robotics	jitter-tolerant clock routing in two-phase synchronous systems	1996	-6.95693828316017	12.282848875850437	2379776
2379852	EDA	inverter propagation and fan-out constraints for beyond-cmos majority-based technologies	2017	-5.978393117486529	12.241458476433651	2379879
2380240	EDA	design of ghz vlsi clock distribution circuit	2001	-6.793671985009773	12.25133392009426	2380267
2380253	EDA	few good frequencies for power-constrained test	2015	-6.4870324704423865	11.575737541310428	2380280
2380528	EDA	evaluating the effectiveness of physically-aware n-detect test using real silicon	2008	-5.370069917619683	11.622915278236771	2380555
2380613	DB	quiescent current monitoring to improve the reliability of electronic systems in space radiation environments	1993	-5.501157437656269	13.111268920883822	2380640
2380739	Robotics	random pattern testability of the open defect detection method using application of time-variable electric field	2002	-5.545836007046309	12.214962912970314	2380766
2381038	EDA	an improved method for fast noise estimation based on net segmentation	2003	-6.800245345349229	12.126693239370633	2381065
2381072	HCI	timing modeling of flipflops considering aging effects	2011	-5.841539656183818	11.985740483336132	2381099
2381596	EDA	a quantum computing performance simulator based on circuit failure probability and fault path counting	2018	-7.220821226775238	12.740005258497956	2381623
2381771	EDA	nbti mitigation by m-ivc with input duty cycle and randomness constraints	2016	-6.400439826288737	13.106796188493002	2381798
2382108	EDA	estimation of power dissipation using a novel power macromodelingtechnique	2000	-6.469550688936375	12.286177673345218	2382135
2382143	EDA	variability in 3-d integrated circuits	2008	-5.416343760037591	12.895029246113207	2382170
2382175	EDA	lossless compression algorithms for post-opc ic layout	2007	-6.3900781360433125	11.503495612476991	2382202
2382198	HPC	the effect of lut and cluster size on a tree based fpga architecture	2008	-6.87675017581418	11.858939787264367	2382225
2382525	EDA	statistical simulations of 6t-sram cell ageing using a reliability aware simulation flow	2015	-6.026543532052092	12.87162566615784	2382552
2382732	EDA	clock tree optimization through selective airgap insertion	2017	-6.967843212978777	12.33967980264716	2382759
2383791	EDA	power gating scheduling for power/ground noise reduction	2008	-6.982130916460591	12.48836378275968	2383818
2383927	EDA	automatic generation of peak-power traffic for networks-on-chip	2019	-6.178461444182168	12.974389026985358	2383954
2383970	EDA	soc test scheduling using the b-tree based floorplanning technique	2005	-6.57821876809587	11.646653672331743	2383997
2384070	EDA	characterization of floating gate defects in analog cells	1999	-5.577130020890039	12.300075905769226	2384097
2384081	EDA	method for managing electromigration in soc's when designing for both reliability and manufacturing	2006	-5.526097846341767	12.761214075002725	2384108
2384187	EDA	design quality tradeoff studies for 3d ics built with nano-scale tsvs and devices	2012	-5.786460207880022	13.16078907616854	2384214
2386000	EDA	test compression for fpgas	2006	-5.4610443238066635	11.582014278446893	2386027
2386543	EDA	impact of intrinsic parasitic extraction errors on timing and noise estimation	2006	-6.377360690691906	12.677331439394994	2386570
2386549	EDA	probabilistic model checking of single event transient propagation at rtl level	2014	-5.443621401753483	12.510278992376852	2386576
2386574	EDA	determining the test sources/sinks for noc tams	2013	-6.697412642461362	11.973082547553993	2386601
2387625	EDA	validation signature testing: a methodology for post-silicon validation of analog/mixed-signal circuits	2012	-5.402435584587432	12.238635665797975	2387652
2387914	EDA	buffering global interconnects in structured asic design	2005	-6.5961679118329535	12.248056712039347	2387941
2387921	EDA	sleep transistor sizing for leakage power minimization considering charge balancing	2009	-6.8446772983828925	12.98361151421687	2387948
2388156	Arch	detailed placement for leakage reduction using systematic through-pitch variation	2007	-6.809254901935997	12.29440427122455	2388183
2388512	Arch	deep submicron cmos integrated circuit reliability simulation with spice	2005	-5.534047625087344	12.913309474656186	2388539
2388523	EDA	post-silicon clock-nvert (psci) for reducing process-variation induced skew in buffered clock networks	2009	-6.342714040565253	13.183826916790267	2388550
2388786	EDA	layout driven retiming using the coupled edge timing model	2003	-6.7575334669825375	11.898580034974787	2388813
2389361	EDA	adaptive regression-based thermal modeling and optimization for monolithic 3-d ics	2016	-5.920426405296918	13.170010553399498	2389388
2390138	EDA	shared reed-muller decision diagram based thermal-aware and-xor decomposition of logic circuits	2016	-6.7587592352712695	12.215858310163586	2390165
2390530	EDA	a novel crosstalk quantitative approach for simultaneously reducing power, noise, and delay based on bus-invert encoding schemes	2010	-6.8759477836366925	13.119140150824508	2390557
2390853	EDA	low overhead output response compaction in ras architectures	2014	-6.697388818785102	13.157593167961744	2390880
2390882	EDA	clock-skew constrained placement for row based designs	1998	-7.169640076284143	11.493716425890673	2390909
2391618	EDA	block-oriented programmable design with switching network interconnect	1994	-6.900065709525109	11.370232050874751	2391645
2391895	EDA	interconnect delay estimation models for synthesis and design planning	1999	-6.777005426454986	11.7218087952142	2391922
2392287	EDA	predicting device performance from pass/fail transient signal analysis data	2000	-5.5527179188008775	11.849754773686456	2392314
2392329	EDA	efficient spatial variation modeling of nanoscale integrated circuits via hidden markov tree	2016	-7.010110890396675	12.01150171972665	2392356
2393434	EDA	power optimization of technology-dependent circuits based on symbolic computation of logic implications	2000	-6.163340003414606	11.573697773502753	2393461
2394669	EDA	fast buffer insertion for yield optimization under process variations	2007	-6.992841791368463	11.837469217642035	2394696
2394890	EDA	new redundant logic design concept for high noise and low voltage scenarios	2011	-5.759836937285007	11.585735662055907	2394917
2395067	EDA	chain-based approach for fast through-silicon-via coupling delay estimation	2017	-6.422457862550588	12.398819175408027	2395094
2395653	EDA	nanowire addressing with randomized-contact decoders	2008	-5.406680706934706	12.697722621005536	2395680
2396557	EDA	an fpga-based probability-aware fault simulator	2012	-5.3507487645341225	11.984061962923427	2396584
2396736	EDA	a binary decision diagram based on-line testing of digital vlsi circuits for feedback bridging faults	2015	-5.5076821594462695	11.555078692513366	2396763
2396973	EDA	upper and lower bounds on switching energy in vlsi	1991	-6.775204922574048	11.915509100601852	2397000
2397293	EDA	deterministic built-in self-test using multiple linear feedback shift registers for test power and test volume reduction	2010	-5.793507818296581	11.365112513705766	2397320
2397671	EDA	a data compression technique for built-in self-test	1988	-5.586216296296898	11.435180693358204	2397698
2398219	EDA	tram: a design methodology for high-performance, easily testable, multimegabit ram's	1988	-5.945793176882126	11.97163443215219	2398246
2398462	EDA	a runtime optimization approach for fpga routing	2018	-7.121696191373128	11.73141772161798	2398489
2398478	EDA	predicting variability in nanoscale lithography processes	2009	-6.032616204565764	11.734372057033768	2398505
2398810	HCI	bist/digital-compatible testing of rf devices using distortion model fitting	2012	-5.9819760681499945	11.950676637921216	2398837
2398851	EDA	a new parameterizable power macro-model for datapath components	1999	-7.015133454192302	12.325971878651652	2398878
2398964	HCI	a logic design for a microwave computer	1959	-5.793769689925377	12.210317983402913	2398991
2399089	EDA	transient current estimation using s3c (standard cell current transient characterization)	2015	-6.019707445810449	12.061989919057947	2399116
2399313	EDA	spec-based flip-flop and latch repeater planning	2006	-6.9841214398752935	12.043251390117971	2399340
2399386	EDA	transistor sizing for minimizing power consumption of cmos circuits under delay constraint	1995	-6.9806555536764945	12.647780524947882	2399413
2399503	EDA	structural fault modeling and fault detection through neyman-pearson decision criteria for analog integrated circuits	2006	-5.377900430090018	11.348557222762945	2399530
2400145	EDA	pattern encodability enhancements for test stimulus decompressors	2010	-5.741800432789981	11.387166908184929	2400172
2400170	EDA	case study: effectiveness of high-speed scan based feed forward voltage testing in reducing dppm on a high volume asic	2005	-5.311605201399695	12.004813013923128	2400197
2400412	EDA	genetic algorithm based approach for hierarchical soc test scheduling	2007	-5.563670710473454	11.969344211667226	2400439
2401264	Arch	performance optimization and analysis of blade designs under delay variability	2015	-6.0305679844774405	13.18650990401156	2401291
2401642	Arch	efficient statistical leakage analysis using deterministic cell leakage models	2013	-6.50579150564589	12.688622320253033	2401669
2401682	EDA	an ilp approach to surge current minimization in high-level synthesis	2009	-6.895340562442841	12.824259383641335	2401709
2402390	EDA	clustering of flip-flops for useful-skew clock tree synthesis	2018	-6.746900675566829	12.577130265005565	2402417
2402791	EDA	activity-driven clock design	2001	-6.8656821595657584	12.120869002246597	2402818
2402888	EDA	a methodology for identifying and placing heterogeneous cluster groups based on placement proximity data (abstract only)	2014	-7.21834300390362	11.331911236112099	2402915
2402915	EDA	an algorithm for i/o partitioning targeting 3d circuits and its impact on 3d-vias	2006	-7.134320104308829	11.580880081909967	2402942
2403264	EDA	soft error rate analysis for sequential circuits	2007	-5.993277016952572	12.458596145970855	2403291
2403532	EDA	optimized design of interconnected bus on chip for low power	2006	-6.496260821446171	12.482844150969408	2403559
2403790	EDA	non-intrusive test compression for soc using embedded fpga core	2004	-5.302521829156683	11.811303352388293	2403817
2404135	EDA	optimization methods for post-bond die-internal/external testing in 3d stacked ics	2010	-6.042709819212588	12.05738095077297	2404162
2404462	EDA	statistical leakage power minimization using fast equi-slack shell based optimization	2007	-6.601776911323554	12.779327658087533	2404489
2404637	ML	unidirectional error correction/detection for vlsi memory	1984	-6.099901137433761	12.112491829541572	2404664
2405070	Robotics	equal length routing	2013	-7.142024562095753	12.410326118816881	2405097
2405270	EDA	test-time reduction for power-aware 3d-soc	2018	-6.186103032612834	12.141617746662854	2405297
2405292	EDA	using timing flexibility of automatic test equipment to complement x-tolerant test compression techniques	2007	-5.482189792714344	11.502628970730042	2405319
2405737	EDA	digital sensitivity: predicting signal interaction using functional analysis	1996	-5.582921168681909	12.13321090959952	2405764
2405841	EDA	a test decompression scheme for variable-length coding	2004	-5.9612010178871015	11.290578235822478	2405868
2406051	EDA	a new scan flip flop design to eliminate performance penalty of scan	2015	-5.506348992365584	12.094367704823494	2406078
2406064	EDA	reducing the code size of retimed software loops under timing and resource constraints	2007	-6.0802621953656	11.412632918794309	2406091
2406222	EDA	a testable pla design with low overhead and high fault coverage	1984	-5.411175521993806	11.286197606742276	2406249
2406302	EDA	3d scheduling: high-level synthesis with floorplanning	1991	-6.815505413012793	11.765992694217493	2406329
2406312	EDA	qc-fill: an x-fill method for quick-and-cool scan test	2009	-5.329633715813254	11.820425959961398	2406339
2406426	EDA	diagnosis of resistive-open and stuck-open defects in digital cmos ics	2005	-5.341036453939032	11.674515662674985	2406453
2406440	EDA	reachability-based robustness verification and optimization of sram dynamic stability under process variations	2014	-6.4647120622442165	12.40336694603616	2406467
2406797	EDA	high-level synthesis of approximate hardware under joint precision and voltage scaling	2017	-6.816526812089094	11.814547947583296	2406824
2406941	EDA	random current testing for cmos logic circuits by monitoring a dynamic power supply current	1992	-5.525438410215938	11.82374723837805	2406968
2407028	EDA	reducing the switching activity of test sequences under transparent-scan	2011	-5.736765650421245	11.604781102566335	2407055
2407116	EDA	analysis of issq/iddq testing implementation and circuit partitioning in cmos cell-based design	1996	-6.160318361471139	12.549060246787016	2407143
2407716	EDA	design-for-test method for high-speed adcs: behavioral description and optimization	2011	-5.433658084760459	11.76286195901928	2407743
2409218	EDA	a methodology to evaluate the aging impact on flip-flops performance	2013	-5.996112954477187	12.351144238932376	2409245
2409444	EDA	efficient wrapper/tam co-optimization for soc using rectangle packing	2010	-6.7240321975555295	11.455741707501812	2409471
2409737	EDA	clock skew evaluation considering manufacturing variability in mesh-style clock distribution	2008	-6.43008494034243	12.736964859532213	2409764
2410041	EDA	advanced statistical methodology for 6t-sram design	2007	-5.9205498638913605	12.16707052815083	2410068
2410043	EDA	effective techniques for the generalized low-power binding problem	2006	-7.067218769768674	11.714544160467579	2410070
2410173	EDA	low-power fsms in fpga: encoding alternatives	2002	-5.662897259419848	12.074302089497676	2410200
2410191	EDA	power consumption estimation using statistical signal properties	1992	-6.034987185841472	11.611804835151545	2410218
2410267	EDA	predicting vt mean and variance from parallel id measurement with model-fitting technique	2016	-6.447803389571863	12.205854444698485	2410294
2410713	Arch	fsmd partitioning for low power using ilp	2008	-6.404232401800094	12.794771667456189	2410740
2411673	EDA	an empirical model for accurate estimation of routing delay in fpgas	1995	-6.824302831969702	11.786453188964215	2411700
2412464	EDA	the parametric yield enhancement of integrated circuits	1991	-5.369275866383012	12.3283561253817	2412491
2412651	EDA	efficient synthesis of a uniformly spread layout aware pareto surface for analog circuits	2009	-6.679592195683331	11.519973797543399	2412678
2412964	EDA	wire space estimation and routability analysis	2000	-7.108669303649251	11.570104406678949	2412991
2413622	EDA	unification of partitioning, placement and floorplanning	2004	-7.174021112996889	11.505324287289994	2413649
2413837	EDA	automatic package and board decoupling capacitor placement using genetic algorithms and m-fdm	2008	-7.174767385533392	12.263893741393295	2413864
2413964	EDA	modified t-flip-flop based scan cell for ras	2010	-5.839555721070603	11.812184176193044	2413991
2414324	EDA	fast fpga placement using space-filling curve	2005	-6.867168184390804	11.303465356963624	2414351
2414433	EDA	on the tradeoff between logic performance and circuit-to-pin ratio for lsi	1972	-6.416125190832733	13.007665062159836	2414460
2415195	EDA	power-aware optimization of soc test schedules using voltage and frequency scaling	2017	-6.394214362913684	12.937502399029265	2415222
2415209	EDA	closed-form delay and slew metrics made easy	2004	-6.682229662001902	12.026564464244617	2415236
2415390	EDA	on-chip thermal gradient analysis considering interdependence between leakage power and temperature	2006	-6.179085217577999	13.192357421827486	2415417
2416073	EDA	efficient implementation of multiple on-chip signature checking	1997	-5.389912943772372	11.799360789386949	2416100
2416827	EDA	fpga power reduction by guarded evaluation considering physical information	2012	-5.848586540500518	12.054191397103873	2416854
2416873	EDA	a fast and accurate method for interconnect current calculation	2003	-6.5877384022930086	12.349555907871482	2416900
2417189	EDA	a theoretical probabilistic simulation framework for dynamic power estimation	2011	-6.373775723704461	11.669595407993706	2417216
2418354	EDA	designing a 3-d fpga: switch box architecture and thermal issues	2008	-6.731364860159433	12.462497089883552	2418381
2418669	EDA	splash: a framework for chip design and layout	1985	-6.6540134740326025	11.586458297336733	2418696
2418801	EDA	buffer assignment algorithms on data driven asics	2000	-6.729243747421332	11.988607052842582	2418828
2419364	EDA	modeling repeaters explicitly within analytical placement	2004	-5.965407711765655	12.242965140141774	2419391
2419418	EDA	automatic generation of critical-path tests for a partial-scan microprocessor	2003	-5.378341198910823	11.757606150125884	2419445
2419844	Robotics	sram memory margin probability failure estimation using gaussian process regression	2016	-6.6206316241117795	12.414181584360293	2419871
2420046	EDA	a simple analog cmos design tool using transistor dimension-independent parameters	2013	-6.115502306584309	11.306735732550036	2420073
2420188	EDA	physical vs. physically-aware estimation flow: case study of design space exploration of adders	2014	-5.469451304529893	12.786723105166914	2420215
2420219	EDA	a fast and highly accurate path delay emulation framework for logic-emulation of timing speculation	2010	-5.334506426570872	12.523693507438093	2420246
2420619	Robotics	power delivery dynamics and its impact on silicon validation	2010	-5.537123382368429	12.377327562943654	2420646
2421246	EDA	a transistor array chip for the statistical characterization of process variability, rtn and bti/chc aging	2017	-5.326330325598959	12.854642387892813	2421273
2421267	EDA	ifill: an impact-oriented x-filling method for shift- and capture-power reduction in at-speed scan-based testing	2008	-5.579655478236967	12.181124293565695	2421294
2422083	Arch	fast power delivery network analyzer	2011	-6.209898001371701	12.622226919134304	2422110
2422687	EDA	incremental statistical static timing analysis with gate timing yield emphasis	2008	-6.127093661544591	11.358313224661716	2422714
2423257	EDA	estimating true worst currents for power grid electromigration analysis	2014	-6.214709062536269	12.569344801950894	2423284
2423396	EDA	a retiming-based test pattern generator design for built-in self test of data path architectures	2001	-5.685035603191068	11.580225061608248	2423423
2423413	EDA	dual threshold voltage domino logic synthesis for high performance with noise and power constrain	2002	-6.631609630161685	12.89940421763275	2423440
2423506	Embedded	on-chip detection of process shift and process spread for silicon debugging and model-hardware correlation	2012	-5.327169018517746	12.807004445082304	2423533
2423634	EDA	a new statistical maximum operation for gaussian mixture models and its evaluations	2011	-6.683480529524728	11.964479283664394	2423661
2423990	EDA	estimating routing congestion using probabilistic analysis	2002	-7.069297431178996	11.888267592803585	2424017
2424042	EDA	selective resource sharing with rt-level retiming for clock enhancement in high-level synthesis	2012	-5.78397944912261	12.750176754678952	2424069
2424702	EDA	a multilayer data copy test data compression scheme for reducing shifting-in power for multiple scan design	2007	-5.834880858946345	11.511277017418088	2424729
2425463	EDA	efficient multiplexer synthesis techniques	2000	-5.542437224441213	11.462386979109356	2425490
2425626	EDA	wire layer geometry optimization using stochastic wire sampling	2002	-6.876468978965518	12.286945056810923	2425653
2426340	EDA	optimization-based design of nano-cmos lc-vcos	2012	-6.3962936225788205	11.576861293159206	2426367
2427083	EDA	characterization and analysis of pattern dependent variation-aware interconnects for a 65nm technology	2011	-6.503809817215514	12.63849374620893	2427110
2427143	EDA	design of reconfigurable access wrappers for embedded core based soc test	2002	-5.530653549935292	11.957481375898174	2427170
2427172	EDA	a low power scheduler using game theory	2003	-6.911896543836787	12.361237474659207	2427199
2427292	EDA	excellerator: custom cmos leaf cell layout generator	1989	-7.161918958834017	11.533185318420431	2427319
2427779	HPC	a novel methodology for thermal aware silicon area estimation for 2d & 3d mpsocs	2011	-6.307878312897731	13.134616436913536	2427806
2427908	EDA	testing for bridging faults (shorts) in cmos circuits	1983	-5.4183833608100525	11.524394605958932	2427935
2428042	EDA	general skew constrained clock network sizing based on sequential linear programming	2005	-7.138606989164722	11.925893023712154	2428069
2428507	EDA	improved weight assignment for logic switching activity during at-speed test pattern generation	2010	-5.6660788105657565	11.614572321154563	2428534
2429043	EDA	fast and efficient bright-field aapsm conflict detection and correction	2007	-7.023967227830132	11.733135937942029	2429070
2429105	EDA	obstacle-aware clock-tree shaping during placement	2011	-6.756971863153916	11.766239581993194	2429132
2429422	EDA	cumulative electrostatic discharge induced degradation of power-rail esd clamp device in high-voltage cmos/dmos technologies	2008	-5.537763188071752	12.510450057205293	2429449
2429508	EDA	variation-aware variable latency design	2014	-6.412803238549631	12.611739387838275	2429535
2430453	Arch	analog integrated circuit design using fixed-length devices	2016	-6.248147064220449	12.8263962824585	2430480
2431890	EDA	buffer minimization and time-multiplexed i/o on dynamically reconfigurable fpgas	1997	-6.162032389088553	11.894343832923848	2431917
2432167	EDA	early-stage power grid analysis for uncertain working modes	2004	-6.74843595064254	12.443099075639086	2432194
2432249	EDA	maximizing the functional yield of wafer-to-wafer 3-d integration	2009	-5.62265000914496	12.503443748671586	2432276
2432418	Logic	fast thermal analysis for fixed-outline 3d floorplanning	2017	-6.869665181420553	12.337568971759376	2432445
2432661	EDA	boosting the accuracy of analog test coverage computation through statistical tolerance analysis	2002	-5.716066158426273	12.034702334876107	2432688
2433004	EDA	ufrgsplace: routability driven fpga placement algorithm for heterogeneous fpgas	2017	-6.790190580691299	11.538431481390205	2433031
2433186	EDA	structural decomposition with functional considerations for low power	2002	-6.731402866181696	13.098850755550512	2433213
2433876	EDA	analytical high-level power model for lut-based components	2008	-6.935536443175633	12.232522476069212	2433903
2434312	EDA	optimization of static power, leakage power and delay of full adder circuit using dual threshold mosfet based design and t-spice simulation	2009	-6.851495372159903	13.128369422297432	2434339
2434328	EDA	ipr: an integrated placement and routing algorithm	2007	-7.2060050708553005	11.763700608047044	2434355
2435265	HPC	numerical queue solution of thermal noise-induced soft errors in subthreshold cmos devices	2010	-6.50678795563051	12.883458207533964	2435292
2435807	EDA	performance evaluation considering mask misalignment in multiple patterning decomposition	2016	-6.403666310096619	12.476158390844756	2435834
2435873	EDA	power-safe application of tdf patterns to flip-chip designs during wafer test	2013	-5.729378601249207	12.433384243544232	2435900
2435971	EDA	analog retargeting constraint extraction based on fundamental circuits and layout regularity	2018	-6.444924275052866	11.56631657450808	2435998
2436091	EDA	allocation of ram built-in self-repair circuits for soc dies of 3d ics	2013	-5.8340546990445485	12.086838491843865	2436118
2436563	Embedded	investigating the use of bics to detect resistive-open defects in srams	2010	-5.3980264792751385	13.003163877753124	2436590
2436602	EDA	library-based cell-size selection using extended logical effort	2013	-6.7078094080889095	12.147662291682806	2436629
2436630	EDA	asymptotic probability extraction for nonnormal performance distributions	2007	-6.827362245050549	12.123152019254672	2436657
2436699	EDA	automatic placement of identical unit capacitors to improve capacitance matching	2009	-6.729375741674656	11.7751306949564	2436726
2437168	EDA	multilevel placement with circuit schema based clustering in analog ic layouts	2004	-6.928674694057496	11.390373492783606	2437195
2437267	EDA	lifetime prediction and design-for-reliability of ic interconnections with electromigration induced degradation in the presence of manufacturing defects	2006	-5.8206241590912375	12.817730874218336	2437294
2437329	EDA	exploiting path delay test generation to develop better tdf tests for small delay defects	2017	-5.579832592213868	11.630323522971322	2437356
2437523	EDA	statistical methodology to identify optimal placement of on-chip process monitors for predicting fmax	2016	-6.10127419248959	12.750697337768312	2437550
2438224	EDA	on rtl scan design	2001	-5.300224883193152	11.590493657511013	2438251
2439335	SE	a novel intermittent fault markov model for deep sub-micron processors	2013	-5.749469418079613	12.29309949714509	2439362
2439511	EDA	layout generation of array cell for nmos 4-phase dynamic logic (short paper)	2000	-6.442490840757661	12.283391966550749	2439538
2439800	Arch	min: a power efficient mechanism to mitigate the impact of process variations on nanophotonic networks	2014	-6.62546206825	12.915753922958471	2439827
2439861	EDA	fault modeling and testing of retention flip-flops in low power designs	2009	-5.5913354162661815	11.982670073925453	2439888
2440886	EDA	concurrent min-max simulation	1991	-5.928362078589576	12.266226386910848	2440913
2440956	ML	iddq outlier screening through two-phase approach: clustering-based filtering and estimation-based current-threshold determination	2014	-5.874356035021252	11.873549777644223	2440983
2442102	EDA	exposing floating gate defects in analogue cmos circuits by power supply voltage control testing technique	1995	-5.481301833741474	12.266460520473425	2442129
2442109	EDA	crowne: current ratio outliers with neighbor estimator	2003	-5.4640508012656825	11.632664135722509	2442136
2442156	EDA	low effort, high accuracy network-on-chip power macro modeling	2004	-5.868313957551568	12.194028031609015	2442183
2442160	EDA	built-in intermediate voltage testing for cmos circuits	1995	-5.469011621962007	12.003777031222027	2442187
2442274	EDA	efficient variation-aware delay fault simulation methodology for resistive open and bridge defects	2014	-6.53881595056885	12.297489491685862	2442301
2442641	EDA	impact of interconnect process variations on memory performance and design	2005	-6.184758695371724	12.750198001670745	2442668
2442914	EDA	a complete power estimation methodology for dsp blocks in fpgas	2012	-6.167718109825766	12.836626961952089	2442941
2442992	EDA	optimization of clock mesh based on wire sizing variation	2017	-6.672983766507909	11.88959503470701	2443019
2443032	EDA	low power test generation for path delay faults using stability functions	2005	-6.118404227438843	11.697592189601213	2443059
2443356	EDA	fogging effect aware placement in electron beam lithography	2017	-6.83889688966667	12.242929497863376	2443383
2443523	EDA	on whitespace and stability in mixed-size placement and physical synthesis	2003	-7.154878851828456	11.643145040318165	2443550
2444440	EDA	simulation-based method for synthesizing soft error tolerant combinational circuits	2015	-6.103243765029249	11.944009825035694	2444467
2444487	EDA	an exploratory study on statistical timing analysis and parametric yield optimization	2007	-5.8363314384040565	12.391587552320287	2444514
2444557	EDA	power-constrained dft algorithms for non-scan bist-able rtl data paths	2004	-5.482146954119737	12.077032554736876	2444584
2444791	EDA	placement of variable size circuits on lsi masterslices	1981	-7.070064930635022	11.372559911859524	2444818
2445350	EDA	low-power design by hazard filtering	1997	-6.838553992499375	12.388330817375305	2445377
2446283	EDA	an effective and efficient framework for clock latency range aware clock network synthesis	2011	-6.990240871196026	11.828028748011198	2446310
2446562	SE	hardware trojan detection based on logical testing	2017	-5.317778332865427	11.787525427916904	2446589
2447429	EDA	formalizing designer's preferences for multiattribute optimization with application to leakage-delay tradeoffs	2005	-7.171834950208003	11.963467639576821	2447456
2448251	EDA	cost modeling and analysis for interposer-based three-dimensional ic	2012	-5.6158101125395765	12.717318680408592	2448278
2448937	EDA	yield optimization by means of process parameters estimation: comparison between abb and asv techniques	2004	-6.19907709214575	13.081460882345734	2448964
2449363	Theory	combinatorial algorithms for fast clock mesh optimization	2006	-7.194738632347468	12.038114273446526	2449390
2449834	EDA	an efficient current-based logic cell model for crosstalk delay analysis	2009	-6.184862923941788	12.566397641986455	2449861
2450765	EDA	early-stage determination of current-density criticality in interconnects	2010	-5.673223787439919	12.203919142958911	2450792
2451659	EDA	thermal stress aware 3d-ic statistical static timing analysis	2013	-6.28194416786254	13.19971370065576	2451686
2451988	EDA	built-in generation of multicycle functional broadside tests with observation points	2013	-5.4724232617259005	11.340906642364388	2452015
2452184	EDA	simulation based framework for accurately estimating dynamic power-supply noise and path delay	2014	-5.854943966774844	12.340164016508439	2452211
2452263	EDA	asynchronous pulse logic cell for threshold logic and boolean networks	2005	-5.777362709504743	12.425630185762884	2452290
2452504	EDA	performance analysis by topology indexed lookup tables	2005	-6.461133668796997	11.608000061781642	2452531
2452533	Theory	a leakage-based random bit generator with on-line fault detection	2006	-5.564486377984292	11.680484107621007	2452560
2452800	EDA	iitrace: a memory efficient engine for fast incremental timing analysis and clock pessimism removal	2015	-5.319809193310864	11.584058802782273	2452827
2453333	EDA	rde-based transistor-level gate simulation for statistical static timing analysis	2010	-6.5768979578341975	11.968509236675803	2453360
2453472	EDA	deadspace-aware power/ground tsv planning in 3d floorplanning	2015	-7.1514879057231875	11.843264354317204	2453499
2453536	EDA	pgirem: reliability-constrained ir drop minimization and electromigration assessment of vlsi power grid networks using cooperative coevolution	2018	-7.038514343001233	11.811043732297113	2453563
2453576	EDA	retiming pulsed-latch circuits with regulating pulse width	2011	-6.927249921445911	12.45772355420753	2453603
2453767	EDA	iddq defect detection in deep submicron cmos ics	1998	-5.5853904080258445	12.588956383908249	2453794
2454556	EDA	layout techniques for on-chip interconnect inductance reduction	2004	-6.924507981440168	12.609853979659364	2454583
2454565	EDA	lithography-aware 1-dimensional cell generation	2013	-6.880424922113577	11.907808175027265	2454592
2455051	EDA	cellerity: a fully automatic layout synthesis system for standard cell libraries	1997	-5.951241183894982	11.568315816091234	2455078
2455510	EDA	negotiation-based layer assignment for via count and via overflow minimization	2011	-7.102804488607124	12.557733601499569	2455537
2455640	EDA	flexible test scheduling for an asynchronous on-chip interconnect through special data transfer	2011	-5.323378568069528	12.159597511194436	2455667
2455787	Arch	wear-out simulation environment for vlsi designs	1993	-6.152297260634843	12.589594914858134	2455814
2455790	EDA	building the hierarchy from a flat netlist for a fast and accurate post-layout simulation with parasitic components	2004	-6.164824777060537	11.424916760394757	2455817
2455929	EDA	a fast and effective lookahead and fractional search based scheduling algorithm for high-level synthesis	2018	-6.69267918798804	11.955554283564824	2455956
2457093	Theory	performance comparison of vlv, ulv, and ecr tests	2002	-5.9544087743794805	13.002745779532678	2457120
2457359	EDA	on probabilistic switch-level simulation for asynchronous circuits	1991	-5.380287628186825	11.525662830423537	2457386
2457383	EDA	speeding up monte-carlo simulation for statistical timing analysis of digital integrated circuits	2007	-6.335010692301341	11.959117088009169	2457410
2458398	EDA	fixed-outline thermal-aware 3d floorplanning	2010	-6.639248525370379	12.568729678028998	2458425
2458893	EDA	eco optimization using metal-configurable gate-array spare cells	2013	-6.542316207067268	12.241153701621744	2458920
2458954	EDA	compatibility path based binding algorithm for interconnect reduction in high level synthesis	2007	-6.913052863511461	12.003333892776293	2458981
2459514	Robotics	switch-level modeling of transistor-level stuck-at faults	1995	-5.466329347170889	11.456599682910946	2459541
2460254	EDA	a new statistical approach for glitch estimation in combinational circuits	2007	-5.618393124201656	13.01859135916755	2460281
2460683	EDA	a comprehensive fault macromodel for opamps	1994	-5.407890865877726	11.646648755550089	2460710
2460955	EDA	test generation of path delay faults induced by defects in power tsv	2013	-5.803531212408802	12.189803987383184	2460982
2461128	EDA	automated testability enhancements for logic brick libraries	2008	-5.825628782629996	11.534234541431415	2461155
2461773	EDA	a coupling and crosstalk considered timing-driven global routing algorithm for high performance circuit design	2004	-6.945583901050084	12.197562151273345	2461800
2461829	EDA	modeling power supply noise in delay testing	2007	-5.8258363803086795	12.175995359400275	2461856
2462381	EDA	simultaneous routing and feedthrough algorithm to decongest top channel	2009	-6.891424042870697	12.073119251748858	2462408
2462408	EDA	circuit and methodology for testing small delay faults in the clock network	2018	-5.430487125854054	12.117532430081091	2462435
2462603	EDA	symmetry constraint based on mismatch analysis for analog layout in soi technology	2008	-6.485910333549527	11.875937225773852	2462630
2463125	EDA	identification of testable representative paths for low-cost verification of circuit performance during manufacturing and in-field tests	2014	-5.725291933186097	12.107031327829704	2463152
2463273	EDA	value-based bit ordering for energy optimization of on-chip global signal buses	2006	-6.40682772932882	12.945066407926578	2463300
2463807	EDA	a synthesis methodology for ams/rf circuit reliability: application to a dco design	2011	-5.789082806884714	13.1221573884819	2463834
2463905	Logic	generation and verification of tests for analog circuits subject to process parameter deviations	2004	-5.377950480489424	11.485845209335928	2463932
2463933	EDA	an efficient low-power repeater-insertion scheme	2006	-7.0709235850497665	11.743753670362825	2463960
2463987	EDA	routing for array-type fpga's	1997	-7.208015105839508	11.532423658140454	2464014
2464031	EDA	logic extraction based on normalized netlengths	1995	-6.953731664801199	11.558812264856307	2464058
2464041	EDA	proposal of metrics for ssta accuracy evaluation	2007	-6.290763955075341	12.284207073285325	2464068
2464111	EDA	approximate simulation of circuits with probabilistic behavior	2013	-7.1385875865019015	12.611927859157214	2464138
2464305	EDA	modelling and analysis of manufacturing variability effects from process to architectural level	2012	-6.066640434019037	12.416833818922347	2464332
2464962	EDA	dynamic fault detection in digital systems using dynamic voltage scaling and multi-temperature schemes	2006	-5.602032826761962	13.11940679713419	2464989
2465022	EDA	development of a timing analysis program for multiple clocked network	1985	-5.959856149600551	11.403339486041293	2465049
2465064	EDA	a novel framework to estimate the path delay variability on the back of an envelope via the fan-out-of-4 metric	2017	-6.0441117819196775	12.772040026436507	2465091
2465548	EDA	skewed flip-flop transformation for minimizing leakage in sequential circuits	2007	-6.477167818547514	12.99079895882376	2465575
2465902	EDA	a robust algorithm for pessimistic analysis of logic masking effects in combinational circuits	2012	-6.088773527976879	11.831402399228425	2465929
2466281	EDA	gate-level power estimation using tagged probabilistic simulation	1998	-6.158606184865848	11.589349211449404	2466308
2467517	EDA	a novel per-test fault diagnosis method based on the extended x-fault model for deep-submicron lsi circuits	2008	-5.434806434910613	11.82194409081677	2467544
2467717	EDA	wire placement for crosstalk energy minimization in address buses	2002	-6.736360128046902	12.380557119439649	2467744
2467857	EDA	current-sensing completion detection method for standard cell based digital system design	2002	-6.1329462929907415	12.817276878354194	2467884
2468369	EDA	layout-oriented defect set reduction for fast circuit simulation in cell-aware test	2016	-5.523531168627267	11.7725458687693	2468396
2468822	Visualization	character projection mask set optimization for enhancing throughput of mcc projection systems	2008	-7.051811042728567	11.528282563921618	2468849
2468899	EDA	quadratic backward propagation of variance for nonlinear statistical circuit modeling	2000	-6.471725941152581	12.236062901911573	2468926
2468995	EDA	logic synthesis for rram-based in-memory computing	2018	-7.011011672522769	12.135988254071947	2469022
2469028	Arch	parallelization of the channel width search for fpga routing	2011	-6.9149889341177095	11.519638976913063	2469055
2469809	Metrics	built-in self-test methodology with statistical analysis for electrical diagnosis of wearout in a static random access memory array	2016	-5.663150720157338	12.696539179828514	2469836
2469829	EDA	a process-variation-aware multi-scenario high-level synthesis algorithm for distributed-register architectures	2015	-6.147931232032334	12.01422966629991	2469856
2470051	EDA	on-the-fly mapping for synthesizing dynamic domino circuits	2015	-6.6133122644165825	11.534031583416601	2470078
2470670	EDA	the devolution of synchronizers	2010	-6.023464498534441	13.046396467081134	2470697
2471142	EDA	diagnosis of mram write disturbance fault	2007	-5.524055687917406	12.290426740831853	2471169
2471209	EDA	fast dynamic power estimation considering glitch filtering	2009	-6.218767723102403	12.203574357897036	2471236
2471614	EDA	power analysis and reduction techniques for transition fault testing	2008	-5.5052069181292245	12.77618046894151	2471641
2471879	EDA	a performance-driven circuit bipartitioning method considering time-multiplexed i/os	2007	-7.069077015578196	11.890850087746605	2471906
2472263	EDA	full chip impact study of power delivery network designs in monolithic 3d ics	2014	-6.4564908515463815	13.019525983296663	2472290
2472358	Embedded	designs for reducing test time of distributed small embedded srams	2004	-5.556548083753836	11.644636191138348	2472385
2472769	EDA	robust analog design for automotive applications by design centering with safe operating areas	2008	-5.748140179309492	12.4874047302351	2472796
2472794	EDA	nbti/hci modeling and full-chip analysis in design environment	2003	-5.956727807382117	13.157373137028653	2472821
2473031	EDA	test data reduction for bist-aided scan test using compatible flip-flops and shifting inverter code	2010	-5.819631330581896	11.391977791902676	2473058
2473610	EDA	balancing test cost reduction vs. measurements accuracy at test time	2015	-5.297282334222175	11.934793410001369	2473637
2474740	EDA	information theoretic measures for power analysis [logic design]	1996	-6.421964146255503	11.811101260011306	2474767
2475037	Arch	on-line detection of faults in carry-select adders	2003	-6.7030181143901375	12.462574195345153	2475064
2475174	EDA	timing driven force-directed floorplanning with incremental static timing analyzer	2008	-6.668997136445039	11.966458002626961	2475201
2476044	EDA	a fast manufacturability aware optical proximity correction (opc) algorithm with adaptive wafer image estimation	2016	-6.434377764843652	12.131070870792987	2476071
2476535	EDA	within-die process variations: how accurately can they be statistically modeled?	2008	-6.106702923345836	12.459275027585726	2476562
2476595	EDA	simultaneous slack budgeting and retiming for synchronous circuits optimization	2010	-6.915035731642015	12.154697772146593	2476622
2476895	EDA	a closed form delay evaluation approach using burr's distribution function for high speed on-chip rc interconnects	2010	-6.621360758655792	12.344685015839785	2476922
2477638	EDA	incremental capacitance extraction and its application to iterative timing-driven detailed routing	1999	-6.797511187371789	11.743441401036446	2477665
2477674	EDA	modeling and minimization of interconnect energy dissipation in nanometer technologies	2001	-6.316111488864321	13.165684208916536	2477701
2478742	EDA	a custom cell generation system for double-metal cmos technology	1989	-6.861567563130702	11.711716626808554	2478769
2478921	EDA	including power supply variations into static timing analysis: methodology and flow	2005	-5.9083257367794975	13.121343567286267	2478948
2480365	EDA	internet-based virtual manufacturing: a verification tool for ic designs	2000	-6.073265506907142	12.031231084671793	2480392
2480683	EDA	scalability study of psande: power supply analysis for noise and delay estimation	2015	-6.021363674942758	12.442708714704736	2480710
2480837	HPC	a defect recovery method for ulsi/ wsi arithmetic operation systems based on residue number systems	1991	-5.3584595646970135	12.05149501109981	2480864
2480978	EDA	taming the complexity of coordinated place and route	2013	-7.194714386900388	11.557461436926994	2481005
2481234	Logic	overcoming chip-to-chip delays and clock skews	1997	-5.762863045105778	11.805759833220602	2481261
2481688	EDA	new spare cell design for ir drop minimization in engineering change order	2009	-6.8377019328990905	12.37101748481012	2481715
2482523	EDA	ordinary kriging metamodel-assisted ant colony algorithm for fast analog design optimization	2012	-6.566571465526082	12.203704021684086	2482550
2482700	EDA	fast chip-package-pcb coanalysis methodology for power integrity of multi-domain high-speed memory: a case study	2018	-5.461580774672363	12.712961465352619	2482727
2482722	EDA	quantum-dot cellular automata serial comparator	2008	-6.8721302639108215	12.927225253880234	2482749
2482748	EDA	physical analysis, trimming and editing of nanoscale ic function with backside fib processing	2009	-5.8446446135889465	12.893476268778624	2482775
2483042	EDA	non uniform on chip power delivery network synthesis methodology	2017	-6.897667207321246	12.255627452708644	2483069
2483616	EDA	parametric yield maximization using gate sizing based on efficient statistical power and delay gradient computation	2005	-6.728169750014382	12.086578680207513	2483643
2484836	EDA	more efficient testing of metal-oxide memristor–based memory	2017	-5.362243469146767	12.975100027598591	2484863
2484857	EDA	analog test design with idd measurements for the detection of parametric and catastrophic faults	1998	-5.459641032236623	11.412083037458816	2484884
2485253	EDA	acceleration of random-walk-based linear circuit analysis using importance sampling	2011	-6.431385542451272	12.078072019073035	2485280
2485573	EDA	retiming-based timing analysis with an application to mincut-based global placement	2004	-7.1274004867411875	11.669475376335745	2485600
2485648	EDA	logic and layout aware level converter optimization for multiple supply voltage	2008	-6.853758362312348	12.60199078183862	2485675
2486493	EDA	an automatic test pattern generation framework for combinational threshold logic networks	2004	-5.924166835130683	11.837365116596155	2486520
2486502	EDA	csam: a clock skew-aware aging mitigation technique	2015	-6.797271091051212	12.839907694545687	2486529
2486759	EDA	glitch power reduction via clock skew scheduling	2014	-6.8501826094487726	12.230860772724636	2486786
2486848	EDA	truth table verification for one-dimensional cmos ila's	1991	-6.004023794626111	12.928063977976539	2486875
2487436	EDA	memory generation and power distribution in soc	2006	-6.253689373903812	12.952757436137276	2487463
2487624	EDA	power efficient tree-based crosslinks for skew reduction	2009	-7.031701009256938	12.662277753372507	2487651
2487831	EDA	soc test scheduling using simulated annealing	2003	-6.871152101535031	11.353848352181007	2487858
2487964	EDA	analysis of resistive bridging fault detection in bicmos digital ics	1993	-5.548998972934727	12.1827905322869	2487991
2488020	EDA	detection of delay faults in memory address decoders	2000	-5.492009151833671	11.436367790468061	2488047
2488112	EDA	a new characterization method for delay and power dissipation of standard library cells	2002	-6.441655555778996	12.13296172150317	2488139
2488979	EDA	on optimum switch box designs for 2-d fpgas	2001	-6.988721577756441	11.51033808364943	2489006
2489623	NLP	stage: a decoding engine suitable for multi-compressed test data	2003	-5.83026663088	11.407085665419025	2489650
2489718	EDA	a novel scan chain diagnostics technique based on light emission from leakage current	2004	-5.302416752362039	12.449106056365345	2489745
2489983	EDA	low power bist with smoother and scan-chain reorder	2004	-6.1832079502412665	11.576382429353995	2490010
2490143	EDA	chip size estimation for soc design space exploration	2006	-5.9083448096243165	12.843446451516154	2490170
2490239	Embedded	delay analysis for an n-input current mode threshold logic gate	2012	-7.194126495744731	12.83282783404914	2490266
2490373	EDA	nonintrusive on-line transition-time binning and timing failure threat detection for die-to-die interconnects	2015	-5.5033793467011325	12.632204444798775	2490400
2490392	EDA	voltage and temperature aware statistical leakage analysis framework using artificial neural networks	2010	-6.537224224565552	12.408883352101428	2490419
2490726	EDA	low power gate resizing of combinational circuits by buffer-redistribution	1999	-7.145448953524076	11.758412502394602	2490753
2490785	EDA	low power multiplexer tree design using dynamic propagation path control	2008	-5.775979341088022	11.875667945787376	2490812
2491407	EDA	sensitivity-based investigation of threshold voltage variability in 32-nm flash memory cells	2012	-6.353968771771932	12.639067799799289	2491434
2491494	Mobile	a theory for the design of soft-error-tolerant vlsi circuits	1986	-5.334753569484811	11.698523345713381	2491521
2491500	EDA	estimation of energy consumption in speed-independent control circuits	1995	-5.773978282189161	11.42765047208818	2491527
2492990	EDA	simultaneous timing driven tree surgery in routing with machine learning-based acceleration	2018	-7.167450717113197	11.724537240145708	2493017
2493377	EDA	pull up transistor folding	1990	-7.115826185313152	11.313364909373586	2493404
2493552	EDA	handling partial correlations in yield prediction	2008	-6.329293332761236	12.039305269157653	2493579
2493821	EDA	analytical model for the impact of multiple input switching noise on timing	2008	-6.3932338436169776	12.135073098782465	2493848
2493898	EDA	active noise cancellation using aggressor-aware clamping circuit for robust on-chip communication	2005	-6.969004879587527	13.079328296505125	2493925
2494292	SE	minimum testing requirements to screen temperature dependent defects	2004	-5.363330654340187	11.993547149720134	2494319
2494340	EDA	waveform base clock tree delay analysis using parallel processing	2015	-6.433084412648008	12.413780089534324	2494367
2495472	EDA	improvement of negative bias temperature instability circuit reliability and power consumption using dual supply voltage	2016	-5.501172178895782	12.608882042646579	2495499
2495636	SE	terminating transmission lines in the test environment	1993	-5.318793357625874	12.101419991315787	2495663
2495678	EDA	statistical analysis of on-chip power delivery networks considering lognormal leakage current variations with spatial correlation	2006	-6.812408541445367	12.354914757208846	2495705
2495759	EDA	deriving performance bounds for conditional asynchronous circuits using linear programing	2013	-6.288201209915536	11.402835554492865	2495786
2495822	EDA	an integrated circuit design for a dynamics-based reconfigurable logic block	2017	-5.8503982179972205	12.598966842014804	2495849
2496336	Arch	an optimal ilp model for delay time to minimize peak power and area	2005	-6.822708540933113	12.038866917365098	2496363
2496524	EDA	test-pattern grading and pattern selection for small-delay defects	2008	-5.616259452227214	12.10800042365442	2496551
2496565	EDA	optimal integer delay budgeting on directed acyclic graphs	2003	-6.931539287530262	11.792914074366536	2496592
2496730	EDA	set fault tolerant combinational circuits based on majority logic	2006	-5.350333819169143	12.249198396841743	2496757
2497680	EDA	grouping-based tsv test architecture for resistive open and bridge defects in 3-d-ics	2017	-5.4395694026323484	12.325388395033029	2497707
2498352	EDA	utplacef: a routability-driven fpga placer with physical and congestion aware packing	2016	-7.161070471919523	11.688659428109643	2498379
2498583	EDA	a methodology for correct-by-construction latency insensitive design	1999	-6.011862735920544	12.293982863835984	2498610
2499308	EDA	efficient and deterministic parallel placement for fpgas	2011	-6.609379175437539	11.747968398218264	2499335
2499311	EDA	embedded deterministic test points for compact cell-aware tests	2015	-5.339706616169284	11.525068968073555	2499338
2499908	Arch	statistical characterization of noise and interference in nand flash memory	2013	-5.48298850279938	12.202124130329413	2499935
2500054	EDA	efficient parameter variation sampling for architecture simulations	2011	-6.223066124968388	11.636312380404274	2500081
2500452	HCI	fault detection in switched current circuits using built-in transient current sensors	2005	-5.460533580576675	11.86925053494344	2500479
2500588	EDA	adaptive sensitivity analysis with nonlinear power load modeling	2018	-6.318857844851737	12.78618155020789	2500615
2501003	EDA	modeling tsv open defects in 3d-stacked dram	2010	-5.539293871945706	12.93644576845632	2501030
2502924	EDA	analysis of delay test effectiveness with a multiple-clock scheme	2002	-5.503404603337931	11.328160894207649	2502951
2503005	EDA	accurate delay computation for noisy waveform shapes	2005	-7.1956738948905965	11.83238862203361	2503032
2503079	EDA	process variability characterization and interconnect modeling	2005	-6.069870971061813	12.623323583435084	2503106
2503247	EDA	delay fault testing of look-up tables in sram-based fpgas	2005	-5.404610129569869	11.43249796829262	2503274
2503323	NLP	early reliability assessment by using deep censoring	2003	-5.729211629858956	12.359243952327391	2503350
2503607	EDA	path reuse-aware routing for non-volatile memory based fpgas	2017	-5.91961989355577	12.472613875999885	2503634
2504019	EDA	sleep transistor sizing method using accurate delay estimation considering input vector pattern and non-linear current model	2011	-6.314458053017655	12.695935907786	2504046
2504248	EDA	efficient thermal-oriented 3d floorplanning and thermal via planning for two-stacked-die integration	2006	-7.157309135826491	11.80378354785347	2504275
2504384	Arch	performance benchmarking of tunnel transistors for energy efficient 4-bit adder architectures at low vdd	2017	-5.686809095997254	13.066163133034674	2504411
2504579	EDA	timing driven multi-fpga board partitioning	1998	-6.865536612936878	11.611389569447976	2504606
2504969	EDA	supervised learning based model for predicting variability-induced timing errors	2015	-5.786592215164419	12.740505973906913	2504996
2505362	EDA	three-dimensional place and route for fpgas	2005	-6.660316445206737	12.178640618347952	2505389
2505625	Arch	cost-effective optimization of serial link system for signal integrity and power integrity	2011	-5.368075797441311	12.218022367579888	2505652
2506247	EDA	efficient don't care filling for power reduction during testing	2009	-6.529687948860952	12.787384929734106	2506274
2506305	EDA	a combined feasibility and performance macromodel for analog circuits	2005	-6.433562967268983	11.321430137487015	2506332
2506332	EDA	a study on impact of loading effect on capacitive crosstalk noise	2009	-6.054020200886535	12.708721581485136	2506359
2506429	EDA	reducing the pressure on routing resources of fpgas with generic logic chains	2011	-6.553921670358427	12.820126003347001	2506456
2506785	ML	testing system-on-chip by summations of cores? test output voltages	2002	-5.432474081459805	12.168989467365215	2506812
2507292	ML	fast and scalable parallel layout decomposition in double patterning lithography	2014	-6.162009182545673	11.67815623726275	2507319
2507459	EDA	a fast heuristic approach for parametric yield enhancement of analog designs	2012	-7.032556992614667	11.779257780945024	2507486
2507475	EDA	micro-architecture pipelining optimization with throughput-aware floorplanning	2007	-7.0929466664805485	11.890924876061327	2507502
2507704	EDA	diagnostic tests for pre-bond tsv defects	2015	-5.806738007670418	11.974933235133955	2507731
2507818	EDA	an effective gated clock tree design based on activity and register aware placement	2010	-6.702761320298435	12.348296351604633	2507845
2508452	EDA	efficient hybrid performance modeling for analog circuits using hierarchical shrinkage priors	2016	-6.612189475384103	11.786264333348372	2508479
2508531	EDA	a method of sequential circuit synthesis using one-hot encoding for single-flux-quantum digital circuits	2007	-6.7335289434068075	11.757711728324995	2508558
2508648	EDA	a novel timing-driven placement algorithm using smooth timing analysis	2008	-7.168731280669509	11.535981343168856	2508675
2508839	EDA	wrapper/tam co-optimization, constraint-driven test scheduling, and tester data volume reduction for socs	2002	-5.849074876646828	11.877886463843641	2508866
2508969	EDA	application-driven floorplan-aware voltage island design	2008	-6.876879302165753	12.593933564207724	2508996
2509925	EDA	edge effect aware crosstalk avoidance technique for 3d integration	2017	-6.816577433091153	12.570006254655846	2509952
2510585	EDA	random pattern testability enhancement by circuit rewiring	2001	-5.7041058965630445	11.30647846125248	2510612
2510836	Embedded	random pattern testability of memory control logic	1998	-5.317363774774572	11.519494599499849	2510863
2510948	EDA	on-line iddq fault testing for cmos/bicmos logic families	1999	-5.367839719064392	11.396077592635901	2510975
2511553	EDA	transistor-level layout of high-density regular circuits	2009	-6.396841745738995	12.125921595466533	2511580
2511578	Crypto	thermal-aware floorplanner for multi-core 3d ics with interlayer cooling	2015	-6.6477636071346895	12.610125972190955	2511605
2511698	Mobile	augmented recurrence hopping based run-length coding for test data compression applications	2018	-5.925689003895724	11.391996200607764	2511725
2511705	EDA	multilevel routing with antenna avoidance	2004	-7.061865690638492	12.425876839676974	2511732
2512439	EDA	accurate closed-form parameterized block-based statistical timing analysis applying skew-normal distribution	2009	-6.659969651305692	12.155810478415752	2512466
2512720	EDA	efficient coupled noise estimation for on-chip interconnects	1997	-6.294624184120427	12.202373544444876	2512747
2512924	EDA	analog power-down synthesis	2017	-6.510931348331957	13.20242941249673	2512951
2513084	EDA	accurate gate delay extraction for timing analysis of body-biased circuits	2013	-5.976289564737122	13.065308794105107	2513111
2513251	EDA	dll based test solution for interposers in 2.5-d ics	2015	-5.784853000009608	12.806566247816566	2513278
2513432	EDA	engineering of 7t transmit multi-row arrays	2012	-6.548439792786019	11.336857585979613	2513459
2513540	PL	customizing completely specified pattern set targeting dynamic and leakage power reduction during testing	2012	-5.944995864615231	11.701503245928428	2513567
2513558	EDA	process variation aware performance analysis of asynchronous circuits considering spatial correlation	2009	-6.540953031248765	12.248745253319989	2513585
2513666	EDA	design of an asynchronous digital system with b-ternary logic	1997	-6.492066236686131	12.787031004121252	2513693
2514032	EDA	statistical estimation of the switching activity in digital circuitsy	1994	-6.026327728496982	12.027836456480644	2514059
2514190	EDA	open defect detection with a built-in test circuit by iddt appearance time in cmos ics	2017	-5.351300861125465	12.087404334946836	2514217
2514754	HPC	parallel computation for large-scale biological sequence analysis	2009	-6.755608145602193	12.96773201822026	2514781
2514785	EDA	enhanced tetris legalization	2016	-6.972175267745595	11.523440782333255	2514812
2515016	Arch	analysis of statistical sampling in microarchitecture simulation: metric, methodology and program characterization	2007	-6.137732101736965	11.990020797450757	2515043
2515029	EDA	automated standard cell library analysis for improved defect modeling	2008	-5.3737348398579705	11.634595233065017	2515056
2515086	EDA	practical techniques to reduce skew and its variations in buffered clock networks	2005	-6.881297877155101	12.375650003918624	2515113
2515743	EDA	test and repair scheduling for built-in self-repair rams in socs	2010	-5.869187371440969	12.380470100694493	2515770
2516479	EDA	asynchronous control network optimization using fast minimum-cycle-time analysis	2008	-7.1561473629012005	11.611255814678964	2516506
2517205	EDA	layout-driven skewed clock tree synthesis for superconducting sfq circuits	2011	-6.631229260132342	12.074262532470673	2517232
2517461	EDA	trace buffer-based silicon debug with lossless compression	2011	-5.549844701085309	11.53688513732045	2517488
2517990	EDA	hierarchical performance macromodels of feasible regions for synthesis of analog and rf circuits	2005	-6.15408607538104	11.789455730304795	2518017
2518134	EDA	circular self-test path: a low-cost bist technique	1987	-5.729694574309048	11.358713303506565	2518161
2518214	EDA	maximum power estimation for cmos circuits using deterministic and statistic approaches	1996	-6.46020257688325	11.46220873964726	2518241
2518852	EDA	power estimation using probability polynomials	2004	-6.171940535775514	11.500745720503293	2518879
2519024	Arch	power-supply-network design in 3d integrated systems	2011	-6.507982334005507	12.917689643688908	2519051
2519110	EDA	design methodologies and architecture solutions for high-performance interconnects	2004	-5.639268185835205	13.038517234179224	2519137
2519718	EDA	an efficient methodology for building macromodels of ic fabrication processes	1989	-6.415928214979186	11.533755370641224	2519745
2520409	EDA	predictive design space exploration using genetically programmed response surfaces	2008	-5.3278054167676405	11.786637303099722	2520436
2520468	EDA	xbargen: a memristor based boolean logic synthesis tool	2016	-6.622064694951563	13.067577984535852	2520495
2520585	EDA	built-in self-test for folded bit-line mbit drams	1996	-6.271696064622683	11.529481517692457	2520612
2520627	EDA	a novel design for a memristor-based or gate	2015	-6.015690592115568	13.158580137044439	2520654
2521153	EDA	impact of floorplanning and thermal vias placement on temperature in 2d and 3d processors	2016	-6.073304984241274	13.125557867427425	2521180
2521727	EDA	electrical characteristics and testing considerations for gate oxide shorts in cmos ics	1985	-5.618838434254376	12.656924640505213	2521754
2521907	EDA	quantifying error in dynamic power estimation of cmos circuits	2003	-6.084663174451261	12.905800548995426	2521934
2522035	EDA	useful-skew clock routing with gate sizing for low power design	1996	-7.1078231348529854	11.689365552082686	2522062
2522228	EDA	rapid estimation of the probability of sram failure via adaptive multi-level sliding-window statistical method	2015	-6.537211867170846	12.196248911961387	2522255
2522309	EDA	postlayout logic restructuring using alternative wires	1997	-5.675896094101138	11.673464261692118	2522336
2522331	EDA	cascade: a standard supercell design methodology with congestion-driven placement for three-dimensional interconnect-heavy very large-scale integrated circuits	2007	-7.027210007306088	12.195420362254385	2522358
2522509	EDA	a hybrid hierarchical approach for multi-layer global routing	1995	-7.1020385467559874	11.459662055766618	2522536
2522618	EDA	accurate interconnection length estimations for predictions early in the design cycle	1999	-7.0399889403614875	11.779287718884008	2522645
2522724	Theory	transmission networks	1999	-6.992019570976487	11.80850364315348	2522751
2523067	EDA	optimal bist using an embedded microprocessor	2002	-5.5510658720219155	11.533863608822127	2523094
2523308	EDA	crosstalk and congestion driven layer assignment algorithm	2005	-6.412497544287323	12.61103501357322	2523335
2523421	EDA	path swapping method to improve dpa resistance of quasi delay insensitive asynchronous circuits	2006	-5.388865242748613	11.46815727525905	2523448
2523887	EDA	metastability characteristics testing for programmable logic design	1996	-5.420893040861922	12.751699991166824	2523914
2524380	EDA	an algorithm for dynamically reconfigurable fpga placement	2001	-6.730948008903075	12.034051243459267	2524407
2524626	EDA	a fast machine learning-based mask printability predictor for opc acceleration	2019	-6.010404732113846	11.89079543411997	2524653
2524721	EDA	shaper: synthesis for hybrid fpgas containing plas using reconvergence analysis	2004	-5.988981250299302	11.874107316746287	2524748
2525389	EDA	a performance driven layout compaction optimization algorithm for analog circuits	2007	-6.315271510489356	11.64061738004838	2525416
2525498	EDA	thermal safe high level test synthesis for hierarchical testability	2010	-5.692669271862089	12.276932393499715	2525525
2525518	EDA	surge current minimization in high-level synthesis	2009	-6.905532293868675	12.81682972369282	2525545
2525926	Visualization	defect diagnosis via segment delay learning	2016	-6.067942102991668	11.516752553315044	2525953
2526025	EDA	a nonlinear cell macromodel for digital applications	2007	-5.6595482577753256	12.501917225938554	2526052
2526142	EDA	delay and crosstalk simulation of high-speed vlsi interconnects with nonlinear terminations	1993	-6.85735955685346	11.486105511313891	2526169
2526904	EDA	x-filling for simultaneous shift- and capture-power reduction in at-speed scan-based testing	2010	-5.6495106845548175	11.994308235938401	2526931
2527761	EDA	bright-field aapsm conflict detection and correction	2005	-6.916342141838832	11.727773833351932	2527788
2528044	EDA	metal--metal matrix (m /sup 3/) for high-speed mos vlsi layout	1987	-6.68268259438756	11.999207713904665	2528071
2528258	EDA	risk aversion min-period retiming under process variations	2009	-6.8517259516113045	11.996280905313144	2528285
2528616	EDA	a novel approach to performance-oriented datapath allocation and floorplanning	2006	-6.459813212581026	12.13021214664439	2528643
2528888	EDA	critical path selection for delay testing considering coupling noise	2009	-6.179322181780725	11.825152531636865	2528915
2529080	EDA	general methodology for soft-error-aware power optimization using gate sizing	2008	-6.418169134414349	12.566783442683622	2529107
2529128	EDA	a low power pseudo-random bist technique	2003	-5.932356962290464	11.929471438054485	2529155
2529268	EDA	force-directed scheduling for dynamic power optimization	2002	-6.690834308251728	12.296576959867258	2529295
2530177	Embedded	electrical modeling for laser testing with different pulse durations	2005	-5.496361146584313	12.51306242187363	2530204
2530197	EDA	mixed level hierarchical test generation for transition faults and overcurrent related defects	1992	-5.4131357347229345	11.718561638549414	2530224
2530693	EDA	circuit placement challenges: technical perspective	2013	-7.090559717399597	11.649658139975893	2530720
2531198	EDA	application of internode model to global power consumption estimation in scmos gates	2005	-6.388166955174115	12.997022522402826	2531225
2531353	EDA	efficient and effective placement for very large circuits	1995	-6.958563054651606	11.436206732267088	2531380
2531634	EDA	efficient estimation of signal transition activity in mac architectures	2002	-6.146528001219676	11.658263338355678	2531661
2531775	EDA	transistor sizing for large combinational digital cmos circuits	1991	-6.035008780218455	11.555293848781815	2531802
2531792	EDA	layout-aware critical path delay test under maximum power supply noise effects	2011	-5.7710938224834045	12.467930540318086	2531819
2531814	EDA	scan chain based at-speed diagnosis in the presence of scan output compaction schemes	2015	-5.332421562985906	11.519686843509033	2531841
2531818	EDA	a comparison of electrical and optical clock networks in nanometer technologies	2005	-6.027431658389407	13.14326750054528	2531845
2531982	Arch	a mature methodology for implementing multi-valued logic in silicon	2008	-6.8568422506948306	12.973216719086526	2532009
2532096	EDA	a hybrid time borrowing technique to improve the performance of digital circuits in the presence of variations	2017	-6.629110706661005	13.107221969759655	2532123
2532189	EDA	variation tolerant buffered clock network synthesis with cross links	2006	-6.924348472073767	12.726982395529678	2532216
2532269	Logic	redundancy implications for early-life reliability: experimental verification of an integrated yield-reliability model	2002	-5.336663302127988	12.266623650857378	2532296
2532512	Logic	layout driven selection and chaining of partial scan flip-flops	1998	-7.058045093996687	11.843250530533016	2532539
2532905	EDA	every test makes a difference: compressing analog tests to decrease production costs	2016	-5.613788872701393	11.406108533719198	2532932
2532972	EDA	performance optimization using exact sensitization	1994	-6.283086622947281	11.801670671074215	2532999
2533239	EDA	high-level synthesis of recoverable vlsi microarchitectures	1999	-6.625407144389511	11.612677359770613	2533266
2534078	EDA	on controlling perturbation due to repeaters during quadratic placement	2006	-5.992513797647451	12.11870466690332	2534105
2534285	EDA	synthesis of low-power asynchronous circuits in a specified environment	1997	-6.374579800815803	11.59957026581171	2534312
2534628	EDA	analyzing noise robustness of wide fan-in dynamic logic gates under process variations	2014	-6.177560894870414	12.779420386950967	2534655
2535936	EDA	joint minimization of power and area in scan testing by scan cell reordering	2003	-6.224868073986574	11.540017039084956	2535963
2535988	EDA	co-synthesis of floorplanning and powerplanning in 3d ics for multiple supply voltage designs	2018	-7.002185403463392	12.415532120546613	2536015
2536169	Visualization	the anomalous behavior of flip-flops in synchronizer circuits	1979	-5.7606068742082535	11.984436409710232	2536196
2536245	EDA	congestion aware high level synthesis combined with floorplanning	2008	-7.211392591435037	11.818814897667158	2536272
2536450	EDA	design technology co-optimization of back end of line design rules for a 7 nm predictive process design kit	2017	-6.242271571576586	11.92962924825871	2536477
2536927	EDA	testing crosstalk induced delay faults in static cmos circuits through dynamic timing analysis	2002	-5.804224708380888	11.342808378991311	2536954
2537302	EDA	scheduling and optimal voltage selection with multiple supply voltages under resource constraints	2003	-6.977800760468623	12.563176036265393	2537329
2538258	EDA	sram operational mismatch corner model for efficient circuit design and yield analysis	2017	-6.520029361094504	12.122969228550787	2538285
2538934	EDA	delay-optimal technology mapping for fpgas with heterogeneous luts	1998	-6.880694509377905	11.43548038007288	2538961
2538987	Arch	place and route considerations for voltage interpolated designs	2009	-6.05382625352742	13.035020927623545	2539014
2539088	EDA	a global routing technique for wave-steering design methodology	2001	-7.111501866486147	12.046758394680193	2539115
2539218	EDA	learning-based prediction of embedded memory timing failures during initial floorplan design	2016	-5.734685311887347	12.890276630056935	2539245
2539569	EDA	the optimal wire order for low power cmos	2005	-6.9219593751592114	12.06423086148314	2539596
2539813	EDA	a state-based predictive approach for leakage reduction of functional units	2008	-5.561663103765241	13.182497730217616	2539840
2540008	EDA	design with finfets: design rules, patterns, and variability	2013	-5.769277394252351	12.664519458897647	2540035
2540199	EDA	a register clustering algorithm for low power clock tree synthesis	2014	-7.030366232795341	12.653773219557507	2540226
2540504	EDA	algorithms promoting the use of dual supply voltages for power-driven designs	1999	-6.559301565447187	11.308692841400946	2540531
2540797	EDA	controller-based power management for control-flow intensive designs	1999	-5.6106488360440565	12.867004110769734	2540824
2540886	Arch	reducing the interconnection length for 3d fault-tolerant processor arrays	2014	-7.108992988803769	11.861650202965073	2540913
2541276	EDA	placement-driven partitioning for congestion mitigation in monolithic 3d ic designs	2015	-6.21684197667718	13.100374007766044	2541303
2541298	EDA	electrical modeling and characterization of through-silicon vias (tsvs) for 3-d integrated circuits	2010	-5.778433097510883	12.946957874731586	2541325
2541657	EDA	a hybrid and adaptive model for predicting register file and sram power using a reference design	2012	-6.103014047151059	12.79420239270823	2541684
2542111	EDA	better-than-worst-case timing design with latch buffers on short paths	2014	-6.883998376678942	13.000661222354882	2542138
2542960	EDA	yield-aware analog integrated circuit optimization using geostatistics motivated performance modeling	2007	-6.5126373083694515	11.69586583665822	2542987
2543868	EDA	clip: an optimizing layout generator for two-dimensional cmos cells	1997	-7.187497749456332	11.542639554212005	2543895
2544246	EDA	efficient bayesian yield optimization approach for analog and sram circuits	2017	-6.672969415300153	11.761737935976921	2544273
2545714	EDA	delay analysis of sub-path on fabricated chips by several path-delay tests	2010	-5.693907671636777	11.601414409718616	2545741
2546054	SE	fault macromodeling and a testing strategy for opamps	1996	-5.519963257353374	11.80014183745926	2546081
2546504	Arch	testing the interconnect networks and i/o resources of field programmable analog arrays	2005	-6.87169217778446	11.365361455061619	2546531
2547009	EDA	energy parsimonious circuit design through probabilistic pruning	2011	-6.663533029032795	13.046089625153446	2547036
2547245	EDA	wcomp: waveform comparison tool for mixed-signal validation regression in memory design	2007	-5.389518046480566	11.725061955325284	2547272
2548217	EDA	online self adjusting progressive age monitoring of timing variations	2015	-5.529515200856343	12.81584220337982	2548244
2548219	EDA	iterative timing analysis considering interdependency of setup and hold times	2011	-6.045632690981603	11.6885562100611	2548246
2548421	Arch	on the cost-effectiveness of matching repositories of pre-tested wafers for wafer-to-wafer 3d chip stacking	2010	-5.4108321328398725	12.6228262609286	2548448
2548573	EDA	a fast approximation technique for power grid analysis	2011	-6.467044136317209	11.892427113157124	2548600
2548742	EDA	minimization of delay insertion in clock period improvement in general-synchronous framework	2008	-6.595664611893687	11.759593263148355	2548769
2548928	EDA	deep sub-micron static timing analysis in presence of crosstalk	2000	-6.367593316753733	12.08607609748349	2548955
2549445	EDA	activity-sensitive clock tree construction for low power	2002	-6.657301028924017	12.71787450991558	2549472
2549941	HPC	thermal and competition aware mapping for 3d network-on-chip	2012	-6.81203927989177	11.785581046959622	2549968
2550221	EDA	concurrent self-test with partially specified patterns for low test latency and overhead	2009	-5.4317794838102165	11.450181054120462	2550248
2550423	Vision	a statistical parametric and probe yield analysis methodology	1996	-5.632053976080075	11.669005485236786	2550450
2550473	EDA	minimum inserted buffers for clock period minimization	2011	-7.0349801283502575	11.439098889729047	2550500
2551154	EDA	an efficient two-phase ilp-based algorithm for precise cmos rfic layout generation	2017	-6.7763650896937255	11.938438902084204	2551181
2551336	EDA	deep submicron technology: opportunity or dead end for dynamic circuit techniques	2007	-5.710789078585478	13.072832436491284	2551363
2551369	EDA	automatic datapath tile placement and routing	2001	-6.955423984008174	11.57628436805784	2551396
2551603	EDA	clock period minimization method of semi-synchronous circuits by delay insertion	2004	-6.561376425905395	11.61810909011541	2551630
2552528	EDA	methodical design approaches to radiation effects analysis and mitigation in flip-flop circuits	2014	-5.3918131990436695	12.699113324370437	2552555
2552891	ECom	experimental study on item-based p-tree collaborative filtering algorithm for netflix	2009	-7.017688255869921	12.832386874624422	2552918
2552894	EDA	single-event upset analysis and protection in high speed circuits	2006	-5.68249035836726	13.077421511284234	2552921
2553242	Arch	on programmable parallel data routing networks via cross-bar switches for multiple element computer architectures	1974	-6.727738382322099	11.60885418257046	2553269
2553594	EDA	coupling-aware high-level interconnect synthesis [ic layout]	2004	-6.836276238148269	12.347381072608993	2553621
2555284	EDA	hal: heuristic algorithms for layout synthesis	1995	-6.557533654766701	11.505571356367753	2555311
2555391	Robotics	fragile image watermarking using fractal block coding	2009	-5.4329131428666075	12.533298340599305	2555418
2555408	EDA	symphony: a fast mixed signal simulator for bimos analog/digital circuits	1997	-7.050265081858425	12.216041608069856	2555435
2555636	EDA	unbalacing the i/o pins partitioning for minimizing inter-tier vias in 3d vlsi circuits	2006	-7.120325670253013	12.053278586749524	2555663
2555907	EDA	low-capture-power test generation for scan-based at-speed testing	2005	-5.588271680469545	12.264026838865323	2555934
2556797	EDA	a fast coupling aware delay estimation scheme based on simplified circuit model	2001	-6.931793263836679	12.046738739853135	2556824
2556856	EDA	c-yes: an efficient parametric yield estimation approach for analog and mixed-signal circuits based on multicorner-multiperformance correlations	2017	-6.665269810481735	12.13223829766801	2556883
2556929	EDA	platon: a force-directed placement algorithm for 3d optical networks-on-chip	2016	-6.585835849669242	12.446187315268045	2556956
2557082	EDA	statistical dual-vdd assignment for fpga interconnect power reduction	2007	-6.696651229485653	12.53025664242161	2557109
2557357	EDA	efficient process-hotspot detection using range pattern matching	2006	-5.356041361890112	11.341450722474052	2557384
2557453	EDA	power scan: dft for power switches in vlsi designs	2009	-5.573107007642809	12.874148444159351	2557480
2557952	EDA	algorithmic tuning of clock trees and derived non-tree structures	2011	-6.903073747987094	11.685303692295868	2557979
2558020	EDA	variation-tolerant circuits: circuit solutions and techniques	2005	-5.477178578164781	13.038984346416552	2558047
2558296	NLP	test generation for crosstalk-induced faults: framework and computational results	2000	-6.585448108909882	12.184948444047695	2558323
2558389	EDA	a better-than-worst-case robustness measure	2010	-5.58452719204646	12.283847837434152	2558416
2558493	EDA	a two-level simultaneous test data and time reduction technique for soc	2008	-5.611681169906127	11.522740519772706	2558520
2558718	EDA	a graph-theoretic approach for minimizing the number of wrapper cells for pre-bond testing of 3d-stacked ics	2013	-6.687488079895627	11.888699454042232	2558745
2558740	EDA	transistor level test generation for mos circuits	1985	-5.470899246771045	11.853985298615516	2558767
2558960	EDA	high performance dummy fill insertion with coupling and uniformity constraints	2015	-6.257001948972385	12.284479432925535	2558987
2560446	EDA	variation-aware performance verification using at-speed structural test and statistical timing	2007	-5.695822310836394	12.459277034292171	2560473
2560469	EDA	performance optimization by interacting netlist transformations and placement	2000	-6.9541849387566925	11.814902398208561	2560496
2560731	Crypto	quantum-dot cellular automata in designing the arithmetic and logic unit: systematic literature review, classification and current trends	2018	-6.935526531497308	12.855541296469994	2560758
2561119	EDA	combining circuit level changes with electrical optimization	1988	-6.677803107196374	12.373868314034134	2561146
2561500	EDA	a delay driven fpga placement algorithm	1994	-6.827878180475787	11.418232150810704	2561527
2561683	SE	addressing defect coverage through generating test vectors for transistor defects	2009	-5.307468125233734	11.462030640569091	2561710
2561806	EDA	efficient scheduling of path delay tests for latch-based circuits	2009	-6.499402820215685	11.643486365795992	2561833
2562288	EDA	a fast and near-optimal clustering algorithm for low-power clock tree synthesis	2012	-7.021342754121385	12.148200246379785	2562315
2562518	EDA	node-to-node error sensitivity analysis using a graph based approach for vlsi logic circuits	2015	-5.979950613543138	12.416081866685664	2562545
2563047	EDA	controlling dppm through volume diagnosis	2009	-5.48681671312562	12.336014689110794	2563074
2563282	EDA	potential slack budgeting with clock skew optimization	2004	-7.013254145197529	11.678590646919444	2563309
2563346	EDA	low-power repeaters driving rc and rlc interconnects with delay and bandwidth constraints	2006	-6.898635916270088	12.717121270831424	2563373
2563476	EDA	simultaneous test pattern compaction, ordering and x-filling for testing power reduction	2009	-6.575433083479592	11.629370273980507	2563503
2563983	EDA	logic design automation of diagnosable mos combinational logic networks	1977	-5.448864087778584	11.286472340199802	2564010
2564420	EDA	some results on yield and local design rule relaxation	1993	-7.111109885775267	11.554055685016316	2564447
2564765	EDA	3dcob: a new design approach for monolithic 3d integrated circuits	2014	-5.401761545787461	12.735839163664929	2564792
2565932	EDA	hierarchical variance analysis for analog circuits based on graph modelling and correlation loop tracing	2005	-6.101343811659228	11.532208006244009	2565959
2566235	HCI	a compact built-in current sensor for iddq testing	2000	-5.377384142648541	12.115408152475446	2566262
2566482	EDA	a delay test architecture for tsv with resistive open defects in 3-d stacked memories	2014	-5.423285249992807	12.562675105644743	2566509
2567110	EDA	statistical performance modeling and parametric yield estimation of mos vlsi	1987	-6.563497145091483	12.054051384546456	2567137
2567635	EDA	delay budgeting in sequential circuit with application on fpga placement	2003	-6.850309468892831	11.653706830943134	2567662
2567769	EDA	segmented channel routing with pin rearrangements via satisfiability	2005	-6.782019492909372	11.298277006153018	2567796
2567814	EDA	an approach to evaluating the effects of realistic faults in digital circuits	1999	-5.506728824017888	12.475532312754321	2567841
2568692	EDA	an optimized diagnostic procedure for pre-bond tsv defects	2014	-6.10570628876872	11.450673173277874	2568719
2568732	EDA	contactless pre-bond tsv test and diagnosis using ring oscillators and multiple voltage levels	2014	-5.689892683436175	12.586395744700635	2568759
2568895	EDA	tabu search based circuit optimization	1998	-6.980650351101017	11.366172375115747	2568922
2569130	EDA	multi-level buffer block planning and buffer insertion for large design circuits	2006	-7.114478073034612	11.85797084875998	2569157
2569558	Arch	irredundant address bus encoding techniques based on adaptive codebooks for low power	2003	-6.463455636273781	13.05135314245818	2569585
2569810	EDA	chemical-mechanical polishing-aware application-specific 3d noc design	2011	-6.161145137311082	12.888650041982364	2569837
2570030	EDA	optimal wire sizing and buffer insertion for low power and a generalized delay model	1995	-7.007902146401192	11.988733240280151	2570057
2570280	EDA	accurate and efficient power simulation strategy by compacting the input vector set	1998	-6.519546533267559	12.067737276816471	2570307
2571192	EDA	dynamic x-filling for peak capture power reduction for compact test sets	2014	-5.841372780890527	11.889202275389085	2571219
2571257	EDA	self-freeze linear decompressors for low power testing	2010	-5.833500276815497	11.457741078704286	2571284
2571357	EDA	an enhancement of lssd to reduce test pattern generation effort and increase fault coverage	1982	-5.411938927005031	11.520917001118429	2571384
2571375	EDA	simultaneous technology mapping and placement for delay minimization	2011	-7.085357310187073	11.500240498754751	2571402
2571651	EDA	a concurrent fault simulation for crosstalk faults in sequential circuits	2002	-5.503101295640764	11.291423151153655	2571678
2571859	Arch	defect tolerance in nanotechnology switches using a greedy reconfiguration algorithm	2007	-5.3446481405286015	12.812605030268893	2571886
2572515	EDA	smart non-default routing for clock power reduction	2013	-6.86060005725332	13.042623109895857	2572542
2572975	EDA	utilization of relieved corners from multi-corner libraries in deterministic static timing analysis	2017	-6.557186602359293	12.444462314777127	2573002
2573244	EDA	constructing current-based gate models based on existing timing library	2006	-6.439367323027037	12.537104902043646	2573271
2573550	EDA	stochastic interconnect layout sensitivity model	2007	-5.795741622341777	12.194826705033565	2573577
2574940	EDA	optimal planning for mesh-based power distribution	2004	-6.920533447557799	12.451286139294044	2574967
2575827	EDA	synthesis and exploration of clock spines	2018	-6.93130972725549	11.387023777119285	2575854
2575857	EDA	activity and register placement aware gated clock network design	2008	-6.891890568424484	12.072995087449966	2575884
2575944	EDA	health monitoring of live circuits in fpgas based on time delay measurement (abstract only)	2011	-5.320196668006592	13.068801844982838	2575971
2576386	EDA	fast and accurate estimation of nano-scaled sram read failure probability using critical point sampling	2005	-6.300449808827049	12.294292390177464	2576413
2576442	EDA	statistical and numerical approach for a computer efficient circuit yield analysis	2007	-6.526385861713696	12.455806239641072	2576469
2577224	EDA	efficient and accurate models of output transition time in cmos logic	2007	-6.038183183513862	12.368719758779056	2577251
2577301	EDA	automated synthesis of compact crossbars for sneak-path based in-memory computing	2017	-7.205490399430363	12.685292598827536	2577328
2577601	EDA	a layout-aware physical design method for constructing feasible qca circuits	2008	-7.176876188676075	11.894063709535724	2577628
2577739	EDA	design of computing circuits using spatially localized dna majority logic gates	2017	-5.959781281602262	12.834151351314105	2577766
2578106	SE	design of ics applying built-in current testing	1992	-5.454010000282929	11.935976293101284	2578133
2578301	EDA	statistical model for logic errors in cmos digital circuits for reliability-driven design flow	2006	-6.5064058239670715	12.570815751431466	2578328
2578389	EDA	efficient implementation selection via time budgeting: complexity analysis and leakage optimization case study	2005	-7.041251447325957	11.64260985025733	2578416
2578600	EDA	detection of asymmetric aging-critical voltage conditions in analog power-down mode	2015	-5.938657422291402	12.204060293803488	2578627
2578848	EDA	programmed tool for quantifying reliability and its application in designing circuit systems	2014	-5.509706709195381	11.979061537889194	2578875
2579679	Embedded	effect of mismatch on the reliability of on/off-programmable cnns	2009	-5.531645989158919	12.807173981391838	2579706
2579913	EDA	a technique for low power, stuck-at fault diagnosable and reconfigurable scan architecture	2016	-5.462526100844053	11.631951977220352	2579940
2580073	EDA	behavior of a radiation-immune cmos logic family under resistive shorts	1996	-5.471896103469625	12.689253393344753	2580100
2580481	EDA	fast lithographic mask optimization considering process variation	2014	-6.754474697511151	12.216311977888267	2580508
2580774	EDA	towards probabilistic analog behavioral modeling	2015	-6.49897149429091	12.019419527233286	2580801
2581326	EDA	efficient crosstalk estimation	1999	-6.0907622261719725	12.755884701275962	2581353
2581814	Arch	routing-tree construction with concurrent performance, power and congestion optimization	2006	-7.187826109852211	11.639125293064538	2581841
2582078	Vision	fault detection in tfcmos/dfcmos combinational gates	1993	-5.368250798309097	11.393289003293972	2582105
2582648	EDA	an ic manufacturing yield model considering intra-die variations	2006	-6.055640365764674	12.695604183186331	2582675
2583140	SE	current-based testable design of level shifters in liquid crystal display drivers	2010	-5.488172694090502	12.20981915861856	2583167
2583672	EDA	design of 3-valued r-s & d flip - flops based on simple ternary gates	2005	-6.381854589346799	11.92530826430733	2583699
2584359	EDA	tapping point numerical-based search for exact zero-skew rlc clock tree construction	2006	-7.166870219005895	11.565056441698625	2584386
2584388	EDA	delay estimation method for correlated net delay variations	2014	-6.369457169408247	12.045792079324519	2584415
2584894	Robotics	buffered interconnect tree optimization using lagrangian relaxation and dynamic programming	2001	-7.144054517883342	11.32626543093812	2584921
2584923	EDA	enumeration technique in very large-scale integration fixed-outline floorplanning	2014	-6.986924169708472	11.286295727733858	2584950
2585556	EDA	multiplexed switch box architecture in three-dimensional fpgas to reduce silicon area and improve tsv usage	2012	-6.626468470367953	12.283066956434968	2585583
2586460	EDA	behavior of faulty single bjt bicmos logic gates	1992	-5.5863997714847375	12.019274153256056	2586487
2586560	EDA	latcheck: a latchup checker for vlsi layouts	1993	-5.639789220095409	12.676966124756005	2586587
2586813	EDA	laser fault injection at the cmos 28 nm technology node: an analysis of the fault model	2018	-5.438651885925877	12.892407644364395	2586840
2587269	NLP	reliability evaluation and redesign of lna	2004	-5.8531686381534005	12.881331395829791	2587296
2587362	EDA	extraction of schematic array models for memory circuits	2004	-5.596335577422146	11.785926555200474	2587389
2587478	EDA	bridging technology-cad and design-cad for variability aware nano-cmos circuits	2009	-5.580169720503234	13.034519085123536	2587505
2587504	EDA	an adjacency-based test pattern generator for low power bist design	2000	-6.374001875584428	11.632270293907125	2587531
2587514	EDA	predictive models and cad methodology for pattern dependent variability	2008	-5.358436641507091	12.31357309509536	2587541
2587786	EDA	testing a pwm circuit using functional fault models and compact test vectors for operational amplifiers	2000	-5.308212188716328	11.525038806348169	2587813
2588234	EDA	single-clock partial scan	1995	-6.243467258349466	11.412343356314304	2588261
2589170	EDA	a novel low power oriented design methodology for analog blocks	2008	-6.555345974802037	11.522733995240404	2589197
2589256	EDA	cross-talk immune vlsi design using a network of plas embedded in a regular layout fabric	2000	-7.11767168236586	11.934501077221967	2589283
2589952	EDA	low power test for soc(system-on-chip)	2011	-5.977897922440107	12.039145936595506	2589979
2590933	EDA	placement rent exponent calculation methods, temporal behaviour and fpga architecture evaluation	2003	-6.5872270280199405	11.742794690286155	2590960
2591120	EDA	fast analytic placement using minimum cost flow	2007	-7.172705110317278	11.294304033756037	2591147
2591336	EDA	current and charge estimation in cmos circuits	1995	-6.2270784295772525	12.356500391473231	2591363
2592100	EDA	testable design for bicmos stuck-open fault detection	1993	-5.546218750011613	12.048546445043677	2592127
2592299	EDA	dynamic power minimization during combinational circuit testing as a traveling salesman problem	2005	-6.460460301650702	11.5603224277139	2592326
2592605	EDA	efficient representation, stratification, and compression of variational csm library waveforms using robust principle component analysis	2010	-6.658970638197293	12.095887760160876	2592632
2592876	Arch	recovery of faulty tsvs in 3d ics	2015	-6.001051967657241	12.208057787602826	2592903
2593457	EDA	a test time theorem and its applications	2014	-6.690659904021027	13.174875947032161	2593484
2593568	EDA	placement algorithm for mixed-grained reconfigurable architecture with dedicated carry chain	2017	-6.577978170182584	12.103785273713806	2593595
2593858	EDA	a novel fine-grain track routing approach for routability and crosstalk optimization	2011	-7.2153204269327365	11.869670958201313	2593885
2593875	EDA	a novel net weighting algorithm for power and timing-driven placement	2018	-6.7266624666314065	12.75935353345916	2593902
2593939	EDA	implementation of gating technique with modified scan flip-flop for low power testing of vlsi chips	2012	-6.086435919210245	12.193845703199544	2593966
2594363	EDA	effects of advances in analog, mixed signal and io circuits on test strategies	2008	-5.36568627827663	12.564333519637199	2594390
2595064	EDA	fast and accurate statistical characterization of standard cell libraries	2011	-6.099535749072268	12.674689684924454	2595091
2595542	EDA	a dft technique for low frequency delay fault testing in high performance digital circuits	2002	-5.415932642249799	12.21672972443613	2595569
2598202	Arch	systematic approximate logic optimization using don't care conditions	2017	-6.440790152919597	11.46966335970297	2598229
2598329	EDA	scan ff reordering for test volume reduction in chiba-scan architecture	2011	-5.680486198158758	11.634952943672097	2598356
2599204	EDA	on comparison of ncr effectiveness with a reduced i/sub ddq/ vector set	2004	-5.567765096300096	11.785851563806176	2599231
2599267	EDA	testing the impact of process defects on ecl power-delay performance	1991	-5.757319439120161	11.966693120603313	2599294
2599476	SE	iddq testing of cmos opens: an experimental study	1995	-5.483470929064479	12.307190398252551	2599503
2600029	EDA	cmos circuit design for minimum dynamic power and highest speed	2004	-7.083941736863313	13.06840316305954	2600056
2600190	EDA	multi-level edt to reduce scan channels in soc designs	2012	-5.7318286772907845	11.38036861366765	2600217
2602150	EDA	decreasing soc test power dissipation and test data volume based on pattern recombination	2011	-5.8670605950264285	11.481783875382687	2602177
2603617	EDA	net buffering in the presence of multiple timing views	2002	-5.947777060315144	11.540315650014644	2603644
2603628	EDA	asymmetric aging: introduction and solution for power-managed mixed-signal socs	2014	-5.570877911339382	13.185672279613755	2603655
2603942	EDA	crosstalk glitch propagation modeling for asynchronous interfaces in globally asynchronous locally synchronous systems	2010	-5.693149287460085	12.395905392090533	2603969
2604691	EDA	fpga global routing architecture optimization using a multicommodity flow approach	2007	-6.715786903471915	12.428524649191846	2604718
2604748	EDA	hierarchical concurrent congestion and wirelength estimation in the presence of ip blocks	2007	-6.504549646938312	11.901126943907762	2604775
2604759	EDA	a new low power test pattern generator using a transition monitoring window based on bist architecture	2005	-5.915357694378956	11.943400221246488	2604786
2605363	EDA	low-power-design space exploration considering process variation using robust optimization	2007	-6.154933169820641	12.940616546892162	2605390
2605446	EDA	enabling concurrent clock and power gating in an industrial design flow	2009	-6.4739947856651145	12.533778922983215	2605473
2605976	EDA	design automation tasks scheduling for enhanced parallel execution of a state-of-the-art layout-aware sizing approach	2016	-6.610146146450687	11.668474901360804	2606003
2606520	Visualization	tester-assisted calibration and screening for digitally-calibrated adcs	2011	-5.3159877838056575	11.653398863028936	2606547
2606926	AI	design of a reconfigurable pulsed quad-cell for cellular-automata-based conformal computing	2010	-5.55019907141658	13.00029654560478	2606953
2607006	EDA	system in a package design of a rf front end system using application specific reduced order models	2005	-5.624049412074238	13.054002765771033	2607033
2607527	EDA	worst-case critical-path delay analysis considering power-supply noise	2013	-5.782698751657312	11.425808708525537	2607554
2607998	EDA	estimation and bounding of energy consumption in burst-mode control circuits	1995	-6.221047127601124	12.130808335472937	2608025
2608376	SE	calibration and test time reduction techniques for digitally-calibrated designs: an adc case study	2010	-5.5130780173173255	11.702075974231017	2608403
2608761	EDA	multi-mode segmented scan architecture with layout-aware scan chain routing for test data and test time reduction	2006	-5.9980795039728365	11.678715982025269	2608788
2608887	EDA	robust design of a mems gyroscope considering the worst-case tolerance	2010	-6.547885325215923	11.6875245195367	2608914
2609008	EDA	a general probabilistic framework for worst case timing analysis	2002	-6.326775815848197	11.670205830323665	2609035
2609088	EDA	apt: an area-performance-testability driven placement algorithm	1992	-6.330177045128418	11.776548273827682	2609115
2609186	EDA	measurements for structural logic synthesis optimizations	2003	-6.848279619747231	12.181487567101012	2609213
2609451	EDA	influence of manufacturing variations in iddq measurements: a new test criterion	2000	-5.706055191690928	12.766011478980515	2609478
2610086	EDA	layout-driven resource sharing in high-level synthesis	2002	-6.865610654235607	11.893518977702662	2610113
2611627	EDA	reducing timing overhead in simultaneously clock-gated and power-gated designs by placement-aware clustering	2009	-6.5585389541424455	12.37525341401444	2611654
2611970	EDA	towards digital circuit approximation by exploiting fault simulation	2017	-5.582945095011341	11.959001544856775	2611997
2612286	Logic	analysis of resistive bridging defects in a synchronizer	2009	-5.449060194304242	11.866734632093305	2612313
2612582	EDA	fast-yet-accurate variation-aware current and voltage modelling of radiation-induced transient fault	2016	-6.0028975799249125	12.97650515214833	2612609
2613198	EDA	high speed layout synthesis for minimum-width cmos logic cells via boolean satisfiability	2004	-6.9643250628134785	11.78137194380944	2613225
2613608	EDA	evaluation of beol design rule impacts using an optimal ilp-based detailed router	2015	-7.039280545668798	12.16152938074466	2613635
2613691	EDA	performance and wirability driven layout for row-based fpgas	1998	-6.619952599903767	12.032971432385724	2613718
2613817	EDA	lp based white space redistribution for thermal via planning and performance optimization in 3d ics	2008	-6.695523486696311	12.753422271005194	2613844
2613982	EDA	a robust top-down dynamic power estimation methodology for delay constrained register transfer level sequential circuits	2008	-6.137486037928664	12.3684167630091	2614009
2614370	HCI	predicting mixed-signal dynamic performance using optimised signature-based alternate test	2007	-5.63625965327711	11.293812894141393	2614397
2614760	EDA	minimum delay optimization for domino circuits - a coupling-aware approach	2003	-6.554440261968884	12.271229937920499	2614787
2614783	EDA	scaling of iddt test methods for random logic circuits	2006	-5.70112677206938	12.284845385353437	2614810
2615253	EDA	multicycle-aware at-speed test methodology	2013	-5.547222630662907	11.66375339176557	2615280
2615968	EDA	a test integration methodology for 3d integrated circuits	2010	-5.300996593599309	12.378823959761975	2615995
2616347	EDA	a vhdl-ams case study: the incremental design of an efficient 3rd generation mos model of a deep sub micron transistor	2001	-5.627702750209458	12.458284568390953	2616374
2616790		variation and defect tolerance for diode-based nano crossbars	2010	-5.629621147064808	12.7268729049173	2616817
2617190	EDA	modeling fo interconnections lines for stimulation of vlsi circuits	1991	-6.694361760378811	11.700077265146318	2617217
2617232	EDA	on-chip test and repair of memories for static and dynamic faults	2006	-5.312660716128329	12.171691410368185	2617259
2617909	EDA	a novel simulation based approach for trace signal selection in silicon debug	2016	-5.3338459853049365	11.495589412276608	2617936
2618572	EDA	a unified non-rectangular device and circuit simulation model for timing and power	2006	-6.187178477737597	12.33260433109339	2618599
2618716	EDA	impact of simulation parameters on critical area analysis	1999	-6.2817622851040165	11.372020422431671	2618743
2618899	EDA	modeling and optimization for soft-error reliability of sequential circuits	2008	-6.067247206428652	12.461438449228899	2618926
2619391	EDA	parameterized critical path selection for delay fault testing	2015	-5.7609017784734275	11.515972828840521	2619418
2619647	EDA	levelized high-level current model of logic blocks for dynamic supply noise analysis	2012	-6.145905714777861	12.353159930621882	2619674
2620755	EDA	a fast incremental clock skew scheduling algorithm for slack optimization	2008	-6.381275638460957	11.653349354553454	2620782
2620916	Vision	forward discrete probability propagation method for device performance characterization under process variations	2005	-6.4198135045389675	12.338685033311787	2620943
2621342	EDA	standard cell library tuning for variability tolerant designs	2014	-5.580088655770989	12.823066756455178	2621369
2621412	EDA	repeater insertion to minimise delay in coupled interconnects	2001	-6.969968263225554	12.629137064291596	2621439
2622588	EDA	heuristic prediction of the optimum number of spares in defect-tolerant integrated circuits	1992	-6.4193269317056565	11.506990264771705	2622615
2623003	EDA	improving transition delay fault coverage using hybrid scan-based technique	2005	-5.398608280545457	11.479237507436967	2623030
2623195	EDA	simulation of spatial fault distributions for integrated circuit yield estimations	1989	-5.416333889222066	11.47223635607124	2623222
2623536	EDA	a linear programming approach for minimum nbti vector selection	2011	-6.686609862714133	12.839732218447773	2623563
2623639	EDA	analyzing statistical timing behavior of coupled interconnects using quadratic delay change characteristics	2003	-6.466198789382925	12.564906563059536	2623666
2623990	EDA	methodology of layout based schematic and its usage in efficient high performance cmos design	1999	-6.871890147937077	12.688636014756215	2624017
2624429	EDA	a unified solution to reduce test power and test volume for test-per-scan schemes	2010	-5.771036554463173	11.504546578681929	2624456
2625057	EDA	a placement and routing algorithm for quantum-dot cellular automata	2016	-5.888061312412943	11.881076434883516	2625084
2625252	EDA	steiner network construction for timing critical nets	2006	-7.208115709329097	11.920565874798102	2625279
2628287	EDA	energy-efficient scheme for multiple scan-chains bist using weight-based segmentation	2018	-6.424688833146331	11.897962294065385	2628314
2628367	EDA	optimal sleep transistor synthesis under timing and area constraints	2008	-6.6977826510624014	12.88784610845916	2628394
2628423	EDA	embedded toggle generator to control the switching activity during test of digital 2d-socs and 3d-sics	2017	-5.427694224997702	11.38471942774874	2628450
2628934	EDA	temperature aware statistical static timing analysis	2011	-6.458050531877363	12.667060462993089	2628961
2629049	EDA	radjam: a novel approach for reduction of soft errors in logic circuits	2009	-5.9358150813217545	13.070070576071824	2629076
2630151	EDA	manufacturability-aware mask assignment in multiple patterning lithography	2016	-5.809401610681395	12.011332111148366	2630178
2630202	EDA	an evaluation of iddq versus conventional testing for cmos sea-of-gate ic's	1992	-5.419213279909821	12.006766697240765	2630229
2630307	EDA	nim- a noise index model to estimate delay discrepancies between silicon and simulation	2010	-5.9202708924815175	12.16429632509024	2630334
2630362	EDA	optimizing cell area by applying an alternative transistor folding technique in an open source physical synthesis cad tool	2016	-6.178946142911483	11.612745091074407	2630389
2630833	EDA	area-driven decoupling capacitance allocation based on space sensitivity analysis for signal integrity	2007	-6.874961523621647	12.35150760277342	2630860
2631009	EDA	bdd-based synthesis for mixed cmos/ptl logic	2011	-6.810458411320523	12.270896641981533	2631036
2631088	EDA	detectability analysis of small delays due to resistive opens considering process variations	2009	-5.5616026047198135	12.32513999611393	2631115
2631248	Theory	efficient modular design of tsc checkers for m-out-of-2m codes	1986	-6.0278941953038565	11.370217708049292	2631275
2631266	EDA	find the real speed limit: fpga cad for chip-specific application delay measurement	2017	-6.260911060403393	12.398222547757154	2631293
2631438	EDA	a combination of evolutionary algorithm and mathematical programming for the 3d thermal-aware floorplanning problem	2011	-6.890291801034922	12.013160476822154	2631465
2632377	EDA	power macromodeling for high level power estimation	2006	-5.739391932822817	11.599013142366905	2632404
2633371	EDA	scan data volume reduction using periodically alterable muxs decompressor	2005	-5.795733450929418	11.328812653131358	2633398
2634277	EDA	maximum delay variation temperature-aware standard cell design	2012	-6.171681695640838	12.445901218816587	2634304
2634862	EDA	bicmos fault models: is stuck-at adequate?	1990	-5.449089683766434	11.929001793529618	2634889
2637167	DB	a dynamic jitter model to evaluate uncertainty trends with technology scaling	2012	-5.939001161760969	13.045263086701196	2637194
2637271	EDA	evaluation of function blocks for asynchronous design	1994	-5.312326234200481	12.06686451351815	2637298
2637331	EDA	a hybrid quasi monte carlo method for yield aware analog circuit sizing tool	2015	-6.70281215116514	11.853357607705929	2637358
2637672	EDA	analysis of on-chip inductance effects for distributed rlc interconnects	2002	-6.183846495844373	13.086019932615464	2637699
2638377	EDA	a cad assisted design and optimisation methodology for over-voltage esd protection circuits	2004	-6.245798281888983	12.195675639224383	2638404
2639139	EDA	low power design using dual threshold voltage	2004	-6.899273033823267	12.266626724736119	2639166
2639167	EDA	towards automatic thermal network extraction in 3d ics	2016	-5.377318374712347	13.076129308093126	2639194
2639271	EDA	moment: a cross-layer method to mitigate multiple event transients in combinational circuits	2018	-6.088110202772987	13.000986323102193	2639298
2639458	EDA	scheduling tests for 3d stacked chips under power constraints	2011	-5.797353613758119	12.080159855778438	2639485
2640097	Arch	on-chip interconnection architecture optimization using a multicommodity flow approach	2007	-7.018167578148923	12.122406650321427	2640124
2640121	EDA	cmos logic gate performance variability related to transistor network arrangements	2009	-6.398719271959094	12.70328470314342	2640148
2640192	EDA	body-voltage estimation in digital pd-soi circuits and its application to static timing analysis	1999	-5.81166096463293	12.25407009633301	2640219
2640597	EDA	reliable buffered clock tree routing algorithm with process variation tolerance	2005	-6.895693211932883	12.80719137208044	2640624
2641007	EDA	multigrid-like technique for power grid analysis	2001	-6.1527357955271755	12.683174027261447	2641034
2641486	EDA	an analog checker with input-relative tolerance for duplicate signals	2004	-5.4643435350567975	11.301478730131018	2641513
2641494	EDA	reducing parity generation latency through input value aware circuits	2009	-6.179523019417014	13.025791065585942	2641521
2642236	EDA	transistor-level optimization of digital designs with flex cells	2005	-5.34117524435488	11.57920112843026	2642263
2642403	EDA	a parametric dfm solution for analog circuits: electrical driven hot spot detection, analysis and correction flow	2011	-5.3861034434044885	12.962333195266405	2642430
2643035	EDA	timing variation-aware scheduling and resource binding in high-level synthesis	2011	-6.701138849189388	11.978112863395665	2643062
2643073	EDA	ir-drop management cad techniques in fpgas for power grid reliability	2009	-6.5148865198245085	12.76651473634035	2643100
2643194	EDA	novel sat-based peak dynamic power estimation for digital circuits	2009	-6.517388509801313	12.459665962399335	2643221
2643852	EDA	an improved algorithm for imply logic based memristive full-adder	2017	-6.657201774611642	13.109852234783544	2643879
2644168	EDA	new asynchronous protocols for enhancing area and throughput in bundled-data pipelines	2016	-5.801588271813643	12.738016364373586	2644195
2644757	EDA	a test pattern generation methodology for low-power consumption	1998	-5.961658092645289	11.955045573960914	2644784
2644940	EDA	a general framework for accurate statistical timing analysis considering correlations	2005	-6.684457909111874	11.92141640700568	2644967
2645403	EDA	mixed plb and interconnect bist for fpgas without fault-free assumptions	2006	-5.373677733762124	11.394419251308355	2645430
2645475	EDA	an ultra-fast multi-objective optimization algorithm for vliw architecture	2016	-6.4412183400409555	11.441371315892358	2645502
2645623	EDA	estimation of signal arrival times in the presence of delay noise	2002	-6.499225580553029	12.293359998754976	2645650
2646543	EDA	latchup-aware placement and parasitic-bounded routing of custom analog cells	1993	-7.102475452513577	11.624754288151061	2646570
2646760	EDA	multi-criterial state assignment for low power fsm design	1998	-6.007927822531812	12.544232078266836	2646787
2646959	EDA	built-in self-test for large embedded cmos folded plas	1988	-5.710115176245804	11.430554506866324	2646986
2646980	EDA	buffered clock tree synthesis for 3d ics under thermal variations	2008	-7.085593410181151	12.155663913746364	2647007
2647038	EDA	timing constraints for high-speed counterflow-clocked pipelining	1999	-6.1166615693955535	12.561069322960124	2647065
2647102	EDA	eliad: efficient lithography aware detailed routing algorithm with compact and macro post-opc printability prediction	2009	-6.3482929423569585	12.568525907875873	2647129
2647522	EDA	mixed mode simulation and verification of sscg pll through real value modeling	2016	-5.323218134453706	12.008045205188267	2647549
2647638	EDA	generation of low power testing based on novel sic sequences	2015	-5.909012470512135	11.544799413399804	2647665
2647800	EDA	generating regular arrays by program transformations	1994	-6.555512064758946	11.607496168713189	2647827
2647975	EDA	a new approach to compress the configuration information of programmable devices	2006	-5.451307434679571	11.730315331279217	2648002
2647996	EDA	hierarchical analysis of power distribution networks	2000	-6.793590578502497	11.794968530911571	2648023
2648894	EDA	an intelligent analysis of iddq data for chip classification in very deep-submicron (vdsm) cmos technology	2012	-5.5154433706493755	11.879168514711616	2648921
2649225	EDA	modeling and simulation of transistor and circuit variability and reliability	2010	-6.388467719197128	12.534624666685815	2649252
2649488	EDA	simultaneous analytic area and power optimization for repeater insertion	2003	-6.511555058308742	12.206186025322294	2649515
2650285	EDA	extracting device-parameter variations with ro-based sensors	2011	-6.49267525615296	12.655533199537535	2650312
2651705	EDA	an architecture to enable lifetime full chip testability in chip multiprocessors	2011	-5.580285941586308	13.148741684875837	2651732
2651783	EDA	an optimization mechanism intended for static power reduction using dual-vthtechnique	2012	-5.953531274494313	12.860525684384694	2651810
2652361	Logic	statistical analysis of asynchronous pipelines in presence of process variation using formal models	2016	-5.991423377433004	12.665095794298455	2652388
2652393	EDA	wor-bist: a complete test solution for designs meeting power, area and performance requirements	2009	-6.001813253315624	11.776125498683493	2652420
2653088	EDA	parallel subcircuit extraction algorithm on gpgpus	2014	-6.5706529122441175	11.587143534895544	2653115
2654159	Theory	fault-tolerant sorting using vlsi processor arrays	1993	-5.6060604893524815	11.643660208332973	2654186
2654222	EDA	broadcasting test patterns to multiple circuits	1999	-5.621940166652014	11.328402188793714	2654249
2654326	EDA	fast disjoint transistor networks from bdds	2006	-6.780800186261461	11.500468222058736	2654353
2654899	Arch	multiple power-gating domain (multi-vgnd) architecture for improved leakage power reduction	2008	-6.785469771225612	12.823558442197424	2654926
2655217	EDA	design of robustly testable combinational logic circuits	1991	-5.552581728970219	11.327770546874245	2655244
2655420	EDA	identification of delay defects on embedded paths using one current sensor	2016	-5.523283276800903	11.581866086614149	2655447
2655504	EDA	analysis of on-chip inductance effects using a novel performance optimization methodology for distributed rlc interconnects	2001	-6.164943888735589	12.954088401833884	2655531
2655525	EDA	a mulitple level network approach for clock skew minimization with process variations	2004	-7.183031897506898	12.42829163135519	2655552
2655613	EDA	accurate coupling-centric timing analysis incorporating temporal and functional isolation	2002	-6.134984351852151	12.198132736861213	2655640
2656161	EDA	a floorplan method for asic designs of asynchronous circuits with bundled-data implementation	2013	-6.595605815641887	11.977823677340801	2656188
2656415	EDA	accurate fault modeling and fault simulation of resistive bridges	1998	-5.6357333098816165	11.973878902740582	2656442
2656431	EDA	tsv repair architecture for clustered faults	2019	-5.790056625251268	12.304763149422149	2656458
2656559	EDA	zero-skew driven for rlc clock tree construction in soc	2005	-6.9618307211082175	12.408314602855745	2656586
2656756	EDA	a predictive distributed congestion metric with application to technology mapping	2004	-7.061600692381628	11.849210033338645	2656783
2657140	EDA	ring generator: an ultimate linear feedback shift register	2011	-6.354067353342957	11.457546424146663	2657167
2657790	EDA	predicting circuit performance using circuit-level statistical timing analysis	1994	-6.0638606294895165	11.923125984186571	2657817
2658094	EDA	crosstalk fault detection for interconnection lines based on path delay inertia principle	2005	-5.54166587683993	11.56309959780349	2658121
2658571	EDA	automation of clock distribution network design for digital integrated circuits using divide and conquer technique	2006	-5.507473747616724	12.220557074328505	2658598
2659040	EDA	a mixed domain sizing approach for rf circuit synthesis	2016	-6.341041623274525	12.101790483765702	2659067
2659833	EDA	on low-capture-power test generation for scan testing	2005	-5.740141857234972	11.772515395394134	2659860
2660269	EDA	clock-skew-optimization methodology for substrate-noise reduction with supply-current folding	2006	-6.608220354637997	12.22152874886259	2660296
2660296	EDA	design-for-test and test time optimization for 3d socs	2017	-5.7586620611135695	12.256758424423444	2660323
2660608	EDA	standard-cell placement tool for large industry circuits	2000	-7.062581523898843	11.501014849098278	2660635
2660983	EDA	characterizing the lsi yield equation from wafer test data	1984	-5.676664895461342	11.564618868800387	2661010
2661109	EDA	analyzing and modeling process balance for sub-threshold circuit design	2007	-6.020705571283338	13.149642318959875	2661136
2661486	EDA	on the reliability of interconnected cmos gates considering mosfet threshold-voltage variations	2009	-5.9523988283387865	13.041692028287258	2661513
2661512	EDA	design space pruning of mpsocs using weighted sub-sampling	2011	-5.806072622081437	12.651423505318634	2661539
2661588	EDA	process variation-aware test for resistive bridges	2009	-5.5752179114249145	12.425834197045765	2661615
2661823	EDA	thermal-aware high-level synthesis based on network flow method	2009	-6.8942918810024425	13.090000927050614	2661850
2661899	EDA	fan-in sensitive low power dynamic circuits performance statistical characterization	2010	-5.719189504514742	12.785057531711695	2661926
2661995	EDA	an electrical-aware parametric dfm solution for analog circuits	2011	-5.644139848405996	12.792252255667293	2662022
2662210	EDA	quadratic statistical $max$  approximation for parametric yield estimation of analog/rf integrated circuits	2008	-6.894288299830028	12.06572336296951	2662237
2662495	EDA	stress-aware analog layout devices pattern generation	2016	-6.369266793502026	11.930114383837124	2662522
2663082	EDA	power-constrained test synthesis and scheduling algorithms for non-scan bist-able rtl data paths	2005	-5.3930813312651456	12.200760010492806	2663109
2663088	EDA	fast placement optimization of power supply pads	2007	-6.910207665010481	12.388899913961895	2663115
2663348	Arch	implications of device timing variability on full chip timing	2007	-5.814747456732053	13.025184952667873	2663375
2665388	EDA	a second-order gate delay modeling method with an efficient sensitivity analysis	2008	-6.560732646057863	12.551472267070356	2665415
2665468	EDA	wrapper/tam co-optimization and constrained test scheduling for socs using rectangle bin packing	2010	-6.313233826376562	11.651011890717552	2665495
2665725	EDA	power efficient technology decomposition and mapping under an extended power consumption model	1994	-6.495709307726378	11.489086991738859	2665752
2666274	EDA	metrics for structural logic synthesis	2002	-6.861346696944883	12.196225108921261	2666301
2666386	EDA	uncertainty-aware circuit optimization	2002	-6.4982371678546675	12.345631807944345	2666413
2666657	EDA	rats: restoration-aware trace signal selection for post-silicon validation	2013	-5.567089047936642	11.487554918685579	2666684
2667128	EDA	estimation of maximum transition counts at internal nodes in cmos vlsi circuits	1995	-6.6068619724295	12.343517005996047	2667155
2667619	EDA	stochastic power/ground supply voltage prediction and optimization via analytical placement	2007	-6.574790722534914	12.996887723807015	2667646
2667806	EDA	including a stochastic model of aging in a reliability simulation flow	2017	-5.938091568109282	12.84550155910835	2667833
2668807	EDA	dft and minimum leakage pattern generation for static power reduction during test and burn-in	2010	-6.557433254493143	11.81586111163888	2668834
2669006	EDA	probe: a ppsfp simulator for resistive bridging faults	2000	-6.0612236092508045	12.216972367670492	2669033
2669054	EDA	low cost concurrent error masking using approximate logic circuits	2013	-5.309990149372559	13.088949826574913	2669081
2669287	DB	an area-time efficient nmos adder	1983	-7.071888068274994	12.06208739343058	2669314
2671272	EDA	power optimization for clock network with clock gate cloning and flip-flop merging	2014	-7.015343066690942	12.135974310694676	2671299
2671362	EDA	an interactive router for analog ic design	1998	-6.862258797122094	11.33494580613456	2671389
2672280	EDA	power management using test-pattern ordering for wafer-level test during burn-in	2009	-6.377257103711583	12.315444375905356	2672307
2672379	EDA	p^(2)clraf: an pre- and post-silicon cooperated circuit lifetime reliability analysis framework	2010	-5.756305711366537	12.523613464374002	2672406
2672652	EDA	on generation of delay test with capture power safety	2017	-5.946111225801821	11.824191781740973	2672679
2672835	EDA	a game-theoretic approach for binding in behavioral synthesis	2003	-6.950711964348175	12.405118265114034	2672862
2673182	EDA	wirability of logic circuit packages in lsi and vlsi	1979	-5.375344779345224	12.444435619935946	2673209
2674355	EDA	how to consider shorts and guarantee yield rate improvement for redundant wire insertion	2009	-5.950736887388092	11.391315603009446	2674382
2674521	DB	simple analytical formulas for estimating ir-drops in an early design stage	2010	-6.675404058317059	12.106733807251045	2674548
2674670	EDA	edge layer embedding algorithm for mitigating on-package variation in 3d clock tree synthesis	2014	-6.935124185906117	12.207636589561242	2674697
2674844	EDA	fully x-tolerant combinational scan compression	2007	-5.415031148388435	11.854808326584248	2674871
2674878	EDA	timing yield driven clock skew scheduling considering non-gaussian distributions of critical path delays	2008	-6.75713267595192	12.386275253540607	2674905
2674980	EDA	novel three-dimensional embedded fpga technology and achitecture	2016	-7.126989729337868	12.055671449580322	2675007
2675343	EDA	slew-down: analysis of slew relaxation for low-impact clock buffers	2017	-6.884846585505446	12.760971367613873	2675370
2675874	EDA	a gate level model for cmos combinational logic circuits with application to fault detection	1984	-5.549601955109498	11.649540331711028	2675901
2676454	EDA	on efficient monte carlo-based statistical static timing analysis of digital circuits	2008	-6.506628756655504	12.057389637503409	2676481
2676792	EDA	enhanced concurrent error correcting arithmetic unit design using alternating logic	2001	-6.5385798575825085	12.836133183246336	2676819
2677091	EDA	statistical threshold formulation for dynamic i_dd test	1999	-5.833175785572946	11.893592403773999	2677118
2677455	EDA	transistor reordering for power minimization under delay constraint	1996	-6.89303174525587	12.183837391057413	2677482
2677783	EDA	design, synthesis and evaluation of heterogeneous fpga with mixed luts and macro-gates	2007	-6.885750052027611	12.147749687145767	2677810
2677845	EDA	charge-based fault simulation for cmos network breaks	1996	-6.911389770025678	12.9793258890967	2677872
2677912	EDA	inclusion of chemical-mechanical polishing variation in statistical static timing analysis	2011	-5.9985538879599885	12.793412806361811	2677939
2679810	EDA	tau 2014 contest on removing common path pessimism during timing analysis: special session paper: common path pessimism removal (cppr)	2014	-6.094013635639018	11.752161239547062	2679837
2680361	EDA	a unified theory of timing budget management	2004	-6.563317653728349	11.634698329343715	2680388
2681695	Arch	reliability consideration with rectangle- and double-signal through silicon vias insertion in 3d thermal-aware floorplanning	2013	-5.854032350005982	12.632719954075364	2681722
2682048	EDA	a sat-based methodology for effective clock gating for power minimization	2019	-6.427104758976759	12.676914229240706	2682075
2682217	EDA	a modified method of logical effort for finfet circuits considering impact of fin-extension effects	2018	-6.627730287506216	12.990890765271974	2682244
2682323	EDA	a low power design on diffusive interconnection large-neighborhood cellular nonlinear network for giga-scale system application	2004	-6.726456590062256	13.179001438423814	2682350
2682460	EDA	reusable io technique for improved utility of ic test circuit area	2015	-5.656439115910223	13.147161887598918	2682487
2682593	EDA	through-silicon via planning in 3-d floorplanning	2011	-7.17504015735144	12.17652285854864	2682620
2682883	EDA	delay test scan flip-flop: dft for high coverage delay testing	2007	-5.541707759664679	11.443798039456786	2682910
2683145	EDA	timing-driven row-based power gating	2007	-6.669495748303077	12.636420291753335	2683172
2684053	EDA	implementation study of path-based aocv model on pessimism reduction for 20nm technology	2014	-6.3703201711178465	11.596000059388087	2684080
2684277	EDA	reliability-driven layout decompaction for electromigration failure avoidance in complex mixed-signal ic designs	2004	-5.80368167856266	12.827199095251641	2684304
2684417	EDA	a power delivery network (pdn) engineering change order (eco) approach for repairing ir-drop failures after the routing stage	2014	-6.850103107257483	12.101648385072053	2684444
2684754	EDA	a technique for designing totally self-checking domino logic circuits	2005	-6.165994783895867	12.346738675453578	2684781
2684889	EDA	on current testing of josephson logic circuits using the 4jl gate family	1996	-5.4199603998497805	12.148010768607767	2684916
2685378	EDA	transistor sizing in lithography-aware regular fabrics	2011	-6.070268173121793	13.100504852196947	2685405
2685388	EDA	on testing of josephson logic circuits consisting of rsfq dual-rail logic gates	1998	-5.424304720624007	12.174590306560333	2685415
2685696	EDA	layout-aware scan chain synthesis for improved path delay fault coverage	2003	-6.220136283131371	11.751605379107493	2685723
2685804	EDA	a novel method for reducing metal variation with statistical static timing analysis	2012	-6.1970039134679125	12.632157893930394	2685831
2685996	EDA	high-level automatic pipelining for sequential circuits	2001	-5.565559866811554	11.533412932024016	2686023
2686191	Embedded	ir drop and ground bounce awareness timing model	2005	-6.168240457077606	12.355473960659829	2686218
2686912	EDA	deriving cost functions from cell libraries and real ics to allow real area-power-delay trade-off in early stages of logic synthesis	1997	-6.346970260117693	12.427628451350062	2686939
2686953	EDA	event-centric simulation of crosstalk pulse faults in sequential circuits	2003	-5.637564529530335	11.779582670098874	2686980
2686968	EDA	localized random access scan: towards low area and routing overhead	2008	-6.079281228464729	11.868277604551716	2686995
2687002	EDA	effective power and ground distribution scheme for deep submicron high speed vlsi circuits	1999	-5.902443965836284	12.271399538367033	2687029
2687035	EDA	an improved gate library for logic synthesis of optical circuits	2016	-6.692921250921137	12.607026613261258	2687062
2687715	EDA	variability aware transistor stack based regression surrogate models for accurate and efficient statistical leakage estimation	2017	-6.58586877140082	12.569218399533147	2687742
2687721	EDA	a new method of implementing hierarchical opc	2007	-6.6787189741171895	12.235510069806384	2687748
2688080	EDA	energy/area/delay tradeoffs in the physical design of on-chip segmented bus architecture	2007	-5.950010804549852	12.912171694198936	2688107
2688320	EDA	reducing test application time, test data volume and test power through virtual chain partition	2009	-5.905777107857445	11.418886143743382	2688347
2688456	EDA	milef: an efficient approach to mixed level automatic test pattern generation	1992	-5.363684133481124	11.672534004578571	2688483
2688605	EDA	voltage-frequency planning for thermal-aware, low-power design of regular 3-d nocs	2010	-6.432902879580151	12.88675730223352	2688632
2688968	EDA	design of a practical nanometer-scale redundant via-aware standard cell library for improved redundant via1 insertion rate	2013	-6.037500288717777	12.281645680789392	2688995
2689066	EDA	area-aware design of static cmos complex gates	2018	-6.463341040504697	11.458078013438461	2689093
2689174	EDA	estimation of the defective iddq caused by shorts in deep-submicron cmos ics	1998	-5.759998573828146	12.71253156994081	2689201
2689418	EDA	an xdl analysis method for sram-based fpga	2016	-5.382087668700198	12.708222509743951	2689445
2690118	EDA	estimation and optimization of reliability of noisy digital circuits	2009	-6.2432671033501475	11.769959563520766	2690145
2690252	EDA	crosstalk timing windows overlap in statistical static timing analysis	2013	-6.202010309310228	12.492613686715789	2690279
2690417	Visualization	leakage-aware tsv-planning with power-temperature-delay dependence in 3d ics	2011	-6.105473429208306	13.085143115339136	2690444
2690507	EDA	a clock tree optimization framework with predictable timing quality	2017	-6.233402726979335	12.165901642363384	2690534
2691073	EDA	stochastic computational models for accurate reliability evaluation of logic circuits	2010	-6.405254748295609	12.419757921425333	2691100
2691127	EDA	minority gate oriented logic design with quantum-dot cellular automata	2006	-7.09259514831322	13.078356819823904	2691154
2692222	EDA	electromigration study for multiscale power/ground vias in tsv-based 3-d ics	2014	-6.722211124598278	12.734348204475166	2692249
2693224	EDA	electromigration-lifetime constrained power grid optimization considering multi-segment interconnect wires	2018	-6.868521487960768	12.592820628104286	2693251
2693859	Vision	circuit yield optimization by analyzing performance statistics	1992	-6.397242170361217	11.521465220511715	2693886
2695341	EDA	power and area optimization by reorganizing cmos complex gate circuits	1995	-6.596459995814247	12.307454096691703	2695368
2695732	EDA	efficient techniques based on gate triggering for designing static cmos ics with very low glitch power dissipation	2000	-5.967437460134031	11.785011333686695	2695759
2696145	EDA	methodology for efficient substrate noise analysis in large-scale mixed-signal circuits	2009	-7.165786634653403	12.119482430498161	2696172
2696547	EDA	efficient hierarchical performance modeling for analog and mixed-signal circuits via bayesian co-learning	2018	-6.6188542487790585	11.871842357825606	2696574
2696754	EDA	gplace: a congestion-aware placement tool for ultrascale fpgas	2016	-7.139688600389113	11.702367572387555	2696781
2697374	SE	fpga bridging fault detection and location via differential i/sub ddq/	2004	-5.499833328807494	11.48489829181276	2697401
2697438	EDA	an optimal design method for de-synchronous circuit based on control graph	2007	-6.814374510364604	11.577595762729116	2697465
2697637	EDA	an improved scan cell ordering method using the scan cells with complementary outputs	2014	-5.927607184435296	11.51264017382261	2697664
2697788	EDA	fpga technology mapping with encoded libraries and staged priority cuts	2011	-6.602454436120045	11.330245382880815	2697815
2697878	EDA	impolite high speed interfaces with asynchronous pulse logic	2018	-5.960960347956238	12.184033328634078	2697905
2698206	EDA	novel sizing algorithm for yield improvement under process variation in nanometer technology	2004	-6.206577809680192	12.91393104012288	2698233
2698256	EDA	a bist tpg for low power dissipation and high fault coverage	2007	-5.75090893969669	11.606968416153324	2698283
2698527	EDA	parametric failure analysis of embedded srams using fast & accurate dynamic analysis	2010	-6.252292504860038	12.587062241468832	2698554
2700585	EDA	compaction schemes with minimum test application time	2001	-5.414993583966081	11.83753297126267	2700612
2701135	EDA	test generation for maximizing ground bounce considering circuit delay	2003	-6.3841381473931404	11.412321377030757	2701162
2701175	EDA	a self-timed structural test methodology for timing anomalies due to defects and process variations	2005	-5.604935851136934	12.081338413728455	2701202
2701216	EDA	fast, accurate variation-aware path timing computation for sub-threshold circuits	2014	-6.173044132913864	12.06810544910852	2701243
2701265	EDA	delay testing of soi circuits: challenges with the history effect	1999	-5.744500621662638	13.00040890667634	2701292
2701342	EDA	a markov chain sequence generator for power macromodeling	2004	-6.6707907903838715	12.211876299695204	2701369
2701591	EDA	energy minimization using multiple supply voltages	1997	-6.916880237553303	12.478361877052649	2701618
2701769	EDA	shift switching with domino logic: asynchronous vlsi comparator schemes	1997	-7.018159830028992	12.788511934812558	2701796
2701823	EDA	a floorplan method for asynchronous circuits with bundled-data implementation on fpgas	2010	-6.146829550605885	12.001669672953506	2701850
2702744	EDA	performance-directed retiming for fpgas using post-placement delay information	2003	-6.370714203838773	12.34940622222418	2702771
2702891	EDA	a statistical methodology for noise sensor placement and full-chip voltage map generation	2015	-5.74127921009578	13.192625140024266	2702918
2703213	Arch	a model for timing errors in processors with parameter variation	2007	-5.3871502531053865	13.11973345979228	2703240
2703214	EDA	designing fast on-chip interconnects for deep submicrometer technologies	2003	-6.807084730888836	12.959899975978164	2703241
2703607	Arch	mixed-signal flexible architecture for the synthesis of n-port networks	2008	-6.399197148835682	11.838374283896735	2703634
2704060	EDA	a chip-level path-delay-distribution based dual-vdd method for low power fpga (abstract only)	2011	-6.590513007873236	13.128308193239956	2704087
2704128	EDA	interconnect driven low power high-level synthesis	2003	-6.6840738657935175	12.670188551373105	2704155
2704615	EDA	piecetimer: a holistic timing analysis framework considering setup/hold time interdependency using a piecewise model	2016	-6.511537107595495	12.168192913072744	2704642
2705037	EDA	on-chip self-calibrating communication techniques robust to electrical parameter variations	2004	-5.683233069071645	13.099919430328214	2705064
2705808	EDA	using the ekv model to describe the dc operation in weak inversion of the multiple-input fgmos transistor	2013	-5.413440084779888	11.366421225744492	2705835
2705854	EDA	a novel algorithm for testing crosstalk induced delay faults in vlsi circuits	2005	-6.188261334148816	11.806667484656467	2705881
2705989	EDA	reliable design methodology: the combined effect of radiation, variability and temperature	2016	-5.5390519245210506	12.62728842182694	2706016
2706143	EDA	testing open defects in memristor-based memories	2015	-5.325190680763488	12.715848540603654	2706170
2706459	EDA	hybrid topologies for reconfigurable matrices based on nano-grain cells	2017	-6.3474659134949505	12.038170613447466	2706486
2706467	EDA	a parallel force direct based vlsi standard cell placement algorithm	1993	-6.898724109450085	11.541255842205864	2706494
2706689	Embedded	bist architecture to detect defects in tsvs during pre-bond testing	2013	-5.323491523996359	12.301994615375786	2706716
2707099	EDA	a method of redundant clocking detection and power reduction at rt level design	1997	-6.170789422362295	12.525922633813355	2707126
2707173	Theory	solving gate-matrix layout problems by simulated evolution	1993	-6.738108337352568	11.374609107132887	2707200
2707453	EDA	a built-in self-repair scheme for 3-d rams with interdie redundancy	2013	-5.431030391420786	12.617268726629062	2707480
2707849	EDA	a hardware-based approach for seu monitoring in srams with weak resistive defects	2018	-5.473667963904679	13.142241471945852	2707876
2708056	EDA	timing slack aware incremental register placement with non-uniform grid generation for clock mesh synthesis	2011	-7.192272869329424	11.985351079281864	2708083
2708768	Vision	joint design-time and post-silicon minimization of parametric yield loss using adjustable robust optimization	2006	-6.7033273936209365	12.315485094328272	2708795
2708918	EDA	cmos open fault detection by appearance time of switching supply current	2004	-5.396922596393695	11.954418694257779	2708945
2708929	EDA	probabilistic gate level fault modeling for near and sub-threshold cmos circuits	2014	-6.02286980930587	12.515683429994034	2708956
2709404	EDA	characterization technique to implement self-timed cells for vlsi design blocks	2014	-5.2978048203225585	11.83262085034885	2709431
2709562	SE	power supply droop and its impacts on structural at-speed testing	2012	-5.4440245084215775	12.369454857936304	2709589
2709640	EDA	customizing pattern set for test power reduction via improved x-identification and reordering	2010	-6.142535489640894	11.849121029588215	2709667
2710341	EDA	statistical leakage power optimization of asynchronous circuits considering process variations	2010	-6.489217811080914	12.848727019562164	2710368
2710674	EDA	fast crosstalk repair by quick timing change estimation	2007	-6.490621456332605	11.3922012503912	2710701
2710696	EDA	a new test scheduling algorithm based on networks-on-chip as test access mechanisms	2011	-6.258846818296096	12.021012171129074	2710723
2710914	EDA	new methodology for early-stage, microarchitecture-level power-performance analysis of microprocessors	2003	-5.479415867764804	12.992665171506967	2710941
2711101	EDA	a hypercube design on wafer-scale integration	1991	-7.1163464334464726	11.358599879971	2711128
2711242	EDA	inserting data encoding techniques into noc-based systems	2007	-6.091558844472441	13.01759454910734	2711269
2711263	EDA	clock period minimization with wave pipelining	1993	-6.4711344121050205	11.831202344312768	2711290
2711371	EDA	ssta considering switching process induced correlations	2008	-6.372833090594827	11.780249438261466	2711398
2711430	EDA	a directional coarse-grained power gated fpga switch box and power gating aware routing algorithm	2013	-6.485961652125436	12.986159089527268	2711457
2712022	EDA	a new method to improve accuracy of parasitics extraction considering sub-wavelength lithography effects	2010	-6.887741424139673	11.785798276454384	2712049
2713272	EDA	temperature aware floorplanning via geometry programming	2008	-6.6216929688124955	12.856969539867046	2713299
2713674	EDA	white-box current source modeling including parameter variation and its application in timing simulation	2010	-6.045408287262799	12.086050719219568	2713701
2714030	EDA	a unified transformational approach for reductions in fault vulnerability, power, and crosstalk noise & delay on processor buses	2005	-6.159416313512847	11.86538957823519	2714057
2714504	EDA	3d-dycac: dynamic numerical-based mechanism for reducing crosstalk faults in 3d ics	2017	-6.716325853199383	12.604199702206856	2714531
2714595	EDA	improving power delivery network design by practical methodologies	2014	-6.942631339699987	12.342070290475412	2714622
2714823	EDA	acorn: a system for cvs macro design by tree placement and tree customization	1984	-6.926159110337823	12.10371872435778	2714850
2714919	EDA	negative difference resistance and its application to construct boolean logic circuits	2010	-6.794558666789764	11.903973037072193	2714946
2714935	EDA	bist driven power conscious post-manufacture tuning of wireless transceiver systems using hardware-iterated gradient search	2009	-5.649272536263923	13.153629058888937	2714962
2715261	EDA	on testing prebond dies with incomplete clock networks in a 3d ic using dlls	2011	-5.5232055014715735	12.599089274089785	2715288
2715458	Arch	a new string search hardware architecture for vlsi	1986	-6.1010030893554426	11.766166278132562	2715485
2715633	EDA	timing-aware clock gating of pulsed-latch circuits for low power design	2013	-6.608241728545176	12.28997625573084	2715660
2715651	EDA	clock buffer polarity assignment for power noise reduction	2006	-7.2239012993535825	12.239307754308165	2715678
2715692	EDA	survey of test vector compression techniques	2006	-5.825092571223806	11.297248625172086	2715719
2715973	EDA	a method to reduce power dissipation during test for sequential circuits	2002	-6.006781212886247	11.43535880558794	2716000
2716282	Arch	a configurable asynchronous pseudorandom bit sequence generator	2007	-6.29573461544143	13.07163392474793	2716309
2717080	EDA	power modeling of embedded memories	2003	-5.922243334523653	12.520126617645413	2717107
2717753	SE	modeling and testing comparison faults of tcams with asymmetric cells	2009	-5.492096880586059	12.139940911217014	2717780
2717774	EDA	boosters for driving long onchip interconnects - design issues, interconnect synthesis, and comparison with repeaters	2002	-6.856580540741093	12.838062916725695	2717801
2718032	EDA	design partitioning for reducing crosstalk analysis time	2006	-6.416015107187866	11.327559975342231	2718059
2718078	EDA	timing- / power-optimization for digital logic based on standard cells	2007	-5.419189989055113	12.126941838970492	2718105
2719152	EDA	synthesis of optimal clocking schemes	1985	-5.312412913387671	11.718741514762375	2719179
2719863	EDA	delay budgeting for a timing-closure-driven design method	2000	-6.523133797568612	11.894461155514419	2719890
2719973	EDA	spatial correlation extraction via random field simulation and production chip performance regression	2008	-6.499151458432226	12.451830315087076	2720000
2720157	EDA	modeling and analysis of nonuniform substrate temperature effects on global ulsi interconnects	2005	-6.208986938586483	13.064681721152233	2720184
2720722	EDA	chameleon art: a non-optimization based analog design migration framework	2006	-6.221813388008549	11.513459850710001	2720749
2721223	EDA	a selective scan slice encoding technique for test data volume and test power reduction	2008	-5.6419724676499605	11.751437981964411	2721250
2722266	EDA	shieldus: a novel design of dynamic shielding for eliminating 3d tsv crosstalk coupling noise	2013	-6.323791098806321	12.960062651679607	2722293
2722376	EDA	design methodology for voltage-scaled clock distribution networks	2016	-6.8493383274081205	12.923598032508345	2722403
2722734	EDA	algorithm for synthesizing design context-aware fast carry-skip adders	2012	-6.4725454799930935	11.341533957019275	2722761
2723234	EDA	performance driven multi-level and multiway partitioning with retiming	2000	-7.0739270504471525	11.506617306079015	2723261
2724054	EDA	verification work reduction methodology in low-power chip implementation	2012	-5.979396453491561	12.327161248104535	2724081
2724577	Arch	variations in nanometer cmos flip-flops: part i—impact of process variations on timing	2015	-6.342582778055188	13.198996342793816	2724604
2724617	EDA	recovery-based resilient latency-insensitive systems	2014	-6.3709946477112265	12.470057712599466	2724644
2725102	EDA	layout placement optimization with isolation rings for high-voltage vlsi circuits	2017	-7.0713653020027625	11.939919506403944	2725129
2725266	EDA	globally optimal time-multiplexing in inter-fpga connections for accelerating multi-fpga systems	2009	-6.6464735161835975	12.209700309024324	2725293
2725381	EDA	simulation of transients caused by single-event upsets in combinational logic	2005	-5.855309893350872	12.071771830705032	2725408
2725524	Arch	a more precise model of noise based pcmos errors	2010	-6.8696976111700545	12.869734643557944	2725551
2725946	EDA	an interconnect-aware dynamic voltage scaling scheme for dsm vlsi	2010	-6.66825698145718	13.169003176704171	2725973
2725978	EDA	integrated floorplanning with buffer/channel insertion for bus-based designs	2003	-7.090584955670707	11.445466490893153	2726005
2726480	EDA	high performance compaction for test responses with many unknowns	2010	-5.601721408558215	11.720513607190778	2726507
2727492	EDA	a semi-persistent clustering technique for vlsi circuit placement	2005	-7.137218534131777	11.368863629986	2727519
2728149	EDA	a layout-based approach for ordering scan chain flip-flops	1998	-5.99097767807394	11.613909688329944	2728176
2728370	EDA	path-based statistical timing analysis handling arbitrary delay correlations: theory and implementation	2006	-6.590823025337513	11.82981743187559	2728397
2728392	EDA	retiming for wire pipelining in system-on-chip	2003	-6.497342431040759	12.04979746243428	2728419
2728538	EDA	an efficient statistical chip-level total power estimation method considering process variations with spatial correlation	2011	-6.806486350951795	12.26595179472618	2728565
2729226	EDA	through-silicon-via aware interconnect prediction and optimization for 3d stacked ics	2009	-5.773950130042447	12.851591483579812	2729253
2729528	EDA	test cost reduction for multiple-voltage designs with bridge defects through gate-sizing	2009	-5.930241110376338	12.687756375752715	2729555
2730473	EDA	using bus-based connections to improve field-programmable gate array density for implementing datapath circuits	2005	-6.625635640849577	12.928743689792645	2730500
2730584	EDA	synthesis and optimization of multilevel logic under timing constraints	1986	-6.066569037054375	11.480294045389217	2730611
2730645	EDA	asic design flow considering lithography-induced effects	2008	-6.155530575914403	12.713846926569236	2730672
2731299	EDA	towards reliability-aware circuit design in nanoscale finfet technology: — new-generation aging model and circuit reliability simulator	2017	-5.8771250079346125	13.123369587706687	2731326
2731567	EDA	models for architectural power and power grid noise analysis on data bus	2006	-6.615812790880404	12.200687115842465	2731594
2732629	EDA	evaluating the impact of interconnections in quantum-dot cellular automata	2018	-5.5590770556996265	13.07105701431658	2732656
2732834	EDA	repeater insertion and wire sizing optimization for throughput-centric vlsi global interconnects	2002	-5.884821921392858	13.060680475289269	2732861
2733609	EDA	an integer programming placement approach to fpga clock power reduction	2011	-6.885431941460989	12.382695255591635	2733636
2733621	EDA	on applying scan based structural test for designs with dual-edge triggered flip-flops	2017	-5.6493577552527965	11.529860678904347	2733648
2734374	EDA	effect of distributed shield insertion on crosstalk in inductively coupled vlsi interconnects	2010	-6.9581717403784324	12.410466451796546	2734401
2734457	EDA	design and test of latch-based circuits to maximize performance, yield, and delay test quality	2010	-5.746179928491666	11.54339263438628	2734484
2734632	EDA	timing minimization by statistical timing hmetis-based partitioning	2003	-6.548580583855982	11.783313344332653	2734659
2734647	EDA	power-driven global routing for multi-supply voltage domains	2011	-7.208898076003942	12.409569816670725	2734674
2734894	EDA	delay testing considering power supply noise effects	1999	-5.738489914810658	11.306740565884429	2734921
2734902	EDA	accurate power macro-modeling techniques for complex rtl circuits	2001	-6.265194509804088	12.223907389858606	2734929
2735049	EDA	electromigration-aware physical design of integrated circuits	2005	-5.3892643445418535	12.961472797388945	2735076
2735343	EDA	compression-aware capture power reduction for at-speed testing	2011	-5.482885340025404	11.748506608360273	2735370
2735504	EDA	vmatch: using logical variation to counteract physical variation in bottom-up, nanoscale systems	2009	-5.868728051742263	13.033088096242777	2735531
2735505	EDA	hardware trojan detection based on correlated path delays in defiance of variations with spatial correlations	2017	-5.615510630029966	12.570862179325495	2735532
2736144	EDA	high-speed circuit design with scaled-down mosfet's and low supply voltage	1993	-5.3679440084104435	12.495659417444381	2736171
2737337	AI	"""solving ai problems with memristors: a case study for optimal """"bin packing"""""""	2014	-6.014555862531178	12.027273014717586	2737364
2737521	EDA	threshold voltage mismatch (deltavt) fault modeling	2003	-6.014816106137253	12.834466441849564	2737548
2737656	EDA	simultaneous on-chip bus synthesis and voltage scaling under random on-chip data traffic	2007	-6.76439294065823	12.669825696734884	2737683
2737676	EDA	thermal-driven 3d floorplanning using localized tsv placement	2014	-6.790368719258199	12.563412380352519	2737703
2737752	EDA	fast and accurate statistical static timing analysis with skewed process parameter variation	2008	-7.033691280275738	12.061532411882752	2737779
2738182	EDA	latch-to-latch timing rules	1990	-6.438501758132416	11.631179133391607	2738209
2738501	EDA	on effective tsv repair for 3d-stacked ics	2012	-5.4107254794235855	12.60337523943657	2738528
2739163	EDA	closed-form simulation and robustness models for seu-tolerant design	2005	-6.458433448276857	12.621087076660874	2739190
2739462	EDA	design and multicorner optimization of the energy-delay product of cmos flip–flops under the negative bias temperature instability effect	2013	-6.804111520838697	12.619758153633974	2739489
2739689	Arch	a fault tolerant cache architecture for sub 500mv operation: resizable data composer cache (rdc-cache)	2009	-5.385037774669728	12.693098006991756	2739716
2740154	EDA	a cell synthesis method for salicide process	2000	-7.031572451038236	11.951677931679733	2740181
2740437	EDA	self-test and adaptation for random variations in reliability	2010	-5.427266051274718	12.951067741762946	2740464
2741069	EDA	test slice difference technique for low power encoding	2008	-5.809086303796157	11.376159479085915	2741096
2741467	EDA	an efficient layout style for 2-metal cmos leaf cells and their automatic generation	1991	-6.803925830742978	11.58025235132022	2741494
2741585	EDA	an improved scheme for pre-computed patterns in core-based soc architecture	2016	-5.422675701806466	11.699292366710765	2741612
2741852	Arch	optimal choice of arithmetic compactors for mixed-signal systems	2012	-5.4956785124399055	12.680631286575046	2741879
2742140	EDA	multicast test architecture and test scheduling for interposer-based 2.5d ics	2016	-5.516465644557804	12.392450767690375	2742167
2742467	EDA	improvements to cbcm (charge-based capacitance measurement) for deep submicron cmos technology	2006	-6.333246850240028	12.945350980510518	2742494
2742683	EDA	a behavior-level fault model for the closed-loop operational amplifier	2000	-5.441894536672474	11.510828933299749	2742710
2742994	EDA	a bus delay reduction technique considering crosstalk	2000	-6.92853444997496	12.944326363524402	2743021
2743470	EDA	post-mapping transformations for low-power synthesis	1998	-6.676441361896439	12.10876545894068	2743497
2744415	EDA	analysis of soft error propagation considering masking effects on re-convergent path	2015	-5.816755083475669	12.422375036803475	2744442
2744985	EDA	soft-error tolerance and mitigation in asynchronous burst-mode circuits	2009	-5.4316957297068456	12.136499731891718	2745012
2745051	EDA	models and algorithms for bounds on leakage in cmos circuits	1999	-6.816639381708178	12.539324549004467	2745078
2745131	EDA	vlsi: placement based on routing and timing information	1990	-7.171520941830939	11.431191553742973	2745158
2745431	EDA	ic bridge fault modeling for ip blocks using neural network-based vhdl saboteurs	2003	-5.647693960400275	11.53585306581981	2745458
2745592	EDA	gate-oxide early life failure prediction	2008	-5.442735566264057	12.458575927825027	2745619
2745672	EDA	visa synthesis: variation-aware instruction set architecture synthesis	2013	-6.341352279793305	12.905212973808966	2745699
2745724	HPC	design and analysis of defect tolerant hierarchical sorting networks	1993	-6.550680747549827	12.01249519375154	2745751
2745752	EDA	failure analysis of high-density cmos srams: using realistic defect modeling and i/sub ddq/ testing	1993	-5.312691213358396	11.786567012666815	2745779
2745905	EDA	a low cost test pattern generator for test-per-clock bist scheme	2010	-5.703280144225588	11.658664009129884	2745932
2746451	EDA	subtractive router for tree-driven-grid clocks	2012	-6.736166025519319	12.31053991228492	2746478
2746752	EDA	analysis of application of the iddq technique to the deep sub-micron vlsi testing	2002	-5.6350901414989165	12.09143268934881	2746779
2747385	EDA	efficient full-chip statistical leakage analysis based on fast matrix vector product	2012	-6.601445020834441	12.121609529769554	2747412
2747924	EDA	precise identification of the worst-case voltage drop conditions in power grid verification	2006	-6.204672478330508	11.849507246371367	2747951
2748513	EDA	post-silicon test flow for aging prediction	2017	-5.879304850441399	13.19761432118648	2748540
2749491	EDA	a geometric-primitives-based compression scheme for testing systems-on-a-chip	2001	-5.616252277126533	11.375392596893194	2749518
2749552	EDA	on the reduction of simultaneous switching in socs	2004	-6.542225784961286	12.718438944360203	2749579
2749802	Vision	approximation of critical area of ics with simple parameters extracted from the layout	1995	-5.3634375803246925	11.985204905527127	2749829
2750019	Arch	an area efficient wide range on-chip delay measurement architecture	2013	-6.196531691563117	12.724900729113202	2750046
2750345	EDA	low power logic synthesis under a general delay model	1998	-6.366615961815455	11.475272966889314	2750372
2750655	EDA	a fast lithography verification framework for litho-friendly layout design	2005	-5.590003790881684	12.002040306786602	2750682
2750703	HCI	characterizing the current degradation of abnormally structured mos transistors using a 3d poisson solver	2002	-6.358113060210293	12.916229933578824	2750730
2750795	EDA	a practical approach to parasitic extraction for design of multimillion-transistor integrated circuits	2000	-5.811657016327008	12.36160547046026	2750822
2751247	EDA	logic bist architecture for system-level test and diagnosis	2009	-5.3857438575280465	12.351108368517714	2751274
2751289	EDA	register placement for low power clock network	2005	-7.000186700078715	12.016600234698867	2751316
2751908	EDA	leakage power optimization for clock network using dual-vth technology	2008	-6.915727191022143	12.69178824210182	2751935
2752077	EDA	theoretical limits on the data dependent performance of asynchronous circuits	1999	-6.086962383413825	12.204509577293331	2752104
2752256	EDA	control synthesis and delay sensor deployment for efficient asv designs	2016	-6.698432314141448	12.563550535189991	2752283
2752794	EDA	a new lfsr with d and t flip-flops as an effective test pattern generator for vlsi circuits	1999	-6.101672784627446	11.506860512478909	2752821
2753226	EDA	gate sizing and vth assignment for asynchronous circuits using lagrangian relaxation	2015	-6.8418089665719055	12.279020801423554	2753253
2753537	EDA	buffered clock tree synthesis considering self-heating effects	2014	-7.033306963277769	12.305747120133109	2753564
2753985	EDA	efficient and accurate gate sizing with piecewise convex delay models	2005	-6.4950952048327535	11.989527450435965	2754012
2754083	EDA	low-cost post-bond testing of 3-d ics containing a passive silicon interposer base	2014	-5.804905548090563	12.461559979182393	2754110
2754166	EDA	single-ended sense amplifier robustness evaluation for oxrram technology	2013	-6.031257143933376	13.150477764170644	2754193
2754232	Arch	architecture for monitoring set propagation in 16-bit sklansky adder	2014	-5.5960711647734485	11.716297104148294	2754259
2755987	EDA	design and characterization of an and-or-inverter (aoi) gate for qca implementation	2004	-6.024340205988369	11.913459511524787	2756014
2756030	EDA	self-freeze linear decompressors: test pattern generators for low power scan testing	2010	-5.7987684055628375	11.459163574636907	2756057
2756284	EDA	power and slew-aware clock network design for through-silicon-via (tsv) based 3d ics	2010	-7.013348224326097	12.748633357848126	2756311
2756477	EDA	efficient tiling patterns for reconfigurable gate arrays	2008	-6.8409024251549235	13.069958576312516	2756504
2756693	EDA	a method for detecting interconnect dsm defects in systems on chip	2006	-5.345473670031375	11.980353547245764	2756720
2757115	EDA	low overhead built-in testable error detection and correction with excellent fault coverage	1991	-5.353774781207117	12.820254836141126	2757142
2757972	EDA	gate-sizing-based single $v_{\rm dd}$ test for bridge defects in multivoltage designs	2010	-5.85506526639087	12.717145754024338	2757999
2758472	EDA	joint virtual probe: joint exploration of multiple test items' spatial patterns for efficient silicon characterization and test prediction	2014	-5.36330838369029	11.703567529325595	2758499
2758844	EDA	statistical timing analysis with two-sided constraints	2005	-6.258940858549908	11.945654869132571	2758871
2759452	EDA	performance aspects of gate matrix layout	1993	-6.2943028136764525	11.633914629907204	2759479
2760079	SE	cache ram inductive fault analysis with fab defect modeling	1998	-5.297996404803472	11.491690740329757	2760106
2760571	EDA	xtalkdelay: a crosstalk-aware timing analysis tool for chip-level designs	2004	-5.431618984181553	12.08393464448574	2760598
2761715	EDA	hierarchical analyzer for vlsi power supply networks based on a new reduction method	1991	-6.871672707228688	11.775007437090215	2761742
2761985	EDA	a bounded 2d contour searching algorithm for floorplan design with arbitrarily shaped rectilinear and soft modules	1993	-7.080578259278114	11.314057803675151	2762012
2762221	EDA	total power minimization in glitch-free cmos circuits considering process variation	2008	-6.614292698481227	12.626950792118453	2762248
2762280	EDA	evaluation of on-chip transmission line interconnect using wire length distribution	2005	-6.7253276224262715	12.646924324103544	2762307
2762348	EDA	spatial variance spectrum analysis and its application to unsupervised detection of systematic wafer spatial variations	2011	-5.789454008970938	11.92505701405909	2762375
2763516	HCI	testing and diagnosis methodologies for embedded content addressable memories	2003	-5.47360772602487	11.701944074868436	2763543
2763840	EDA	optimizing test wrapper for embedded cores using tsv based 3d socs	2011	-5.7100136677568285	12.242568616036664	2763867
2764291	EDA	wire retiming problem with net topology optimization	2007	-7.040353204303695	11.731218019085329	2764318
2764598	EDA	the use of genetic algorithm to reduce power consumption during test application	2010	-5.515118470243248	11.520299003134058	2764625
2764919	EDA	placement feedback: a concept and method for better min-cut placements	2004	-7.188779503889794	11.504164839556838	2764946
2764920	EDA	wrapper/tam co-optimization and test scheduling for socs using rectangle bin packing considering diagonal length of rectangles	2010	-6.336441900622614	11.708031595303408	2764947
2765044	EDA	parameterized block-based non-gaussian statistical gate timing analysis	2006	-6.639891687433582	12.253916875632198	2765071
2765359	EDA	repeater insertion combined with lgr methodology for on-chip interconnect timing optimization	2004	-6.9503888426388185	12.063641246300676	2765386
2765441	EDA	stochastic glitch elimination considering path correlation	2007	-6.260247152261512	11.93074810893106	2765468
2765443	EDA	post-silicon timing validation method using path delay measurements	2011	-6.322153154451512	11.916171534463412	2765470
2765738	EDA	effitest: efficient delay test and statistical prediction for configuring post-silicon tunable buffers	2016	-5.939163296334063	12.586665121323414	2765765
2765803	EDA	computing synchronizer failure probabilities	2007	-5.91784047498988	11.895343170276579	2765830
2766036	EDA	statistical timing analysis considering spatial correlations	2007	-6.633779147717631	11.65709668498894	2766063
2766079	EDA	performance driven routing for modern fpgas invited paper	2016	-7.190706456343513	11.824008980880091	2766106
2766144	EDA	structural fault modelling in nano devices	2008	-5.297123845419309	11.362181926213024	2766171
2766406	EDA	robust test generation for power supply noise induced path delay faults	2008	-6.2991432125658635	12.018089581669235	2766433
2766846	EDA	fast methods to estimate clock jitter due to power supply noise	2007	-6.145835595918528	12.212183503934954	2766873
2768043	EDA	enabling fpga routing configuration sharing in dynamic partial reconfiguration	2015	-6.174524524128847	12.373059719053137	2768070
2768670	EDA	the defect-centric perspective of device and circuit reliability — from individual defects to circuits	2015	-5.614508893985974	12.95452536473825	2768697
2768904	EDA	wiremap: fpga technology mapping for improved routability and enhanced lut merging	2009	-7.024450015145162	11.858544081751461	2768931
2769076	EDA	a new synthesis methodology for reliable rf front-end design	2011	-6.483708743613584	12.647819772230813	2769103
2769320	EDA	evaluating the accuracy of sram margin simulation through large scale monte-carlo simulations with accurate compact models	2013	-6.020161199959242	13.019489301017785	2769347
2769374	EDA	system level simulation guided approach to improve the efficacy of clock-gating	2010	-5.395959561257156	12.675984669946205	2769401
2769385	EDA	power-constrained test scheduling for multi-clock domain socs	2006	-5.437570580078421	12.358225169089465	2769412
2769913	EDA	a cell clustering technique to reduce transistor count	2017	-6.660164756165068	12.286453189787093	2769940
2769987	EDA	effective on-chip inductance modeling for multiple signal lines and application on repeater insertion	2001	-6.870482101632248	12.346988119067516	2770014
2770700	EDA	a new methodology for realistic open defect detection probability evaluation under process variations	2011	-5.767223764023041	12.413157866179779	2770727
2770856	EDA	an intrinsic complexity model for the problem of total resistance determination	2017	-5.723289722920407	11.526618706131131	2770883
2771283	EDA	bounded delay timing analysis using boolean satisfiability	2007	-5.955133022426661	11.580349305806534	2771310
2771780	EDA	embedding repeaters in silicon ips for cross-ip interconnections	2013	-6.239114641553808	12.345340438130677	2771807
2772172	HCI	test data manipulation techniques for energy-frugal, rapid scan test	2003	-5.782902940891472	11.451700727231225	2772199
2772290	EDA	scan-based bist diagnosis using an embedded processor	2003	-5.347430761824967	11.360951123021346	2772317
2772313	EDA	on formulating and tackling integrated circuit placement as a scheduling problem	2015	-6.692535312301286	11.803918917163722	2772340
2772831	EDA	vlsi circuit performance optimization by geometric programming	2001	-7.048483120307714	11.361933542931228	2772858
2773067	EDA	replica tracked post silicon trimming enabled negative bit line voltage based write assist scheme in sram design	2015	-5.481774129685596	12.781513895005135	2773094
2773776	EDA	predictive formulae for opc with applications to lithography-friendly routing	2008	-6.559612724233481	12.195535338518852	2773803
2773812	EDA	floorplanning of pipelined array modules using sequence pairs	2003	-7.068577261999079	11.999495880488894	2773839
2774292	EDA	reducing dynamic power consumption in synchronous sequential digital designs using retiming and supply voltage scaling	2004	-7.033263248613424	12.237257224781189	2774319
2774369	EDA	throughput-driven floorplanning with wire pipelining	2005	-7.014795525326465	11.989406419127295	2774396
2774679	EDA	scheduling and binding for low gate leakage nanocmos datapath circuit synthesis	2006	-6.677399556644295	13.158512062867546	2774706
2774814	EDA	statistical gate delay model for multiple input switching	2008	-6.4949858887645675	12.194994836936251	2774841
2775015	EDA	reducing scan shift power at rtl	2008	-5.749124881570356	12.026596744717898	2775042
2775140	EDA	transition time bounded low-power clock tree construction	2005	-7.078035269837245	12.48851603321448	2775167
2775407	EDA	switching window computation for static timing analysis in presence of crosstalk noise	2000	-6.321543335287236	12.100922680823865	2775434
2776085	EDA	multilevel full-chip routing with testability and yield enhancement	2005	-6.200018409338624	11.919710134401555	2776112
2777831	EDA	a fast and effective dft for test and diagnosis of power switches in socs	2013	-6.316970364800887	12.506880413847414	2777858
2778167	EDA	reduction of power dissipation through parallel optimization of test vector and scan register sequences	2010	-5.974176254841612	11.504045997508689	2778194
2778653	EDA	double-rail encoded self-timed adder with matched delays	2003	-5.8020637717770125	12.51729183680784	2778680
2778938	EDA	analytical hold timing fixing for sub-threshold circuit based on its lognormal distribution	2017	-6.44148589622393	12.79643544008612	2778965
2779193	EDA	variation aware routing for three-dimensional fpgas	2009	-6.144318243252668	12.672948555403085	2779220
2779267	EDA	on test generation for transition faults with minimized peak power dissipation	2004	-5.899678921477518	11.680468334847586	2779294
2779559	EDA	testable error detection logic design applied to an asynchronous timing resilient template	2018	-5.368221690310398	13.183959233800035	2779586
2779592	Arch	on minimization of peak power for scan circuit during test	2009	-6.222612821565035	11.99712392543666	2779619
2779985	EDA	flexible system lsi for embedded systems and its optimization techniques	2000	-5.640895456940732	13.088224474566186	2780012
2779993	EDA	scan design for two-pattern test without extra latches	2005	-5.595914919326887	11.485879133565204	2780020
2780099	EDA	scalable device array for statistical characterization of bti-related parameters	2017	-6.397508654373664	12.915637940136756	2780126
2780428	EDA	buffer minimization in pass transistor logic	2000	-7.0905868370740315	12.630162219201276	2780455
2780464	EDA	on passive permutation circuits	2015	-7.0833645840118535	12.943029695781965	2780491
2780554	EDA	sic pair generation in near-optimal time with carry-look ahead adders	2018	-5.822130133708947	11.726637692914238	2780581
2781285	EDA	placement algorithms for cmos cell synthesis	1990	-6.579150072960224	12.113165197961116	2781312
2781443	EDA	deflan- a delay estimator for floorplanner	1992	-5.962280342161765	12.063755344633687	2781470
2781611	EDA	filling and slotting: analysis and algorithms	1998	-6.7623852115517975	12.256173198496127	2781638
2782076	ML	data mining approaches for packaging yield prediction in the post-fabrication process	2013	-5.573603202453799	11.765980275185187	2782103
2782658	EDA	reconfiguration techniques for a single scan chain	1995	-5.728780125596964	11.786149176147676	2782685
2782906	EDA	an efficient optimization--based technique to generate posynomial performance models for analog integrated circuits	2002	-6.45608213480409	11.43219378350261	2782933
2782969	EDA	system clock estimation based on clock slack minimization	1992	-6.041759211309012	12.006338576112324	2782996
2783250	EDA	advanced variance reduction and sampling techniques for efficient statistical timing analysis	2010	-6.571520696583848	11.984130407638828	2783277
2783513	EDA	test wrapper design and optimization under power constraints for embedded cores with multiple clock domains	2007	-6.429220753689978	11.458611740408516	2783540
2783549	EDA	tsv repairing for 3d ics using redundant tsv	2017	-5.766573155389472	12.297510317527035	2783576
2783572	EDA	mitigation of process variation effect in fpgas with partial rerouting method	2014	-6.446341561786371	12.162017970480369	2783599
2783934	EDA	lithography-aware analog layout retargeting	2016	-6.061608682892229	12.400671831136615	2783961
2784120	EDA	noise constrained power optimization for dual vt domino logic	2001	-6.544840568678218	13.079354763233807	2784147
2784199	EDA	thermal-aware incremental floorplanning for 3d ics based on milp formulation	2009	-7.197445678493253	12.225644979242382	2784226
2784214	EDA	timing-driven hierarchical global routing with wire-sizing and buffer-insertion for vlsi with multi-routing-layer	2000	-7.209461227132679	11.484273846985536	2784241
2784324	EDA	input and output encoding techniques for on-line error detection in combinational logic circuits	1993	-6.136590289439048	11.375338327594475	2784351
2784677	EDA	the interdependence between delay-optimization of synthesized networks and testing	1991	-5.4805152242843755	11.878103582644341	2784704
2785996	EDA	inserting permanent fault input dependence on ptm to improve robustness evaluation	2016	-5.797711966729032	12.377705637262418	2786023
2786038	EDA	semi-detailed bus routing with variation reduction	2007	-7.16982206348766	11.649209156422645	2786065
2786273	EDA	statistical estimation of the , switching activity in vlsi circuits	1998	-5.959342448067504	11.995124143094072	2786300
2786894	EDA	test margin and yield in bundled data and ring-oscillator based designs	2017	-5.772560170953724	12.440510721130815	2786921
2786966	EDA	tracer-fpga: a router for ram-based fpga's	1995	-7.093865568397288	11.354537480278868	2786993
2787179	EDA	false coupling exploration in timing analysis	2005	-6.0618838276841345	12.187542423684134	2787206
2787911	EDA	nano-electronic systems	2010	-5.304379891972411	13.17766944904565	2787938
2788415	EDA	dft techniques for memory macro with built-in ecc	2005	-5.593301805995192	13.023660257521167	2788442
2788734	EDA	on the accuracy of monte carlo yield estimators	2013	-6.345226945680107	12.023354739187438	2788761
2788998	EDA	empirical derivation of upper and lower bounds of nbti aging for embedded cores	2018	-5.857718580214182	12.894711001561284	2789025
2790207	EDA	process-variation-aware iddq diagnois for nano-scale cmos designs - the firt step	2013	-5.464479761295961	11.610988182127631	2790234
2790465	EDA	tila-s: timing-driven incremental layer assignment avoiding slew violations	2018	-7.145523005716393	11.703576902231742	2790492
2790896	EDA	reconfigurable topology synthesis for application-specific noc on partially dynamically reconfigurable fpgas	2017	-6.864589414506386	12.127060522305042	2790923
2791095	EDA	a self-checking cell logic block for fault tolerant fpgas	2002	-5.627032481296237	12.0272162215786	2791122
2791950	EDA	on the design of a highly testable cell library	1992	-5.3294153070849655	11.491242355175851	2791977
2792192	EDA	placement optimization of flexible tft circuits with mechanical strain and temperature consideration	2014	-6.3556921904127375	12.960592627713106	2792219
2792779	EDA	optimal system-on-chip test scheduling	2003	-5.5569089345913545	11.987589899496381	2792806
2792912	EDA	a high-level clustering algorithm targeting dual vdd fpgas	2008	-6.373205048766957	13.190126710151048	2792939
2792990	Arch	signal integrity and power supply network analysis of deep submicron chips	2003	-5.2995488131702055	12.847489169988446	2793017
2793027	EDA	analyzing path delays for accelerated testing of logic chips	2015	-5.916690270442169	12.703320451115356	2793054
2793183	EDA	optimality and scalability study of existing placement algorithms	2004	-7.222414100707166	11.470726628133464	2793210
2794268	Embedded	dual edge triggered flip-flops for noise blocking and application to signal delay detection	2012	-5.936337101020938	12.295159616735933	2794295
2794650	EDA	an on-chip frequency programmable test clock generation and application method for small delay defect detection	2015	-5.39051973644107	11.971043938316223	2794677
2795718	EDA	on diagnosis of timing failures in scan architecture	2012	-5.576826045467199	11.444272523519627	2795745
2795726	EDA	from energy-delay metrics to constraints on the design of digital circuits	2012	-5.718111476423067	12.873170792186615	2795753
2796234	EDA	timing verification for adaptive integrated circuits	2015	-6.163320233454165	12.24250084269965	2796261
2796442	EDA	test set embedding for deterministic bist using a reconfigurable interconnection network	2004	-5.4428532029583385	11.518319142697015	2796469
2796745	EDA	dynamic single-rail self-timed logic structures for power efficient synchronous pipelined designs	2003	-7.0640885369687005	13.097215253836215	2796772
2796948	EDA	hybrid lut/multiplexer fpga logic architectures	2016	-6.241650024752929	12.587895817035243	2796975
2797520	EDA	optimal resizing of bus wires in layout migration	2004	-7.2219270999440885	11.832360408779858	2797547
2797943	EDA	comparative study on delay degrading estimation due to nbti with circuit/instance/transistor-level stress probability consideration	2010	-6.042378887348982	13.154677952827337	2797970
2798132	EDA	improving nano-circuit reliability estimates by using neural methods	2009	-6.184056992054535	11.738905852292016	2798159
2798223	EDA	low power pattern generation for bist architecture	2004	-5.95530100304873	11.785799151903536	2798250
2799092	EDA	the effectiveness of delay and iddt tests in detecting resistive open defects for nanometer cmos adder circuits	2011	-5.69315467660981	12.29842270123774	2799119
2799330	EDA	improving simulation efficiency for circuit-level power estimation [cmos]	2000	-6.504083207123403	12.301979800785027	2799357
2799806	EDA	efficient built-in self-test algorithm for memory	2000	-5.371930527735285	11.594003014817714	2799833
2799967	Logic	reconfigurable open algebraic high-level systems	2008	-5.928988520714041	12.922207522675949	2799994
2800088	EDA	test power reduction with multiple capture orders	2004	-5.965099295297629	11.895242589167971	2800115
2800481	EDA	yield challenges in wafer stacking technology	2008	-5.476240776843683	12.527452697476976	2800508
2800525	EDA	improved delay and current models for estimating maximum currents in cmos vlsi circuits	1994	-6.670368671755358	12.017231118276177	2800552
2800603	EDA	diagnosis and layout aware (dla) scan chain stitching	2013	-5.888629697669307	11.836182882737974	2800630
2800757	EDA	bounded skew clock routing for 3d stacked ic designs: enabling trade-offs between power and clock skew	2010	-7.121332439498192	12.122553768361009	2800784
2801155	EDA	early buffer planning with congestion control using buffer requirement map	2010	-7.075904344123003	11.841024617395178	2801182
2801881	EDA	time-zone: a new algorithm for register allocation in data path synthesis	1994	-6.48582579602782	11.52136432851712	2801908
2801906	EDA	a fast simulator for the analysis of sub-threshold thermal noise transients	2016	-6.304335948364584	12.693452897241373	2801933
2803026	EDA	influence of clocking strategies on the design of low switching-noise digital and mixed-signal vlsi circuits	2000	-6.360132647318548	12.939802054107929	2803053
2803170	EDA	die-level leakage power analysis of finfet circuits considering process variations	2010	-6.322386631025746	13.126695712135339	2803197
2803400	EDA	taco: timing analysis with coupling	2000	-6.208479937477052	12.132201625814627	2803427
2803901	AI	fast power evaluation for effective generation of test programs maximizing peak power consumption	2013	-5.83409987039326	12.839546104243587	2803928
2804322	Embedded	scheduling tests for 3d socs with temperature constraints	2013	-6.4761863715416395	12.688815984276774	2804349
2806116	EDA	comprehensive optimization of scan chain timing during late-stage ic implementation	2016	-5.823160723987622	12.870008638781329	2806143
2806174	EDA	design and characterization of null convention self-timed multipliers	2003	-5.8842539590285945	12.336654961325708	2806201
2806210	EDA	determination of worst-case crosstalk noise for non-switching victims in ghz+ interconnects	2003	-6.89591604105791	12.319223085282404	2806237
2806547	EDA	spare: selective partial replication for concurrent fault-detection in fsms	2003	-5.317068468918385	11.524746316762625	2806574
2806730	EDA	interfacing synchronous and asynchronous modules within a high-speed pipeline	2000	-5.760556494613724	12.778625645533532	2806757
2806844	Arch	distributed power network co-design with on-chip power supplies and decoupling capacitors	2011	-6.87459524857337	13.041741714989556	2806871
2807182	EDA	statistical static timing analysis using a skew-normal canonical delay model	2014	-7.118530255976587	12.02634459722084	2807209
2807345	EDA	improved delay fault coverage using subsets of flip-flops to launch transitions	2005	-5.573590452976575	11.294623647694127	2807372
2807379	EDA	design-specific optimization considering supply and threshold voltage variations	2008	-6.87169998255889	12.763787707685132	2807406
2807488	EDA	towards designing reliable universal qca logic in the presence of cell deposition defect	2016	-5.309397838583253	12.418618214564251	2807515
2807552	EDA	area optimizations for dual-rail circuits using relative-timing analysis	2007	-6.7139983052200165	11.935013351143846	2807579
2807693	EDA	technology mapping issues for an fpga with lookup tables and pla-like blocks	2000	-6.823948930552622	11.88881346074342	2807720
2807707	EDA	test pattern generation for current testable faults in static cmos circuits	1991	-5.5061949859999135	12.36079230366167	2807734
2807754	EDA	yield analysis of nano-crossbar arrays for uniform and clustered defect distributions	2017	-5.44144483189906	11.951077719382743	2807781
2808030	EDA	design-for-testability for embedded delay-locked loops	2005	-5.342025828369193	12.393254261115807	2808057
2809009	EDA	reducing power dissipation during at-speed test application	2001	-5.940866847177809	11.741000011968675	2809036
2809235	EDA	performance evaluation of 1-bit cmos adder cells	1999	-6.042540345779767	12.383454722904172	2809262
2809276	EDA	mathematical model for routability analysis of fpgas	1994	-6.9815780788122686	11.376806903082686	2809303
2809687	EDA	test planning for low-power built-in self test	2015	-5.343530399880455	12.066821810567633	2809714
2809809	OS	analogy based methodology for complex adaptive production network modelling	2005	-5.301332122717223	12.636320175082409	2809836
2810013	EDA	on linewidth-based yield analysis for nanometer lithography	2009	-6.332013195697862	12.64012230750531	2810040
2810041	EDA	new simulation methods for mos vlsi timing and reliability	1991	-6.182414270790213	12.072222514709592	2810068
2810877	EDA	a novel framework for temperature dependence aware clock skew scheduling	2015	-6.8959896132246925	12.412425986691494	2810904
2811272	EDA	a fast process-variation-aware mask optimization algorithm with a novel intensity modeling	2017	-6.615849403961049	12.034848513586098	2811299
2811285	EDA	power-gating-aware high-level synthesis	2008	-6.64386785758888	12.835545991362958	2811312
2811412	EDA	logic synthesis for reliability - an early start to controlling electromigration and hot carrier effects	1994	-6.013379132846457	12.724578562230688	2811439
2811510	EDA	post-layout redundant wire insertion for fixing min-delay violations	2013	-6.363884383180919	11.883455460890575	2811537
2811550	EDA	near-optimal node selection procedure for aging monitor placement	2018	-6.277415187893976	12.155563435186078	2811577
2811652	EDA	recovery modeling of negative bias temperature instability (nbti) for spice-compatible circuit aging simulators	2014	-5.450913638846734	12.640344314340824	2811679
2811761	EDA	a gated clock scheme for low power scan-based bist	2001	-5.936717228759037	12.394958263401287	2811788
2811767	EDA	effective heuristics for timing driven constructive placement	1997	-7.08126177450416	11.657030280016446	2811794
2811949	EDA	on design for iddq-based diagnosability of cmos circuits using multiple power supplies	2005	-5.472813421761596	11.497156692714093	2811976
2812446	EDA	placement: hot or not?	2012	-5.3547563983437945	12.094408259023314	2812473
2812817	EDA	an algorithm for power estimation in switched-capacitor circuits	1996	-6.827965017228025	12.282630385905314	2812844
2812886	EDA	low power memory built in self test address generator using clock controlled linear feedback shift registers	2014	-6.699219207970003	13.102189981748573	2812913
2813008	EDA	statistical analysis and process variation-aware routing and skew assignment for fpgas	2008	-5.6744435396084985	12.835464238445068	2813035
2813342	Arch	on-chip inductance in x architecture enabled design	2007	-6.484624003432276	12.911430785859075	2813369
2813477	EDA	iterative-constructive standard cell placer for high speed and low power	2006	-6.839817518598036	11.86656600031461	2813504
2814425	EDA	synthesis of i/sub ddq/-testable circuits: integrating built-in current sensors	1995	-5.9113627867440774	11.3434864714815	2814452
2815321	EDA	area-aware decomposition for single-electron transistor arrays	2016	-6.818387268458933	11.937157327066565	2815348
2815731	EDA	application-specific worst case corners using response surfaces and statistical models	2004	-6.6101144491997825	11.976307273412221	2815758
2816064	Crypto	wake-up protocols for controlling current surges in mtcmos-based technology	2005	-6.97698338194371	12.719438944334	2816091
2816168	HCI	reducing scan shifts using folding scan trees	2003	-5.683520396713852	11.333078778004724	2816195
2816898	EDA	obstacle-aware clock-tree shaping during placement	2012	-6.715526000637925	11.8689506954888	2816925
2816900	EDA	assessment of circuit optimization techniques under nbti	2013	-5.378902696053216	12.940873033889616	2816927
2817213	EDA	a clustering based area i/o planning for flip-chip technology	2004	-6.625609103755346	12.107149944962954	2817240
2817293	EDA	an investigation of binary cla and ripple cmos adder designs	1994	-7.003394320707662	12.979940396798684	2817320
2817324	EDA	bayesian model fusion: large-scale performance modeling of analog and mixed-signal circuits by reusing early-stage data	2013	-6.477926096885146	12.05914410808459	2817351
2817797	EDA	pvt2: process, voltage, temperature and time-dependent variability in scaled cmos process	2018	-6.429399751082874	13.150506631278569	2817824
2817898	EDA	a compact layout technique to minimize high frequency switching effects in high speed circuits	2001	-6.450683850269521	12.137555339048385	2817925
2817916	Robotics	multilevel statistical process control of asynchronous multi-stream processes in semiconductor manufacturing	2010	-6.2651022519740796	12.016357145048499	2817943
2818703	EDA	heterogeneous chip power delivery modeling and co-synthesis for practical 3dic realization	2017	-6.432511664062723	12.672204191872055	2818730
2818979	EDA	3d-ic bisr for stacked memories using cross-die spares	2012	-5.615879072245401	12.572272546626875	2819006
2819010	EDA	standard cell characterization considering lithography induced variations	2006	-6.148561567585652	12.682044921852574	2819037
2819471	EDA	timing optimization on routed designs with incremental placement and routing characterization	2000	-6.968311361938043	11.89706151963742	2819498
2820090	EDA	inconsistent fail due to limited tester timing accuracy	2008	-5.31732915396476	11.391152887292373	2820117
2820549	EDA	statistical timing and power analysis of vlsi considering non-linear dependence	2014	-6.635081470719454	12.197609706532473	2820576
2821091	EDA	synthesis and analysis of design-dependent ring oscillator (ddro) performance monitors	2014	-5.992435057433736	12.938025946238438	2821118
2821252	EDA	framework for selective flip-flop replacement for soft error mitigation	2015	-5.336819323927225	13.062060525191145	2821279
2821823	EDA	scalable methods for analyzing the circuit failure probability due to gate oxide breakdown	2012	-6.167094598068148	12.712714795683034	2821850
2822056	EDA	analog circuit sizing using adaptive worst-case parameter sets	2002	-6.311315008501219	11.53674409337068	2822083
2822458	EDA	performances improvement of fpga using novel multilevel hierarchical interconnection structure	2006	-7.059481167078992	11.445717506564936	2822485
2823230	EDA	non-invasive pre-bond tsv test using ring oscillators and multiple voltage levels	2013	-5.6806727356801385	12.560671797490434	2823257
2823254	EDA	fitting standard cell performance to generalized lambda distributions	2011	-6.345083566935296	12.141040217279425	2823281
2823265	EDA	a scan shifting method based on clock gating of multiple groups for low power scan testing	2015	-5.8182214046119105	11.824707721470439	2823292
2823625	EDA	a low power based system partitioning and binding technique for multi-chip module architectures	1997	-5.497357408044381	12.428847231669508	2823652
2823665	EDA	minimum implant area-aware placement and threshold voltage refinement	2016	-7.062053859987183	11.975073492644059	2823692
2824036	EDA	through-silicon-via management during 3d physical design: when to add and how many?	2010	-6.862214387877168	12.26373765706672	2824063
2824081	EDA	automated, inter-macro channel space adjustment and optimization for faster design closure	2017	-6.959493361856556	11.800453333876188	2824108
2824445	EDA	synthesis of reversible synchronous counters	2011	-6.769341154885312	11.373722559131606	2824472
2824597	EDA	mh4 : multiple-supply-voltages aware high-level synthesis for high-integrated and high-frequency circuits for hdr architectures	2012	-5.974186814996163	11.889142799857721	2824624
2824663	EDA	transistor placement and interconnect algorithms for leaf cell synthesis	1990	-7.156953709268272	11.55811451119672	2824690
2824959	EDA	global delay optimization using structural choices	2010	-6.245591980238137	11.695926641836802	2824986
2825191	EDA	a network-flow based pin-count aware routing algorithm for broadcast electrode-addressing ewod chips	2010	-7.129044582759362	11.971727794967645	2825218
2825223	EDA	atpg for noise-induced switch failures in domino logic	2003	-5.67062249562051	12.441000072169759	2825250
2825438	EDA	buffer sizing for crosstalk induced delay uncertainty	2004	-6.450041586458233	13.0244172736238	2825465
2825663	EDA	progressive random access scan: a simultaneous solution to test power, test data volume and test time	2005	-5.655960538589974	11.708825378137796	2825690
2825719	EDA	efficiently analyzing the impact of aging effects on large integrated circuits	2012	-5.711574288746986	12.882346414765966	2825746
2825799	EDA	novel design methodology for short-channel mosfet analog circuits	2003	-6.34116065878387	12.57257920519667	2825826
2826454	EDA	a practical method for selecting partial scan flip-flops for large circuits	1997	-5.659394088891017	11.377154273179267	2826481
2826753	EDA	bounding switching activity in cmos circuits using constraint resolution	1996	-6.381941015522282	11.442910410854347	2826780
2826971	EDA	concurrent testing of vlsi circuits using conservative logic	1990	-5.45832413822759	11.472484761464226	2826998
2827386	EDA	power-safe test application using an effective gating approach considering current limits	2011	-5.900300279607142	11.75345669847289	2827413
2827626	EDA	statistical modeling of glitching effects in estimation of dynamic power consumption	2014	-5.84365278536459	12.144836026366837	2827653
2827648	EDA	transistor sizing for load balance of multiple paths in dynamic cmos for timing optimization	2007	-6.9113716870497415	12.595140036560712	2827675
2828219	Vision	wire length distribution model for system lsi	2005	-6.427654280128985	12.810473188583927	2828246
2828431	EDA	closed form solutions to simultaneous buffer insertion/sizing and wire sizing	1997	-7.048325817086057	11.79464769946179	2828458
2828783	EDA	thermal-aware cell and through-silicon-via co-placement for 3d ics	2011	-6.6289123489689015	12.859977425204544	2828810
2829541	EDA	leakage power driven behavioral synthesis of pipelined datapaths	2005	-6.7032285014235065	12.445209717548448	2829568
2829916	EDA	non-parametric statistical static timing analysis: an ssta framework for arbitrary distribution	2008	-6.5920636957390295	11.804249775756944	2829943
2830647	EDA	low power test set embedding based on phase shifters	2003	-6.273658121892722	11.465800398507445	2830674
2830719	EDA	hazard-aware statistical timing simulation and its applications in screening frequency-dependent defects	2005	-5.880749420610827	11.832143129869134	2830746
2831610	EDA	an efficient estimation method of dynamic power dissipation on vlsi interconnects	2006	-6.5424019993235305	12.706536112357556	2831637
2831618	EDA	investigation and comparison of thermal distribution in synchronous and asynchronous 3d ics	2009	-6.180988084875258	13.18408612035855	2831645
2831888	Logic	designing ternary quantum-dot cellular automata logic circuits based upon an alternative model	2018	-6.231025652267514	12.43384862814782	2831915
2831924	EDA	design automation flow for voltage adaptive optimum granularity lithe for sequential circuits	2013	-6.807425392082963	12.759081604455421	2831951
2832727	EDA	fine-grained power gating of datapath using fsm	2011	-6.253231858340678	12.909077016422215	2832754
2833360	EDA	examining timing path robustness under wide-bandwidth power supply noise through multi-functional-cycle delay test	2014	-5.974025635386875	12.315895544910916	2833387
2833474	EDA	fast clock scheduling and an application to clock tree synthesis	2017	-5.93592859795163	12.443290124312556	2833501
2834052	EDA	clock routing for structured asics with via-configurable fabrics	2010	-6.959385096277761	11.702956660531076	2834079
2834308	EDA	an effective dfm strategy requires accurate process and ip pre-characterization	2005	-5.8726250424424995	12.39887993713267	2834335
2834312	EDA	on design of test structures for lithographic process corner identification	2011	-5.490266287430174	12.22380003661664	2834339
2834906	EDA	heuristic power/ground network and floorplan co-design method	2008	-6.982516925003003	11.704303021616314	2834933
2835276	Robotics	uncertainty in dll deskewing schemes	2012	-5.9059576954164745	12.371690506275918	2835303
2835767	EDA	slow write driver faults in 65nm sram technology: analysis and march test solution	2007	-5.32450911090105	12.583882964333911	2835794
2835793	EDA	exploiting setup–hold-time interdependence in static timing analysis	2007	-6.576212890895377	11.957388446968714	2835820
2835836	EDA	a yield improvement methodology based on logic redundant repair with a repairable scan flip-flop designed by push rule	2010	-5.472144366215193	12.143662477789016	2835863
2836008	HPC	analysis of non-uniform temperature-dependent interconnect performance in high performance ics	2001	-6.1734446524754985	13.02812104020012	2836035
2836802	EDA	test cost reduction for soc using a combined approach to test data compression and test scheduling	2007	-5.356061127125937	11.69712451199132	2836829
2836836	EDA	interconnect estimation for fpgas	2006	-6.75437234361722	11.943203995630656	2836863
2836877	Logic	an effective bist scheme for arithmetic logic units	1997	-5.496487482490372	11.861204948571865	2836904
2836925	EDA	exploiting multi-cycle false paths in the performance optimization of sequential circuits	1992	-5.721355785263102	11.709417511987336	2836952
2837377	EDA	glitch analysis and reduction in register transfer level.	1996	-6.081423894882377	12.662890665859036	2837404
2837422	Metrics	truncation error analysis of mtbf computation for multi-latch synchronizers	2012	-6.155511056557884	12.286478405617276	2837449
2837471	EDA	novel c-element based error detection and correction method combining time and area redundancy	2015	-5.3518831349154645	12.354370623374171	2837498
2838781	EDA	cosmos: a continuous optimization approach for maximum power estimation of cmos circuits	1997	-6.641243391999514	11.694458449236254	2838808
2839154	Theory	modeling and characterization of thermally induced skew on clock distribution networks of nanometric ics	2013	-5.5290468536364505	12.79287049826818	2839181
2839163	EDA	variable-duty-cycle scheduling in double-edge-triggered flip-flop-based high-level synthesis	2011	-6.599867106349232	12.504677624560266	2839190
2839308	EDA	statistical electromigration analysis of a chip with the consideration of a within-die temperature map	2013	-5.960622126654539	12.472483185442282	2839335
2839503	EDA	technique for accurate power and energy measurement with the computer-aided design tools	2008	-6.048098760522957	12.851428279490086	2839530
2839518	EDA	stochastic testing simulator for integrated circuits and mems: hierarchical and sparse techniques	2014	-6.218888220117682	12.09364255948168	2839545
2839578	EDA	comprehensive electro-thermal(et) analysis with considering et coupling	2011	-6.154847313689184	13.135658630698755	2839605
2839657	EDA	3d floorplanning with thermal vias	2006	-6.81598759037364	12.374973088911318	2839684
2840601	EDA	a placement-aware soft error rate estimation of combinational circuits for multiple transient faults in cmos technology	2018	-5.885125597210206	13.196059504097269	2840628
2840715	EDA	analog performance prediction based on archimedean copulas generation algorithm	2011	-5.9481788615460625	11.482801418817928	2840742
2841668	EDA	physical optimization for fpgas using post-placement topology rewriting	2009	-6.2581445050417885	11.326692750832903	2841695
2841672	EDA	a genetic algorithm based heuristic technique for power constrained test scheduling in core-based socs	2007	-6.607629599119371	11.551110465173714	2841699
2842781	EDA	an integrated logical and physical design flow for deep submicron circuits	1999	-7.00039390186659	11.503870190511787	2842808
2843057	EDA	optimization of latency insensitive systems through back pressure minimization	2015	-7.170672741243949	11.426766320800596	2843084
2843097	EDA	post-silicon timing characterization by compressed sensing	2008	-6.071820172287098	11.542280123317303	2843124
2843119	EDA	accurate estimation and modeling of total chip leakage considering inter- & intra-die process variations	2005	-6.501578230541121	12.793440156917105	2843146
2843746	EDA	statistical analysis of circuit timing using majorization	2009	-6.324612477443826	12.21348692538898	2843773
2844434	EDA	configurable multi-product floorplanning	2010	-6.2915687015685675	11.811239309290526	2844461
2844994	EDA	the 1:10 phased demultiplexer circuit	2004	-7.047263402063288	12.668667376618581	2845021
2845027	EDA	dynamic power estimation using the probabilistic contribution measure (pcm)	1999	-6.396886297845482	12.469403890539336	2845054
2845372	SE	crosstalk induced fault analysis and test in drams	2006	-5.626356736524994	12.671988126193805	2845399
2845859	EDA	embedded tutorial: modeling parasitic coupling effects in reliability verification	2002	-5.49444235307687	12.859031757345464	2845886
2846327	EDA	post-silicon skew tuning algorithm utilizing setup and hold timing tests	2012	-6.488320134011817	12.21925469887134	2846354
2846590	EDA	robust sat-based search algorithm for leakage power reduction	2002	-6.886999265894993	12.45505402233734	2846617
2846695	EDA	towards process variation-aware power gating	2012	-6.0733046772931925	13.183543080998296	2846722
2847530	EDA	multiple-parameter cmos ic testing with increased sensitivity for i_ddq	2000	-6.1566118937530145	13.188400548529518	2847557
2847674	EDA	statistical model of nbti and reliability simulation for analogue circuits	2012	-5.942634872420085	12.478274890100346	2847701
2848289	EDA	a balanced-mesh clock routing technique using circuit partitioning	1996	-7.174243568867197	11.733925433415791	2848316
2848517	EDA	double patterning technology friendly detailed routing	2008	-7.1593003528869215	11.637618659379466	2848544
2848715	ML	timing analysis with compact variation-aware standard cell models	2009	-6.490839055035107	12.184535189807812	2848742
2848845	EDA	circuit optimization via adjoint lagrangians	1997	-7.19267713283779	11.704136028468302	2848872
2849056	EDA	quality determination for gate delay fault tests considering three-state elements	1999	-5.4749436261783755	11.413816284968707	2849083
2849227	EDA	statistical timing analysis using kernel smoothing	2007	-6.576990754690237	12.023124394970653	2849254
2850033	EDA	an integrated approach to realistic worst-case design optimization of mos analog circuits	1992	-6.525989476336774	11.499108678713933	2850060
2850509	EDA	analysis of the impact of bus implemented edcs on on-chip ssn	2006	-6.3038584304783765	13.008586192171402	2850536
2850516	EDA	on guaranteeing capture safety in at-speed scan testing with broadcast-scan-based test compression	2013	-5.5113378951623515	11.6995680190954	2850543
2852149	EDA	process-induced skew reduction in nominal zero-skew clock trees	2006	-6.731353881787696	12.430566987956846	2852176
2852527	EDA	low-cost and high-reduction approaches for power droop during launch-on-shift scan-based logic bist	2016	-5.759337823790608	11.39849808810628	2852554
2852826	EDA	concurrently testable fpga design for molecular qca using conservative reversible logic gate	2009	-6.076639432728206	12.671625353708842	2852853
2853391	EDA	exploiting regularity for low-power design	1996	-6.4826962875861645	12.625794589110331	2853418
2853573	EDA	a timing-driven soft-macro resynthesis method in interaction with chip floorplanning	1999	-5.896559489990769	11.581564917334214	2853600
2853648	ECom	semipermanent storage by capacitive coupling	1961	-5.673266225397004	12.621586000938187	2853675
2853894	DB	measuring the distribution of metastable upsets over time	2015	-5.491605271968568	12.199840692072	2853921
2854027	EDA	soc tam design to minimize test application time	2015	-6.177521830707801	12.210541013632989	2854054
2854614	EDA	probabilistic analysis of electronic systems via adaptive hierarchical interpolation	2017	-6.354104442572669	11.492642248962538	2854641
2854991	EDA	layout-aware rf circuit synthesis driven by worst case parasitic corners	2005	-6.850825364510911	11.784135026779639	2855018
2855147	EDA	two-stage physical synthesis for fpgas	2005	-6.344781199900247	11.615914851909215	2855174
2855463	EDA	efficient selection and analysis of critical-reliability paths and gates	2012	-5.907791843722008	12.91960147995833	2855490
2855731	EDA	expected current distributions for cmos circuits	1996	-6.715017429858109	12.299159348990825	2855758
2855856	EDA	discharge-path-based antenna effect detection and fixing for x-architecture clock tree	2012	-6.988811608382057	12.322753605862848	2855883
2858394	EDA	detectability of internal bridging faults in scan chains	2009	-5.514319842144018	12.405817580541921	2858421
2858751	EDA	structural tests of slave clock gating in low-power flip-flop	2011	-5.6856284660640455	11.722870518272568	2858778
2859224	EDA	efficient smart sampling based full-chip leakage analysis for intra-die variation considering state dependence	2009	-6.5984422960699725	12.396249769313664	2859251
2860026	EDA	fast substrate noise aware floorplanning for mixed signal soc designs	2008	-6.581239580694627	11.910474045527074	2860053
2860941	Arch	measuring deep metastability	2006	-5.760645454726628	11.945251536446268	2860968
2861204	EDA	test point insertion for rsfq circuits	2017	-5.317221781055931	12.44435224729734	2861231
2861838	Embedded	mtbf estimation in coherent clock domains	2013	-5.6341022967356995	12.384932948032306	2861865
2861989	EDA	yield estimation via multi-cones	2012	-6.2265959894439815	11.97102558825592	2862016
2862516	EDA	an on-the-fly parameter dimension reduction approach to fast second-order statistical static timing analysis	2009	-6.7918727494487605	11.921535545900044	2862543
2862875	EDA	power optimization for fpga look-up tables	1997	-6.970473227541852	12.766898648923647	2862902
2863618	EDA	folm-planner: a new floorplanner with a frame overlapping floorplan model suitable for sog (sea-of-gates) type gate arrays	1990	-7.103259361114888	11.820993305972529	2863645
2864190	EDA	an arithmetic structure for test data horizontal compression	2004	-5.725740588122183	11.447054378420244	2864217
2864444	EDA	defining statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations	2005	-6.466973698585385	11.895371964580518	2864471
2864621	EDA	efficient statistical model checking of hardware circuits with multiple failure regions	2014	-6.495716878597519	12.106141674429873	2864648
2864988	EDA	fast process variation analysis in nano-scaled technologies using column-wise sparse parameter selection	2014	-6.631319060646415	12.040612227751591	2865015
2865298	EDA	mixed. ptl/static logic synthesis using genetic algorithms for low-power applications	2002	-6.9904250353151784	12.8580247066384	2865325
2865472	EDA	logic masking for set mitigation using approximate logic circuits	2012	-5.391207291566171	12.234562148553195	2865499
2866177	EDA	adaptive wire adjustment for bounded skew clock distribution network	2003	-7.075838448058207	11.861983622083256	2866204
2866248	EDA	swift: switch-level fault simulation on gpus	2019	-5.579428561043823	12.51451068346756	2866275
2866340	EDA	fault models and test methods for subthreshold srams	2013	-5.3634985922633165	12.847338926057812	2866367
2866494	EDA	area-driven decoupling capacitance allocation in noise-aware floorplan for signal integrity	2007	-6.833539651323688	12.28774402731111	2866521
2867135	EDA	accurate prediction of detailed routing congestion using supervised data learning	2014	-7.0341329177263985	11.54378360080726	2867162
2867485	EDA	design space re-engineering for power minimization in modern embedded systems	2006	-6.918987848611093	12.427092063990493	2867512
2867500	EDA	combining low-power scan testing and test data compression for system-on-a-chip	2001	-5.76452915520391	11.667077782479089	2867527
2868078	EDA	improved low power full scan bist	2007	-5.928287850811559	11.643073594575107	2868105
2868315	EDA	enhancing delay fault coverage through low power segmented scan	2006	-5.5736673202534295	11.78596189683059	2868342
2868397	EDA	defect-tolerant n2-transistor structure for reliable nanoelectronic designs	2009	-5.5661890630621835	12.52956027515792	2868424
2868683	EDA	ilp-based modulo scheduling and binding for register minimization	2018	-6.638545732586852	12.185246439151607	2868710
2869024	EDA	performance and power aware buffered tree construction	2006	-6.228918868212098	13.180204324305198	2869051
2869246	EDA	a technique for logic fault diagnosis of interconnect open defects	2000	-5.317563200134705	12.139045300294171	2869273
2869601	EDA	automated design of self-adjusting pipelines	2008	-6.797775942630827	11.95901144916775	2869628
2869659	EDA	topology/floorplan/pipeline co-design of cascaded crossbar bus	2009	-6.315580445372615	12.954262676340274	2869686
2870062	EDA	on-chip codeword generation to cope with crosstalk	2014	-6.438674879122697	11.839698543070154	2870089
2870447	EDA	a novel method for fast identification of peak current during test	2012	-6.166352970352138	12.324005006654493	2870474
2870459	EDA	simple and systematic design of fa cell using k map	2005	-6.512928766720494	12.411828016960248	2870486
2870731	EDA	congestion-driven w-shape multilevel full-chip routing framework	2006	-7.198579630684828	11.525786886613627	2870758
2870814	EDA	a layout-based schematic method for very high-speed cmos cell design	1999	-6.863492844616095	12.676339339442348	2870841
2870838	EDA	masking timing errors on speed-paths in logic circuits	2009	-5.4571813225983234	13.106887356058152	2870865
2870930	EDA	power-aware slack distribution for hierarchical vlsi design	2005	-5.874782036693072	12.502145429378672	2870957
2871042	EDA	design time body bias selection for parametric yield improvement	2010	-6.4577986705818855	12.214643023358262	2871069
2871161	EDA	issues in model reduction of power grids	2005	-5.7723687784066255	12.498665220305087	2871188
2871521	EDA	multi-valued logic mapping of resistive short and open delay-fault testing in deep sub-micron technologies	2009	-5.475203362482006	11.358457840493722	2871548
2871626	EDA	an accurate sparse matrix based framework for statistical static timing analysis	2006	-6.725264151571387	11.722387431546366	2871653
2871989	EDA	non-quasi-static modeling/implementation of bjt current crowding for seminumerical mixed-mode device/circuit simulation	1992	-6.417572524624497	12.105856261523625	2872016
2872004	Robotics	a design procedure for oscillator-based hardware random number generator with stochastic behavior modeling	2010	-6.177716836050793	12.240269002047697	2872031
2872081	EDA	scan architecture with align-encode	2008	-5.774044867556312	11.487648723109784	2872108
2873073	EDA	table-lookup methods for improved performance-driven routing	1998	-6.9867428008845485	11.985997277485867	2873100
2873292	EDA	fast predictive useful skew methodology for timing-driven placement optimization	2017	-7.090252008510543	11.746485393268692	2873319
2873760	EDA	is iddq testing not applicable for deep submicron vlsi in year 2011?	2000	-5.690438951068418	12.111835155083735	2873787
2874475	EDA	an analytical model for delay and crosstalk estimation with application to decoupling	2000	-7.040653975932652	12.879231517830926	2874502
2874964	EDA	mcpower: a monte carlo approach to power estimation	1992	-5.6474642588796975	11.752192432753198	2874991
2875232	EDA	efficient on-line module-level wake-up scheduling for high performance multi-module designs	2012	-6.862190349714062	12.779073756706145	2875259
2875356	EDA	a systematic method for approximate circuit design using feature selection	2018	-5.430666607069882	12.882129205533463	2875383
2875374	EDA	high-level synthesis with pin constraints for multiple-chip designs	1992	-5.653774281488624	11.369358555814829	2875401
2875743	EDA	bonnplace: a self-stabilizing placement framework	2015	-7.185328364808796	11.509465020275726	2875770
2875763	EDA	scan-chain partition for high test-data compressibility and low shift power under routing constraint	2009	-5.906675412220847	11.325215676388485	2875790
2876573	EDA	full-chip signal interconnect analysis for electromigration reliability	2000	-5.603870322437307	12.829985019947307	2876600
2876920	EDA	a sensitivity analysis of low-power repeater insertion	2005	-6.980257007893722	12.07275311350323	2876947
2877244	EDA	rip: an efficient hybrid repeater insertion scheme for low power	2005	-6.744336699327241	11.576944075025391	2877271
2877616	EDA	compact and power efficient mos-ndr muller c-elements	2012	-7.156979803023192	12.75230802254211	2877643
2877690	EDA	logic gates in the routing network of fpgas (abstract only)	2015	-6.850206129220084	12.691132559360586	2877717
2878000	Robotics	systematic memory test generation for dram defects causing two floating nodes	2003	-5.325886616788439	12.331370892138928	2878027
2878451	EDA	stability and scalability in global routing	2011	-7.144635858804313	11.785302285744198	2878478
2878453	EDA	two effective methods to mitigate soft error effects in sram-based fpgas	2010	-5.363600175784408	12.48414281772891	2878480
2878754	EDA	a switch-level timing verifier for digital mos vlsi	1985	-5.5937631327069575	11.472832342628756	2878781
2878884	EDA	saferesynth: a new technique for physical synthesis	2008	-5.970292598457768	11.999096325309505	2878911
2879447	HCI	power-aware multi-chains encoding scheme for system-on-a-chip in low-cost environment	2011	-5.580127239682947	11.591728307510865	2879474
2880413	EDA	iccad-2012 cad contest in design hierarchy aware routability-driven placement and benchmark suite	2012	-6.7827879817814	11.733177152331155	2880440
2880509	EDA	probabilistic error models for machine learning kernels implemented on stochastic nanoscale fabrics	2016	-6.526915755573167	12.25595425907533	2880536
2881006	EDA	variable-latency design by function speculation	2009	-5.3153193770107965	11.5880922228951	2881033
2881076	EDA	synthesis and implementation of active mode power gating circuits	2010	-6.641119101327593	13.188959994064724	2881103
2882086	EDA	efficient spatial variation modeling via robust dictionary learning	2016	-6.6496361059729185	11.947099286884177	2882113
2882145	EDA	a built-in supply current test circuit for electrical interconnect tests of 3d ics	2014	-5.343221282678417	12.333366574253366	2882172
2882515	Arch	accurate energy dissipation and thermal modeling for nanometer-scale buses	2005	-6.43578986136773	13.048851110061381	2882542
2882846	EDA	pattern-matching-based x-architecture zero-skew clock tree construction with x-flip technique and via delay consideration	2011	-7.103614709148023	12.092457107223074	2882873
2883026	HCI	ate-amenable test data compression with no cyclic scan registers	2003	-5.8837337855876335	11.592455076689815	2883053
2883440	EDA	faar: a router for field-programmable analog arrays	1999	-6.934058984748328	12.013786846534831	2883467
2883788	EDA	concurrent sizing, vdd and vth assignment for low-power design	2004	-6.579442843164798	13.077115076107251	2883815
2884301	EDA	fast incremental link insertion in clock networks for skew variability reduction	2006	-7.032448914429295	12.11598494566396	2884328
2884425	EDA	bayesian fault diagnosis of rf circuits using nonparametric density estimation	2010	-6.121591508523202	11.733964666929953	2884452
2885289	EDA	accelerating electromigration aging for fast failure detection for nanometer ics	2018	-5.927358933225476	13.038716682493815	2885316
2885587	EDA	a cmos resizing methodology for analog circuits	2009	-6.446663146803727	11.749433852910904	2885614
2885721	EDA	sensitivity-based modeling and methodology for full-chip substrate noise analysis	2004	-6.357119530929032	12.272574275302064	2885748
2885923	EDA	statistical path tracing in timing graphs	2016	-6.302141979724613	11.510429914339001	2885950
2886323	Robotics	a method for linking process-level variability to system performances	2000	-5.836124575019416	12.720671133011976	2886350
2886985	EDA	incorporating the role of stress on electromigration in power grids with via arrays	2017	-5.960133327447594	12.785691411787472	2887012
2887060	EDA	scan chain adaptation through eco	2016	-5.572791153422386	11.91847359428164	2887087
2887590	EDA	gate-level modelling of nbti-induced delays under process variations	2016	-6.043907439304317	12.910483145457116	2887617
2887703	EDA	towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures	2013	-6.9827449490765465	11.615229537613358	2887730
2887825	Arch	spatial and temporal scheduling of clock arrival times for ir hot-spot mitigation, reformulation of peak current reduction	2017	-6.909958881518581	12.680512097741511	2887852
2888559	EDA	a novel resource sharing model and high-level synthesis for delay variability-tolerant datapaths	2010	-6.339070124910196	12.207923922771414	2888586
2889516	EDA	a new scan architecture for both low power testing and test volume compression under soc test environment	2008	-5.941608610057237	11.536118213645524	2889543
2889538	EDA	flare reduction in euv lithography by perturbation of wire segments	2015	-7.010841866977358	12.167440584418022	2889565
2890757	EDA	variability in multistage synchronizers	2015	-6.00879727982137	12.59284320777022	2890784
2891071	Arch	full-chip analysis of unintentional forward biased diodes	2011	-5.684573097246068	12.57197997267105	2891098
2891757	EDA	majority logic gate synthesis approaches for post-cmos logic circuits: a review	2014	-5.943183619711732	13.079223825697815	2891784
2892263	EDA	a comprehensive tcam test scheme: an optimized test algorithm considering physical layout and combining scan test with at-speed bist design	2009	-5.905955521175534	12.191890077285732	2892290
2892325	Arch	high speed probabilistic adder for signal processing subsystems	2014	-6.971566953184428	13.051022954717428	2892352
2892331	EDA	fast thermal simulation using systemc-ams	2016	-6.113166049950081	12.559383328758955	2892358
2892630	EDA	a fast and retargetable framework for logic-ip-internal electromigration assessment comprehending advanced waveform effects	2016	-5.427344085787982	12.503787327184455	2892657
2892792	Robotics	a compact low-power nonvolatile flip-flop using domain-wall-motion-device-based single-ended structure	2014	-5.380821554985249	12.609565684745496	2892819
2892857	EDA	a cad tool for system-on-chip placement and routing with free-space optical interconnect	2002	-5.8841278485417625	12.880105396761794	2892884
2893149	EDA	power-aware test planning in the early system-on-chip design exploration process	2006	-5.416487203957222	12.861122078102813	2893176
2893210	EDA	refining switching window by time slots for crosstalk noise calculation	2002	-6.611465196044325	11.930266292462786	2893237
2893453	EDA	a skew-normal canonical model for statistical static timing analysis	2016	-6.8958422965888015	12.02894054066295	2893480
2893677	EDA	systematic analyses for latching probability of single-event transients	2014	-6.149967669369542	12.941180462004215	2893704
2893994	EDA	generating current constraints to guarantee rlc power grid safety	2017	-6.609294260283217	12.220466079649494	2894021
2894202	EDA	adamin: automated, accurate macromodeling of digital aggressors for power and ground supply noise prediction	2005	-6.126154686262053	12.088712226007885	2894229
2895216	EDA	fast and accurate thermal modeling and optimization for monolithic 3d ics	2014	-5.941087899222943	13.17268652240934	2895243
2895230	EDA	synthesis and optimization of threshold logic networks with application to nanotechnologies	2004	-7.108235957249637	13.06442957217212	2895257
2895374	EDA	clock period constrained minimal buffer insertion in clock trees	1994	-6.990751166452773	11.867146333658589	2895401
2895730	EDA	a layout-aware analog synthesis procedure inclusive of dynamic module geometry selection	2008	-6.7730289774029675	12.42671190407424	2895757
2896194	EDA	behavioral synthesis of area-efficient testable designs using interaction between hardware sharing and partial scan	1995	-5.809019499263518	11.404106279767133	2896221
2896702	EDA	design of hierarchical cellular automata for on-chip test pattern generator	2002	-5.869239217790443	11.82419681679525	2896729
2896951	EDA	rf calibration of on-chip dft chain by dc stimuli and statistical multivariate regression technique	2015	-5.555502505774013	12.072812351562536	2896978
2897471	EDA	spare-cell-aware multilevel analytical placement	2009	-6.907120349343437	11.799641648876136	2897498
2897651	EDA	an mos digital network model on a modified thevenin equivalent for logic simulation	1984	-5.801203289990072	11.575063555278222	2897678
2897748	EDA	fast and near-optimal timing-driven cell sizing under cell area and leakage power constraints using a simplified discrete network flow algorithm	2013	-7.157369184811357	11.428219165572598	2897775
2897786	EDA	architecture and implementation of a truly parallel ate capable of measuring pico ampere level current	2011	-5.495185828464423	12.930852817538094	2897813
2898081	EDA	maximum current estimation considering power gating	2001	-6.565327591427717	12.670238924369773	2898108
2898105	EDA	collaborative multiobjective global routing	2013	-7.045968134392493	11.72075840785472	2898132
2898532	EDA	aliasing error for a mask rom built-in self-test	1994	-5.565141415828296	11.778742987930059	2898559
2899092	DB	dynamic supply current waveform estimation with standard library information	2010	-5.64497166230637	12.526367814215686	2899119
2900649	EDA	fast test application technique without fast scan clocks	2000	-5.747664374462863	11.6795126642648	2900676
2900784	NLP	iddq testing: state of the art and future trends	1998	-5.4022146243337374	12.870955946390305	2900811
2901605	EDA	yield optimization for low power current controlled current conveyor	2012	-6.0812115806052045	13.200845695906914	2901632
2902297	EDA	optimal clocking of circular pipelines	1991	-6.8333816410802	11.979704733974181	2902324
2902485	EDA	accurate reliability evaluation and enhancement via probabilistic transfer matrices	2005	-5.943401963608985	11.36412765870508	2902512
2902799	Arch	design of special circuits using state-of-the-art reversible gates	2016	-7.104650859557383	13.021278050437626	2902826
2903663	EDA	validation analysis and test flow optimization of vlsi chip	2005	-5.879103363790422	11.605137878977928	2903690
2904025	EDA	hardening qdi circuits against transient faults using delay-insensitive maxterm synthesis	2014	-5.3186671674551915	12.511700486015172	2904052
2904554	EDA	efficient test application for rapid multi-temperature testing	2015	-5.4229045531651465	12.438566335162234	2904581
2904650	EDA	an iterative improvement algorithm for low power data path synthesis	1995	-6.905960071368231	12.277292514840633	2904677
2905183	EDA	an analytical approach to efficient circuit variability analysis in scaled cmos design	2012	-6.3724844176126885	12.801634050680926	2905210
2905573	EDA	formal sizing rules of cmos circuits	1991	-6.045974109235043	11.452332570187902	2905600
2906427	EDA	trading quality for compile time: ultra-fast placement for fpgas	1999	-6.858941844174432	11.370803831455627	2906454
2906688	EDA	variation aware guard -banding for soc static timing analysis	2010	-5.783919771647423	12.095608063723414	2906715
2906811	EDA	automated integration of dual-edge clocking for low-power operation in nanometer nodes	2017	-5.996609313164798	13.077368829870773	2906838
2907080	EDA	energy minimization using multiple supply voltages	1997	-6.889809112601004	12.492388405634953	2907107
2907354	EDA	stratified random sampling for power estimation	1996	-6.586643690312557	12.002852810125045	2907381
2907452	EDA	predictive technology model for nano-cmos design exploration	2006	-5.688927528716576	13.166898199193382	2907479
2908150	EDA	bacterial foraging driven exploration of multi cycle fault tolerant datapath based on power-performance tradeoff in high level synthesis	2015	-6.6913845664199085	12.403622680668486	2908177
2909051	EDA	on improving fpga routability applying multi-level switch boxes	2003	-7.095533541786696	11.323209652625053	2909078
2909245	EDA	an approach for reducing dynamic power consumption in synchronous sequential digital designs	2004	-7.005693116179646	12.24083951809079	2909272
2909644	EDA	on derating soft error probability based on strength filtering	2007	-5.787848253897812	12.592962883389248	2909671
2909746	EDA	defect-tolerant logic mapping for nanocrossbars based on two-dimensional sort	2010	-6.270173789594293	11.501591920867375	2909773
2909861	EDA	a fast retiming algorithm integrated with rewiring for flip-flop reductions	2011	-6.86981334918758	12.39288218551352	2909888
2909981	Arch	stuck-open fault leakage and testing in nanometer technologies	2009	-5.460947667676152	12.719088037785525	2910008
2911912	Arch	fabrication variations and defect tolerance for nanomagnet-based qca	2008	-5.4353128321260895	13.005322239104702	2911939
2912193	EDA	solo: a generator of efficient layouts from optimized mos circuit schematics	1988	-6.3024440193182185	11.637477296835225	2912220
2912529	EDA	rc interconnect synthesis-a moment fitting approach	1994	-6.751776274929672	12.175677732639794	2912556
2912660	EDA	spectral-based multi-way fpga partitioning	1995	-6.465330067912094	11.326628720423415	2912687
2912803	EDA	slack analysis in the system design loop	2008	-5.3880693397884	11.378444756307411	2912830
2912933	EDA	a new eco technology for functional changes and removing timing violations	2011	-6.800118801966278	11.80293035620099	2912960
2914735	EDA	accurate verification of rc power grids	2016	-6.520396285524035	11.938906517482092	2914762
2915291	EDA	kriging model combined with latin hypercube sampling for surrogate modeling of analog integrated circuit performance	2009	-6.656933493838255	11.935100620082908	2915318
2915338	EDA	an integrated data path optimization for low power based on network flow method	2001	-7.224874686075608	11.678875089595554	2915365
2915529	EDA	use of ssta tools for evaluating bti impact on combinational circuits	2014	-6.065269053185857	12.625701208024225	2915556
2916451	EDA	a re-design technique for datapath modules in error tolerant applications	2008	-5.340414730271935	12.286670489054472	2916478
2916766	EDA	high performance electrical driven hotspot detection solution for full chip design using a novel device parameter matching technique	2012	-5.9721800343896865	12.606625165380775	2916793
2917102	EDA	random walk guided decap embedding for power/ground network optimization	2008	-7.035982356034037	12.234886731062137	2917129
2917151	EDA	fast and accurate waveform analysis with current source models	2008	-6.354355792404816	12.327595508440213	2917178
2917317	EDA	capture-power-aware test data compression using selective encoding	2011	-5.449705773990238	11.424128337567648	2917344
2917544	EDA	pla-based regular structures and their synthesis	2003	-6.6225612757149825	11.477529915680867	2917571
2918020	Embedded	performance-driven synthesis in controller-datapath systems	1994	-6.58266976354837	11.770260410449188	2918047
2918975	EDA	guiding circuit level fault-tolerance design with statistical methods	2008	-5.341931370393311	13.101519536268757	2919002
2919043	EDA	standard cell and custom circuit optimization using dummy diffusions through sti width stress effect utilization	2007	-6.2343102891706135	13.112660551934367	2919070
2920071	EDA	understanding and minimizing ground bounce during mode transition of power gating structures	2003	-6.975038115004443	13.084505022287832	2920098
2920183	EDA	probabilistic simulation for reliability analysis of cmos vlsi circuits	1990	-5.861165462182464	11.887758820540988	2920210
2920229	EDA	correlated rare failure analysis via asymptotic probability evaluation	2017	-6.407061929216262	12.001221425638018	2920256
2920306	EDA	effective sampling method for statistical leakage analysis: hybrid sampling method	2017	-6.6173088933550925	12.292010928400902	2920333
2920459	EDA	a testability-aware low power architecture	2012	-5.373238606768787	12.471268727097707	2920486
2920973	EDA	new strategies for gridded physical design for 32nm technologies and beyond	2009	-5.481233072491946	12.977289615203636	2921000
2921085	EDA	energy/area/delay tradeoffs in the physical design of on-chip segmented bus architecture	2006	-5.90521949379723	12.828105488527699	2921112
2921175	EDA	stochastic behavioral modeling of analog/mixed-signal circuits by maximizing entropy	2013	-6.925336529168013	11.922459451014467	2921202
2921804	EDA	is wire tapering worthwhile?	1999	-6.99997115319158	12.035258897805948	2921831
2922005	EDA	a new approach for diagnosing bridging faults in logic designs	2017	-5.3810557924754026	11.334742669428008	2922032
2922300	EDA	reticle floorplanning of flexible chips for multi-project wafers	2005	-6.548117341037277	12.051395891607866	2922327
2922644	EDA	survey and evaluation of low-power flip-flops	2006	-5.3759167579595735	12.611734436279066	2922671
2922665	SE	detectability conditions for interconnection open defect	2000	-5.573647185113113	12.113226705347822	2922692
2922802	EDA	a fast non-monte-carlo yield analysis and optimization by stochastic orthogonal polynomials	2012	-6.7436350874773145	11.380504946454014	2922829
2923101	EDA	md-scan method for low power scan testing	2002	-5.390301166461773	12.243380801683054	2923128
2923444	EDA	speeding up pipelined circuits through a combination of gate sizing and clock skew optimization	1995	-6.6080414839094095	11.699603388222325	2923471
2923609	EDA	adaptive models for input data compaction for power simulators	1997	-6.3785975415526215	11.796548650354811	2923636
2923798	EDA	failure probability of a finfet-based sram cell utilizing the most probable failure point	2017	-6.0541891956005545	12.803037888507195	2923825
2923839	EDA	globally constrained locally optimized 3-d power delivery networks	2014	-7.0210625652388075	12.481514087250053	2923866
2923901	EDA	parametric yield driven resource binding in behavioral synthesis with multi-vth/vdd library	2010	-6.4170921952468385	12.864773601978586	2923928
2923940	EDA	analysis and minimization techniques for total leakage considering gate oxide leakage	2003	-6.538044820714334	13.200916509317004	2923967
2924090	EDA	a low-power, pulsed domino cmos 64-bit adder.	2010	-6.107103197227167	12.636994428229306	2924117
2924186	EDA	estimation of defect-free iddq in submicron circuits using switch level simulation	1998	-5.6063249013288585	12.065804721514015	2924213
2924239	EDA	wave pipelining using self reset logic	2006	-5.755294880209463	12.305332244444275	2924266
2925037	EDA	yield enhancement by tube redundancy in cnfet-based circuits	2010	-5.805963769997828	12.399315296673038	2925064
2925484	EDA	digital-compatible bist for analog circuits using transient response sampling	2000	-5.429495632577844	11.84176825021915	2925511
2925979	EDA	simultaneous gate and interconnect sizing for circuit-level delay optimization	1995	-6.7501373809270975	12.243740992992056	2926006
2926241	EDA	analogue fault modelling and simulation for supply current monitoring	1996	-5.340028747874055	11.727424803015618	2926268
2926642	EDA	variational delay metrics for interconnect timing analysis	2004	-6.671548173532273	12.50256960026727	2926669
2926727	EDA	reducing clock skew variability via crosslinks	2004	-7.0988069656389365	12.050848579173124	2926754
2927144	EDA	a thermal-driven test application scheme for pre-bond and post-bond scan testing of three-dimensional ics	2014	-6.026158822797838	12.357710291343624	2927171
2927958	EDA	performance optimization under rise and fall parameters	1999	-7.112834305481211	11.962282352461376	2927985
2928249	EDA	a fast parallel approach for common path pessimism removal	2015	-6.078381729181238	11.658194792728295	2928276
2928503	EDA	a new compression based approach for reconfiguration overhead reduction in virtex based rtr systems	2006	-5.855335447180119	11.434642803068352	2928530
2928620	EDA	activity packing in fpgas for leakage power reduction	2005	-6.513382153592982	12.768495828381564	2928647
2929487	EDA	an ilp based hierarchical global routing approach for vlsi asic design	2007	-7.032256119834983	11.663796658196995	2929514
2929719	EDA	multiple fault activation cycle tests for transistor stuck-open faults	2010	-5.465442021976919	11.630588920580768	2929746
2929914	EDA	lookup table based simulation and statistical modeling of sigma-delta adcs	2006	-6.344054527395643	12.176970780237028	2929941
2930299	EDA	an efficient yield optimization method using a two step linear approximation of circuit performance	1994	-6.634684339687009	11.57604728928638	2930326
2930318	EDA	realistic fault models and test procedures for multi-port srams	2001	-5.498375599114762	11.485945543465895	2930345
2930429	EDA	on average power dissipation and random pattern testability of cmos combinational logic networks	1992	-6.101496063785911	11.653506596842243	2930456
2930776	EDA	a new generalized row-based global router	1993	-7.173514390641463	11.679610014093866	2930803
2931186	EDA	tsv-based 3d-ic placement for timing optimization	2011	-6.954674321855199	12.098076572854474	2931213
2931218	EDA	on metrics for comparing routability estimation methods for fpgas	2002	-6.306264729525848	12.06265634717992	2931245
2931461	EDA	transition-time-relation based capture-safety checking for at-speed scan test generation	2011	-5.375872085189796	11.397920957625495	2931488
2931630	EDA	on the role of sequential circuits in stochastic computing	2017	-5.45067581595276	12.277904046560964	2931657
2931659	EDA	the case for power with test	2007	-5.813695696032322	12.624923449060125	2931686
2931744	EDA	on the error resiliency of combinational logic cells - implications for nano-based digital design	2013	-5.416309217798267	12.92280488145678	2931771
2931983	EDA	low power bist based on scan partitioning	2005	-5.715127394057237	11.426320088174377	2932010
2932359	EDA	pulsed activation: saving power for mixed-signal circuits	2001	-5.53597581928734	12.188074899341006	2932386
2932483	EDA	placement of 3d ics with thermal and interlayer via considerations	2007	-6.575337109592612	12.764749299136556	2932510
2932594	EDA	inverse gaussian distribution based timing analysis of sub-threshold cmos circuits	2015	-6.2707196800921805	12.801825050647345	2932621
2932659	EDA	a variation-aware constant-order optimization scheme utilizing delay detectors to search for fastest paths on fpgas	2008	-6.742367136280032	11.910839364269352	2932686
2933968	EDA	parasitic and mismatch modeling for optimal stack generation [in cmos]	2000	-6.942238676210092	11.982320853180614	2933995
2934161	EDA	probabilistic analysis of interconnect coupling noise	2003	-5.517571800475068	11.92618878023101	2934188
2934320	EDA	a 20ghz variability-aware robust, high-speed and low-power mos cml latch	2012	-5.444240856757308	12.273285597700555	2934347
2934562	EDA	macromap: a technology mapping algorithm for heterogeneous fpgas with effective area estimation	2008	-6.295524116985028	12.298729163692999	2934589
2935000	EDA	two fast methods for estimating the minimum standby supply voltage for large srams	2010	-6.622747367653791	12.517583614536008	2935027
