set ::env(PROJECT_NAME) ether_arp_1g
set ::env(DESIGN_TOP) ether_arp_1g
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/ether_arp_1g/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/ether_arp_1g/rtl/arp_responder.vhdl
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) OpenCores_designs
