

================================================================
== Vitis HLS Report for 'lz4CompressPart1_4096_8_s'
================================================================
* Date:           Fri Oct 31 14:49:01 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lz4CompressEngineRun
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  6.300 ns|     0.70 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158  |lz4CompressPart1_4096_8_Pipeline_lz4_divide  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 6 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.30>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lit_count_flag_loc = alloca i64 1"   --->   Operation 7 'alloca' 'lit_count_flag_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lit_count_loc = alloca i64 1"   --->   Operation 8 'alloca' 'lit_count_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %index, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] ( I:3.15ns O:3.15ns )   --->   "%index_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %index"   --->   Operation 10 'read' 'index_read' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] ( I:3.15ns O:3.15ns )   --->   "%input_size_4 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %input_size"   --->   Operation 12 'read' 'input_size_4' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln45 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %input_size_c, i32 %input_size_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:45->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 14 'write' 'write_ln45' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%index_1 = trunc i32 %index_read"   --->   Operation 15 'trunc' 'index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %lenOffset_Stream, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lit_outStream, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %boosterStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lenOffset_Stream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lit_outStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %max_lit_limit, void @empty_2, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %boosterStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.55ns)   --->   "%icmp_ln51 = icmp_eq  i32 %input_size_4, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:51->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 23 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %if.then2.i, void %lz4CompressPart1<4096, 8>.exit" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:51->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 24 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.15>
ST_2 : Operation 25 [1/1] ( I:3.15ns O:3.15ns )   --->   "%currentEncodedValue = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %boosterStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:63->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 25 'read' 'currentEncodedValue' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 26 [1/1] (2.55ns)   --->   "%sub_i = add i32 %input_size_4, i32 4294967295"   --->   Operation 26 'add' 'sub_i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%fence_ln68 = fence void @_ssdm_op_Fence, i32 %index, i32 %input_size, i32 %input_size_c, i32 %boosterStream, i32 4294967295, i32 %boosterStream, i64 %lenOffset_Stream, i8 %lit_outStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:68->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 27 'fence' 'fence_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (1.58ns)   --->   "%call_ln63 = call void @lz4CompressPart1<4096, 8>_Pipeline_lz4_divide, i32 %currentEncodedValue, i32 %input_size_4, i64 %lenOffset_Stream, i32 %sub_i, i32 %boosterStream, i8 %lit_outStream, i32 %lit_count_loc, i32 %lit_count_flag_loc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:63->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 28 'call' 'call_ln63' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 4.14>
ST_4 : Operation 29 [1/2] (4.14ns)   --->   "%call_ln63 = call void @lz4CompressPart1<4096, 8>_Pipeline_lz4_divide, i32 %currentEncodedValue, i32 %input_size_4, i64 %lenOffset_Stream, i32 %sub_i, i32 %boosterStream, i8 %lit_outStream, i32 %lit_count_loc, i32 %lit_count_flag_loc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:63->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 29 'call' 'call_ln63' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%fence_ln110 = fence void @_ssdm_op_Fence, i32 %boosterStream, i64 %lenOffset_Stream, i8 %lit_outStream, i32 4294967295, i64 %lenOffset_Stream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:110->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 30 'fence' 'fence_ln110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%lit_count_loc_load = load i32 %lit_count_loc"   --->   Operation 31 'load' 'lit_count_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%lit_count_flag_loc_load = load i32 %lit_count_flag_loc"   --->   Operation 32 'load' 'lit_count_flag_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (2.55ns)   --->   "%switch_ln110 = switch i32 %lit_count_loc_load, void %if.else43.i, i32 0, void %if.end49.i, i32 4096, void %if.end48.i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:110->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 33 'switch' 'switch_ln110' <Predicate = true> <Delay = 2.55>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%tmpValue = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %lit_count_loc_load, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:121->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 34 'bitconcatenate' 'tmpValue' <Predicate = (lit_count_loc_load != 0 & lit_count_loc_load != 4096)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end48.i"   --->   Operation 35 'br' 'br_ln0' <Predicate = (lit_count_loc_load != 0 & lit_count_loc_load != 4096)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.91>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%tmpValue_1 = phi i64 %tmpValue, void %if.else43.i, i64 17592236966665, void %if.then2.i"   --->   Operation 36 'phi' 'tmpValue_1' <Predicate = (!icmp_ln51 & lit_count_loc_load != 0)> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%lit_count_flag = phi i32 %lit_count_flag_loc_load, void %if.else43.i, i32 1, void %if.then2.i"   --->   Operation 37 'phi' 'lit_count_flag' <Predicate = (!icmp_ln51 & lit_count_loc_load != 0)> <Delay = 0.00>
ST_6 : Operation 38 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %lenOffset_Stream, i64 %tmpValue_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:124->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 38 'write' 'write_ln124' <Predicate = (!icmp_ln51 & lit_count_loc_load != 0)> <Delay = 3.15> <CoreInst = "FIFO_BRAM">   --->   Core 78 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 512> <FIFO>
ST_6 : Operation 39 [1/1] (1.58ns)   --->   "%br_ln125 = br void %if.end49.i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:125->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 39 'br' 'br_ln125' <Predicate = (!icmp_ln51 & lit_count_loc_load != 0)> <Delay = 1.58>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%lit_count_flag_1 = phi i32 %lit_count_flag, void %if.end48.i, i32 %lit_count_flag_loc_load, void %if.then2.i"   --->   Operation 40 'phi' 'lit_count_flag_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i3 %index_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:127->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 41 'zext' 'zext_ln127' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%max_lit_limit_addr = getelementptr i32 %max_lit_limit, i64 0, i64 %zext_ln127" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:127->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 42 'getelementptr' 'max_lit_limit_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln127 = store i32 %lit_count_flag_1, i3 %max_lit_limit_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:127->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 43 'store' 'store_ln127' <Predicate = (!icmp_ln51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln128 = br void %lz4CompressPart1<4096, 8>.exit" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:128->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 44 'br' 'br_ln128' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln394 = ret" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 45 'ret' 'ret_ln394' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ boosterStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lit_outStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lenOffset_Stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_size]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ max_lit_limit]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ index]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_size_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lit_count_flag_loc      (alloca        ) [ 0011110]
lit_count_loc           (alloca        ) [ 0011110]
specinterface_ln0       (specinterface ) [ 0000000]
index_read              (read          ) [ 0000000]
specinterface_ln0       (specinterface ) [ 0000000]
input_size_4            (read          ) [ 0011100]
specinterface_ln0       (specinterface ) [ 0000000]
write_ln45              (write         ) [ 0000000]
index_1                 (trunc         ) [ 0011111]
specmemcore_ln0         (specmemcore   ) [ 0000000]
specmemcore_ln0         (specmemcore   ) [ 0000000]
specmemcore_ln0         (specmemcore   ) [ 0000000]
specinterface_ln0       (specinterface ) [ 0000000]
specinterface_ln0       (specinterface ) [ 0000000]
specinterface_ln0       (specinterface ) [ 0000000]
specinterface_ln0       (specinterface ) [ 0000000]
icmp_ln51               (icmp          ) [ 0111111]
br_ln51                 (br            ) [ 0000000]
currentEncodedValue     (read          ) [ 0001100]
sub_i                   (add           ) [ 0000100]
fence_ln68              (fence         ) [ 0000000]
call_ln63               (call          ) [ 0000000]
fence_ln110             (fence         ) [ 0000000]
lit_count_loc_load      (load          ) [ 0000011]
lit_count_flag_loc_load (load          ) [ 0000011]
switch_ln110            (switch        ) [ 0000011]
tmpValue                (bitconcatenate) [ 0000011]
br_ln0                  (br            ) [ 0000011]
tmpValue_1              (phi           ) [ 0000001]
lit_count_flag          (phi           ) [ 0000001]
write_ln124             (write         ) [ 0000000]
br_ln125                (br            ) [ 0000000]
lit_count_flag_1        (phi           ) [ 0000001]
zext_ln127              (zext          ) [ 0000000]
max_lit_limit_addr      (getelementptr ) [ 0000000]
store_ln127             (store         ) [ 0000000]
br_ln128                (br            ) [ 0000000]
ret_ln394               (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="boosterStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boosterStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lit_outStream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lit_outStream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lenOffset_Stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenOffset_Stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_size">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_lit_limit">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_lit_limit"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="index">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_size_c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size_c"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Fence"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lz4CompressPart1<4096, 8>_Pipeline_lz4_divide"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="lit_count_flag_loc_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lit_count_flag_loc/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="lit_count_loc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lit_count_loc/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="index_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="index_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="input_size_4_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_size_4/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln45_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln45/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="currentEncodedValue_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="currentEncodedValue/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln124_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="0" index="2" bw="64" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/6 "/>
</bind>
</comp>

<comp id="111" class="1004" name="max_lit_limit_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="3" slack="0"/>
<pin id="115" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_lit_limit_addr/6 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln127_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/6 "/>
</bind>
</comp>

<comp id="124" class="1005" name="tmpValue_1_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="1"/>
<pin id="126" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmpValue_1 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmpValue_1_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="46" slack="1"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmpValue_1/6 "/>
</bind>
</comp>

<comp id="136" class="1005" name="lit_count_flag_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lit_count_flag (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="lit_count_flag_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="1" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lit_count_flag/6 "/>
</bind>
</comp>

<comp id="147" class="1005" name="lit_count_flag_1_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="149" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="lit_count_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="lit_count_flag_1_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lit_count_flag_1/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="1"/>
<pin id="161" dir="0" index="2" bw="32" slack="2"/>
<pin id="162" dir="0" index="3" bw="64" slack="0"/>
<pin id="163" dir="0" index="4" bw="32" slack="0"/>
<pin id="164" dir="0" index="5" bw="32" slack="0"/>
<pin id="165" dir="0" index="6" bw="8" slack="0"/>
<pin id="166" dir="0" index="7" bw="32" slack="2"/>
<pin id="167" dir="0" index="8" bw="32" slack="2"/>
<pin id="168" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="index_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="index_1/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln51_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="sub_i_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="2"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="fence_ln68_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="32" slack="0"/>
<pin id="193" dir="0" index="3" bw="32" slack="0"/>
<pin id="194" dir="0" index="4" bw="32" slack="0"/>
<pin id="195" dir="0" index="5" bw="1" slack="0"/>
<pin id="196" dir="0" index="6" bw="32" slack="0"/>
<pin id="197" dir="0" index="7" bw="64" slack="0"/>
<pin id="198" dir="0" index="8" bw="8" slack="0"/>
<pin id="199" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln68/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="fence_ln110_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="64" slack="0"/>
<pin id="213" dir="0" index="3" bw="8" slack="0"/>
<pin id="214" dir="0" index="4" bw="1" slack="0"/>
<pin id="215" dir="0" index="5" bw="64" slack="0"/>
<pin id="216" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln110/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="lit_count_loc_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="4"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lit_count_loc_load/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="lit_count_flag_loc_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="4"/>
<pin id="228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lit_count_flag_loc_load/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmpValue_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpValue/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln127_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="5"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127/6 "/>
</bind>
</comp>

<comp id="241" class="1005" name="lit_count_flag_loc_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="2"/>
<pin id="243" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="lit_count_flag_loc "/>
</bind>
</comp>

<comp id="247" class="1005" name="lit_count_loc_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="2"/>
<pin id="249" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="lit_count_loc "/>
</bind>
</comp>

<comp id="253" class="1005" name="input_size_4_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="2"/>
<pin id="255" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_size_4 "/>
</bind>
</comp>

<comp id="259" class="1005" name="index_1_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="5"/>
<pin id="261" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="index_1 "/>
</bind>
</comp>

<comp id="264" class="1005" name="icmp_ln51_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="5"/>
<pin id="266" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="268" class="1005" name="currentEncodedValue_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="currentEncodedValue "/>
</bind>
</comp>

<comp id="273" class="1005" name="sub_i_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_i "/>
</bind>
</comp>

<comp id="278" class="1005" name="lit_count_loc_load_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="lit_count_loc_load "/>
</bind>
</comp>

<comp id="285" class="1005" name="tmpValue_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="1"/>
<pin id="287" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmpValue "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="84" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="52" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="66" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="68" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="62" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="135"><net_src comp="128" pin="4"/><net_sink comp="104" pin=2"/></net>

<net id="139"><net_src comp="64" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="156"><net_src comp="140" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="150" pin="4"/><net_sink comp="118" pin=1"/></net>

<net id="169"><net_src comp="56" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="170"><net_src comp="4" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="158" pin=5"/></net>

<net id="172"><net_src comp="2" pin="0"/><net_sink comp="158" pin=6"/></net>

<net id="176"><net_src comp="78" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="84" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="188"><net_src comp="183" pin="2"/><net_sink comp="158" pin=4"/></net>

<net id="200"><net_src comp="54" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="201"><net_src comp="10" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="202"><net_src comp="6" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="189" pin=4"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="189" pin=5"/></net>

<net id="206"><net_src comp="0" pin="0"/><net_sink comp="189" pin=6"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="189" pin=7"/></net>

<net id="208"><net_src comp="2" pin="0"/><net_sink comp="189" pin=8"/></net>

<net id="217"><net_src comp="54" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="0" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="4" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="2" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="209" pin=4"/></net>

<net id="222"><net_src comp="4" pin="0"/><net_sink comp="209" pin=5"/></net>

<net id="234"><net_src comp="60" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="223" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="20" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="240"><net_src comp="237" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="244"><net_src comp="70" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="158" pin=8"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="250"><net_src comp="74" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="158" pin=7"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="256"><net_src comp="84" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="262"><net_src comp="173" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="267"><net_src comp="177" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="98" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="276"><net_src comp="183" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="158" pin=4"/></net>

<net id="281"><net_src comp="223" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="229" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="128" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lit_outStream | {3 4 }
	Port: lenOffset_Stream | {3 4 6 }
	Port: max_lit_limit | {6 }
	Port: input_size_c | {1 }
 - Input state : 
	Port: lz4CompressPart1<4096, 8> : boosterStream | {2 3 4 }
	Port: lz4CompressPart1<4096, 8> : input_size | {1 }
	Port: lz4CompressPart1<4096, 8> : index | {1 }
  - Chain level:
	State 1
		br_ln51 : 1
	State 2
	State 3
		call_ln63 : 1
	State 4
	State 5
		switch_ln110 : 1
		tmpValue : 1
	State 6
		write_ln124 : 1
		lit_count_flag_1 : 1
		max_lit_limit_addr : 1
		store_ln127 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|
| Operation|                     Functional Unit                    |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|
|   call   | grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158 |   293   |   227   |
|----------|--------------------------------------------------------|---------|---------|
|   icmp   |                    icmp_ln51_fu_177                    |    0    |    39   |
|----------|--------------------------------------------------------|---------|---------|
|    add   |                      sub_i_fu_183                      |    0    |    39   |
|----------|--------------------------------------------------------|---------|---------|
|          |                  index_read_read_fu_78                 |    0    |    0    |
|   read   |                 input_size_4_read_fu_84                |    0    |    0    |
|          |             currentEncodedValue_read_fu_98             |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|
|   write  |                 write_ln45_write_fu_90                 |    0    |    0    |
|          |                write_ln124_write_fu_104                |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|
|   trunc  |                     index_1_fu_173                     |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|
|   fence  |                    fence_ln68_fu_189                   |    0    |    0    |
|          |                   fence_ln110_fu_209                   |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|
|bitconcatenate|                     tmpValue_fu_229                    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|
|   zext   |                    zext_ln127_fu_237                   |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|
|   Total  |                                                        |   293   |   305   |
|----------|--------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|currentEncodedValue_reg_268|   32   |
|     icmp_ln51_reg_264     |    1   |
|      index_1_reg_259      |    3   |
|    input_size_4_reg_253   |   32   |
|  lit_count_flag_1_reg_147 |   32   |
| lit_count_flag_loc_reg_241|   32   |
|   lit_count_flag_reg_136  |   32   |
| lit_count_loc_load_reg_278|   32   |
|   lit_count_loc_reg_247   |   32   |
|       sub_i_reg_273       |   32   |
|     tmpValue_1_reg_124    |   64   |
|      tmpValue_reg_285     |   64   |
+---------------------------+--------+
|           Total           |   388  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                          Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158 |  p4  |   2  |  32  |   64   ||    0    ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                          Total                         |      |      |      |   64   ||  1.588  ||    0    ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   293  |   305  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   388  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   681  |   314  |
+-----------+--------+--------+--------+
