==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=all
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'loop_imperfect.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 959.105 ; gain = 526.004 ; free physical = 5065 ; free virtual = 10794
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 959.105 ; gain = 526.004 ; free physical = 5065 ; free virtual = 10794
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 959.105 ; gain = 526.004 ; free physical = 5064 ; free virtual = 10794
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 959.105 ; gain = 526.004 ; free physical = 5064 ; free virtual = 10794
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (loop_imperfect.c:97) in function 'loop_imperfect' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (loop_imperfect.c:99) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (loop_imperfect.c:99) in function 'loop_imperfect' completely with a factor of 100.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 959.105 ; gain = 526.004 ; free physical = 5040 ; free virtual = 10770
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 959.105 ; gain = 526.004 ; free physical = 5028 ; free virtual = 10758
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'loop_imperfect' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loop_imperfect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('matrix_addr_1_write_ln101', loop_imperfect.c:101) of variable 'add_ln101', loop_imperfect.c:101 on array 'matrix' and 'load' operation ('matrix_load_1', loop_imperfect.c:101) on array 'matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('matrix_addr_1_write_ln101', loop_imperfect.c:101) of variable 'add_ln101', loop_imperfect.c:101 on array 'matrix' and 'load' operation ('matrix_load', loop_imperfect.c:101) on array 'matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('matrix_addr_1_write_ln101', loop_imperfect.c:101) of variable 'add_ln101', loop_imperfect.c:101 on array 'matrix' and 'load' operation ('matrix_load', loop_imperfect.c:101) on array 'matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('matrix_addr_1_write_ln101', loop_imperfect.c:101) of variable 'add_ln101', loop_imperfect.c:101 on array 'matrix' and 'load' operation ('matrix_load', loop_imperfect.c:101) on array 'matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'store' operation ('matrix_addr_43_write_ln101', loop_imperfect.c:101) of variable 'add_ln101_21', loop_imperfect.c:101 on array 'matrix' and 'load' operation ('matrix_load', loop_imperfect.c:101) on array 'matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'store' operation ('matrix_addr_65_write_ln101', loop_imperfect.c:101) of variable 'add_ln101_32', loop_imperfect.c:101 on array 'matrix' and 'load' operation ('matrix_load', loop_imperfect.c:101) on array 'matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'store' operation ('matrix_addr_75_write_ln101', loop_imperfect.c:101) of variable 'add_ln101_37', loop_imperfect.c:101 on array 'matrix' and 'load' operation ('matrix_load', loop_imperfect.c:101) on array 'matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'store' operation ('matrix_addr_81_write_ln101', loop_imperfect.c:101) of variable 'add_ln101_40', loop_imperfect.c:101 on array 'matrix' and 'load' operation ('matrix_load', loop_imperfect.c:101) on array 'matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation ('matrix_addr_83_write_ln101', loop_imperfect.c:101) of variable 'add_ln101_41', loop_imperfect.c:101 on array 'matrix' and 'load' operation ('matrix_load', loop_imperfect.c:101) on array 'matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation ('matrix_addr_85_write_ln101', loop_imperfect.c:101) of variable 'add_ln101_42', loop_imperfect.c:101 on array 'matrix' and 'load' operation ('matrix_load', loop_imperfect.c:101) on array 'matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation ('matrix_addr_85_write_ln101', loop_imperfect.c:101) of variable 'add_ln101_42', loop_imperfect.c:101 on array 'matrix' and 'load' operation ('matrix_load', loop_imperfect.c:101) on array 'matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'store' operation ('matrix_addr_85_write_ln101', loop_imperfect.c:101) of variable 'add_ln101_42', loop_imperfect.c:101 on array 'matrix' and 'load' operation ('matrix_load', loop_imperfect.c:101) on array 'matrix'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.67 seconds; current allocated memory: 138.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=all
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'loop_imperfect.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 908.141 ; gain = 459.035 ; free physical = 5062 ; free virtual = 10799
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 908.141 ; gain = 459.035 ; free physical = 5062 ; free virtual = 10799
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 908.141 ; gain = 459.035 ; free physical = 5055 ; free virtual = 10791
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 908.141 ; gain = 459.035 ; free physical = 5055 ; free virtual = 10791
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (loop_imperfect.c:97) in function 'loop_imperfect' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (loop_imperfect.c:99) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (loop_imperfect.c:99) in function 'loop_imperfect' completely with a factor of 20.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 908.141 ; gain = 459.035 ; free physical = 5035 ; free virtual = 10771
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 908.141 ; gain = 459.035 ; free physical = 5033 ; free virtual = 10770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'loop_imperfect' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loop_imperfect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('matrix_addr_1_write_ln101', loop_imperfect.c:101) of variable 'add_ln101', loop_imperfect.c:101 on array 'matrix' and 'load' operation ('matrix_load_1', loop_imperfect.c:101) on array 'matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('matrix_addr_1_write_ln101', loop_imperfect.c:101) of variable 'add_ln101', loop_imperfect.c:101 on array 'matrix' and 'load' operation ('matrix_load', loop_imperfect.c:101) on array 'matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('matrix_addr_1_write_ln101', loop_imperfect.c:101) of variable 'add_ln101', loop_imperfect.c:101 on array 'matrix' and 'load' operation ('matrix_load', loop_imperfect.c:101) on array 'matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('matrix_addr_1_write_ln101', loop_imperfect.c:101) of variable 'add_ln101', loop_imperfect.c:101 on array 'matrix' and 'load' operation ('matrix_load', loop_imperfect.c:101) on array 'matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('matrix_addr_23_write_ln101', loop_imperfect.c:101) of variable 'add_ln101_11', loop_imperfect.c:101 on array 'matrix' and 'load' operation ('matrix_load', loop_imperfect.c:101) on array 'matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('matrix_addr_33_write_ln101', loop_imperfect.c:101) of variable 'add_ln101_16', loop_imperfect.c:101 on array 'matrix' and 'load' operation ('matrix_load', loop_imperfect.c:101) on array 'matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('matrix_addr_39_write_ln101', loop_imperfect.c:101) of variable 'add_ln101_19', loop_imperfect.c:101 on array 'matrix' and 'load' operation ('matrix_load', loop_imperfect.c:101) on array 'matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 118, distance = 1, offset = 1)
   between 'store' operation ('matrix_addr_39_write_ln101', loop_imperfect.c:101) of variable 'add_ln101_19', loop_imperfect.c:101 on array 'matrix' and 'load' operation ('matrix_load', loop_imperfect.c:101) on array 'matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'loop_imperfect' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 119, distance = 1, offset = 1)
   between 'store' operation ('matrix_addr_39_write_ln101', loop_imperfect.c:101) of variable 'add_ln101_19', loop_imperfect.c:101 on array 'matrix' and 'load' operation ('matrix_load', loop_imperfect.c:101) on array 'matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 120, Depth = 121.
WARNING: [SCHED 204-21] Estimated clock period (7.798ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'loop_imperfect' consists of the following:
	'mul' operation ('mul_ln101', loop_imperfect.c:101) [48]  (3.35 ns)
	'add' operation ('add_ln101', loop_imperfect.c:101) [54]  (1.78 ns)
	'store' operation ('matrix_addr_1_write_ln101', loop_imperfect.c:101) of variable 'add_ln101', loop_imperfect.c:101 on array 'matrix' [55]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.5 seconds; current allocated memory: 94.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 96.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loop_imperfect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'loop_imperfect/matrix' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'loop_imperfect/row' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
