/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_33z;
  wire celloutsig_0_39z;
  wire celloutsig_0_56z;
  wire celloutsig_0_63z;
  wire celloutsig_0_86z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[65] ^ in_data[27];
  assign celloutsig_0_25z = in_data[29] ^ in_data[20];
  assign celloutsig_0_33z = in_data[72] ^ celloutsig_0_25z;
  assign celloutsig_0_39z = celloutsig_0_25z ^ celloutsig_0_22z;
  assign celloutsig_0_24z = celloutsig_0_0z ^ celloutsig_0_13z;
  assign celloutsig_0_56z = celloutsig_0_14z ^ celloutsig_0_24z;
  assign celloutsig_0_63z = celloutsig_0_0z ^ celloutsig_0_56z;
  assign celloutsig_0_86z = celloutsig_0_39z ^ celloutsig_0_33z;
  assign celloutsig_1_0z = in_data[149] ^ in_data[124];
  assign celloutsig_1_1z = in_data[108] ^ celloutsig_1_0z;
  assign celloutsig_1_17z = celloutsig_1_0z ^ celloutsig_1_1z;
  assign celloutsig_1_5z = in_data[96] ^ celloutsig_1_1z;
  assign celloutsig_1_6z = celloutsig_1_5z ^ celloutsig_1_0z;
  assign celloutsig_1_7z = celloutsig_1_6z ^ in_data[163];
  assign celloutsig_1_10z = celloutsig_1_1z ^ celloutsig_1_17z;
  assign celloutsig_1_14z = celloutsig_1_10z ^ celloutsig_1_7z;
  assign celloutsig_1_15z = celloutsig_1_14z ^ celloutsig_1_6z;
  assign celloutsig_1_18z = celloutsig_1_7z ^ celloutsig_1_15z;
  assign celloutsig_1_19z = celloutsig_1_1z ^ celloutsig_1_7z;
  assign celloutsig_0_14z = _01_ ^ in_data[40];
  assign celloutsig_0_13z = celloutsig_0_25z ^ celloutsig_0_0z;
  assign celloutsig_0_22z = celloutsig_0_13z ^ celloutsig_0_14z;
  reg [2:0] _25_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _25_ <= 3'h0;
    else _25_ <= in_data[55:53];
  assign { _02_, _01_, _00_ } = _25_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_86z };
endmodule
