<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › octeon › cvmx-pko-defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>cvmx-pko-defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/***********************license start***************</span>
<span class="cm"> * Author: Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * Contact: support@caviumnetworks.com</span>
<span class="cm"> * This file is part of the OCTEON SDK</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2008 Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * This file is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License, Version 2, as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is distributed in the hope that it will be useful, but</span>
<span class="cm"> * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty</span>
<span class="cm"> * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or</span>
<span class="cm"> * NONINFRINGEMENT.  See the GNU General Public License for more</span>
<span class="cm"> * details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this file; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA</span>
<span class="cm"> * or visit http://www.gnu.org/licenses/.</span>
<span class="cm"> *</span>
<span class="cm"> * This file may also be available under a different license from Cavium.</span>
<span class="cm"> * Contact Cavium Networks for more information</span>
<span class="cm"> ***********************license end**************************************/</span>

<span class="cp">#ifndef __CVMX_PKO_DEFS_H__</span>
<span class="cp">#define __CVMX_PKO_DEFS_H__</span>

<span class="cp">#define CVMX_PKO_MEM_COUNT0 \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050001080ull)</span>
<span class="cp">#define CVMX_PKO_MEM_COUNT1 \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050001088ull)</span>
<span class="cp">#define CVMX_PKO_MEM_DEBUG0 \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050001100ull)</span>
<span class="cp">#define CVMX_PKO_MEM_DEBUG1 \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050001108ull)</span>
<span class="cp">#define CVMX_PKO_MEM_DEBUG10 \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050001150ull)</span>
<span class="cp">#define CVMX_PKO_MEM_DEBUG11 \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050001158ull)</span>
<span class="cp">#define CVMX_PKO_MEM_DEBUG12 \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050001160ull)</span>
<span class="cp">#define CVMX_PKO_MEM_DEBUG13 \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050001168ull)</span>
<span class="cp">#define CVMX_PKO_MEM_DEBUG14 \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050001170ull)</span>
<span class="cp">#define CVMX_PKO_MEM_DEBUG2 \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050001110ull)</span>
<span class="cp">#define CVMX_PKO_MEM_DEBUG3 \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050001118ull)</span>
<span class="cp">#define CVMX_PKO_MEM_DEBUG4 \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050001120ull)</span>
<span class="cp">#define CVMX_PKO_MEM_DEBUG5 \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050001128ull)</span>
<span class="cp">#define CVMX_PKO_MEM_DEBUG6 \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050001130ull)</span>
<span class="cp">#define CVMX_PKO_MEM_DEBUG7 \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050001138ull)</span>
<span class="cp">#define CVMX_PKO_MEM_DEBUG8 \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050001140ull)</span>
<span class="cp">#define CVMX_PKO_MEM_DEBUG9 \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050001148ull)</span>
<span class="cp">#define CVMX_PKO_MEM_PORT_PTRS \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050001010ull)</span>
<span class="cp">#define CVMX_PKO_MEM_PORT_QOS \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050001018ull)</span>
<span class="cp">#define CVMX_PKO_MEM_PORT_RATE0 \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050001020ull)</span>
<span class="cp">#define CVMX_PKO_MEM_PORT_RATE1 \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050001028ull)</span>
<span class="cp">#define CVMX_PKO_MEM_QUEUE_PTRS \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050001000ull)</span>
<span class="cp">#define CVMX_PKO_MEM_QUEUE_QOS \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050001008ull)</span>
<span class="cp">#define CVMX_PKO_REG_BIST_RESULT \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050000080ull)</span>
<span class="cp">#define CVMX_PKO_REG_CMD_BUF \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050000010ull)</span>
<span class="cp">#define CVMX_PKO_REG_CRC_CTLX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050000028ull + (((offset) &amp; 1) * 8))</span>
<span class="cp">#define CVMX_PKO_REG_CRC_ENABLE \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050000020ull)</span>
<span class="cp">#define CVMX_PKO_REG_CRC_IVX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050000038ull + (((offset) &amp; 1) * 8))</span>
<span class="cp">#define CVMX_PKO_REG_DEBUG0 \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050000098ull)</span>
<span class="cp">#define CVMX_PKO_REG_DEBUG1 \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800500000A0ull)</span>
<span class="cp">#define CVMX_PKO_REG_DEBUG2 \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800500000A8ull)</span>
<span class="cp">#define CVMX_PKO_REG_DEBUG3 \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800500000B0ull)</span>
<span class="cp">#define CVMX_PKO_REG_ENGINE_INFLIGHT \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050000050ull)</span>
<span class="cp">#define CVMX_PKO_REG_ENGINE_THRESH \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050000058ull)</span>
<span class="cp">#define CVMX_PKO_REG_ERROR \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050000088ull)</span>
<span class="cp">#define CVMX_PKO_REG_FLAGS \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050000000ull)</span>
<span class="cp">#define CVMX_PKO_REG_GMX_PORT_MODE \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050000018ull)</span>
<span class="cp">#define CVMX_PKO_REG_INT_MASK \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050000090ull)</span>
<span class="cp">#define CVMX_PKO_REG_QUEUE_MODE \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050000048ull)</span>
<span class="cp">#define CVMX_PKO_REG_QUEUE_PTRS1 \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050000100ull)</span>
<span class="cp">#define CVMX_PKO_REG_READ_IDX \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x0001180050000008ull)</span>

<span class="k">union</span> <span class="n">cvmx_pko_mem_count0</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_count0_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">count</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_count0_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_count0_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_count0_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_count0_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_count0_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_count0_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_count0_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_count0_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_count0_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_count0_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_count0_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_mem_count1</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_count1_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_48_63</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">count</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_count1_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_count1_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_count1_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_count1_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_count1_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_count1_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_count1_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_count1_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_count1_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_count1_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_count1_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_mem_debug0</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug0_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">fau</span><span class="o">:</span><span class="mi">28</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cmd</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">segs</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">size</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug0_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug0_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug0_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug0_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug0_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug0_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug0_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug0_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug0_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug0_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug0_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_mem_debug1</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug1_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">i</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">back</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pool</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">size</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptr</span><span class="o">:</span><span class="mi">40</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug1_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug1_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug1_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug1_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug1_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug1_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug1_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug1_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug1_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug1_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug1_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_mem_debug10</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug10_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_63</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug10_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">fau</span><span class="o">:</span><span class="mi">28</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cmd</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">segs</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">size</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug10_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug10_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug10_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug10_cn50xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_49_63</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptrs1</span><span class="o">:</span><span class="mi">17</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_17_31</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptrs2</span><span class="o">:</span><span class="mi">17</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug10_cn50xx</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug10_cn50xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug10_cn50xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug10_cn50xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug10_cn50xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug10_cn50xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_mem_debug11</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug11_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">i</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">back</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pool</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">size</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_39</span><span class="o">:</span><span class="mi">40</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug11_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">i</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">back</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pool</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">size</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptr</span><span class="o">:</span><span class="mi">40</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug11_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug11_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug11_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug11_cn50xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_23_63</span><span class="o">:</span><span class="mi">41</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maj</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">uid</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">len</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">chk</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mod</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug11_cn50xx</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug11_cn50xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug11_cn50xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug11_cn50xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug11_cn50xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug11_cn50xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_mem_debug12</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug12_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_63</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug12_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">data</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug12_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug12_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug12_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug12_cn50xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">fau</span><span class="o">:</span><span class="mi">28</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cmd</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">segs</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">size</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug12_cn50xx</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug12_cn50xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug12_cn50xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug12_cn50xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug12_cn50xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug12_cn50xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_mem_debug13</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug13_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">i</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">back</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pool</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_55</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug13_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_51_63</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">widx</span><span class="o">:</span><span class="mi">17</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ridx2</span><span class="o">:</span><span class="mi">17</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">widx2</span><span class="o">:</span><span class="mi">17</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug13_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug13_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug13_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug13_cn50xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">i</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">back</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pool</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">size</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptr</span><span class="o">:</span><span class="mi">40</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug13_cn50xx</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug13_cn50xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug13_cn50xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug13_cn50xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug13_cn50xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug13_cn50xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_mem_debug14</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug14_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_63</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug14_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_17_63</span><span class="o">:</span><span class="mi">47</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ridx</span><span class="o">:</span><span class="mi">17</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug14_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug14_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug14_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug14_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">data</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug14_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug14_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug14_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_mem_debug2</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug2_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">i</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">back</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pool</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">size</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptr</span><span class="o">:</span><span class="mi">40</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug2_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug2_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug2_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug2_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug2_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug2_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug2_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug2_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug2_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug2_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug2_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_mem_debug3</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug3_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_63</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug3_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">i</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">back</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pool</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">size</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptr</span><span class="o">:</span><span class="mi">40</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug3_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug3_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug3_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug3_cn50xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">data</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug3_cn50xx</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug3_cn50xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug3_cn50xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug3_cn50xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug3_cn50xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug3_cn50xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_mem_debug4</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug4_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_63</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug4_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">data</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug4_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug4_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug4_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug4_cn50xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">cmnd_segs</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cmnd_siz</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cmnd_off</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">uid</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dread_sop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">init_dwrite</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">chk_once</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">chk_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">active</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">static_p</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qcb_ridx</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qid_off_max</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qid_off</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qid_base</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">wait</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minor</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">major</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug4_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">curr_siz</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">curr_off</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cmnd_segs</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cmnd_siz</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cmnd_off</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">uid</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dread_sop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">init_dwrite</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">chk_once</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">chk_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">wait</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minor</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">major</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug4_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug4_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug4_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug4_cn50xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug4_cn50xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_mem_debug5</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug5_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_63</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug5_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">dwri_mod</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dwri_sop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dwri_len</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dwri_cnt</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cmnd_siz</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">uid</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xfer_wor</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">xfer_dwr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cbuf_fre</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_27_27</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">chk_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">active</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qcb_ridx</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qid_off</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qid_base</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">wait</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minor</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">major</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug5_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug5_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug5_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug5_cn50xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">curr_ptr</span><span class="o">:</span><span class="mi">29</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">curr_siz</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">curr_off</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cmnd_segs</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug5_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_54_63</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nxt_inflt</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">curr_ptr</span><span class="o">:</span><span class="mi">40</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">curr_siz</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug5_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug5_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug5_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug5_cn50xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug5_cn50xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_mem_debug6</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug6_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_37_63</span><span class="o">:</span><span class="mi">27</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qid_offres</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qid_offths</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">preempter</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">preemptee</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">preempted</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">active</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">statc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qcb_ridx</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qid_offmax</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_11</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug6_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_11_63</span><span class="o">:</span><span class="mi">53</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qid_offm</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">static_p</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">work_min</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dwri_chk</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dwri_uid</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dwri_mod</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug6_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug6_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug6_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug6_cn50xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_11_63</span><span class="o">:</span><span class="mi">53</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">curr_ptr</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug6_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_37_63</span><span class="o">:</span><span class="mi">27</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qid_offres</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qid_offths</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">preempter</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">preemptee</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">preempted</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">active</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">statc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qcb_ridx</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qid_offmax</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qid_off</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qid_base</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug6_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug6_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug6_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug6_cn50xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug6_cn50xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_mem_debug7</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug7_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">qos</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tail</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_57</span><span class="o">:</span><span class="mi">58</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug7_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_58_63</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dwb</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">start</span><span class="o">:</span><span class="mi">33</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">size</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug7_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug7_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug7_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug7_cn50xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">qos</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tail</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">buf_siz</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">buf_ptr</span><span class="o">:</span><span class="mi">33</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qcb_widx</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qcb_ridx</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug7_cn50xx</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug7_cn50xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug7_cn50xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug7_cn50xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug7_cn50xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug7_cn50xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_mem_debug8</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug8_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_59_63</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tail</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">buf_siz</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_44</span><span class="o">:</span><span class="mi">45</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug8_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">qos</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tail</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">buf_siz</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">buf_ptr</span><span class="o">:</span><span class="mi">33</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qcb_widx</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qcb_ridx</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug8_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug8_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug8_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug8_cn50xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_28_63</span><span class="o">:</span><span class="mi">36</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">doorbell</span><span class="o">:</span><span class="mi">20</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">static_p</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">s_tail</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">static_q</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug8_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_29_63</span><span class="o">:</span><span class="mi">35</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">preempter</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">doorbell</span><span class="o">:</span><span class="mi">20</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_7_7</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">preemptee</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">static_p</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">s_tail</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">static_q</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug8_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug8_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug8_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug8_cn50xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug8_cn50xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_mem_debug9</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug9_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_49_63</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptrs0</span><span class="o">:</span><span class="mi">17</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_31</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug9_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_28_63</span><span class="o">:</span><span class="mi">36</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">doorbell</span><span class="o">:</span><span class="mi">20</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_7</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">s_tail</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">static_q</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug9_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug9_cn38xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_28_63</span><span class="o">:</span><span class="mi">36</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">doorbell</span><span class="o">:</span><span class="mi">20</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">static_p</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">s_tail</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">static_q</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug9_cn38xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug9_cn50xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_49_63</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptrs0</span><span class="o">:</span><span class="mi">17</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_17_31</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptrs3</span><span class="o">:</span><span class="mi">17</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug9_cn50xx</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug9_cn50xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug9_cn50xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug9_cn50xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug9_cn50xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_debug9_cn50xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_mem_port_ptrs</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_port_ptrs_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_62_63</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">static_p</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_mask</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_52</span><span class="o">:</span><span class="mi">37</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bp_port</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">eid</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pid</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_port_ptrs_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_port_ptrs_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_port_ptrs_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_port_ptrs_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_mem_port_qos</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_port_qos_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_61_63</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_mask</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_52</span><span class="o">:</span><span class="mi">43</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">eid</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pid</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_port_qos_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_port_qos_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_port_qos_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_port_qos_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_mem_port_rate0</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_port_rate0_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_51_63</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rate_word</span><span class="o">:</span><span class="mi">19</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rate_pkt</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pid</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_port_rate0_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_port_rate0_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_port_rate0_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_port_rate0_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_mem_port_rate1</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_port_rate1_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rate_lim</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pid</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_port_rate1_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_port_rate1_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_port_rate1_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_port_rate1_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_mem_queue_ptrs</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_queue_ptrs_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">s_tail</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">static_p</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">static_q</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_mask</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">buf_ptr</span><span class="o">:</span><span class="mi">36</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tail</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">index</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">port</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">queue</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_queue_ptrs_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_queue_ptrs_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_queue_ptrs_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_queue_ptrs_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_queue_ptrs_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_queue_ptrs_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_queue_ptrs_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_queue_ptrs_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_queue_ptrs_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_queue_ptrs_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_queue_ptrs_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_mem_queue_qos</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_queue_qos_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_61_63</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_mask</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_13_52</span><span class="o">:</span><span class="mi">40</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pid</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qid</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_queue_qos_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_queue_qos_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_queue_qos_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_queue_qos_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_queue_qos_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_queue_qos_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_queue_qos_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_queue_qos_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_queue_qos_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_queue_qos_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_mem_queue_qos_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_reg_bist_result</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_bist_result_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_63</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_bist_result_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_27_63</span><span class="o">:</span><span class="mi">37</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">psb2</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">count</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rif</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">wif</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ncb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">out</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">crc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">chk</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qsb</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qcb</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pdb</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">psb</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_bist_result_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_bist_result_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_bist_result_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_bist_result_cn50xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_33_63</span><span class="o">:</span><span class="mi">31</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">csr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iob</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">out_crc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">out_ctl</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">out_sta</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">out_wif</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prt_chk</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prt_nxt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prt_psb</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ncb_inb</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prt_qcb</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prt_qsb</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dat_dat</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dat_ptr</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_bist_result_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_35_63</span><span class="o">:</span><span class="mi">29</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">csr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iob</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">out_dat</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">out_ctl</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">out_sta</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">out_wif</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prt_chk</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prt_nxt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prt_psb</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ncb_inb</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prt_qcb</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prt_qsb</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prt_ctl</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dat_dat</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dat_ptr</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_bist_result_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_bist_result_cn52xx</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_bist_result_cn52xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_bist_result_cn50xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_bist_result_cn50xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_reg_cmd_buf</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_cmd_buf_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_23_63</span><span class="o">:</span><span class="mi">41</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pool</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_13_19</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">size</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_cmd_buf_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_cmd_buf_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_cmd_buf_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_cmd_buf_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_cmd_buf_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_cmd_buf_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_cmd_buf_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_cmd_buf_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_cmd_buf_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_cmd_buf_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_cmd_buf_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_reg_crc_ctlx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_crc_ctlx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_63</span><span class="o">:</span><span class="mi">62</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">invres</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">refin</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_crc_ctlx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_crc_ctlx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_crc_ctlx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_crc_ctlx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_reg_crc_enable</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_crc_enable_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">enable</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_crc_enable_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_crc_enable_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_crc_enable_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_crc_enable_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_reg_crc_ivx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_crc_ivx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iv</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_crc_ivx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_crc_ivx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_crc_ivx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_crc_ivx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_reg_debug0</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug0_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">asserts</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug0_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_17_63</span><span class="o">:</span><span class="mi">47</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">asserts</span><span class="o">:</span><span class="mi">17</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug0_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug0_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug0_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug0_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug0_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug0_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug0_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug0_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug0_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug0_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_reg_debug1</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug1_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">asserts</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug1_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug1_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug1_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug1_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug1_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug1_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug1_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_reg_debug2</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug2_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">asserts</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug2_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug2_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug2_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug2_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug2_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug2_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug2_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_reg_debug3</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug3_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">asserts</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug3_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug3_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug3_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug3_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug3_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug3_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_debug3_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_reg_engine_inflight</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_engine_inflight_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_40_63</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">engine9</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">engine8</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">engine7</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">engine6</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">engine5</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">engine4</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">engine3</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">engine2</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">engine1</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">engine0</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_engine_inflight_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_engine_inflight_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_engine_inflight_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_engine_inflight_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_reg_engine_thresh</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_engine_thresh_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_63</span><span class="o">:</span><span class="mi">54</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mask</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_engine_thresh_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_engine_thresh_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_engine_thresh_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_engine_thresh_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_reg_error</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_error_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_3_63</span><span class="o">:</span><span class="mi">61</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">currzero</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">doorbell</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">parity</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_error_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_63</span><span class="o">:</span><span class="mi">62</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">doorbell</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">parity</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_error_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_error_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_error_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_error_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_error_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_error_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_error_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_error_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_error_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_error_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_reg_flags</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_flags_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_4_63</span><span class="o">:</span><span class="mi">60</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reset</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">store_be</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ena_dwb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ena_pko</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_flags_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_flags_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_flags_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_flags_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_flags_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_flags_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_flags_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_flags_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_flags_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_flags_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_flags_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_reg_gmx_port_mode</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_gmx_port_mode_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_63</span><span class="o">:</span><span class="mi">58</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mode1</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mode0</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_gmx_port_mode_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_gmx_port_mode_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_gmx_port_mode_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_gmx_port_mode_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_gmx_port_mode_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_gmx_port_mode_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_gmx_port_mode_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_gmx_port_mode_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_gmx_port_mode_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_gmx_port_mode_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_gmx_port_mode_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_reg_int_mask</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_int_mask_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_3_63</span><span class="o">:</span><span class="mi">61</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">currzero</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">doorbell</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">parity</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_int_mask_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_63</span><span class="o">:</span><span class="mi">62</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">doorbell</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">parity</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_int_mask_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_int_mask_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_int_mask_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_int_mask_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_int_mask_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_int_mask_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_int_mask_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_int_mask_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_int_mask_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_int_mask_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_reg_queue_mode</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_queue_mode_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_63</span><span class="o">:</span><span class="mi">62</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mode</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_queue_mode_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_queue_mode_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_queue_mode_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_queue_mode_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_queue_mode_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_queue_mode_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_queue_mode_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_queue_mode_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_queue_mode_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_queue_mode_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_queue_mode_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_reg_queue_ptrs1</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_queue_ptrs1_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_63</span><span class="o">:</span><span class="mi">62</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">idx3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qid7</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_queue_ptrs1_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_queue_ptrs1_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_queue_ptrs1_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_queue_ptrs1_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_queue_ptrs1_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_queue_ptrs1_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_queue_ptrs1_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pko_reg_read_idx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_read_idx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">inc</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">index</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_read_idx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_read_idx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_read_idx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_read_idx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_read_idx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_read_idx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_read_idx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_read_idx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_read_idx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_read_idx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pko_reg_read_idx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
