module Divider(
	reset,
	clk,
	Operand_1,
	Operand_2,
	Tag_in,
	Result,
	Tag_out

);

input reset;
input clk;
input [31:0] Operand_1;
input [31:0] Operand_2;
input [5:0] Tag_in;
output [31:0] Result;
output [5:0] Tag_out;


endmodule