mkdir -p ./build/obj
mkdir -p ./build/lst
mkdir -p ./.dep
echo Compiling crt0_v7m.S
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto -Wa,-amhls=./build/lst/crt0_v7m.lst -DCORTEX_USE_FPU=FALSE  -MD -MP -MF ./.dep/crt0_v7m.o.d  -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC/crt0_v7m.S -o build/obj/crt0_v7m.o
echo Compiling vectors.S
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto -Wa,-amhls=./build/lst/vectors.lst -DCORTEX_USE_FPU=FALSE  -MD -MP -MF ./.dep/vectors.o.d  -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC/vectors.S -o build/obj/vectors.o
echo Compiling chcoreasm.S
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto -Wa,-amhls=./build/lst/chcoreasm.lst -DCORTEX_USE_FPU=FALSE  -MD -MP -MF ./.dep/chcoreasm.o.d  -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/common/ports/ARMv7-M/compilers/GCC/chcoreasm.S -o build/obj/chcoreasm.o
echo Compiling crt1.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/crt1.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC/crt1.c -o build/obj/crt1.o
echo Compiling oop_base_object.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/oop_base_object.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/common/oop/src/oop_base_object.c -o build/obj/oop_base_object.o
echo Compiling hal.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/hal.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/src/hal.c -o build/obj/hal.o
echo Compiling hal_st.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/hal_st.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/src/hal_st.c -o build/obj/hal_st.o
echo Compiling hal_buffered_serial.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/hal_buffered_serial.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/src/hal_buffered_serial.c -o build/obj/hal_buffered_serial.o
echo Compiling hal_buffers.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/hal_buffers.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/src/hal_buffers.c -o build/obj/hal_buffers.o
echo Compiling hal_queues.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/hal_queues.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/src/hal_queues.c -o build/obj/hal_queues.o
echo Compiling hal_mmcsd.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/hal_mmcsd.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/src/hal_mmcsd.c -o build/obj/hal_mmcsd.o
echo Compiling hal_adc.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/hal_adc.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/src/hal_adc.c -o build/obj/hal_adc.o
echo Compiling hal_dac.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/hal_dac.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/src/hal_dac.c -o build/obj/hal_dac.o
echo Compiling hal_gpt.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/hal_gpt.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/src/hal_gpt.c -o build/obj/hal_gpt.o
echo Compiling hal_pal.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/hal_pal.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/src/hal_pal.c -o build/obj/hal_pal.o
echo Compiling hal_serial.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/hal_serial.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/src/hal_serial.c -o build/obj/hal_serial.o
echo Compiling hal_spi.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/hal_spi.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/src/hal_spi.c -o build/obj/hal_spi.o
echo Compiling hal_flash.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/hal_flash.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/src/hal_flash.c -o build/obj/hal_flash.o
echo Compiling nvic.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/nvic.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/ports/common/ARMCMx/nvic.c -o build/obj/nvic.o
echo Compiling stm32_isr.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/stm32_isr.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx/stm32_isr.c -o build/obj/stm32_isr.o
echo Compiling hal_lld.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/hal_lld.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx/hal_lld.c -o build/obj/hal_lld.o
echo Compiling hal_adc_lld.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/hal_adc_lld.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4/hal_adc_lld.c -o build/obj/hal_adc_lld.o
echo Compiling stm32_bdma.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/stm32_bdma.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1/stm32_bdma.c -o build/obj/stm32_bdma.o
echo Compiling hal_dac_lld.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/hal_dac_lld.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1/hal_dac_lld.c -o build/obj/hal_dac_lld.o
echo Compiling stm32_dma.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/stm32_dma.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2/stm32_dma.c -o build/obj/stm32_dma.o
echo Compiling stm32_exti.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/stm32_exti.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti.c -o build/obj/stm32_exti.o
echo Compiling hal_pal_lld.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/hal_pal_lld.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c -o build/obj/hal_pal_lld.o
echo Compiling stm32_mdma.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/stm32_mdma.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1/stm32_mdma.c -o build/obj/stm32_mdma.o
echo Compiling hal_spi_v2_lld.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/hal_spi_v2_lld.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3/hal_spi_v2_lld.c -o build/obj/hal_spi_v2_lld.o
echo Compiling hal_st_lld.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/hal_st_lld.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1/hal_st_lld.c -o build/obj/hal_st_lld.o
echo Compiling hal_gpt_lld.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/hal_gpt_lld.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/hal_gpt_lld.c -o build/obj/hal_gpt_lld.o
echo Compiling hal_serial_lld.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/hal_serial_lld.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3/hal_serial_lld.c -o build/obj/hal_serial_lld.o
echo Compiling board.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/board.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI/board.c -o build/obj/board.o
echo Compiling osal.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/osal.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/osal/rt-nil/osal.c -o build/obj/osal.o
echo Compiling chsys.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chsys.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/rt/src/chsys.c -o build/obj/chsys.o
echo Compiling chrfcu.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chrfcu.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/rt/src/chrfcu.c -o build/obj/chrfcu.o
echo Compiling chdebug.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chdebug.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/rt/src/chdebug.c -o build/obj/chdebug.o
echo Compiling chtrace.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chtrace.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/rt/src/chtrace.c -o build/obj/chtrace.o
echo Compiling chvt.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chvt.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/rt/src/chvt.c -o build/obj/chvt.o
echo Compiling chschd.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chschd.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/rt/src/chschd.c -o build/obj/chschd.o
echo Compiling chinstances.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chinstances.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/rt/src/chinstances.c -o build/obj/chinstances.o
echo Compiling chthreads.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chthreads.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/rt/src/chthreads.c -o build/obj/chthreads.o
echo Compiling chtm.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chtm.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/rt/src/chtm.c -o build/obj/chtm.o
echo Compiling chregistry.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chregistry.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/rt/src/chregistry.c -o build/obj/chregistry.o
echo Compiling chsem.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chsem.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/rt/src/chsem.c -o build/obj/chsem.o
echo Compiling chmtx.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chmtx.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/rt/src/chmtx.c -o build/obj/chmtx.o
echo Compiling chcond.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chcond.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/rt/src/chcond.c -o build/obj/chcond.o
echo Compiling chevents.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chevents.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/rt/src/chevents.c -o build/obj/chevents.o
echo Compiling chmsg.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chmsg.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/rt/src/chmsg.c -o build/obj/chmsg.o
echo Compiling chdynamic.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chdynamic.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/rt/src/chdynamic.c -o build/obj/chdynamic.o
echo Compiling chmemchecks.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chmemchecks.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/oslib/src/chmemchecks.c -o build/obj/chmemchecks.o
echo Compiling chmboxes.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chmboxes.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/oslib/src/chmboxes.c -o build/obj/chmboxes.o
echo Compiling chmemcore.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chmemcore.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/oslib/src/chmemcore.c -o build/obj/chmemcore.o
echo Compiling chmemheaps.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chmemheaps.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/oslib/src/chmemheaps.c -o build/obj/chmemheaps.o
echo Compiling chmempools.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chmempools.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/oslib/src/chmempools.c -o build/obj/chmempools.o
echo Compiling chpipes.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chpipes.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/oslib/src/chpipes.c -o build/obj/chpipes.o
echo Compiling chobjcaches.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chobjcaches.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/oslib/src/chobjcaches.c -o build/obj/chobjcaches.o
echo Compiling chdelegates.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chdelegates.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/oslib/src/chdelegates.c -o build/obj/chdelegates.o
echo Compiling chfactory.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chfactory.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/oslib/src/chfactory.c -o build/obj/chfactory.o
echo Compiling chcore.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chcore.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/common/ports/ARMv7-M/chcore.c -o build/obj/chcore.o
echo Compiling chprintf.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chprintf.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/lib/streams/chprintf.c -o build/obj/chprintf.o
echo Compiling chscanf.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/chscanf.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/lib/streams/chscanf.c -o build/obj/chscanf.o
echo Compiling memstreams.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/memstreams.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/lib/streams/memstreams.c -o build/obj/memstreams.o
echo Compiling nullstreams.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/nullstreams.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/lib/streams/nullstreams.c -o build/obj/nullstreams.o
echo Compiling bufstreams.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/bufstreams.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/hal/lib/streams/bufstreams.c -o build/obj/bufstreams.o
echo Compiling ch_test.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/ch_test.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/test/src/ch_test.c -o build/obj/ch_test.o
echo Compiling ch_test_printf.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/ch_test_printf.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/os/test/src/ch_test_printf.c -o build/obj/ch_test_printf.o
echo Compiling rt_test_root.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/rt_test_root.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/test/rt/source/test/rt_test_root.c -o build/obj/rt_test_root.o
echo Compiling rt_test_sequence_001.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/rt_test_sequence_001.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/test/rt/source/test/rt_test_sequence_001.c -o build/obj/rt_test_sequence_001.o
echo Compiling rt_test_sequence_002.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/rt_test_sequence_002.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/test/rt/source/test/rt_test_sequence_002.c -o build/obj/rt_test_sequence_002.o
echo Compiling rt_test_sequence_003.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/rt_test_sequence_003.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/test/rt/source/test/rt_test_sequence_003.c -o build/obj/rt_test_sequence_003.o
echo Compiling rt_test_sequence_004.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/rt_test_sequence_004.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/test/rt/source/test/rt_test_sequence_004.c -o build/obj/rt_test_sequence_004.o
echo Compiling rt_test_sequence_005.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/rt_test_sequence_005.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/test/rt/source/test/rt_test_sequence_005.c -o build/obj/rt_test_sequence_005.o
echo Compiling rt_test_sequence_006.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/rt_test_sequence_006.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/test/rt/source/test/rt_test_sequence_006.c -o build/obj/rt_test_sequence_006.o
echo Compiling rt_test_sequence_007.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/rt_test_sequence_007.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/test/rt/source/test/rt_test_sequence_007.c -o build/obj/rt_test_sequence_007.o
echo Compiling rt_test_sequence_008.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/rt_test_sequence_008.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/test/rt/source/test/rt_test_sequence_008.c -o build/obj/rt_test_sequence_008.o
echo Compiling rt_test_sequence_009.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/rt_test_sequence_009.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/test/rt/source/test/rt_test_sequence_009.c -o build/obj/rt_test_sequence_009.o
echo Compiling rt_test_sequence_010.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/rt_test_sequence_010.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/test/rt/source/test/rt_test_sequence_010.c -o build/obj/rt_test_sequence_010.o
echo Compiling rt_test_sequence_011.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/rt_test_sequence_011.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/test/rt/source/test/rt_test_sequence_011.c -o build/obj/rt_test_sequence_011.o
echo Compiling rt_test_sequence_012.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/rt_test_sequence_012.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/test/rt/source/test/rt_test_sequence_012.c -o build/obj/rt_test_sequence_012.o
echo Compiling oslib_test_root.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/oslib_test_root.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/test/oslib/source/test/oslib_test_root.c -o build/obj/oslib_test_root.o
echo Compiling oslib_test_sequence_001.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/oslib_test_sequence_001.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/test/oslib/source/test/oslib_test_sequence_001.c -o build/obj/oslib_test_sequence_001.o
echo Compiling oslib_test_sequence_002.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/oslib_test_sequence_002.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/test/oslib/source/test/oslib_test_sequence_002.c -o build/obj/oslib_test_sequence_002.o
echo Compiling oslib_test_sequence_003.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/oslib_test_sequence_003.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/test/oslib/source/test/oslib_test_sequence_003.c -o build/obj/oslib_test_sequence_003.o
echo Compiling oslib_test_sequence_004.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/oslib_test_sequence_004.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/test/oslib/source/test/oslib_test_sequence_004.c -o build/obj/oslib_test_sequence_004.o
echo Compiling oslib_test_sequence_005.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/oslib_test_sequence_005.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/test/oslib/source/test/oslib_test_sequence_005.c -o build/obj/oslib_test_sequence_005.o
echo Compiling oslib_test_sequence_006.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/oslib_test_sequence_006.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/test/oslib/source/test/oslib_test_sequence_006.c -o build/obj/oslib_test_sequence_006.o
echo Compiling oslib_test_sequence_007.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/oslib_test_sequence_007.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/test/oslib/source/test/oslib_test_sequence_007.c -o build/obj/oslib_test_sequence_007.o
echo Compiling oslib_test_sequence_008.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/oslib_test_sequence_008.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/test/oslib/source/test/oslib_test_sequence_008.c -o build/obj/oslib_test_sequence_008.o
echo Compiling oslib_test_sequence_009.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/oslib_test_sequence_009.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ../../import/ChibiOS/test/oslib/source/test/oslib_test_sequence_009.c -o build/obj/oslib_test_sequence_009.o
echo Compiling portab.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/portab.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg ./cfg/portab.c -o build/obj/portab.o
echo Compiling adc.c
arm-none-eabi-gcc -c -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto  -Wall -Wextra -Wundef -Wstrict-prototypes -DCORTEX_USE_FPU=FALSE -DCORE_CM7 -DCHPRINTF_USE_FLOAT=1 -MD -MP -MF ./.dep/adc.o.d -I. -I../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include -I../../import/ChibiOS/os/common/ext/ST/STM32H7xx -I../../import/ChibiOS/os/common/oop/include -I../../import/ChibiOS/os/common/portability/GCC -I../../import/ChibiOS/os/common/ports/ARM-common/include -I../../import/ChibiOS/os/common/ports/ARMv7-M -I../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC -I../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx -I../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI -I../../import/ChibiOS/os/hal/include -I../../import/ChibiOS/os/hal/lib/streams -I../../import/ChibiOS/os/hal/osal/rt-nil -I../../import/ChibiOS/os/hal/ports/STM32/LLD/ADCv4 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/CRYPv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/I2Cv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MACv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/OTGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RNGv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/RTCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USART -I../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3 -I../../import/ChibiOS/os/hal/ports/STM32/LLD/xWDGv1 -I../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx -I../../import/ChibiOS/os/hal/ports/common/ARMCMx -I../../import/ChibiOS/os/license -I../../import/ChibiOS/os/oslib/include -I../../import/ChibiOS/os/rt/include -I../../import/ChibiOS/os/test/include -I../../import/ChibiOS/test/oslib/source/test -I../../import/ChibiOS/test/rt/source/test -I./cfg src/adc.c -o build/obj/adc.o
echo Linking build/stm32h755_aam.elf
arm-none-eabi-gcc ./build/obj/crt0_v7m.o ./build/obj/vectors.o ./build/obj/chcoreasm.o  ./build/obj/crt1.o ./build/obj/oop_base_object.o ./build/obj/hal.o ./build/obj/hal_st.o ./build/obj/hal_buffered_serial.o ./build/obj/hal_buffers.o ./build/obj/hal_queues.o ./build/obj/hal_mmcsd.o ./build/obj/hal_adc.o ./build/obj/hal_dac.o ./build/obj/hal_gpt.o ./build/obj/hal_pal.o ./build/obj/hal_serial.o ./build/obj/hal_spi.o ./build/obj/hal_flash.o ./build/obj/nvic.o ./build/obj/stm32_isr.o ./build/obj/hal_lld.o ./build/obj/hal_adc_lld.o ./build/obj/stm32_bdma.o ./build/obj/hal_dac_lld.o ./build/obj/stm32_dma.o ./build/obj/stm32_exti.o ./build/obj/hal_pal_lld.o ./build/obj/stm32_mdma.o ./build/obj/hal_spi_v2_lld.o ./build/obj/hal_st_lld.o ./build/obj/hal_gpt_lld.o ./build/obj/hal_serial_lld.o ./build/obj/board.o ./build/obj/osal.o ./build/obj/chsys.o ./build/obj/chrfcu.o ./build/obj/chdebug.o ./build/obj/chtrace.o ./build/obj/chvt.o ./build/obj/chschd.o ./build/obj/chinstances.o ./build/obj/chthreads.o ./build/obj/chtm.o ./build/obj/chregistry.o ./build/obj/chsem.o ./build/obj/chmtx.o ./build/obj/chcond.o ./build/obj/chevents.o ./build/obj/chmsg.o ./build/obj/chdynamic.o ./build/obj/chmemchecks.o ./build/obj/chmboxes.o ./build/obj/chmemcore.o ./build/obj/chmemheaps.o ./build/obj/chmempools.o ./build/obj/chpipes.o ./build/obj/chobjcaches.o ./build/obj/chdelegates.o ./build/obj/chfactory.o ./build/obj/chcore.o ./build/obj/chprintf.o ./build/obj/chscanf.o ./build/obj/memstreams.o ./build/obj/nullstreams.o ./build/obj/bufstreams.o ./build/obj/ch_test.o ./build/obj/ch_test_printf.o ./build/obj/rt_test_root.o ./build/obj/rt_test_sequence_001.o ./build/obj/rt_test_sequence_002.o ./build/obj/rt_test_sequence_003.o ./build/obj/rt_test_sequence_004.o ./build/obj/rt_test_sequence_005.o ./build/obj/rt_test_sequence_006.o ./build/obj/rt_test_sequence_007.o ./build/obj/rt_test_sequence_008.o ./build/obj/rt_test_sequence_009.o ./build/obj/rt_test_sequence_010.o ./build/obj/rt_test_sequence_011.o ./build/obj/rt_test_sequence_012.o ./build/obj/oslib_test_root.o ./build/obj/oslib_test_sequence_001.o ./build/obj/oslib_test_sequence_002.o ./build/obj/oslib_test_sequence_003.o ./build/obj/oslib_test_sequence_004.o ./build/obj/oslib_test_sequence_005.o ./build/obj/oslib_test_sequence_006.o ./build/obj/oslib_test_sequence_007.o ./build/obj/oslib_test_sequence_008.o ./build/obj/oslib_test_sequence_009.o ./build/obj/portab.o ./build/obj/adc.o   -mcpu=cortex-m7 -mthumb -lm -O2 -ggdb -fomit-frame-pointer -falign-functions=16 -ffunction-sections -fdata-sections -fno-common -flto=auto -nostartfiles  -Wl,-Map=./build/stm32h755_aam.map,--cref,--no-warn-mismatch,--library-path=../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC/ld,--script=../../import/ChibiOS/os/common/startup/ARMCMx/compilers/GCC/ld/STM32H755xI_M7.ld,--gc-sections,--defsym=__process_stack_size__=0x400,--defsym=__main_stack_size__=0x400   -o build/stm32h755_aam.elf
echo Creating build/stm32h755_aam.hex
arm-none-eabi-objcopy -O ihex build/stm32h755_aam.elf build/stm32h755_aam.hex
echo Creating build/stm32h755_aam.bin
arm-none-eabi-objcopy -O binary build/stm32h755_aam.elf build/stm32h755_aam.bin
echo Creating build/stm32h755_aam.dmp
arm-none-eabi-objdump -x --syms build/stm32h755_aam.elf > build/stm32h755_aam.dmp
echo
arm-none-eabi-size build/stm32h755_aam.elf
echo Creating build/stm32h755_aam.list
arm-none-eabi-objdump -S build/stm32h755_aam.elf > build/stm32h755_aam.list
echo
echo Done
