library verilog;
use verilog.vl_types.all;
entity gmii_tx_if is
end gmii_tx_if;
