#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Feb 10 03:25:25 2025
# Process ID: 11352
# Current directory: D:/FPGA_Learning_Journey/Pro/HDMI____/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5504 D:\FPGA_Learning_Journey\Pro\HDMI____\project\project.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/HDMI____/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/HDMI____/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hdmi_colorbar_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hdmi_colorbar_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/HDMI____/src/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/HDMI____/src/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/HDMI____/src/hdmi_colorbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_colorbar
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/HDMI____/src/hdmi_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/HDMI____/src/par2ser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module par2ser
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/HDMI____/src/vga_image_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_image_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/HDMI____/src/vga_timing_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/HDMI____/src/hdmi_colorbar_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_colorbar_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.sim/sim_1/behav/xsim'
"xelab -wto 1ed8f035426f406684f62cad8ff36a49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_colorbar_tb_behav xil_defaultlib.hdmi_colorbar_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1ed8f035426f406684f62cad8ff36a49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_colorbar_tb_behav xil_defaultlib.hdmi_colorbar_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=35,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.vga_image_gen
Compiling module xil_defaultlib.vga_timing_ctrl
Compiling module xil_defaultlib.encode
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS(IOSTANDARD="TMDS_33")
Compiling module xil_defaultlib.par2ser
Compiling module xil_defaultlib.hdmi_ctrl
Compiling module xil_defaultlib.hdmi_colorbar
Compiling module xil_defaultlib.hdmi_colorbar_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hdmi_colorbar_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hdmi_colorbar_tb_behav -key {Behavioral:sim_1:Functional:hdmi_colorbar_tb} -tclbatch {hdmi_colorbar_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source hdmi_colorbar_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hdmi_colorbar_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 981.305 ; gain = 25.316
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/hdmi_colorbar_tb/hdmi_colorbar_inst/hdmi_ctrl_inst/par2ser_inst2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 994.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 03:30:14 2025...
