

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">sam3.h</div>  </div>
</div>
<div class="contents">
<a href="sam3_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00036"></a>00036 <span class="preprocessor">#ifndef SAM3_H</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span><span class="preprocessor">#define SAM3_H</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span>
<a name="l00039"></a>00039 <span class="preprocessor">#include &lt;<a class="code" href="detect_8h.html" title="CPU detection through special preprocessor macros.">cpu/detect.h</a>&gt;</span>
<a name="l00040"></a>00040 <span class="preprocessor">#include &lt;<a class="code" href="compiler_8h.html" title="Additional support macros for compiler independance.">cfg/compiler.h</a>&gt;</span>
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 <span class="comment">/*</span>
<a name="l00043"></a>00043 <span class="comment"> * Peripherals IDs.</span>
<a name="l00044"></a>00044 <span class="comment"> */</span>
<a name="l00045"></a>00045 <span class="comment">/*\{*/</span>
<a name="l00046"></a>00046 <span class="preprocessor">#if CPU_CM3_SAM3N</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span><span class="preprocessor">    #define SUPC_ID      0   ///&lt; Supply Controller (SUPC)</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span><span class="preprocessor">    #define RSTC_ID      1   ///&lt; Reset Controller (RSTC)</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">    #define RTC_ID       2   ///&lt; Real Time Clock (RTC)</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span><span class="preprocessor">    #define RTT_ID       3   ///&lt; Real Time Timer (RTT)</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">    #define WDT_ID       4   ///&lt; Watchdog Timer (WDT)</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_ID       5   ///&lt; Power Management Controller (PMC)</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">    #define EEFC0_ID     6   ///&lt; Enhanced Flash Controller</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">    #define UART0_ID     8   ///&lt; UART 0 (UART0)</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">    #define UART1_ID     9   ///&lt; UART 1 (UART1)</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">    #define PIOA_ID     11   ///&lt; Parallel I/O Controller A (PIOA)</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">    #define PIOB_ID     12   ///&lt; Parallel I/O Controller B (PIOB)</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="preprocessor">    #define PIOC_ID     13   ///&lt; Parallel I/O Controller C (PIOC)</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span><span class="preprocessor">    #define US0_ID      14   ///&lt; USART 0 (USART0)</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="preprocessor">    #define US1_ID      15   ///&lt; USART 1 (USART1)</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_ID     19   ///&lt; Two Wire Interface 0 (TWI0)</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_ID     20   ///&lt; Two Wire Interface 1 (TWI1)</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_ID     21   ///&lt; Serial Peripheral Interface (SPI)</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span><span class="preprocessor">    #define TC0_ID      23   ///&lt; Timer/Counter 0 (TC0)</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">    #define TC1_ID      24   ///&lt; Timer/Counter 1 (TC1)</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">    #define TC2_ID      25   ///&lt; Timer/Counter 2 (TC2)</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">    #define TC3_ID      26   ///&lt; Timer/Counter 3 (TC3)</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">    #define TC4_ID      27   ///&lt; Timer/Counter 4 (TC4)</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="preprocessor">    #define TC5_ID      28   ///&lt; Timer/Counter 5 (TC5)</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="preprocessor">    #define ADC_ID      29   ///&lt; Analog To Digital Converter (ADC)</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">    #define DACC_ID     30   ///&lt; Digital To Analog Converter (DACC)</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">    #define PWM_ID      31   ///&lt; Pulse Width Modulation (PWM)</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_CM3_SAM3X</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="preprocessor">    #define SUPC_ID        0   ///&lt; Supply Controller (SUPC)</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="preprocessor">    #define RSTC_ID        1   ///&lt; Reset Controller (RSTC)</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">    #define RTC_ID         2   ///&lt; Real Time Clock (RTC)</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">    #define RTT_ID         3   ///&lt; Real Time Timer (RTT)</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">    #define WDT_ID         4   ///&lt; Watchdog Timer (WDT)</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_ID         5   ///&lt; Power Management Controller (PMC)</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">    #define EEFC0_ID       6   ///&lt; Enhanced Flash Controller</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">    #define EEFC1_ID       7   ///&lt; Enhanced Flash Controller</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="preprocessor">    #define UART0_ID       8   ///&lt; UART 0 (UART0)</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">    #define SMC_SDRAMC_ID  9   ///&lt; Satic memory controller / SDRAM controller</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">    #define SDRAMC_ID     10   ///&lt; Satic memory controller / SDRAM controller</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">    #define PIOA_ID       11   ///&lt; Parallel I/O Controller A</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">    #define PIOB_ID       12   ///&lt; Parallel I/O Controller B</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">    #define PIOC_ID       13   ///&lt; Parallel I/O Controller C</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">    #define PIOD_ID       14   ///&lt; Parallel I/O Controller D</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">    #define PIOE_ID       15   ///&lt; Parallel I/O Controller E</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">    #define PIOF_ID       16   ///&lt; Parallel I/O Controller F</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">    #define US0_ID        17   ///&lt; USART 0</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">    #define US1_ID        18   ///&lt; USART 1</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">    #define US2_ID        19   ///&lt; USART 2</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">    #define US3_ID        20   ///&lt; USART 3</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">    #define HSMCI_ID      21   ///&lt; High speed multimedia card interface</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_ID       22   ///&lt; Two Wire Interface 0</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_ID       23   ///&lt; Two Wire Interface 1</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_ID       24   ///&lt; Serial Peripheral Interface</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">    #define SPI1_ID       25   ///&lt; Serial Peripheral Interface</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_ID        26   ///&lt; Synchronous serial controller</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">    #define TC0_ID        27   ///&lt; Timer/Counter 0</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">    #define TC1_ID        28   ///&lt; Timer/Counter 1</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">    #define TC2_ID        29   ///&lt; Timer/Counter 2</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">    #define TC3_ID        30   ///&lt; Timer/Counter 3</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">    #define TC4_ID        31   ///&lt; Timer/Counter 4</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">    #define TC5_ID        32   ///&lt; Timer/Counter 5</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">    #define TC6_ID        33   ///&lt; Timer/Counter 6</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">    #define TC7_ID        34   ///&lt; Timer/Counter 7</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">    #define TC8_ID        35   ///&lt; Timer/Counter 8</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">    #define PWM_ID        36   ///&lt; Pulse width modulation controller</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">    #define ADC_ID        37   ///&lt; ADC controller</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">    #define DACC_ID       38   ///&lt; DAC controller</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">    #define DMAC_ID       39   ///&lt; DMA controller</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">    #define UOTGHS_ID     40   ///&lt; USB OTG high speed</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">    #define TRNG_ID       41   ///&lt; True random number generator</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">    #define EMAC_ID       42   ///&lt; Ethernet MAC</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">    #define CAN0_ID       43   ///&lt; CAN controller 0</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">    #define CAN1_ID       44   ///&lt; CAN controller 1</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">    #error Peripheral IDs undefined</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00123"></a>00123 
<a name="l00124"></a>00124 <span class="comment">/*</span>
<a name="l00125"></a>00125 <span class="comment"> * Hardware features for drivers.</span>
<a name="l00126"></a>00126 <span class="comment"> */</span>
<a name="l00127"></a>00127 <span class="preprocessor">#define USART_HAS_PDC  1</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">#define SPI_HAS_PDC    1</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span>
<a name="l00130"></a>00130 <span class="preprocessor">#if CPU_CM3_SAM3X || CPU_CM3_SAM3U</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">    #define USART_PORTS    1</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">    #define UART_PORTS     4</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_CM3_SAM3N || CPU_CM3_SAM3S</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">    #define USART_PORTS    2</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">    #define UART_PORTS     2</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">    #error undefined U(S)ART_PORTS for this cpu</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span>
<a name="l00140"></a>00140 <span class="preprocessor">#include &quot;<a class="code" href="sam3__sysctl_8h.html" title="Atmel SAM3 system controller registers.">sam3_sysctl.h</a>&quot;</span>
<a name="l00141"></a>00141 <span class="preprocessor">#include &quot;<a class="code" href="sam3__pdc_8h.html">sam3_pdc.h</a>&quot;</span>
<a name="l00142"></a>00142 <span class="preprocessor">#include &quot;<a class="code" href="sam3__pmc_8h.html" title="SAM3 PMC hardware.">sam3_pmc.h</a>&quot;</span>
<a name="l00143"></a>00143 <span class="preprocessor">#include &quot;<a class="code" href="sam3__smc_8h.html" title="SAM3X/A/U Static Memory Controller definitions.">sam3_smc.h</a>&quot;</span>
<a name="l00144"></a>00144 <span class="preprocessor">#include &quot;<a class="code" href="sam3__sdramc_8h.html" title="SAM3 SDRAM controller definitions.">sam3_sdramc.h</a>&quot;</span>
<a name="l00145"></a>00145 <span class="preprocessor">#include &quot;<a class="code" href="sam3__ints_8h.html" title="SAM3 interrupt definitions.">sam3_ints.h</a>&quot;</span>
<a name="l00146"></a>00146 <span class="preprocessor">#include &quot;<a class="code" href="sam3__pio_8h.html">sam3_pio.h</a>&quot;</span>
<a name="l00147"></a>00147 <span class="preprocessor">#include &quot;<a class="code" href="sam3__nvic_8h.html" title="Atmel SAM3 NVIC hardware.">sam3_nvic.h</a>&quot;</span>
<a name="l00148"></a>00148 <span class="preprocessor">#include &quot;<a class="code" href="sam3__uart_8h.html" title="SAM3 UART hardware.">sam3_uart.h</a>&quot;</span>
<a name="l00149"></a>00149 <span class="preprocessor">#include &quot;<a class="code" href="sam3__usart_8h.html">sam3_usart.h</a>&quot;</span>
<a name="l00150"></a>00150 <span class="preprocessor">#include &quot;<a class="code" href="sam3__spi_8h.html">sam3_spi.h</a>&quot;</span>
<a name="l00151"></a>00151 <span class="preprocessor">#include &quot;<a class="code" href="sam3__flash_8h.html" title="Atmel SAM3 enhanced embedded flash controller definitions.">sam3_flash.h</a>&quot;</span>
<a name="l00152"></a>00152 <span class="preprocessor">#include &quot;<a class="code" href="sam3__wdt_8h.html">sam3_wdt.h</a>&quot;</span>
<a name="l00153"></a>00153 <span class="preprocessor">#include &quot;<a class="code" href="sam3__emac_8h.html" title="SAM3 EMAC definitions.">sam3_emac.h</a>&quot;</span>
<a name="l00154"></a>00154 <span class="preprocessor">#include &quot;<a class="code" href="sam3__rstc_8h.html">sam3_rstc.h</a>&quot;</span>
<a name="l00155"></a>00155 <span class="preprocessor">#include &quot;<a class="code" href="sam3__adc_8h.html">sam3_adc.h</a>&quot;</span>
<a name="l00156"></a>00156 <span class="preprocessor">#include &quot;<a class="code" href="sam3__dacc_8h.html">sam3_dacc.h</a>&quot;</span>
<a name="l00157"></a>00157 <span class="preprocessor">#include &quot;<a class="code" href="sam3__tc_8h.html">sam3_tc.h</a>&quot;</span>
<a name="l00158"></a>00158 <span class="preprocessor">#include &quot;<a class="code" href="sam3__twi_8h.html" title="SAM3 TWI definitions.">sam3_twi.h</a>&quot;</span>
<a name="l00159"></a>00159 <span class="preprocessor">#include &quot;<a class="code" href="sam3__ssc_8h.html">sam3_ssc.h</a>&quot;</span>
<a name="l00160"></a>00160 
<a name="l00164"></a>00164 <span class="comment">/*\{*/</span>
<a name="l00165"></a>00165 <span class="preprocessor">#if CPU_CM3_SAM3U</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">    #define UART0_PORT   PIOA_BASE</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">    #define USART0_PORT  PIOA_BASE</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">    #define USART1_PORT  PIOA_BASE</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">    #define USART2_PORT  PIOA_BASE</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">    #define USART3_PORT  PIOC_BASE</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span>
<a name="l00172"></a>00172 <span class="preprocessor">    #define UART0_PERIPH   PIO_PERIPH_A</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="preprocessor">    #define USART0_PERIPH  PIO_PERIPH_A</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">    #define USART1_PERIPH  PIO_PERIPH_A</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">    #define USART2_PERIPH  PIO_PERIPH_A</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">    #define USART3_PERIPH  PIO_PERIPH_B</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span>
<a name="l00178"></a>00178 <span class="preprocessor">    #define URXD0   11</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">    #define UTXD0   12</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">    #define RXD0    19</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">    #define TXD0    18</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">    #define RXD1    21</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">    #define TXD1    20</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">    #define RXD2    23</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="preprocessor">    #define TXD2    22</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">    #define RXD3    13</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">    #define TXD3    12</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_CM3_SAM3X</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">    #define UART0_PORT   PIOA_BASE</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">    #define USART0_PORT  PIOA_BASE</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">    #define USART1_PORT  PIOA_BASE</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">    #define USART2_PORT  PIOB_BASE</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">    #define USART3_PORT  PIOD_BASE</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span>
<a name="l00195"></a>00195 <span class="preprocessor">    #define UART0_PERIPH   PIO_PERIPH_A</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="preprocessor">    #define USART0_PERIPH  PIO_PERIPH_A</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">    #define USART1_PERIPH  PIO_PERIPH_A</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">    #define USART2_PERIPH  PIO_PERIPH_A</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">    #define USART3_PERIPH  PIO_PERIPH_B</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span>
<a name="l00201"></a>00201 <span class="preprocessor">    #define URXD0    8</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">    #define UTXD0    9</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">    #define RXD0    10</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="preprocessor">    #define TXD0    11</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="preprocessor">    #define RXD1    12</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">    #define TXD1    13</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="preprocessor">    #define RXD2    21</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">    #define TXD2    20</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">    #define RXD3     5</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">    #define TXD3     4</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_CM3_SAM3N || CPU_CM3_SAM3S</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">    #define UART0_PORT   PIOA_BASE</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">    #define UART1_PORT   PIOB_BASE</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="preprocessor">    #define USART0_PORT  PIOA_BASE</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="preprocessor">    #define USART1_PORT  PIOA_BASE</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span>
<a name="l00217"></a>00217 <span class="preprocessor">    #define UART0_PERIPH   PIO_PERIPH_A</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span><span class="preprocessor">    #define UART1_PERIPH   PIO_PERIPH_A</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">    #define USART0_PERIPH  PIO_PERIPH_A</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">    #define USART1_PERIPH  PIO_PERIPH_A</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span>
<a name="l00222"></a>00222 <span class="preprocessor">    #define URXD0    9</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">    #define UTXD0   10</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="preprocessor">    #define URXD1    2</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">    #define UTXD1    3</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="preprocessor">    #define RXD0     5</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="preprocessor">    #define TXD0     6</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">    #define RXD1    21</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">    #define TXD1    22</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00232"></a>00232 
<a name="l00236"></a>00236 <span class="comment">/*\{*/</span>
<a name="l00237"></a>00237 <span class="preprocessor">#if CPU_CM3_SAM3U</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_SPCK   15</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_MOSI   14</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_MISO   13</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_CM3_SAM3X</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_SPCK   27</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_MOSI   26</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_MISO   25</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00246"></a><a class="code" href="sam3_8h.html#aa2b8526851d1264c435fe955294a5a45">00246</a> <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_SPCK   14</span>
<a name="l00247"></a><a class="code" href="sam3_8h.html#a16ce69be83444ff939653090fb7fa151">00247</a> <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_MOSI   13</span>
<a name="l00248"></a><a class="code" href="sam3_8h.html#aabba8137ea69a9180bedb49e83873988">00248</a> <span class="preprocessor"></span><span class="preprocessor">    #define SPI0_MISO   12</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00251"></a>00251 
<a name="l00255"></a>00255 <span class="comment">/*\{*/</span>
<a name="l00256"></a>00256 <span class="preprocessor">#if CPU_CM3_SAM3X</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_PORT   PIOA_BASE</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_PORT   PIOA_BASE</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span>
<a name="l00260"></a>00260 <span class="preprocessor">    #define TWI0_PERIPH  PIO_PERIPH_A</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_PERIPH  PIO_PERIPH_A</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span>
<a name="l00263"></a>00263 <span class="preprocessor">    #define TWI0_TWD    17</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_TWCK   18</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_TWD    12</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_TWCK   13</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_CM3_SAM3N || CPU_CM3_SAM3S</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_PORT   PIOA_BASE</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_PORT   PIOB_BASE</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span>
<a name="l00271"></a>00271 <span class="preprocessor">    #define TWI0_PERIPH  PIO_PERIPH_A</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_PERIPH  PIO_PERIPH_A</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span>
<a name="l00274"></a>00274 <span class="preprocessor">    #define TWI0_TWD    3</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_TWCK   4</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_TWD    4</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_TWCK   5</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_CM3_SAM3U</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_PORT   PIOA_BASE</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_PORT   PIOA_BASE</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span>
<a name="l00282"></a>00282 <span class="preprocessor">    #define TWI0_PERIPH  PIO_PERIPH_A</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_PERIPH  PIO_PERIPH_A</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span>
<a name="l00285"></a>00285 <span class="preprocessor">    #define TWI0_TWD    9</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">    #define TWI0_TWCK   10</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_TWD    24</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="preprocessor">    #define TWI1_TWCK   25</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span>
<a name="l00291"></a>00291 <span class="preprocessor">#if CPU_CM3_SAM3X</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_PORT            PIOA_BASE</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_PIO_PDR         PIOA_PDR</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_RECV_PERIPH     PIO_PERIPH_A</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_TRAN_PERIPH     PIO_PERIPH_B</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_RD              18</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_RF              17</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_RK              19</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_TD              16</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_TF              15</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_TK              14</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_CM3_SAM3N</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_PORT            </span><span class="comment">/* None! */</span>
<a name="l00304"></a>00304 <span class="preprocessor">    #define SSC_PIO_PDR         </span><span class="comment">/* None! */</span>
<a name="l00305"></a>00305 <span class="preprocessor">    #define SSC_RECV_PERIPH     </span><span class="comment">/* None! */</span>
<a name="l00306"></a>00306 <span class="preprocessor">    #define SSC_TRAN_PERIPH     </span><span class="comment">/* None! */</span>
<a name="l00307"></a>00307 <span class="preprocessor">    #define SSC_RD              </span><span class="comment">/* None! */</span>
<a name="l00308"></a>00308 <span class="preprocessor">    #define SSC_RF              </span><span class="comment">/* None! */</span>
<a name="l00309"></a>00309 <span class="preprocessor">    #define SSC_RK              </span><span class="comment">/* None! */</span>
<a name="l00310"></a>00310 <span class="preprocessor">    #define SSC_TD              </span><span class="comment">/* None! */</span>
<a name="l00311"></a>00311 <span class="preprocessor">    #define SSC_TF              </span><span class="comment">/* None! */</span>
<a name="l00312"></a>00312 <span class="preprocessor">    #define SSC_TK              </span><span class="comment">/* None! */</span>
<a name="l00313"></a>00313 <span class="preprocessor">#elif CPU_CM3_SAM3S</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_PORT            PIOA_BASE</span>
<a name="l00315"></a>00315 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_PIO_PDR         PIOA_PDR</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_RECV_PERIPH     PIO_PERIPH_A</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_TRAN_PERIPH     PIO_PERIPH_A</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_RD              18</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_RF              20</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_RK              19</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_TD              17</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_TF              15</span>
<a name="l00323"></a>00323 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_TK              16</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_CM3_SAM3U</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_PORT            PIOA_BASE</span>
<a name="l00326"></a>00326 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_PIO_PDR         PIOA_PDR</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_RECV_PERIPH     PIO_PERIPH_A</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_TRAN_PERIPH     PIO_PERIPH_A</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_RD              27</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_RF              31</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_RK              29</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_TD              26</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_TF              30</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span><span class="preprocessor">    #define SSC_TK              28</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span><span class="preprocessor">    #error no ssc pins are defined for this cpu</span>
<a name="l00337"></a>00337 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span>
<a name="l00339"></a>00339 <span class="comment">/*\}*/</span>
<a name="l00340"></a>00340 <span class="preprocessor">#endif </span><span class="comment">/* SAM3_H */</span>
</pre></div></div>
</div>


