## üìã Table of Contents :

1. [Project Overview](#project-overview)

2. [Key Features](#key-features)

3. [Architecture & Pipeline Stages](#architecture-pipeline-stages)

4. [Instruction Set](#instruction-set)

5. [Module Breakdown](#module-breakdown)

6. [Getting Started](#getting-started)

7. [Simulation & Testbench](#simulation-testbench)

8. [Usage Example](#usage-example)

9. [Future Improvements](#future-improvements)

10. [Contributing](#contributing)

## üìù Project overview 
A 32-bit MIPS-style processor implemented in Verilog with a clean, modular pipeline design. This project aims to provide an educational platform for understanding the fundamental components and data flow of a MIPS processor, including instruction fetch, decode, execution, memory access, and write-back.

Key goals:

‚Ä¢ Illustrate core processor pipeline concepts

‚Ä¢ Simplify interfacing for in-class simulation

‚Ä¢ Offer extensibility for custom instructions and enhancements

## üöÄ Key Feature 
‚Ä¢ Custom Logic Parsing: Tailored 32-bit MIPS instruction formats to align with course requirements.

‚Ä¢ Optimized Resource Usage: Streamlined modules minimize combinational logic without sacrificing clarity.

‚Ä¢ Extended Instruction Set: Implements additional arithmetic, logic, and shift operations beyond the basic MIPS subset.

‚Ä¢ Modular Design: Separate modules for control, datapath, ALU, register file, and data memory improve maintainability.

## üèóÔ∏è Architecture & Pipeline Stages 
The processor is organized into five primary stages: 

1. Instruction Fetch (IF stage) :

&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; ‚Ä¢ Module : [`processor.v`](https://github.com/NguyenHoanKhanh/MIPS-basic-by-Verilog/blob/main/processor.v)

&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; ‚Ä¢ Fetches 32-bit instructions via testbench-injected vectors (no external file I/O)

2. Instruction Decode (ID stage) :

&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; ‚Ä¢ Module : [`controller.v`](https://github.com/NguyenHoanKhanh/MIPS-basic-by-Verilog/blob/main/controller.v) (decoding and control logic), [`register.v`](https://github.com/NguyenHoanKhanh/MIPS-basic-by-Verilog/blob/main/register.v) (register file)

&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; ‚Ä¢ Extracts opcode, source/destination register indices; performs immediate extension.

3. Execution stage (EX stage) :

&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; ‚Ä¢ Module : [`ALU.v`](https://github.com/NguyenHoanKhanh/MIPS-basic-by-Verilog/blob/main/ALU.v) (executing operation) and [`datapath.v`](https://github.com/NguyenHoanKhanh/MIPS-basic-by-Verilog/blob/main/datapath.v) (controlling execution)

&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; ‚Ä¢ Executes arithmetic, logic, comparison, and shift operations.

4. Memory (MEM stage) :

&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; ‚Ä¢ Module : [`data_memory.v`](https://github.com/NguyenHoanKhanh/MIPS-basic-by-Verilog/blob/main/data_memory.v)

&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; ‚Ä¢ Handles load/store operations to/from data memory.

5. Write back (WB stage) :

&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; ‚Ä¢ Data from MEM or ALU result written back into the register file.

