Assembler report for top
Wed Aug 14 12:26:43 2019
Quartus Prime Version 19.2.0 Build 57 06/24/2019 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Parallel Compilation
  5. Assembler Messages
  6. Assembler Encrypted IP Cores Summary
  7. Assembler Generated Files
  8. Assembler Device Options: top.sof



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Wed Aug 14 12:26:43 2019 ;
; Revision Name         ; top                                   ;
; Top-level Entity Name ; top                                   ;
; Family                ; Arria 10                              ;
; Device                ; 10AX115S2F45I1SG                      ;
+-----------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                            ;
+-----------------------------------------------------------------------------+----------------+----------------+
; Option                                                                      ; Setting        ; Default Value  ;
+-----------------------------------------------------------------------------+----------------+----------------+
; Enable parallel Assembler and Timing Analyzer during compilation            ; On             ; On             ;
; Enable compact report table                                                 ; Off            ; Off            ;
; Enable Design Assistant in the compilation flow                             ; Off            ; Off            ;
; Design Assistant include IP blocks                                          ; Off            ; Off            ;
; Design Assistant limit on reported violations per rule                      ; 500            ; 500            ;
; Allow RAM Retiming                                                          ; Off            ; Off            ;
; Allow DSP Retiming                                                          ; Off            ; Off            ;
; Use Checkered Pattern as Uninitialized RAM Content                          ; Off            ; Off            ;
; Generate compressed bitstreams                                              ; On             ; On             ;
; Compression mode                                                            ; Off            ; Off            ;
; Clock source for configuration device                                       ; Internal       ; Internal       ;
; Clock frequency of the configuration device                                 ; 10 MHz         ; 10 MHz         ;
; Divide clock frequency by                                                   ; 1              ; 1              ;
; Auto user code                                                              ; On             ; On             ;
; Configuration device                                                        ; Auto           ; Auto           ;
; Voltage output format                                                       ; Auto discovery ; Auto discovery ;
; Translated voltage value unit                                               ; Volts          ; Volts          ;
; Configuration device auto user code                                         ; Off            ; Off            ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off            ; Off            ;
; Generate Raw Binary File (.rbf) For Target Device                           ; Off            ; Off            ;
; Generate Partial Reconfiguration Raw Binary File (.rbf)                     ; Off            ; Off            ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off            ; Off            ;
; Hexadecimal Output File start address                                       ; 0              ; 0              ;
; Hexadecimal Output File count direction                                     ; Up             ; Up             ;
; Release clears before tri-states                                            ; Off            ; Off            ;
; Auto-restart configuration after error                                      ; On             ; On             ;
; Enable OCT_DONE                                                             ; Off            ; Off            ;
; Enable autonomous PCIe HIP mode                                             ; Off            ; Off            ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off            ; Off            ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off            ; Off            ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off            ; Off            ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On             ; On             ;
; Enables the HPS early release of HPS IO                                     ; Off            ; Off            ;
+-----------------------------------------------------------------------------+----------------+----------------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 6      ;
; Maximum used               ; 6      ;
+----------------------------+--------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 19.2.0 Build 57 06/24/2019 SJ Pro Edition
    Info: Processing started: Wed Aug 14 12:25:50 2019
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off top -c top
Info: Using INI file /media/ebots/HungLam.Xav/FPGA_PCIE_Gen3x8_AVMM_DMA_w_XAVIER/00_FPGA_Design/Arria10_PCIeGen3x8_DMA_18_0_project/quartus.ini
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded final database: elapsed time is 00:00:04
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 7050 megabytes
    Info: Processing ended: Wed Aug 14 12:26:49 2019
    Info: Elapsed time: 00:00:59


+------------------------------------------------+
; Assembler Encrypted IP Cores Summary           ;
+--------+------------------------+--------------+
; Vendor ; IP Core Name           ; License Type ;
+--------+------------------------+--------------+
; Altera ; Signal Tap (6AF7 BCE1) ; Licensed     ;
; Altera ; Signal Tap (6AF7 BCEC) ; Licensed     ;
+--------+------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------+
; /media/ebots/HungLam.Xav/FPGA_PCIE_Gen3x8_AVMM_DMA_w_XAVIER/00_FPGA_Design/Arria10_PCIeGen3x8_DMA_18_0_project/pcie_quartus_files/top.sof ;
+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Assembler Device Options: top.sof                  ;
+----------------+-----------------------------------+
; Option         ; Setting                           ;
+----------------+-----------------------------------+
; JTAG usercode  ; 0xFFFFFFFF                        ;
; Checksum       ; 0x30ACDF55                        ;
; Design hash    ; 9F896495E04B9690DC2A1D176FA31102  ;
+----------------+-----------------------------------+


