

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Fri Dec 17 12:24:24 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1930-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.830 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                             |                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                           Instance                          |                       Module                      |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_96  |dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       6|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     55|    1605|    1731|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      36|    -|
|Register         |        -|      -|     261|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     55|    1866|    1773|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2940|   3600|  866400|  433200|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+---------------------------------------------------+---------+-------+------+------+-----+
    |                           Instance                          |                       Module                      | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------------------------------------------------+---------------------------------------------------+---------+-------+------+------+-----+
    |grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_96  |dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0  |        0|     55|  1605|  1731|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                        |                                                   |        0|     55|  1605|  1731|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           4|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |dense_1_input_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |dense_1_input_V_ap_vld_preg    |   9|          2|    1|          2|
    |dense_1_input_V_blk_n          |   9|          2|    1|          2|
    |dense_1_input_V_in_sig         |   9|          2|  256|        512|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  36|          8|  259|        518|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |    1|   0|    1|          0|
    |dense_1_input_V_ap_vld_preg  |    1|   0|    1|          0|
    |dense_1_input_V_preg         |  256|   0|  256|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        |  261|   0|  261|          0|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     myproject    | return value |
|dense_1_input_V_ap_vld   |  in |    1|   ap_vld   |  dense_1_input_V |    pointer   |
|dense_1_input_V          |  in |  256|   ap_vld   |  dense_1_input_V |    pointer   |
|layer2_out_0_V           | out |   16|   ap_vld   |  layer2_out_0_V  |    pointer   |
|layer2_out_0_V_ap_vld    | out |    1|   ap_vld   |  layer2_out_0_V  |    pointer   |
|layer2_out_1_V           | out |   16|   ap_vld   |  layer2_out_1_V  |    pointer   |
|layer2_out_1_V_ap_vld    | out |    1|   ap_vld   |  layer2_out_1_V  |    pointer   |
|layer2_out_2_V           | out |   16|   ap_vld   |  layer2_out_2_V  |    pointer   |
|layer2_out_2_V_ap_vld    | out |    1|   ap_vld   |  layer2_out_2_V  |    pointer   |
|layer2_out_3_V           | out |   16|   ap_vld   |  layer2_out_3_V  |    pointer   |
|layer2_out_3_V_ap_vld    | out |    1|   ap_vld   |  layer2_out_3_V  |    pointer   |
|const_size_in_1          | out |   16|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_in_1_ap_vld   | out |    1|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_out_1         | out |   16|   ap_vld   | const_size_out_1 |    pointer   |
|const_size_out_1_ap_vld  | out |    1|   ap_vld   | const_size_out_1 |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

