Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jun  5 10:24:27 2025
| Host         : korchamHoyoun24 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_color_find_timing_summary_routed.rpt -pb top_color_find_timing_summary_routed.pb -rpx top_color_find_timing_summary_routed.rpx -warn_on_violation
| Design       : top_color_find
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (168)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1011)
5. checking no_input_delay (12)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (168)
--------------------------
 There are 75 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: u_OV7670_Init/U_tick_gen_/tick_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/pclk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_fnd_controller/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1011)
---------------------------------------------------
 There are 1011 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.221        0.000                      0                  350        0.237        0.000                      0                  350        4.500        0.000                       0                   236  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.221        0.000                      0                  350        0.237        0.000                      0                  350        4.500        0.000                       0                   236  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_color_find/target0_D_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.439ns  (logic 3.868ns (45.832%)  route 4.571ns (54.168%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.582     5.103    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.975 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.041    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13_n_1
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.466 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13/DOBDO[0]
                         net (fo=2, routed)           2.668    11.133    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13_n_67
    SLICE_X49Y24         LUT4 (Prop_lut4_I3_O)        0.124    11.257 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_17/O
                         net (fo=2, routed)           0.452    11.709    u_OV7670_VGA_Display/U_Frame_Buffer/rData[13]
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.120    11.829 r  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_6/O
                         net (fo=2, routed)           0.453    12.282    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_6_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I3_O)        0.327    12.609 r  u_OV7670_VGA_Display/U_Frame_Buffer/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.933    13.543    u_color_find/target0_D_count
    SLICE_X56Y15         FDCE                                         r  u_color_find/target0_D_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.447    14.788    u_color_find/CLK
    SLICE_X56Y15         FDCE                                         r  u_color_find/target0_D_count_reg[0]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X56Y15         FDCE (Setup_fdce_C_CE)      -0.169    14.764    u_color_find/target0_D_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -13.543    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_color_find/target0_D_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.439ns  (logic 3.868ns (45.832%)  route 4.571ns (54.168%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.582     5.103    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.975 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.041    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13_n_1
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.466 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13/DOBDO[0]
                         net (fo=2, routed)           2.668    11.133    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13_n_67
    SLICE_X49Y24         LUT4 (Prop_lut4_I3_O)        0.124    11.257 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_17/O
                         net (fo=2, routed)           0.452    11.709    u_OV7670_VGA_Display/U_Frame_Buffer/rData[13]
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.120    11.829 r  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_6/O
                         net (fo=2, routed)           0.453    12.282    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_6_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I3_O)        0.327    12.609 r  u_OV7670_VGA_Display/U_Frame_Buffer/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.933    13.543    u_color_find/target0_D_count
    SLICE_X56Y15         FDCE                                         r  u_color_find/target0_D_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.447    14.788    u_color_find/CLK
    SLICE_X56Y15         FDCE                                         r  u_color_find/target0_D_count_reg[1]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X56Y15         FDCE (Setup_fdce_C_CE)      -0.169    14.764    u_color_find/target0_D_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -13.543    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_color_find/target0_D_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.439ns  (logic 3.868ns (45.832%)  route 4.571ns (54.168%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.582     5.103    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.975 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.041    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13_n_1
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.466 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13/DOBDO[0]
                         net (fo=2, routed)           2.668    11.133    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13_n_67
    SLICE_X49Y24         LUT4 (Prop_lut4_I3_O)        0.124    11.257 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_17/O
                         net (fo=2, routed)           0.452    11.709    u_OV7670_VGA_Display/U_Frame_Buffer/rData[13]
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.120    11.829 r  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_6/O
                         net (fo=2, routed)           0.453    12.282    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_6_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I3_O)        0.327    12.609 r  u_OV7670_VGA_Display/U_Frame_Buffer/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.933    13.543    u_color_find/target0_D_count
    SLICE_X56Y15         FDCE                                         r  u_color_find/target0_D_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.447    14.788    u_color_find/CLK
    SLICE_X56Y15         FDCE                                         r  u_color_find/target0_D_count_reg[2]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X56Y15         FDCE (Setup_fdce_C_CE)      -0.169    14.764    u_color_find/target0_D_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -13.543    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_color_find/target0_D_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.439ns  (logic 3.868ns (45.832%)  route 4.571ns (54.168%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.582     5.103    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.975 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.041    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13_n_1
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.466 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13/DOBDO[0]
                         net (fo=2, routed)           2.668    11.133    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13_n_67
    SLICE_X49Y24         LUT4 (Prop_lut4_I3_O)        0.124    11.257 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_17/O
                         net (fo=2, routed)           0.452    11.709    u_OV7670_VGA_Display/U_Frame_Buffer/rData[13]
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.120    11.829 r  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_6/O
                         net (fo=2, routed)           0.453    12.282    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_6_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I3_O)        0.327    12.609 r  u_OV7670_VGA_Display/U_Frame_Buffer/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.933    13.543    u_color_find/target0_D_count
    SLICE_X56Y15         FDCE                                         r  u_color_find/target0_D_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.447    14.788    u_color_find/CLK
    SLICE_X56Y15         FDCE                                         r  u_color_find/target0_D_count_reg[3]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X56Y15         FDCE (Setup_fdce_C_CE)      -0.169    14.764    u_color_find/target0_D_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -13.543    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_color_find/target0_D_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.378ns  (logic 3.868ns (46.167%)  route 4.510ns (53.833%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.582     5.103    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.975 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.041    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13_n_1
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.466 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13/DOBDO[0]
                         net (fo=2, routed)           2.668    11.133    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13_n_67
    SLICE_X49Y24         LUT4 (Prop_lut4_I3_O)        0.124    11.257 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_17/O
                         net (fo=2, routed)           0.452    11.709    u_OV7670_VGA_Display/U_Frame_Buffer/rData[13]
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.120    11.829 r  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_6/O
                         net (fo=2, routed)           0.453    12.282    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_6_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I3_O)        0.327    12.609 r  u_OV7670_VGA_Display/U_Frame_Buffer/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.872    13.482    u_color_find/target0_D_count
    SLICE_X56Y17         FDCE                                         r  u_color_find/target0_D_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.445    14.786    u_color_find/CLK
    SLICE_X56Y17         FDCE                                         r  u_color_find/target0_D_count_reg[10]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X56Y17         FDCE (Setup_fdce_C_CE)      -0.169    14.762    u_color_find/target0_D_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -13.482    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_color_find/target0_D_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.378ns  (logic 3.868ns (46.167%)  route 4.510ns (53.833%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.582     5.103    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.975 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.041    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13_n_1
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.466 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13/DOBDO[0]
                         net (fo=2, routed)           2.668    11.133    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13_n_67
    SLICE_X49Y24         LUT4 (Prop_lut4_I3_O)        0.124    11.257 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_17/O
                         net (fo=2, routed)           0.452    11.709    u_OV7670_VGA_Display/U_Frame_Buffer/rData[13]
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.120    11.829 r  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_6/O
                         net (fo=2, routed)           0.453    12.282    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_6_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I3_O)        0.327    12.609 r  u_OV7670_VGA_Display/U_Frame_Buffer/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.872    13.482    u_color_find/target0_D_count
    SLICE_X56Y17         FDCE                                         r  u_color_find/target0_D_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.445    14.786    u_color_find/CLK
    SLICE_X56Y17         FDCE                                         r  u_color_find/target0_D_count_reg[11]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X56Y17         FDCE (Setup_fdce_C_CE)      -0.169    14.762    u_color_find/target0_D_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -13.482    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_color_find/target0_D_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.378ns  (logic 3.868ns (46.167%)  route 4.510ns (53.833%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.582     5.103    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.975 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.041    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13_n_1
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.466 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13/DOBDO[0]
                         net (fo=2, routed)           2.668    11.133    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13_n_67
    SLICE_X49Y24         LUT4 (Prop_lut4_I3_O)        0.124    11.257 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_17/O
                         net (fo=2, routed)           0.452    11.709    u_OV7670_VGA_Display/U_Frame_Buffer/rData[13]
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.120    11.829 r  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_6/O
                         net (fo=2, routed)           0.453    12.282    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_6_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I3_O)        0.327    12.609 r  u_OV7670_VGA_Display/U_Frame_Buffer/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.872    13.482    u_color_find/target0_D_count
    SLICE_X56Y17         FDCE                                         r  u_color_find/target0_D_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.445    14.786    u_color_find/CLK
    SLICE_X56Y17         FDCE                                         r  u_color_find/target0_D_count_reg[8]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X56Y17         FDCE (Setup_fdce_C_CE)      -0.169    14.762    u_color_find/target0_D_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -13.482    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_color_find/target0_D_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.378ns  (logic 3.868ns (46.167%)  route 4.510ns (53.833%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.582     5.103    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.975 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.041    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13_n_1
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.466 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13/DOBDO[0]
                         net (fo=2, routed)           2.668    11.133    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13_n_67
    SLICE_X49Y24         LUT4 (Prop_lut4_I3_O)        0.124    11.257 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_17/O
                         net (fo=2, routed)           0.452    11.709    u_OV7670_VGA_Display/U_Frame_Buffer/rData[13]
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.120    11.829 r  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_6/O
                         net (fo=2, routed)           0.453    12.282    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_6_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I3_O)        0.327    12.609 r  u_OV7670_VGA_Display/U_Frame_Buffer/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.872    13.482    u_color_find/target0_D_count
    SLICE_X56Y17         FDCE                                         r  u_color_find/target0_D_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.445    14.786    u_color_find/CLK
    SLICE_X56Y17         FDCE                                         r  u_color_find/target0_D_count_reg[9]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X56Y17         FDCE (Setup_fdce_C_CE)      -0.169    14.762    u_color_find/target0_D_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -13.482    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_color_find/target0_D_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.299ns  (logic 3.868ns (46.610%)  route 4.431ns (53.390%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.582     5.103    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.975 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.041    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13_n_1
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.466 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13/DOBDO[0]
                         net (fo=2, routed)           2.668    11.133    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13_n_67
    SLICE_X49Y24         LUT4 (Prop_lut4_I3_O)        0.124    11.257 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_17/O
                         net (fo=2, routed)           0.452    11.709    u_OV7670_VGA_Display/U_Frame_Buffer/rData[13]
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.120    11.829 r  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_6/O
                         net (fo=2, routed)           0.453    12.282    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_6_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I3_O)        0.327    12.609 r  u_OV7670_VGA_Display/U_Frame_Buffer/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.793    13.402    u_color_find/target0_D_count
    SLICE_X56Y16         FDCE                                         r  u_color_find/target0_D_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.446    14.787    u_color_find/CLK
    SLICE_X56Y16         FDCE                                         r  u_color_find/target0_D_count_reg[4]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X56Y16         FDCE (Setup_fdce_C_CE)      -0.169    14.763    u_color_find/target0_D_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -13.402    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_color_find/target0_D_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.299ns  (logic 3.868ns (46.610%)  route 4.431ns (53.390%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.582     5.103    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.975 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.041    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13_n_1
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.466 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13/DOBDO[0]
                         net (fo=2, routed)           2.668    11.133    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13_n_67
    SLICE_X49Y24         LUT4 (Prop_lut4_I3_O)        0.124    11.257 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_17/O
                         net (fo=2, routed)           0.452    11.709    u_OV7670_VGA_Display/U_Frame_Buffer/rData[13]
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.120    11.829 r  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_6/O
                         net (fo=2, routed)           0.453    12.282    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_6_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I3_O)        0.327    12.609 r  u_OV7670_VGA_Display/U_Frame_Buffer/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.793    13.402    u_color_find/target0_D_count
    SLICE_X56Y16         FDCE                                         r  u_color_find/target0_D_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         1.446    14.787    u_color_find/CLK
    SLICE_X56Y16         FDCE                                         r  u_color_find/target0_D_count_reg[5]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X56Y16         FDCE (Setup_fdce_C_CE)      -0.169    14.763    u_color_find/target0_D_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -13.402    
  -------------------------------------------------------------------
                         slack                                  1.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_OV7670_Init/U_btn_detector/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_OV7670_Init/U_btn_detector/pulse_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.249ns (70.136%)  route 0.106ns (29.864%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.590     1.473    u_OV7670_Init/U_btn_detector/clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  u_OV7670_Init/U_btn_detector/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_OV7670_Init/U_btn_detector/shift_reg_reg[1]/Q
                         net (fo=16, routed)          0.106     1.720    u_OV7670_Init/U_btn_detector/shift_reg[1]
    SLICE_X4Y57          LUT6 (Prop_lut6_I4_O)        0.045     1.765 r  u_OV7670_Init/U_btn_detector/pulse_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.765    u_OV7670_Init/U_btn_detector/pulse_counter[0]_i_3_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.828 r  u_OV7670_Init/U_btn_detector/pulse_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    u_OV7670_Init/U_btn_detector/pulse_counter_reg[0]_i_1_n_4
    SLICE_X4Y57          FDCE                                         r  u_OV7670_Init/U_btn_detector/pulse_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.860     1.988    u_OV7670_Init/U_btn_detector/clk_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  u_OV7670_Init/U_btn_detector/pulse_counter_reg[3]/C
                         clock pessimism             -0.502     1.486    
    SLICE_X4Y57          FDCE (Hold_fdce_C_D)         0.105     1.591    u_OV7670_Init/U_btn_detector/pulse_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_OV7670_Init/U_tick_gen_/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_OV7670_Init/U_tick_gen_/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.566     1.449    u_OV7670_Init/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X14Y44         FDCE                                         r  u_OV7670_Init/U_tick_gen_/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  u_OV7670_Init/U_tick_gen_/count_reg[4]/Q
                         net (fo=4, routed)           0.149     1.762    u_OV7670_Init/U_tick_gen_/count[4]
    SLICE_X14Y44         LUT6 (Prop_lut6_I1_O)        0.045     1.807 r  u_OV7670_Init/U_tick_gen_/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.807    u_OV7670_Init/U_tick_gen_/count_0[4]
    SLICE_X14Y44         FDCE                                         r  u_OV7670_Init/U_tick_gen_/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.836     1.963    u_OV7670_Init/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X14Y44         FDCE                                         r  u_OV7670_Init/U_tick_gen_/count_reg[4]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X14Y44         FDCE (Hold_fdce_C_D)         0.121     1.570    u_OV7670_Init/U_tick_gen_/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_OV7670_Init/U_btn_detector/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_OV7670_Init/U_btn_detector/pulse_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.256ns (66.064%)  route 0.132ns (33.936%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.592     1.475    u_OV7670_Init/U_btn_detector/clk_IBUF_BUFG
    SLICE_X3Y57          FDCE                                         r  u_OV7670_Init/U_btn_detector/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_OV7670_Init/U_btn_detector/shift_reg_reg[3]/Q
                         net (fo=15, routed)          0.132     1.748    u_OV7670_Init/U_btn_detector/shift_reg[3]
    SLICE_X4Y57          LUT6 (Prop_lut6_I2_O)        0.045     1.793 r  u_OV7670_Init/U_btn_detector/pulse_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     1.793    u_OV7670_Init/U_btn_detector/pulse_counter[0]_i_6_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.863 r  u_OV7670_Init/U_btn_detector/pulse_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.863    u_OV7670_Init/U_btn_detector/pulse_counter_reg[0]_i_1_n_7
    SLICE_X4Y57          FDCE                                         r  u_OV7670_Init/U_btn_detector/pulse_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.860     1.988    u_OV7670_Init/U_btn_detector/clk_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  u_OV7670_Init/U_btn_detector/pulse_counter_reg[0]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X4Y57          FDCE (Hold_fdce_C_D)         0.105     1.615    u_OV7670_Init/U_btn_detector/pulse_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_color_find/user_hand0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_color_find/user_hand0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.561     1.444    u_color_find/CLK
    SLICE_X57Y18         FDRE                                         r  u_color_find/user_hand0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  u_color_find/user_hand0_reg/Q
                         net (fo=2, routed)           0.168     1.753    u_color_find/user_hand0
    SLICE_X57Y18         LUT3 (Prop_lut3_I2_O)        0.045     1.798 r  u_color_find/user_hand0_i_1/O
                         net (fo=1, routed)           0.000     1.798    u_color_find/user_hand0_i_1_n_0
    SLICE_X57Y18         FDRE                                         r  u_color_find/user_hand0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.828     1.955    u_color_find/CLK
    SLICE_X57Y18         FDRE                                         r  u_color_find/user_hand0_reg/C
                         clock pessimism             -0.511     1.444    
    SLICE_X57Y18         FDRE (Hold_fdre_C_D)         0.091     1.535    u_color_find/user_hand0_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.566     1.449    u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/clk_IBUF_BUFG
    SLICE_X50Y5          FDCE                                         r  u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDCE (Prop_fdce_C_Q)         0.164     1.613 f  u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.788    u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/p_counter[0]
    SLICE_X50Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.833 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/p_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.833    u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/p_counter[0]_i_1_n_0
    SLICE_X50Y5          FDCE                                         r  u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.837     1.964    u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/clk_IBUF_BUFG
    SLICE_X50Y5          FDCE                                         r  u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X50Y5          FDCE (Hold_fdce_C_D)         0.120     1.569    u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_OV7670_Init/U_tick_gen_/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_OV7670_Init/U_tick_gen_/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.566     1.449    u_OV7670_Init/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X14Y45         FDCE                                         r  u_OV7670_Init/U_tick_gen_/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  u_OV7670_Init/U_tick_gen_/count_reg[5]/Q
                         net (fo=3, routed)           0.175     1.788    u_OV7670_Init/U_tick_gen_/count[5]
    SLICE_X14Y45         LUT6 (Prop_lut6_I1_O)        0.045     1.833 r  u_OV7670_Init/U_tick_gen_/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.833    u_OV7670_Init/U_tick_gen_/count_0[5]
    SLICE_X14Y45         FDCE                                         r  u_OV7670_Init/U_tick_gen_/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.836     1.963    u_OV7670_Init/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X14Y45         FDCE                                         r  u_OV7670_Init/U_tick_gen_/count_reg[5]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X14Y45         FDCE (Hold_fdce_C_D)         0.120     1.569    u_OV7670_Init/U_tick_gen_/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_controller/U_Clk_Divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.565     1.448    u_fnd_controller/U_Clk_Divider/r_counter_reg[13]_0
    SLICE_X57Y12         FDCE                                         r  u_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.141     1.589 f  u_fnd_controller/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.180     1.770    u_fnd_controller/U_Clk_Divider/r_counter[0]
    SLICE_X57Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.815 r  u_fnd_controller/U_Clk_Divider/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.815    u_fnd_controller/U_Clk_Divider/r_counter_0[0]
    SLICE_X57Y12         FDCE                                         r  u_fnd_controller/U_Clk_Divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.833     1.960    u_fnd_controller/U_Clk_Divider/r_counter_reg[13]_0
    SLICE_X57Y12         FDCE                                         r  u_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
                         clock pessimism             -0.512     1.448    
    SLICE_X57Y12         FDCE (Hold_fdce_C_D)         0.091     1.539    u_fnd_controller/U_Clk_Divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u_OV7670_Init/U_btn_detector/q_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_OV7670_Init/U_btn_detector/pulse_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.251ns (63.645%)  route 0.143ns (36.355%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.590     1.473    u_OV7670_Init/U_btn_detector/clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  u_OV7670_Init/U_btn_detector/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_OV7670_Init/U_btn_detector/q_reg_reg/Q
                         net (fo=13, routed)          0.143     1.758    u_OV7670_Init/U_btn_detector/q_reg
    SLICE_X4Y57          LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  u_OV7670_Init/U_btn_detector/pulse_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     1.803    u_OV7670_Init/U_btn_detector/pulse_counter[0]_i_5_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.868 r  u_OV7670_Init/U_btn_detector/pulse_counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.868    u_OV7670_Init/U_btn_detector/pulse_counter_reg[0]_i_1_n_6
    SLICE_X4Y57          FDCE                                         r  u_OV7670_Init/U_btn_detector/pulse_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.860     1.988    u_OV7670_Init/U_btn_detector/clk_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  u_OV7670_Init/U_btn_detector/pulse_counter_reg[1]/C
                         clock pessimism             -0.502     1.486    
    SLICE_X4Y57          FDCE (Hold_fdce_C_D)         0.105     1.591    u_OV7670_Init/U_btn_detector/pulse_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.580     1.463    u_OV7670_VGA_Display/U_OV7670_Clk_Gen/clk_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     1.604 f  u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.185     1.789    u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter[0]
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.834    u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter[0]_i_1__0_n_0
    SLICE_X0Y74          FDCE                                         r  u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.847     1.975    u_OV7670_VGA_Display/U_OV7670_Clk_Gen/clk_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[0]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X0Y74          FDCE (Hold_fdce_C_D)         0.091     1.554    u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u_color_find/target0_U_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_color_find/target0_U_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.559     1.442    u_color_find/CLK
    SLICE_X54Y18         FDCE                                         r  u_color_find/target0_U_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  u_color_find/target0_U_count_reg[11]/Q
                         net (fo=3, routed)           0.148     1.754    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[10]
    SLICE_X54Y18         LUT2 (Prop_lut2_I1_O)        0.045     1.799 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.799    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count[8]_i_2_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.863 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    u_color_find/target0_U_count_reg[11]_0[3]
    SLICE_X54Y18         FDCE                                         r  u_color_find/target0_U_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=235, routed)         0.828     1.955    u_color_find/CLK
    SLICE_X54Y18         FDCE                                         r  u_color_find/target0_U_count_reg[11]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X54Y18         FDCE (Hold_fdce_C_D)         0.134     1.576    u_color_find/target0_U_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y57   u_OV7670_Init/U_btn_detector/pulse_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y59   u_OV7670_Init/U_btn_detector/pulse_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y59   u_OV7670_Init/U_btn_detector/pulse_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y57   u_OV7670_Init/U_btn_detector/pulse_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y57   u_OV7670_Init/U_btn_detector/pulse_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y57   u_OV7670_Init/U_btn_detector/pulse_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58   u_OV7670_Init/U_btn_detector/pulse_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58   u_OV7670_Init/U_btn_detector/pulse_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58   u_OV7670_Init/U_btn_detector/pulse_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58   u_OV7670_Init/U_btn_detector/pulse_counter_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y17  u_OV7670_VGA_Display/U_Frame_Buffer/u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y74   u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y74   u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y74   u_OV7670_VGA_Display/U_OV7670_Clk_Gen/pclk_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y57   u_OV7670_Init/U_btn_detector/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57   u_OV7670_Init/U_btn_detector/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57   u_OV7670_Init/U_btn_detector/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57   u_OV7670_Init/U_btn_detector/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57   u_OV7670_Init/U_btn_detector/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y58   u_OV7670_Init/U_btn_detector/counter_reg[5]/C



