{
  "module_name": "link_service_types.h",
  "hash_id": "2392787bdb4086280aacdf0ff108ba61abf5e26729688f2bd457f649c57e2f4d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/include/link_service_types.h",
  "human_readable_source": " \n\n#ifndef __DAL_LINK_SERVICE_TYPES_H__\n#define __DAL_LINK_SERVICE_TYPES_H__\n\n#include \"grph_object_id.h\"\n#include \"dal_types.h\"\n#include \"irq_types.h\"\n\n \nstruct ddc;\nstruct irq_manager;\n\nenum dp_power_state {\n\tDP_POWER_STATE_D0 = 1,\n\tDP_POWER_STATE_D3\n};\n\nenum edp_revision {\n\t \n\tEDP_REVISION_11 = 0x00,\n\t \n\tEDP_REVISION_12 = 0x01,\n\t \n\tEDP_REVISION_13 = 0x02\n};\n\nenum {\n\tLINK_RATE_REF_FREQ_IN_KHZ = 27000,  \n\tBITS_PER_DP_BYTE = 10,\n\tDATA_EFFICIENCY_8b_10b_x10000 = 8000,  \n\tDATA_EFFICIENCY_8b_10b_FEC_EFFICIENCY_x100 = 97,  \n\tDATA_EFFICIENCY_128b_132b_x10000 = 9641,  \n};\n\nenum lttpr_mode {\n\tLTTPR_MODE_UNKNOWN,\n\tLTTPR_MODE_NON_LTTPR,\n\tLTTPR_MODE_TRANSPARENT,\n\tLTTPR_MODE_NON_TRANSPARENT,\n};\n\nstruct link_training_settings {\n\tstruct dc_link_settings link_settings;\n\n\t \n\tenum dc_voltage_swing *voltage_swing;\n\tenum dc_pre_emphasis *pre_emphasis;\n\tenum dc_post_cursor2 *post_cursor2;\n\tbool should_set_fec_ready;\n\t \n\tunion dc_dp_ffe_preset *ffe_preset;\n\n\tuint16_t cr_pattern_time;\n\tuint16_t eq_pattern_time;\n\tuint16_t cds_pattern_time;\n\tenum dc_dp_training_pattern pattern_for_cr;\n\tenum dc_dp_training_pattern pattern_for_eq;\n\tenum dc_dp_training_pattern pattern_for_cds;\n\n\tuint32_t eq_wait_time_limit;\n\tuint8_t eq_loop_count_limit;\n\tuint32_t cds_wait_time_limit;\n\n\tbool enhanced_framing;\n\tenum lttpr_mode lttpr_mode;\n\n\t \n\tbool disallow_per_lane_settings;\n\t \n\tbool always_match_dpcd_with_hw_lane_settings;\n\n\t \n\t \n\tstruct dc_lane_settings hw_lane_settings[LANE_COUNT_DP_MAX];\n\tunion dpcd_training_lane dpcd_lane_settings[LANE_COUNT_DP_MAX];\n};\n\n \n \nenum dp_test_pattern {\n\t \n\tDP_TEST_PATTERN_VIDEO_MODE = 0,\n\n\t \n\tDP_TEST_PATTERN_PHY_PATTERN_BEGIN,\n\tDP_TEST_PATTERN_D102 = DP_TEST_PATTERN_PHY_PATTERN_BEGIN,\n\tDP_TEST_PATTERN_SYMBOL_ERROR,\n\tDP_TEST_PATTERN_PRBS7,\n\tDP_TEST_PATTERN_80BIT_CUSTOM,\n\tDP_TEST_PATTERN_CP2520_1,\n\tDP_TEST_PATTERN_CP2520_2,\n\tDP_TEST_PATTERN_HBR2_COMPLIANCE_EYE = DP_TEST_PATTERN_CP2520_2,\n\tDP_TEST_PATTERN_CP2520_3,\n\tDP_TEST_PATTERN_128b_132b_TPS1,\n\tDP_TEST_PATTERN_128b_132b_TPS2,\n\tDP_TEST_PATTERN_PRBS9,\n\tDP_TEST_PATTERN_PRBS11,\n\tDP_TEST_PATTERN_PRBS15,\n\tDP_TEST_PATTERN_PRBS23,\n\tDP_TEST_PATTERN_PRBS31,\n\tDP_TEST_PATTERN_264BIT_CUSTOM,\n\tDP_TEST_PATTERN_SQUARE_BEGIN,\n\tDP_TEST_PATTERN_SQUARE = DP_TEST_PATTERN_SQUARE_BEGIN,\n\tDP_TEST_PATTERN_SQUARE_PRESHOOT_DISABLED,\n\tDP_TEST_PATTERN_SQUARE_DEEMPHASIS_DISABLED,\n\tDP_TEST_PATTERN_SQUARE_PRESHOOT_DEEMPHASIS_DISABLED,\n\tDP_TEST_PATTERN_SQUARE_END = DP_TEST_PATTERN_SQUARE_PRESHOOT_DEEMPHASIS_DISABLED,\n\n\t \n\tDP_TEST_PATTERN_TRAINING_PATTERN1,\n\tDP_TEST_PATTERN_TRAINING_PATTERN2,\n\tDP_TEST_PATTERN_TRAINING_PATTERN3,\n\tDP_TEST_PATTERN_TRAINING_PATTERN4,\n\tDP_TEST_PATTERN_128b_132b_TPS1_TRAINING_MODE,\n\tDP_TEST_PATTERN_128b_132b_TPS2_TRAINING_MODE,\n\tDP_TEST_PATTERN_PHY_PATTERN_END = DP_TEST_PATTERN_128b_132b_TPS2_TRAINING_MODE,\n\n\t \n\tDP_TEST_PATTERN_COLOR_SQUARES,\n\tDP_TEST_PATTERN_COLOR_SQUARES_CEA,\n\tDP_TEST_PATTERN_VERTICAL_BARS,\n\tDP_TEST_PATTERN_HORIZONTAL_BARS,\n\tDP_TEST_PATTERN_COLOR_RAMP,\n\n\t \n\tDP_TEST_PATTERN_AUDIO_OPERATOR_DEFINED,\n\tDP_TEST_PATTERN_AUDIO_SAWTOOTH,\n\n\tDP_TEST_PATTERN_UNSUPPORTED\n};\n\nenum dp_test_pattern_color_space {\n\tDP_TEST_PATTERN_COLOR_SPACE_RGB,\n\tDP_TEST_PATTERN_COLOR_SPACE_YCBCR601,\n\tDP_TEST_PATTERN_COLOR_SPACE_YCBCR709,\n\tDP_TEST_PATTERN_COLOR_SPACE_UNDEFINED\n};\n\nenum dp_panel_mode {\n\t \n\tDP_PANEL_MODE_DEFAULT,\n\t \n\tDP_PANEL_MODE_EDP,\n\t \n\tDP_PANEL_MODE_SPECIAL\n};\n\nenum dpcd_source_sequence {\n\tDPCD_SOURCE_SEQ_AFTER_CONNECT_DIG_FE_OTG = 1,  \n\tDPCD_SOURCE_SEQ_AFTER_DP_STREAM_ATTR,          \n\tDPCD_SOURCE_SEQ_AFTER_UPDATE_INFO_FRAME,       \n\tDPCD_SOURCE_SEQ_AFTER_CONNECT_DIG_FE_BE,       \n\tDPCD_SOURCE_SEQ_AFTER_ENABLE_LINK_PHY,         \n\tDPCD_SOURCE_SEQ_AFTER_SET_SOURCE_PATTERN,      \n\tDPCD_SOURCE_SEQ_AFTER_ENABLE_AUDIO_STREAM,     \n\tDPCD_SOURCE_SEQ_AFTER_ENABLE_DP_VID_STREAM,    \n\tDPCD_SOURCE_SEQ_AFTER_DISABLE_DP_VID_STREAM,   \n\tDPCD_SOURCE_SEQ_AFTER_FIFO_STEER_RESET,        \n\tDPCD_SOURCE_SEQ_AFTER_DISABLE_AUDIO_STREAM,    \n\tDPCD_SOURCE_SEQ_AFTER_DISABLE_LINK_PHY,        \n\tDPCD_SOURCE_SEQ_AFTER_DISCONNECT_DIG_FE_BE,    \n};\n\n \nunion dpcd_training_lane_set {\n\tstruct {\n#if defined(LITTLEENDIAN_CPU)\n\t\tuint8_t VOLTAGE_SWING_SET:2;\n\t\tuint8_t MAX_SWING_REACHED:1;\n\t\tuint8_t PRE_EMPHASIS_SET:2;\n\t\tuint8_t MAX_PRE_EMPHASIS_REACHED:1;\n\t\t \n\t\tuint8_t POST_CURSOR2_SET:2;\n#elif defined(BIGENDIAN_CPU)\n\t\tuint8_t POST_CURSOR2_SET:2;\n\t\tuint8_t MAX_PRE_EMPHASIS_REACHED:1;\n\t\tuint8_t PRE_EMPHASIS_SET:2;\n\t\tuint8_t MAX_SWING_REACHED:1;\n\t\tuint8_t VOLTAGE_SWING_SET:2;\n#else\n\t#error ARCH not defined!\n#endif\n\t} bits;\n\n\tuint8_t raw;\n};\n\n\n \n\nstruct drm_dp_mst_port;\n\n \nstruct dc_dp_mst_stream_allocation {\n\tuint8_t vcp_id;\n\t \n\tuint8_t slot_count;\n};\n\n \nstruct dc_dp_mst_stream_allocation_table {\n\t \n\tint stream_count;\n\t \n\tstruct dc_dp_mst_stream_allocation stream_allocations[MAX_CONTROLLER_NUM];\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}