Classic Timing Analyzer report for PQP
Thu May 16 17:26:43 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------+----------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                        ; To                                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------+----------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 13.990 ns                        ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[29]                                      ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 85.82 MHz ( period = 11.652 ns ) ; ControlUnit:ControlUnit|nextstate.Start_462 ; ControlUnit:ControlUnit|state.Start                ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ControlUnit:ControlUnit|state.WaitMemRead   ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_364 ; clock      ; clock    ; 44           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                             ;                                                    ;            ;          ; 44           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------+----------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S30F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                 ; To                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 85.82 MHz ( period = 11.652 ns )                    ; ControlUnit:ControlUnit|nextstate.Start_462          ; ControlUnit:ControlUnit|state.Start          ; clock      ; clock    ; None                        ; None                      ; 0.517 ns                ;
; N/A                                     ; 88.28 MHz ( period = 11.328 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_377 ; ControlUnit:ControlUnit|state.WriteInRegAddi ; clock      ; clock    ; None                        ; None                      ; 0.524 ns                ;
; N/A                                     ; 88.68 MHz ( period = 11.276 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInReg_412     ; ControlUnit:ControlUnit|state.WriteInReg     ; clock      ; clock    ; None                        ; None                      ; 0.516 ns                ;
; N/A                                     ; 94.39 MHz ( period = 10.594 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead_449    ; ControlUnit:ControlUnit|state.WaitMemRead    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 94.43 MHz ( period = 10.590 ns )                    ; ControlUnit:ControlUnit|nextstate.Wait_399           ; ControlUnit:ControlUnit|state.Wait           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 94.46 MHz ( period = 10.586 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_364   ; ControlUnit:ControlUnit|state.WaitMemRead2   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 94.88 MHz ( period = 10.540 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInPC_318      ; ControlUnit:ControlUnit|state.WriteInPC      ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 97.26 MHz ( period = 10.282 ns )                    ; ControlUnit:ControlUnit|nextstate.Addi_386           ; ControlUnit:ControlUnit|state.Addi           ; clock      ; clock    ; None                        ; None                      ; 0.534 ns                ;
; N/A                                     ; 97.30 MHz ( period = 10.278 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_423            ; ControlUnit:ControlUnit|state.Add            ; clock      ; clock    ; None                        ; None                      ; 0.535 ns                ;
; N/A                                     ; 97.41 MHz ( period = 10.266 ns )                    ; ControlUnit:ControlUnit|nextstate.Sub_340            ; ControlUnit:ControlUnit|state.Sub            ; clock      ; clock    ; None                        ; None                      ; 0.529 ns                ;
; N/A                                     ; 97.73 MHz ( period = 10.232 ns )                    ; ControlUnit:ControlUnit|nextstate.Break_329          ; ControlUnit:ControlUnit|state.Break          ; clock      ; clock    ; None                        ; None                      ; 0.522 ns                ;
; N/A                                     ; 97.85 MHz ( period = 10.220 ns )                    ; ControlUnit:ControlUnit|nextstate.And_351            ; ControlUnit:ControlUnit|state.And            ; clock      ; clock    ; None                        ; None                      ; 0.516 ns                ;
; N/A                                     ; 97.98 MHz ( period = 10.206 ns )                    ; ControlUnit:ControlUnit|nextstate.Decode_436         ; ControlUnit:ControlUnit|state.Decode         ; clock      ; clock    ; None                        ; None                      ; 0.519 ns                ;
; N/A                                     ; 105.29 MHz ( period = 9.498 ns )                    ; ControlUnit:ControlUnit|nextstate.Rte_305            ; ControlUnit:ControlUnit|state.Rte            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 136.63 MHz ( period = 7.319 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.142 ns                ;
; N/A                                     ; 137.27 MHz ( period = 7.285 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.119 ns                ;
; N/A                                     ; 138.35 MHz ( period = 7.228 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.051 ns                ;
; N/A                                     ; 138.81 MHz ( period = 7.204 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.038 ns                ;
; N/A                                     ; 139.00 MHz ( period = 7.194 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.028 ns                ;
; N/A                                     ; 139.35 MHz ( period = 7.176 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.987 ns                ;
; N/A                                     ; 139.37 MHz ( period = 7.175 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 7.006 ns                ;
; N/A                                     ; 139.39 MHz ( period = 7.174 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.997 ns                ;
; N/A                                     ; 139.47 MHz ( period = 7.170 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.978 ns                ;
; N/A                                     ; 140.02 MHz ( period = 7.142 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.964 ns                ;
; N/A                                     ; 140.06 MHz ( period = 7.140 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.974 ns                ;
; N/A                                     ; 140.13 MHz ( period = 7.136 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.955 ns                ;
; N/A                                     ; 140.59 MHz ( period = 7.113 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.947 ns                ;
; N/A                                     ; 140.85 MHz ( period = 7.100 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.931 ns                ;
; N/A                                     ; 141.16 MHz ( period = 7.084 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.915 ns                ;
; N/A                                     ; 141.62 MHz ( period = 7.061 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.883 ns                ;
; N/A                                     ; 141.66 MHz ( period = 7.059 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.893 ns                ;
; N/A                                     ; 141.74 MHz ( period = 7.055 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.874 ns                ;
; N/A                                     ; 142.21 MHz ( period = 7.032 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.851 ns                ;
; N/A                                     ; 142.25 MHz ( period = 7.030 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.861 ns                ;
; N/A                                     ; 142.33 MHz ( period = 7.026 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.842 ns                ;
; N/A                                     ; 142.67 MHz ( period = 7.009 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.840 ns                ;
; N/A                                     ; 142.71 MHz ( period = 7.007 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.815 ns                ;
; N/A                                     ; 142.90 MHz ( period = 6.998 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.832 ns                ;
; N/A                                     ; 142.92 MHz ( period = 6.997 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.831 ns                ;
; N/A                                     ; 143.37 MHz ( period = 6.975 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.804 ns                ;
; N/A                                     ; 143.41 MHz ( period = 6.973 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.792 ns                ;
; N/A                                     ; 143.74 MHz ( period = 6.957 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.776 ns                ;
; N/A                                     ; 143.78 MHz ( period = 6.955 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.786 ns                ;
; N/A                                     ; 143.86 MHz ( period = 6.951 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.767 ns                ;
; N/A                                     ; 144.78 MHz ( period = 6.907 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.741 ns                ;
; N/A                                     ; 144.80 MHz ( period = 6.906 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.740 ns                ;
; N/A                                     ; 144.82 MHz ( period = 6.905 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.718 ns                ;
; N/A                                     ; 145.05 MHz ( period = 6.894 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 6.702 ns                ;
; N/A                                     ; 145.10 MHz ( period = 6.892 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.711 ns                ;
; N/A                                     ; 145.26 MHz ( period = 6.884 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.713 ns                ;
; N/A                                     ; 145.71 MHz ( period = 6.863 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.679 ns                ;
; N/A                                     ; 145.88 MHz ( period = 6.855 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.677 ns                ;
; N/A                                     ; 145.90 MHz ( period = 6.854 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.676 ns                ;
; N/A                                     ; 145.92 MHz ( period = 6.853 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.687 ns                ;
; N/A                                     ; 145.94 MHz ( period = 6.852 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.686 ns                ;
; N/A                                     ; 146.01 MHz ( period = 6.849 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.668 ns                ;
; N/A                                     ; 146.01 MHz ( period = 6.849 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.321 ns                ;
; N/A                                     ; 146.03 MHz ( period = 6.848 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.667 ns                ;
; N/A                                     ; 146.37 MHz ( period = 6.832 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.649 ns                ;
; N/A                                     ; 146.41 MHz ( period = 6.830 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.659 ns                ;
; N/A                                     ; 146.50 MHz ( period = 6.826 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.640 ns                ;
; N/A                                     ; 146.74 MHz ( period = 6.815 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]           ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.298 ns                ;
; N/A                                     ; 146.76 MHz ( period = 6.814 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.627 ns                ;
; N/A                                     ; 146.99 MHz ( period = 6.803 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 6.611 ns                ;
; N/A                                     ; 147.06 MHz ( period = 6.800 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.608 ns                ;
; N/A                                     ; 147.32 MHz ( period = 6.788 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.604 ns                ;
; N/A                                     ; 147.45 MHz ( period = 6.782 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 147.49 MHz ( period = 6.780 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.604 ns                ;
; N/A                                     ; 147.54 MHz ( period = 6.778 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 6.599 ns                ;
; N/A                                     ; 147.80 MHz ( period = 6.766 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.585 ns                ;
; N/A                                     ; 147.89 MHz ( period = 6.762 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.563 ns                ;
; N/A                                     ; 147.93 MHz ( period = 6.760 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.573 ns                ;
; N/A                                     ; 147.99 MHz ( period = 6.757 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[9]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.555 ns                ;
; N/A                                     ; 148.02 MHz ( period = 6.756 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.554 ns                ;
; N/A                                     ; 148.13 MHz ( period = 6.751 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 6.547 ns                ;
; N/A                                     ; 148.17 MHz ( period = 6.749 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 6.557 ns                ;
; N/A                                     ; 148.26 MHz ( period = 6.745 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 6.538 ns                ;
; N/A                                     ; 148.50 MHz ( period = 6.734 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]           ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.217 ns                ;
; N/A                                     ; 148.74 MHz ( period = 6.723 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[9]           ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.532 ns                ;
; N/A                                     ; 149.14 MHz ( period = 6.705 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]           ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.185 ns                ;
; N/A                                     ; 149.19 MHz ( period = 6.703 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.532 ns                ;
; N/A                                     ; 149.45 MHz ( period = 6.691 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.515 ns                ;
; N/A                                     ; 149.50 MHz ( period = 6.689 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 149.54 MHz ( period = 6.687 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 6.508 ns                ;
; N/A                                     ; 149.57 MHz ( period = 6.686 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.505 ns                ;
; N/A                                     ; 149.59 MHz ( period = 6.685 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.504 ns                ;
; N/A                                     ; 149.59 MHz ( period = 6.685 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.504 ns                ;
; N/A                                     ; 149.61 MHz ( period = 6.684 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.507 ns                ;
; N/A                                     ; 149.70 MHz ( period = 6.680 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.068 ns                ;
; N/A                                     ; 150.06 MHz ( period = 6.664 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 6.497 ns                ;
; N/A                                     ; 150.08 MHz ( period = 6.663 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.477 ns                ;
; N/A                                     ; 150.17 MHz ( period = 6.659 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 6.488 ns                ;
; N/A                                     ; 150.24 MHz ( period = 6.656 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 150.47 MHz ( period = 6.646 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.045 ns                ;
; N/A                                     ; 150.56 MHz ( period = 6.642 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[9]           ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.451 ns                ;
; N/A                                     ; 150.63 MHz ( period = 6.639 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.451 ns                ;
; N/A                                     ; 150.67 MHz ( period = 6.637 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.461 ns                ;
; N/A                                     ; 150.67 MHz ( period = 6.637 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.449 ns                ;
; N/A                                     ; 150.72 MHz ( period = 6.635 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 6.444 ns                ;
; N/A                                     ; 150.72 MHz ( period = 6.635 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.459 ns                ;
; N/A                                     ; 150.76 MHz ( period = 6.633 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 6.454 ns                ;
; N/A                                     ; 150.76 MHz ( period = 6.633 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.442 ns                ;
; N/A                                     ; 150.81 MHz ( period = 6.631 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.440 ns                ;
; N/A                                     ; 150.83 MHz ( period = 6.630 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]           ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.110 ns                ;
; N/A                                     ; 150.85 MHz ( period = 6.629 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 6.435 ns                ;
; N/A                                     ; 151.10 MHz ( period = 6.618 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 6.431 ns                ;
; N/A                                     ; 151.22 MHz ( period = 6.613 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[9]           ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.419 ns                ;
; N/A                                     ; 151.24 MHz ( period = 6.612 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.441 ns                ;
; N/A                                     ; 151.68 MHz ( period = 6.593 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 151.68 MHz ( period = 6.593 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.416 ns                ;
; N/A                                     ; 151.93 MHz ( period = 6.582 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 6.375 ns                ;
; N/A                                     ; 151.95 MHz ( period = 6.581 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.397 ns                ;
; N/A                                     ; 152.11 MHz ( period = 6.574 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 6.400 ns                ;
; N/A                                     ; 152.14 MHz ( period = 6.573 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 6.406 ns                ;
; N/A                                     ; 152.25 MHz ( period = 6.568 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 6.397 ns                ;
; N/A                                     ; 152.32 MHz ( period = 6.565 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 5.964 ns                ;
; N/A                                     ; 152.44 MHz ( period = 6.560 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.377 ns                ;
; N/A                                     ; 152.49 MHz ( period = 6.558 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.387 ns                ;
; N/A                                     ; 152.58 MHz ( period = 6.554 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.368 ns                ;
; N/A                                     ; 152.65 MHz ( period = 6.551 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 5.939 ns                ;
; N/A                                     ; 152.79 MHz ( period = 6.545 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.353 ns                ;
; N/A                                     ; 152.88 MHz ( period = 6.541 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.352 ns                ;
; N/A                                     ; 152.93 MHz ( period = 6.539 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.362 ns                ;
; N/A                                     ; 152.95 MHz ( period = 6.538 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[9]           ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.344 ns                ;
; N/A                                     ; 153.00 MHz ( period = 6.536 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 5.932 ns                ;
; N/A                                     ; 153.02 MHz ( period = 6.535 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.343 ns                ;
; N/A                                     ; 153.19 MHz ( period = 6.528 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]           ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.011 ns                ;
; N/A                                     ; 153.21 MHz ( period = 6.527 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 6.340 ns                ;
; N/A                                     ; 153.21 MHz ( period = 6.527 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]           ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.010 ns                ;
; N/A                                     ; 153.28 MHz ( period = 6.524 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[3]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 5.996 ns                ;
; N/A                                     ; 153.35 MHz ( period = 6.521 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 6.342 ns                ;
; N/A                                     ; 153.40 MHz ( period = 6.519 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 6.352 ns                ;
; N/A                                     ; 153.44 MHz ( period = 6.517 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 5.916 ns                ;
; N/A                                     ; 153.47 MHz ( period = 6.516 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 6.333 ns                ;
; N/A                                     ; 153.49 MHz ( period = 6.515 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 6.333 ns                ;
; N/A                                     ; 153.52 MHz ( period = 6.514 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 6.343 ns                ;
; N/A                                     ; 153.59 MHz ( period = 6.511 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.330 ns                ;
; N/A                                     ; 153.61 MHz ( period = 6.510 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 6.324 ns                ;
; N/A                                     ; 153.61 MHz ( period = 6.510 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.318 ns                ;
; N/A                                     ; 153.73 MHz ( period = 6.505 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]           ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 154.08 MHz ( period = 6.490 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[3]           ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 5.973 ns                ;
; N/A                                     ; 154.18 MHz ( period = 6.486 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[6]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.278 ns                ;
; N/A                                     ; 154.25 MHz ( period = 6.483 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 6.309 ns                ;
; N/A                                     ; 154.34 MHz ( period = 6.479 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.298 ns                ;
; N/A                                     ; 154.37 MHz ( period = 6.478 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.297 ns                ;
; N/A                                     ; 154.42 MHz ( period = 6.476 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.295 ns                ;
; N/A                                     ; 154.44 MHz ( period = 6.475 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 6.276 ns                ;
; N/A                                     ; 154.49 MHz ( period = 6.473 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 6.286 ns                ;
; N/A                                     ; 154.56 MHz ( period = 6.470 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 154.58 MHz ( period = 6.469 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 6.267 ns                ;
; N/A                                     ; 154.61 MHz ( period = 6.468 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.277 ns                ;
; N/A                                     ; 154.66 MHz ( period = 6.466 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 6.272 ns                ;
; N/A                                     ; 154.77 MHz ( period = 6.461 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 5.857 ns                ;
; N/A                                     ; 154.82 MHz ( period = 6.459 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 6.267 ns                ;
; N/A                                     ; 154.87 MHz ( period = 6.457 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[20]                 ; clock      ; clock    ; None                        ; None                      ; 6.265 ns                ;
; N/A                                     ; 154.89 MHz ( period = 6.456 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.270 ns                ;
; N/A                                     ; 154.89 MHz ( period = 6.456 ns )                    ; Registrador:PC|Saida[5]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.264 ns                ;
; N/A                                     ; 154.97 MHz ( period = 6.453 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[21]                 ; clock      ; clock    ; None                        ; None                      ; 6.261 ns                ;
; N/A                                     ; 154.99 MHz ( period = 6.452 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[6]           ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.255 ns                ;
; N/A                                     ; 155.30 MHz ( period = 6.439 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 6.268 ns                ;
; N/A                                     ; 155.38 MHz ( period = 6.436 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[9]           ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.245 ns                ;
; N/A                                     ; 155.38 MHz ( period = 6.436 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 5.835 ns                ;
; N/A                                     ; 155.40 MHz ( period = 6.435 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]           ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 5.897 ns                ;
; N/A                                     ; 155.40 MHz ( period = 6.435 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[9]           ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.244 ns                ;
; N/A                                     ; 155.42 MHz ( period = 6.434 ns )                    ; Registrador:PC|Saida[4]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.242 ns                ;
; N/A                                     ; 155.50 MHz ( period = 6.431 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 6.245 ns                ;
; N/A                                     ; 155.50 MHz ( period = 6.431 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[23]                 ; clock      ; clock    ; None                        ; None                      ; 6.252 ns                ;
; N/A                                     ; 155.52 MHz ( period = 6.430 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.249 ns                ;
; N/A                                     ; 155.55 MHz ( period = 6.429 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 6.255 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 6.236 ns                ;
; N/A                                     ; 155.67 MHz ( period = 6.424 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]           ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 5.881 ns                ;
; N/A                                     ; 155.71 MHz ( period = 6.422 ns )                    ; Registrador:PC|Saida[5]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.241 ns                ;
; N/A                                     ; 155.93 MHz ( period = 6.413 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[9]           ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.217 ns                ;
; N/A                                     ; 156.03 MHz ( period = 6.409 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[3]           ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 5.892 ns                ;
; N/A                                     ; 156.08 MHz ( period = 6.407 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 5.803 ns                ;
; N/A                                     ; 156.20 MHz ( period = 6.402 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[11]          ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.197 ns                ;
; N/A                                     ; 156.23 MHz ( period = 6.401 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.217 ns                ;
; N/A                                     ; 156.25 MHz ( period = 6.400 ns )                    ; Registrador:PC|Saida[4]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.219 ns                ;
; N/A                                     ; 156.37 MHz ( period = 6.395 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.214 ns                ;
; N/A                                     ; 156.47 MHz ( period = 6.391 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.205 ns                ;
; N/A                                     ; 156.52 MHz ( period = 6.389 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[22]                 ; clock      ; clock    ; None                        ; None                      ; 6.210 ns                ;
; N/A                                     ; 156.57 MHz ( period = 6.387 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[19]                 ; clock      ; clock    ; None                        ; None                      ; 6.220 ns                ;
; N/A                                     ; 156.59 MHz ( period = 6.386 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.184 ns                ;
; N/A                                     ; 156.74 MHz ( period = 6.380 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[3]           ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 5.860 ns                ;
; N/A                                     ; 156.86 MHz ( period = 6.375 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 6.168 ns                ;
; N/A                                     ; 156.94 MHz ( period = 6.372 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.180 ns                ;
; N/A                                     ; 156.96 MHz ( period = 6.371 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[6]           ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.174 ns                ;
; N/A                                     ; 157.04 MHz ( period = 6.368 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 6.176 ns                ;
; N/A                                     ; 157.04 MHz ( period = 6.368 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[11]          ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.174 ns                ;
; N/A                                     ; 157.08 MHz ( period = 6.366 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[20]                 ; clock      ; clock    ; None                        ; None                      ; 6.174 ns                ;
; N/A                                     ; 157.08 MHz ( period = 6.366 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.182 ns                ;
; N/A                                     ; 157.18 MHz ( period = 6.362 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[21]                 ; clock      ; clock    ; None                        ; None                      ; 6.170 ns                ;
; N/A                                     ; 157.26 MHz ( period = 6.359 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 5.758 ns                ;
; N/A                                     ; 157.28 MHz ( period = 6.358 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 5.757 ns                ;
; N/A                                     ; 157.28 MHz ( period = 6.358 ns )                    ; Registrador:PC|Saida[3]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.166 ns                ;
; N/A                                     ; 157.43 MHz ( period = 6.352 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 6.170 ns                ;
; N/A                                     ; 157.53 MHz ( period = 6.348 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 6.177 ns                ;
; N/A                                     ; 157.55 MHz ( period = 6.347 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 6.161 ns                ;
; N/A                                     ; 157.65 MHz ( period = 6.343 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[9]           ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.131 ns                ;
; N/A                                     ; 157.68 MHz ( period = 6.342 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[6]           ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.142 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                      ;                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                         ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                         ; To                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_364   ; clock      ; clock    ; None                       ; None                       ; 0.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start          ; ControlUnit:ControlUnit|nextstate.WaitMemRead_449    ; clock      ; clock    ; None                       ; None                       ; 0.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInRegAddi ; ControlUnit:ControlUnit|nextstate.Wait_399           ; clock      ; clock    ; None                       ; None                       ; 0.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait           ; ControlUnit:ControlUnit|nextstate.Start_462          ; clock      ; clock    ; None                       ; None                       ; 1.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break          ; ControlUnit:ControlUnit|nextstate.WriteInPC_318      ; clock      ; clock    ; None                       ; None                       ; 1.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Rte            ; ControlUnit:ControlUnit|nextstate.Wait_399           ; clock      ; clock    ; None                       ; None                       ; 1.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi           ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_377 ; clock      ; clock    ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInReg     ; ControlUnit:ControlUnit|nextstate.Wait_399           ; clock      ; clock    ; None                       ; None                       ; 1.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInPC      ; ControlUnit:ControlUnit|nextstate.Wait_399           ; clock      ; clock    ; None                       ; None                       ; 1.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sub_340            ; clock      ; clock    ; None                       ; None                       ; 0.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset          ; ControlUnit:ControlUnit|nextstate.Start_462          ; clock      ; clock    ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2   ; ControlUnit:ControlUnit|nextstate.Decode_436         ; clock      ; clock    ; None                       ; None                       ; 1.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Add_423            ; clock      ; clock    ; None                       ; None                       ; 1.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sub_340            ; clock      ; clock    ; None                       ; None                       ; 1.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sub_340            ; clock      ; clock    ; None                       ; None                       ; 1.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sub_340            ; clock      ; clock    ; None                       ; None                       ; 1.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.And_351            ; clock      ; clock    ; None                       ; None                       ; 1.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Rte_305            ; clock      ; clock    ; None                       ; None                       ; 1.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.And_351            ; clock      ; clock    ; None                       ; None                       ; 1.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub            ; ControlUnit:ControlUnit|nextstate.WriteInReg_412     ; clock      ; clock    ; None                       ; None                       ; 2.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Add_423            ; clock      ; clock    ; None                       ; None                       ; 1.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Break_329          ; clock      ; clock    ; None                       ; None                       ; 1.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And            ; ControlUnit:ControlUnit|nextstate.WriteInReg_412     ; clock      ; clock    ; None                       ; None                       ; 2.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add            ; ControlUnit:ControlUnit|nextstate.WriteInReg_412     ; clock      ; clock    ; None                       ; None                       ; 2.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Rte_305            ; clock      ; clock    ; None                       ; None                       ; 1.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.And_351            ; clock      ; clock    ; None                       ; None                       ; 1.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.And_351            ; clock      ; clock    ; None                       ; None                       ; 1.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Add_423            ; clock      ; clock    ; None                       ; None                       ; 1.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.And_351            ; clock      ; clock    ; None                       ; None                       ; 1.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Add_423            ; clock      ; clock    ; None                       ; None                       ; 1.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.And_351            ; clock      ; clock    ; None                       ; None                       ; 1.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sub_340            ; clock      ; clock    ; None                       ; None                       ; 1.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Rte_305            ; clock      ; clock    ; None                       ; None                       ; 1.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Break_329          ; clock      ; clock    ; None                       ; None                       ; 1.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Break_329          ; clock      ; clock    ; None                       ; None                       ; 1.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Add_423            ; clock      ; clock    ; None                       ; None                       ; 1.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sub_340            ; clock      ; clock    ; None                       ; None                       ; 1.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Rte_305            ; clock      ; clock    ; None                       ; None                       ; 1.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Add_423            ; clock      ; clock    ; None                       ; None                       ; 1.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Rte_305            ; clock      ; clock    ; None                       ; None                       ; 1.837 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Break_329          ; clock      ; clock    ; None                       ; None                       ; 1.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Rte_305            ; clock      ; clock    ; None                       ; None                       ; 1.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Break_329          ; clock      ; clock    ; None                       ; None                       ; 2.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Break_329          ; clock      ; clock    ; None                       ; None                       ; 2.065 ns                 ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                        ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 13.990 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.975 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.899 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.884 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.847 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.845 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.841 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.832 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.830 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.826 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.796 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.705 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.699 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.678 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.672 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.663 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.653 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.651 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.647 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.608 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.581 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.556 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.554 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.550 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.529 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.527 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.523 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.520 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.505 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.484 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.480 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.471 ns  ; Registrador:PC|Saida[0]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.456 ns  ; Registrador:PC|Saida[0]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.428 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.413 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.389 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.387 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.360 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.351 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.337 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.336 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.335 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.331 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.326 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.277 ns  ; Registrador:PC|Saida[0]                     ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.234 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.229 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.222 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.219 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[15] ; clock      ;
; N/A                                     ; None                                                ; 13.216 ns  ; Registrador:PC|Saida[1]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.207 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.202 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.201 ns  ; Registrador:PC|Saida[1]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.195 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.183 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.181 ns  ; Registrador:PC|Saida[2]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.180 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.180 ns  ; Registrador:PC|Saida[0]                     ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.168 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.166 ns  ; Registrador:PC|Saida[2]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.157 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.157 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.153 ns  ; Registrador:PC|Saida[0]                     ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.142 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.137 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.128 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[15] ; clock      ;
; N/A                                     ; None                                                ; 13.127 ns  ; Registrador:PC|Saida[5]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.112 ns  ; Registrador:PC|Saida[5]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.110 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.105 ns  ; Registrador:PC|Saida[4]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.092 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.090 ns  ; Registrador:PC|Saida[4]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.076 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[15] ; clock      ;
; N/A                                     ; None                                                ; 13.074 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[15] ; clock      ;
; N/A                                     ; None                                                ; 13.073 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.070 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[15] ; clock      ;
; N/A                                     ; None                                                ; 13.060 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.058 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.057 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.040 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.038 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.034 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.033 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.029 ns  ; Registrador:PC|Saida[3]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.028 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.022 ns  ; Registrador:PC|Saida[1]                     ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.014 ns  ; Registrador:PC|Saida[3]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.010 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.010 ns  ; Registrador:PC|Saida[6]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.001 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 12.995 ns  ; Registrador:PC|Saida[6]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.993 ns  ; Registrador:A|Saida[0]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.993 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.987 ns  ; Registrador:PC|Saida[2]                     ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 12.978 ns  ; Registrador:A|Saida[0]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.978 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.973 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.970 ns  ; Registrador:B|Saida[0]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.966 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.963 ns  ; Registrador:B|Saida[9]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.963 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 12.961 ns  ; Registrador:PC|Saida[0]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.958 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.955 ns  ; Registrador:B|Saida[0]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.948 ns  ; Registrador:B|Saida[9]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.933 ns  ; Registrador:PC|Saida[5]                     ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 12.931 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 12.925 ns  ; Registrador:PC|Saida[1]                     ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 12.918 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.914 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.912 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.911 ns  ; Registrador:PC|Saida[4]                     ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 12.908 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.907 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[15] ; clock      ;
; N/A                                     ; None                                                ; 12.905 ns  ; Registrador:A|Saida[9]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.904 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 12.904 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 12.898 ns  ; Registrador:PC|Saida[1]                     ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 12.893 ns  ; Registrador:A|Saida[11]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.890 ns  ; Registrador:A|Saida[9]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.890 ns  ; Registrador:PC|Saida[2]                     ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 12.881 ns  ; Registrador:A|Saida[2]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.879 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 12.878 ns  ; Registrador:A|Saida[11]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.877 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 12.871 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 12.866 ns  ; Registrador:A|Saida[2]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.866 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 12.865 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[17] ; clock      ;
; N/A                                     ; None                                                ; 12.863 ns  ; Registrador:PC|Saida[2]                     ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 12.854 ns  ; Registrador:PC|Saida[9]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.851 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 12.841 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.839 ns  ; Registrador:PC|Saida[9]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.839 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 12.836 ns  ; Registrador:PC|Saida[5]                     ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 12.835 ns  ; Registrador:PC|Saida[3]                     ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 12.828 ns  ; Registrador:B|Saida[1]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.817 ns  ; Registrador:B|Saida[11]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.816 ns  ; Registrador:PC|Saida[6]                     ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 12.814 ns  ; Registrador:PC|Saida[4]                     ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 12.813 ns  ; Registrador:B|Saida[1]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.809 ns  ; Registrador:PC|Saida[5]                     ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 12.802 ns  ; Registrador:B|Saida[11]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.799 ns  ; Registrador:A|Saida[0]                      ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 12.799 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 12.787 ns  ; Registrador:PC|Saida[4]                     ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 12.782 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 12.779 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 12.776 ns  ; Registrador:B|Saida[0]                      ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 12.774 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[17] ; clock      ;
; N/A                                     ; None                                                ; 12.769 ns  ; Registrador:B|Saida[9]                      ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 12.760 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 12.755 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 12.749 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; ALUResult[15] ; clock      ;
; N/A                                     ; None                                                ; 12.745 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.742 ns  ; Registrador:A|Saida[1]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.740 ns  ; Registrador:A|Saida[3]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.738 ns  ; Registrador:PC|Saida[3]                     ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 12.727 ns  ; Registrador:A|Saida[1]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.725 ns  ; Registrador:A|Saida[3]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.722 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[17] ; clock      ;
; N/A                                     ; None                                                ; 12.720 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[17] ; clock      ;
; N/A                                     ; None                                                ; 12.719 ns  ; Registrador:PC|Saida[6]                     ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 12.716 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[17] ; clock      ;
; N/A                                     ; None                                                ; 12.713 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 12.712 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.711 ns  ; Registrador:A|Saida[9]                      ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 12.711 ns  ; Registrador:PC|Saida[3]                     ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 12.708 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 12.706 ns  ; Registrador:PC|Saida[1]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.706 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 12.702 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 12.702 ns  ; Registrador:A|Saida[0]                      ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 12.702 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 12.700 ns  ; Registrador:PC|Saida[0]                     ; ALUResult[15] ; clock      ;
; N/A                                     ; None                                                ; 12.699 ns  ; Registrador:A|Saida[11]                     ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 12.692 ns  ; Registrador:PC|Saida[6]                     ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 12.690 ns  ; Registrador:A|Saida[8]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.687 ns  ; Registrador:A|Saida[2]                      ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 12.685 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.682 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 12.679 ns  ; Registrador:B|Saida[0]                      ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 12.675 ns  ; Registrador:A|Saida[8]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.675 ns  ; Registrador:A|Saida[0]                      ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 12.675 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 12.672 ns  ; Registrador:B|Saida[9]                      ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 12.671 ns  ; Registrador:PC|Saida[2]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.664 ns  ; Registrador:PC|Saida[0]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 12.660 ns  ; Registrador:PC|Saida[9]                     ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 12.657 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; ALUResult[15] ; clock      ;
; N/A                                     ; None                                                ; 12.655 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 12.653 ns  ; Registrador:B|Saida[3]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.652 ns  ; Registrador:B|Saida[0]                      ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 12.651 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.647 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.645 ns  ; Registrador:B|Saida[9]                      ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 12.638 ns  ; Registrador:B|Saida[3]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.636 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.634 ns  ; Registrador:B|Saida[1]                      ; ALUResult[21] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                             ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+---------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu May 16 17:26:42 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_318" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_305" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_462" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_329" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_351" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_340" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_423" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_386" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_436" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_364" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_399" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_449" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_412" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_377" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr9~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr9~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr9~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.WriteInPC~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal0~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector25~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
Info: Clock "clock" has Internal fmax of 85.82 MHz between source register "ControlUnit:ControlUnit|nextstate.Start_462" and destination register "ControlUnit:ControlUnit|state.Start" (period= 11.652 ns)
    Info: + Longest register to register delay is 0.517 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X20_Y20_N16; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Start_462'
        Info: 2: + IC(0.208 ns) + CELL(0.309 ns) = 0.517 ns; Loc. = LCFF_X20_Y20_N19; Fanout = 47; REG Node = 'ControlUnit:ControlUnit|state.Start'
        Info: Total cell delay = 0.309 ns ( 59.77 % )
        Info: Total interconnect delay = 0.208 ns ( 40.23 % )
    Info: - Smallest clock skew is -5.219 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.621 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1346; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.816 ns) + CELL(0.618 ns) = 2.621 ns; Loc. = LCFF_X20_Y20_N19; Fanout = 47; REG Node = 'ControlUnit:ControlUnit|state.Start'
            Info: Total cell delay = 1.462 ns ( 55.78 % )
            Info: Total interconnect delay = 1.159 ns ( 44.22 % )
        Info: - Longest clock path from clock "clock" to source register is 7.840 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.677 ns) + CELL(0.712 ns) = 3.233 ns; Loc. = LCFF_X15_Y20_N11; Fanout = 2; REG Node = 'Instr_Reg:InstructionRegister|Instr31_26[1]'
            Info: 3: + IC(0.261 ns) + CELL(0.357 ns) = 3.851 ns; Loc. = LCCOMB_X15_Y20_N8; Fanout = 4; COMB Node = 'ControlUnit:ControlUnit|Equal0~0'
            Info: 4: + IC(0.360 ns) + CELL(0.272 ns) = 4.483 ns; Loc. = LCCOMB_X16_Y20_N10; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector25~0'
            Info: 5: + IC(2.063 ns) + CELL(0.000 ns) = 6.546 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'ControlUnit:ControlUnit|Selector25~0clkctrl'
            Info: 6: + IC(1.069 ns) + CELL(0.225 ns) = 7.840 ns; Loc. = LCCOMB_X20_Y20_N16; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Start_462'
            Info: Total cell delay = 2.410 ns ( 30.74 % )
            Info: Total interconnect delay = 5.430 ns ( 69.26 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 44 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ControlUnit:ControlUnit|state.WaitMemRead" and destination pin or register "ControlUnit:ControlUnit|nextstate.WaitMemRead2_364" for clock "clock" (Hold time is 4.414 ns)
    Info: + Largest clock skew is 5.048 ns
        Info: + Longest clock path from clock "clock" to destination register is 7.669 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.677 ns) + CELL(0.712 ns) = 3.233 ns; Loc. = LCFF_X15_Y20_N11; Fanout = 2; REG Node = 'Instr_Reg:InstructionRegister|Instr31_26[1]'
            Info: 3: + IC(0.261 ns) + CELL(0.357 ns) = 3.851 ns; Loc. = LCCOMB_X15_Y20_N8; Fanout = 4; COMB Node = 'ControlUnit:ControlUnit|Equal0~0'
            Info: 4: + IC(0.360 ns) + CELL(0.272 ns) = 4.483 ns; Loc. = LCCOMB_X16_Y20_N10; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector25~0'
            Info: 5: + IC(2.063 ns) + CELL(0.000 ns) = 6.546 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'ControlUnit:ControlUnit|Selector25~0clkctrl'
            Info: 6: + IC(1.070 ns) + CELL(0.053 ns) = 7.669 ns; Loc. = LCCOMB_X20_Y20_N26; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.WaitMemRead2_364'
            Info: Total cell delay = 2.238 ns ( 29.18 % )
            Info: Total interconnect delay = 5.431 ns ( 70.82 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.621 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1346; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.816 ns) + CELL(0.618 ns) = 2.621 ns; Loc. = LCFF_X20_Y20_N1; Fanout = 2; REG Node = 'ControlUnit:ControlUnit|state.WaitMemRead'
            Info: Total cell delay = 1.462 ns ( 55.78 % )
            Info: Total interconnect delay = 1.159 ns ( 44.22 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.540 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y20_N1; Fanout = 2; REG Node = 'ControlUnit:ControlUnit|state.WaitMemRead'
        Info: 2: + IC(0.315 ns) + CELL(0.225 ns) = 0.540 ns; Loc. = LCCOMB_X20_Y20_N26; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.WaitMemRead2_364'
        Info: Total cell delay = 0.225 ns ( 41.67 % )
        Info: Total interconnect delay = 0.315 ns ( 58.33 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "ALUResult[29]" through register "ControlUnit:ControlUnit|state.Sub" is 13.990 ns
    Info: + Longest clock path from clock "clock" to source register is 2.606 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1346; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.801 ns) + CELL(0.618 ns) = 2.606 ns; Loc. = LCFF_X16_Y20_N29; Fanout = 20; REG Node = 'ControlUnit:ControlUnit|state.Sub'
        Info: Total cell delay = 1.462 ns ( 56.10 % )
        Info: Total interconnect delay = 1.144 ns ( 43.90 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 11.290 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y20_N29; Fanout = 20; REG Node = 'ControlUnit:ControlUnit|state.Sub'
        Info: 2: + IC(1.013 ns) + CELL(0.357 ns) = 1.370 ns; Loc. = LCCOMB_X21_Y19_N0; Fanout = 5; COMB Node = 'MuxALUSrcA:MuxALUSrcA|Mux29~0'
        Info: 3: + IC(0.759 ns) + CELL(0.272 ns) = 2.401 ns; Loc. = LCCOMB_X19_Y20_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~3'
        Info: 4: + IC(0.217 ns) + CELL(0.053 ns) = 2.671 ns; Loc. = LCCOMB_X19_Y20_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[5]~5'
        Info: 5: + IC(0.225 ns) + CELL(0.053 ns) = 2.949 ns; Loc. = LCCOMB_X19_Y20_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[7]~6'
        Info: 6: + IC(0.208 ns) + CELL(0.053 ns) = 3.210 ns; Loc. = LCCOMB_X19_Y20_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[9]~7'
        Info: 7: + IC(0.210 ns) + CELL(0.053 ns) = 3.473 ns; Loc. = LCCOMB_X19_Y20_N12; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[11]~8'
        Info: 8: + IC(1.094 ns) + CELL(0.154 ns) = 4.721 ns; Loc. = LCCOMB_X24_Y26_N26; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[13]~9'
        Info: 9: + IC(0.224 ns) + CELL(0.053 ns) = 4.998 ns; Loc. = LCCOMB_X24_Y26_N20; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[17]~11'
        Info: 10: + IC(0.216 ns) + CELL(0.053 ns) = 5.267 ns; Loc. = LCCOMB_X24_Y26_N14; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[21]~13'
        Info: 11: + IC(0.222 ns) + CELL(0.053 ns) = 5.542 ns; Loc. = LCCOMB_X24_Y26_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[25]~15'
        Info: 12: + IC(0.216 ns) + CELL(0.053 ns) = 5.811 ns; Loc. = LCCOMB_X24_Y26_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[27]~16'
        Info: 13: + IC(0.812 ns) + CELL(0.053 ns) = 6.676 ns; Loc. = LCCOMB_X26_Y28_N20; Fanout = 3; COMB Node = 'Ula32:ULA|Mux2~1'
        Info: 14: + IC(2.460 ns) + CELL(2.154 ns) = 11.290 ns; Loc. = PIN_H1; Fanout = 0; PIN Node = 'ALUResult[29]'
        Info: Total cell delay = 3.414 ns ( 30.24 % )
        Info: Total interconnect delay = 7.876 ns ( 69.76 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 314 megabytes
    Info: Processing ended: Thu May 16 17:26:43 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


