// Seed: 271673062
module module_0 (
    id_1
);
  input wire id_1;
  wire  id_2 = -1 !== -1;
  wire  id_3 = id_1;
  logic id_4;
  ;
  wor [-1 : 1] id_5 = -1;
  assign id_5 = 1;
endmodule
module module_1;
  logic id_1;
  assign id_1 = -1 && id_1;
  assign id_1 = 1'b0;
  module_0 modCall_1 (id_1);
endmodule
module module_2 #(
    parameter id_1 = 32'd79,
    parameter id_2 = 32'd10
) (
    output wand  id_0,
    input  wire  _id_1,
    input  uwire _id_2
);
  logic [7:0] id_4;
  struct packed {
    id_5  id_6;
    logic id_7;
    logic id_8[id_1 : id_2];
    logic id_9;
  } id_10;
  ;
  logic id_11;
  assign id_10.id_6#(.id_11((1))) = 1;
  module_0 modCall_1 (id_10.id_6);
  parameter id_12 = 1;
  always
    casez (id_4[1])
      1'b0: ;
    endcase
endmodule
