static int T_1 F_1 ( void )\r\n{\r\nif ( F_2 () ) {\r\nV_1 [ 0 ] . V_2 = V_3 ;\r\nV_1 [ 0 ] . V_4 = V_3 + 0xff ;\r\nV_1 [ 1 ] . V_2 =\r\nF_3 ( V_5 ) ;\r\nV_1 [ 1 ] . V_4 =\r\nF_3 ( V_5 ) ;\r\nF_4 ( & V_6 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic T_2 F_5 ( struct V_7 * V_8 , unsigned int V_9 )\r\n{\r\nint V_10 = 0 ;\r\nstruct V_11 * V_12 ;\r\nV_12 = F_6 ( V_8 , struct V_11 , V_13 ) ;\r\nif ( V_9 == 0 ) {\r\nif ( ! V_14 )\r\nreturn 0 ;\r\nF_7 ( V_12 -> V_15 , & V_14 ) ;\r\nif ( ! V_14 ) {\r\nV_10 = F_8 ( V_16 ) ;\r\nif ( V_10 )\r\nF_9 ( L_1\r\nL_2 , V_12 -> V_15 , V_10 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nif ( ! V_14 ) {\r\nV_10 = F_10 ( V_16 , 2900 ) ;\r\nif ( V_10 )\r\nF_9 ( L_3 ,\r\nV_12 -> V_15 , V_10 ) ;\r\nV_10 = F_11 ( V_16 ) ;\r\nif ( V_10 )\r\nF_9 ( L_4 ,\r\nV_12 -> V_15 , V_10 ) ;\r\n}\r\nF_12 ( V_12 -> V_15 , & V_14 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_13 ( void )\r\n{\r\nV_16 = F_14 ( NULL , L_5 ) ;\r\nif ( F_15 ( V_16 ) ) {\r\nF_9 ( L_6 ,\r\nF_16 ( V_16 ) ) ;\r\nreturn;\r\n}\r\nF_17 ( 1 , & V_17 , 0 , 0 ) ;\r\n}\r\nstatic void T_1 F_18 ( void )\r\n{\r\nF_19 () ;\r\nF_20 ( V_18 , V_19 ) ;\r\n}\r\nstatic void T_1 F_21 ( void )\r\n{\r\nF_22 () ;\r\nF_23 () ;\r\n}\r\nstatic void T_1 F_24 ( void )\r\n{\r\nV_20 . V_13 . V_21 = & V_22 ;\r\nV_23 . V_13 . V_24 = & V_20 . V_13 ;\r\nV_25 . V_13 . V_24 = & V_20 . V_13 ;\r\nF_25 ( V_26 , F_26 ( V_26 ) ) ;\r\nF_13 () ;\r\n}\r\nstatic void T_1 F_27 ( void )\r\n{\r\nF_28 () ;\r\n}
