# Universal Shift Register (4-bit)

This folder contains the Verilog implementation and testbench for a 4-bit Universal Shift Register.

## Description

The module supports the following operations:
- **Parallel Load**
- **Shift Right**
- **Shift Left**
- **Reset**
- **Hold current value**

It takes serial input for shifting and can be loaded with a 4-bit parallel input.
