# RISCV-CPU
Implementation of a simple RISCV architecture CPU using a 5-stage pipeline in Verilog.
