<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>MAX32665 SDK Documentation: RPU_SRAM2</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32665 SDK Documentation
   &#160;<span id="projectnumber">0.2</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__RPU__SRAM2.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">RPU_SRAM2<div class="ingroups"><a class="el" href="group__rpu.html">Resource Protection Unit</a> &raquo; <a class="el" href="group__rpu__registers.html">RPU_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>SRAM2 Protection Register.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gabd69fcf38f6b63818b41b2fc7659c68f"><td class="memItemLeft" align="right" valign="top"><a id="gabd69fcf38f6b63818b41b2fc7659c68f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#gabd69fcf38f6b63818b41b2fc7659c68f">MXC_F_RPU_SRAM2_DMA0ACNR_POS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gabd69fcf38f6b63818b41b2fc7659c68f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_DMA0ACNR Position. <br /></td></tr>
<tr class="separator:gabd69fcf38f6b63818b41b2fc7659c68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93cb6294dd1b41e54413a8ac59063db9"><td class="memItemLeft" align="right" valign="top"><a id="ga93cb6294dd1b41e54413a8ac59063db9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#ga93cb6294dd1b41e54413a8ac59063db9">MXC_F_RPU_SRAM2_DMA0ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_DMA0ACNR_POS))</td></tr>
<tr class="memdesc:ga93cb6294dd1b41e54413a8ac59063db9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_DMA0ACNR Mask. <br /></td></tr>
<tr class="separator:ga93cb6294dd1b41e54413a8ac59063db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadc7bc6800abea11477b198207c049eb"><td class="memItemLeft" align="right" valign="top"><a id="gaadc7bc6800abea11477b198207c049eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#gaadc7bc6800abea11477b198207c049eb">MXC_F_RPU_SRAM2_DMA0ACNW_POS</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaadc7bc6800abea11477b198207c049eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_DMA0ACNW Position. <br /></td></tr>
<tr class="separator:gaadc7bc6800abea11477b198207c049eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07817517ccf731d152b266bccbedeabc"><td class="memItemLeft" align="right" valign="top"><a id="ga07817517ccf731d152b266bccbedeabc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#ga07817517ccf731d152b266bccbedeabc">MXC_F_RPU_SRAM2_DMA0ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_DMA0ACNW_POS))</td></tr>
<tr class="memdesc:ga07817517ccf731d152b266bccbedeabc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_DMA0ACNW Mask. <br /></td></tr>
<tr class="separator:ga07817517ccf731d152b266bccbedeabc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f6ada95f335e72b590a7191ffc8005"><td class="memItemLeft" align="right" valign="top"><a id="ga09f6ada95f335e72b590a7191ffc8005"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#ga09f6ada95f335e72b590a7191ffc8005">MXC_F_RPU_SRAM2_DMA1ACNR_POS</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga09f6ada95f335e72b590a7191ffc8005"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_DMA1ACNR Position. <br /></td></tr>
<tr class="separator:ga09f6ada95f335e72b590a7191ffc8005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7911cbf3e7c31071f2cedf1c12db188d"><td class="memItemLeft" align="right" valign="top"><a id="ga7911cbf3e7c31071f2cedf1c12db188d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#ga7911cbf3e7c31071f2cedf1c12db188d">MXC_F_RPU_SRAM2_DMA1ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_DMA1ACNR_POS))</td></tr>
<tr class="memdesc:ga7911cbf3e7c31071f2cedf1c12db188d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_DMA1ACNR Mask. <br /></td></tr>
<tr class="separator:ga7911cbf3e7c31071f2cedf1c12db188d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3fb81911c4d9ef3cce57f3009bfe780"><td class="memItemLeft" align="right" valign="top"><a id="gaf3fb81911c4d9ef3cce57f3009bfe780"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#gaf3fb81911c4d9ef3cce57f3009bfe780">MXC_F_RPU_SRAM2_DMA1ACNW_POS</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gaf3fb81911c4d9ef3cce57f3009bfe780"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_DMA1ACNW Position. <br /></td></tr>
<tr class="separator:gaf3fb81911c4d9ef3cce57f3009bfe780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga840ac9d70816b2a631d432b1f037fb0b"><td class="memItemLeft" align="right" valign="top"><a id="ga840ac9d70816b2a631d432b1f037fb0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#ga840ac9d70816b2a631d432b1f037fb0b">MXC_F_RPU_SRAM2_DMA1ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_DMA1ACNW_POS))</td></tr>
<tr class="memdesc:ga840ac9d70816b2a631d432b1f037fb0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_DMA1ACNW Mask. <br /></td></tr>
<tr class="separator:ga840ac9d70816b2a631d432b1f037fb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7016271a8083fec905b7108664f0f132"><td class="memItemLeft" align="right" valign="top"><a id="ga7016271a8083fec905b7108664f0f132"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#ga7016271a8083fec905b7108664f0f132">MXC_F_RPU_SRAM2_USBACNR_POS</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga7016271a8083fec905b7108664f0f132"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_USBACNR Position. <br /></td></tr>
<tr class="separator:ga7016271a8083fec905b7108664f0f132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96219151b5daeef8f041b7d0c17e4b7b"><td class="memItemLeft" align="right" valign="top"><a id="ga96219151b5daeef8f041b7d0c17e4b7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#ga96219151b5daeef8f041b7d0c17e4b7b">MXC_F_RPU_SRAM2_USBACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_USBACNR_POS))</td></tr>
<tr class="memdesc:ga96219151b5daeef8f041b7d0c17e4b7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_USBACNR Mask. <br /></td></tr>
<tr class="separator:ga96219151b5daeef8f041b7d0c17e4b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1199f9632ebde800d65b6e07135351fe"><td class="memItemLeft" align="right" valign="top"><a id="ga1199f9632ebde800d65b6e07135351fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#ga1199f9632ebde800d65b6e07135351fe">MXC_F_RPU_SRAM2_USBACNW_POS</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga1199f9632ebde800d65b6e07135351fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_USBACNW Position. <br /></td></tr>
<tr class="separator:ga1199f9632ebde800d65b6e07135351fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa49261f93c3a8a6d4c760b136f8c9b71"><td class="memItemLeft" align="right" valign="top"><a id="gaa49261f93c3a8a6d4c760b136f8c9b71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#gaa49261f93c3a8a6d4c760b136f8c9b71">MXC_F_RPU_SRAM2_USBACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_USBACNW_POS))</td></tr>
<tr class="memdesc:gaa49261f93c3a8a6d4c760b136f8c9b71"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_USBACNW Mask. <br /></td></tr>
<tr class="separator:gaa49261f93c3a8a6d4c760b136f8c9b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a9322896112929e509128b9d78a372f"><td class="memItemLeft" align="right" valign="top"><a id="ga1a9322896112929e509128b9d78a372f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#ga1a9322896112929e509128b9d78a372f">MXC_F_RPU_SRAM2_SYS0ACNR_POS</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga1a9322896112929e509128b9d78a372f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_SYS0ACNR Position. <br /></td></tr>
<tr class="separator:ga1a9322896112929e509128b9d78a372f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ebaf6c5bf72dc083c4aea770131b1d"><td class="memItemLeft" align="right" valign="top"><a id="gab8ebaf6c5bf72dc083c4aea770131b1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#gab8ebaf6c5bf72dc083c4aea770131b1d">MXC_F_RPU_SRAM2_SYS0ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_SYS0ACNR_POS))</td></tr>
<tr class="memdesc:gab8ebaf6c5bf72dc083c4aea770131b1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_SYS0ACNR Mask. <br /></td></tr>
<tr class="separator:gab8ebaf6c5bf72dc083c4aea770131b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2efcbf165203a6e7b07d5e91a7ee0bf"><td class="memItemLeft" align="right" valign="top"><a id="gab2efcbf165203a6e7b07d5e91a7ee0bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#gab2efcbf165203a6e7b07d5e91a7ee0bf">MXC_F_RPU_SRAM2_SYS0ACNW_POS</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gab2efcbf165203a6e7b07d5e91a7ee0bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_SYS0ACNW Position. <br /></td></tr>
<tr class="separator:gab2efcbf165203a6e7b07d5e91a7ee0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga938d71225251c62e07d9c5c03036982f"><td class="memItemLeft" align="right" valign="top"><a id="ga938d71225251c62e07d9c5c03036982f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#ga938d71225251c62e07d9c5c03036982f">MXC_F_RPU_SRAM2_SYS0ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_SYS0ACNW_POS))</td></tr>
<tr class="memdesc:ga938d71225251c62e07d9c5c03036982f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_SYS0ACNW Mask. <br /></td></tr>
<tr class="separator:ga938d71225251c62e07d9c5c03036982f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga285be547952f3856f940ad7a0c616f9c"><td class="memItemLeft" align="right" valign="top"><a id="ga285be547952f3856f940ad7a0c616f9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#ga285be547952f3856f940ad7a0c616f9c">MXC_F_RPU_SRAM2_SYS1ACNR_POS</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga285be547952f3856f940ad7a0c616f9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_SYS1ACNR Position. <br /></td></tr>
<tr class="separator:ga285be547952f3856f940ad7a0c616f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfddceeeaf244d09b1cf151ad6211dd8"><td class="memItemLeft" align="right" valign="top"><a id="gadfddceeeaf244d09b1cf151ad6211dd8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#gadfddceeeaf244d09b1cf151ad6211dd8">MXC_F_RPU_SRAM2_SYS1ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_SYS1ACNR_POS))</td></tr>
<tr class="memdesc:gadfddceeeaf244d09b1cf151ad6211dd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_SYS1ACNR Mask. <br /></td></tr>
<tr class="separator:gadfddceeeaf244d09b1cf151ad6211dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7667fabf2ad070e645c4ae8c7c80f9e1"><td class="memItemLeft" align="right" valign="top"><a id="ga7667fabf2ad070e645c4ae8c7c80f9e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#ga7667fabf2ad070e645c4ae8c7c80f9e1">MXC_F_RPU_SRAM2_SYS1ACNW_POS</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga7667fabf2ad070e645c4ae8c7c80f9e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_SYS1ACNW Position. <br /></td></tr>
<tr class="separator:ga7667fabf2ad070e645c4ae8c7c80f9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e6a1b6af6f63b5475dd356d45d5a4c3"><td class="memItemLeft" align="right" valign="top"><a id="ga1e6a1b6af6f63b5475dd356d45d5a4c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#ga1e6a1b6af6f63b5475dd356d45d5a4c3">MXC_F_RPU_SRAM2_SYS1ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_SYS1ACNW_POS))</td></tr>
<tr class="memdesc:ga1e6a1b6af6f63b5475dd356d45d5a4c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_SYS1ACNW Mask. <br /></td></tr>
<tr class="separator:ga1e6a1b6af6f63b5475dd356d45d5a4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga721dc87c798d5a1797d1aca3c7116791"><td class="memItemLeft" align="right" valign="top"><a id="ga721dc87c798d5a1797d1aca3c7116791"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#ga721dc87c798d5a1797d1aca3c7116791">MXC_F_RPU_SRAM2_SDMADACNR_POS</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga721dc87c798d5a1797d1aca3c7116791"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_SDMADACNR Position. <br /></td></tr>
<tr class="separator:ga721dc87c798d5a1797d1aca3c7116791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8f40e781059fb644952fd6356413e78"><td class="memItemLeft" align="right" valign="top"><a id="gaf8f40e781059fb644952fd6356413e78"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#gaf8f40e781059fb644952fd6356413e78">MXC_F_RPU_SRAM2_SDMADACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_SDMADACNR_POS))</td></tr>
<tr class="memdesc:gaf8f40e781059fb644952fd6356413e78"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_SDMADACNR Mask. <br /></td></tr>
<tr class="separator:gaf8f40e781059fb644952fd6356413e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c2464527870e5b133f1c81af20dd2f"><td class="memItemLeft" align="right" valign="top"><a id="ga10c2464527870e5b133f1c81af20dd2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#ga10c2464527870e5b133f1c81af20dd2f">MXC_F_RPU_SRAM2_SDMADACNW_POS</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga10c2464527870e5b133f1c81af20dd2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_SDMADACNW Position. <br /></td></tr>
<tr class="separator:ga10c2464527870e5b133f1c81af20dd2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e4d4a9a6d20fab039ba198ec0c431e"><td class="memItemLeft" align="right" valign="top"><a id="ga60e4d4a9a6d20fab039ba198ec0c431e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#ga60e4d4a9a6d20fab039ba198ec0c431e">MXC_F_RPU_SRAM2_SDMADACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_SDMADACNW_POS))</td></tr>
<tr class="memdesc:ga60e4d4a9a6d20fab039ba198ec0c431e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_SDMADACNW Mask. <br /></td></tr>
<tr class="separator:ga60e4d4a9a6d20fab039ba198ec0c431e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec34ceb89a10917c25b525019726f83c"><td class="memItemLeft" align="right" valign="top"><a id="gaec34ceb89a10917c25b525019726f83c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#gaec34ceb89a10917c25b525019726f83c">MXC_F_RPU_SRAM2_SDMAIACNR_POS</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gaec34ceb89a10917c25b525019726f83c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_SDMAIACNR Position. <br /></td></tr>
<tr class="separator:gaec34ceb89a10917c25b525019726f83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga995dd755c9bede76412b0592e5cf1b6a"><td class="memItemLeft" align="right" valign="top"><a id="ga995dd755c9bede76412b0592e5cf1b6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#ga995dd755c9bede76412b0592e5cf1b6a">MXC_F_RPU_SRAM2_SDMAIACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_SDMAIACNR_POS))</td></tr>
<tr class="memdesc:ga995dd755c9bede76412b0592e5cf1b6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_SDMAIACNR Mask. <br /></td></tr>
<tr class="separator:ga995dd755c9bede76412b0592e5cf1b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7024e137893698c2e84ea53b7e7331e5"><td class="memItemLeft" align="right" valign="top"><a id="ga7024e137893698c2e84ea53b7e7331e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#ga7024e137893698c2e84ea53b7e7331e5">MXC_F_RPU_SRAM2_SDMAIACNW_POS</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga7024e137893698c2e84ea53b7e7331e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_SDMAIACNW Position. <br /></td></tr>
<tr class="separator:ga7024e137893698c2e84ea53b7e7331e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06eda8fd7f678c7e0b6d258713eedce1"><td class="memItemLeft" align="right" valign="top"><a id="ga06eda8fd7f678c7e0b6d258713eedce1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#ga06eda8fd7f678c7e0b6d258713eedce1">MXC_F_RPU_SRAM2_SDMAIACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_SDMAIACNW_POS))</td></tr>
<tr class="memdesc:ga06eda8fd7f678c7e0b6d258713eedce1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_SDMAIACNW Mask. <br /></td></tr>
<tr class="separator:ga06eda8fd7f678c7e0b6d258713eedce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ae5999fe5eb858a7077e7218155a86"><td class="memItemLeft" align="right" valign="top"><a id="ga48ae5999fe5eb858a7077e7218155a86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#ga48ae5999fe5eb858a7077e7218155a86">MXC_F_RPU_SRAM2_CRYPTOACNR_POS</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga48ae5999fe5eb858a7077e7218155a86"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_CRYPTOACNR Position. <br /></td></tr>
<tr class="separator:ga48ae5999fe5eb858a7077e7218155a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7419efff37b238838dec81b72f34079d"><td class="memItemLeft" align="right" valign="top"><a id="ga7419efff37b238838dec81b72f34079d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#ga7419efff37b238838dec81b72f34079d">MXC_F_RPU_SRAM2_CRYPTOACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_CRYPTOACNR_POS))</td></tr>
<tr class="memdesc:ga7419efff37b238838dec81b72f34079d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_CRYPTOACNR Mask. <br /></td></tr>
<tr class="separator:ga7419efff37b238838dec81b72f34079d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba16059cb64f61d9f59dce5715632ac0"><td class="memItemLeft" align="right" valign="top"><a id="gaba16059cb64f61d9f59dce5715632ac0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#gaba16059cb64f61d9f59dce5715632ac0">MXC_F_RPU_SRAM2_CRYPTOACNW_POS</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gaba16059cb64f61d9f59dce5715632ac0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_CRYPTOACNW Position. <br /></td></tr>
<tr class="separator:gaba16059cb64f61d9f59dce5715632ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cbfec4bb2d3ee47bf8332ef2d37644c"><td class="memItemLeft" align="right" valign="top"><a id="ga3cbfec4bb2d3ee47bf8332ef2d37644c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#ga3cbfec4bb2d3ee47bf8332ef2d37644c">MXC_F_RPU_SRAM2_CRYPTOACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_CRYPTOACNW_POS))</td></tr>
<tr class="memdesc:ga3cbfec4bb2d3ee47bf8332ef2d37644c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_CRYPTOACNW Mask. <br /></td></tr>
<tr class="separator:ga3cbfec4bb2d3ee47bf8332ef2d37644c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bd8dd695732a57b1a1318991d3cac25"><td class="memItemLeft" align="right" valign="top"><a id="ga0bd8dd695732a57b1a1318991d3cac25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#ga0bd8dd695732a57b1a1318991d3cac25">MXC_F_RPU_SRAM2_SDIOACNR_POS</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga0bd8dd695732a57b1a1318991d3cac25"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_SDIOACNR Position. <br /></td></tr>
<tr class="separator:ga0bd8dd695732a57b1a1318991d3cac25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf693feb40b9408a9bb476fabd33f44d6"><td class="memItemLeft" align="right" valign="top"><a id="gaf693feb40b9408a9bb476fabd33f44d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#gaf693feb40b9408a9bb476fabd33f44d6">MXC_F_RPU_SRAM2_SDIOACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_SDIOACNR_POS))</td></tr>
<tr class="memdesc:gaf693feb40b9408a9bb476fabd33f44d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_SDIOACNR Mask. <br /></td></tr>
<tr class="separator:gaf693feb40b9408a9bb476fabd33f44d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c3f297a1861e5f18635945b9bab4765"><td class="memItemLeft" align="right" valign="top"><a id="ga2c3f297a1861e5f18635945b9bab4765"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#ga2c3f297a1861e5f18635945b9bab4765">MXC_F_RPU_SRAM2_SDIOACNW_POS</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:ga2c3f297a1861e5f18635945b9bab4765"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_SDIOACNW Position. <br /></td></tr>
<tr class="separator:ga2c3f297a1861e5f18635945b9bab4765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3b2ae46c1269037fea73a0dd86d615a"><td class="memItemLeft" align="right" valign="top"><a id="gac3b2ae46c1269037fea73a0dd86d615a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html#gac3b2ae46c1269037fea73a0dd86d615a">MXC_F_RPU_SRAM2_SDIOACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM2_SDIOACNW_POS))</td></tr>
<tr class="memdesc:gac3b2ae46c1269037fea73a0dd86d615a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2_SDIOACNW Mask. <br /></td></tr>
<tr class="separator:gac3b2ae46c1269037fea73a0dd86d615a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 0.2 </li>
  </ul>
</div>
</body>
</html>
