Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  stratixii
Quartus root          :  c:/altera/91sp2/quartus/bin/
Quartus sim root      :  c:/altera/91sp2/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  instr_rom_rv32i.vo
Sim SDF file          :  instr_rom_rv32i__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/altera/91sp2/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File instr_rom_rv32i_run_msim_gate_verilog.do already exists - backing up current file as instr_rom_rv32i_run_msim_gate_verilog.do.bak2
Probing transcript
ModelSim-Altera Info: # Reading C:/intelFPGA_pro/18.1/modelsim_ase/tcl/vsim/pref.tcl
ModelSim-Altera Info: # do instr_rom_rv32i_run_msim_gate_verilog.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_pro/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. {instr_rom_rv32i.vo}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
ModelSim-Altera Info: # Start time: 21:52:44 on Nov 04,2025
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." instr_rom_rv32i.vo 
ModelSim-Altera Info: # -- Compiling module instr_rom_rv32i
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	instr_rom_rv32i
ModelSim-Altera Info: # End time: 21:52:44 on Nov 04,2025, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
Info: NativeLink simulation flow was successful
