(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2017-04-09T12:56:06Z")
 (DESIGN "ADC_DAC")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.0 Update 1")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "ADC_DAC")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.dclk_glb_2 Net_12630.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:bSAR_SEQ\:EOCSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\ADC_SAR_Seq\:bSAR_SEQ\:nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_2 \\ADC_SAR_1\:ADC_SAR\\.clk_udb (7.815:7.815:7.815))
    (INTERCONNECT ClockBlock.dclk_2 \\ADC_SAR_Seq\:SAR\:ADC_SAR\\.clk_udb (8.906:8.906:8.906))
    (INTERCONNECT ADC_DIV_Q_10.q MUX_BUS_10.main_1 (6.278:6.278:6.278))
    (INTERCONNECT ADC_DIV_Q_11.q MUX_BUS_11.main_1 (3.651:3.651:3.651))
    (INTERCONNECT ADC_DIV_Q_4.q MUX_BUS_4.main_1 (2.908:2.908:2.908))
    (INTERCONNECT ADC_DIV_Q_5.q MUX_BUS_5.main_1 (2.851:2.851:2.851))
    (INTERCONNECT ADC_DIV_Q_6.q MUX_BUS_6.main_2 (5.159:5.159:5.159))
    (INTERCONNECT ADC_DIV_Q_7.q MUX_BUS_7.main_2 (2.232:2.232:2.232))
    (INTERCONNECT ADC_DIV_Q_8.q MUX_BUS_8.main_1 (2.300:2.300:2.300))
    (INTERCONNECT ADC_DIV_Q_9.q MUX_BUS_9.main_2 (6.228:6.228:6.228))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 ADC_DIV_Q_10.clk_en (7.259:7.259:7.259))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 MUX_BUS_10.main_0 (4.081:4.081:4.081))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 \\PWM_10\:PWMUDB\:genblk1\:ctrlreg\\.clk_en (7.259:7.259:7.259))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 \\PWM_10\:PWMUDB\:genblk8\:stsreg\\.clk_en (7.259:7.259:7.259))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 \\PWM_10\:PWMUDB\:prevCompare1\\.clk_en (7.259:7.259:7.259))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 \\PWM_10\:PWMUDB\:runmode_enable\\.clk_en (7.259:7.259:7.259))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.clk_en (8.132:8.132:8.132))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 \\PWM_10\:PWMUDB\:status_0\\.clk_en (7.259:7.259:7.259))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 ADC_DIV_Q_11.clk_en (3.227:3.227:3.227))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 MUX_BUS_11.main_0 (3.203:3.203:3.203))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 \\PWM_11\:PWMUDB\:genblk1\:ctrlreg\\.clk_en (3.227:3.227:3.227))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 \\PWM_11\:PWMUDB\:genblk8\:stsreg\\.clk_en (3.227:3.227:3.227))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 \\PWM_11\:PWMUDB\:prevCompare1\\.clk_en (3.227:3.227:3.227))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 \\PWM_11\:PWMUDB\:runmode_enable\\.clk_en (3.227:3.227:3.227))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.clk_en (3.227:3.227:3.227))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 \\PWM_11\:PWMUDB\:status_0\\.clk_en (3.227:3.227:3.227))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 ADC_DIV_Q_4.clk_en (7.425:7.425:7.425))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 MUX_BUS_4.main_0 (8.742:8.742:8.742))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 \\PWM_4\:PWMUDB\:genblk1\:ctrlreg\\.clk_en (7.425:7.425:7.425))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 \\PWM_4\:PWMUDB\:genblk8\:stsreg\\.clk_en (7.425:7.425:7.425))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 \\PWM_4\:PWMUDB\:prevCompare1\\.clk_en (7.425:7.425:7.425))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 \\PWM_4\:PWMUDB\:runmode_enable\\.clk_en (5.856:5.856:5.856))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.clk_en (7.425:7.425:7.425))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 \\PWM_4\:PWMUDB\:status_0\\.clk_en (7.425:7.425:7.425))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 ADC_DIV_Q_5.clk_en (3.982:3.982:3.982))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 MUX_BUS_5.main_0 (5.053:5.053:5.053))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 \\PWM_5\:PWMUDB\:genblk1\:ctrlreg\\.clk_en (5.077:5.077:5.077))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 \\PWM_5\:PWMUDB\:genblk8\:stsreg\\.clk_en (5.077:5.077:5.077))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 \\PWM_5\:PWMUDB\:prevCompare1\\.clk_en (3.982:3.982:3.982))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 \\PWM_5\:PWMUDB\:runmode_enable\\.clk_en (5.077:5.077:5.077))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.clk_en (3.982:3.982:3.982))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 \\PWM_5\:PWMUDB\:status_0\\.clk_en (3.982:3.982:3.982))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 ADC_DIV_Q_6.clk_en (7.675:7.675:7.675))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 MUX_BUS_6.main_1 (4.322:4.322:4.322))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 \\PWM_6\:PWMUDB\:genblk1\:ctrlreg\\.clk_en (6.001:6.001:6.001))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 \\PWM_6\:PWMUDB\:genblk8\:stsreg\\.clk_en (7.675:7.675:7.675))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 \\PWM_6\:PWMUDB\:prevCompare1\\.clk_en (7.675:7.675:7.675))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 \\PWM_6\:PWMUDB\:runmode_enable\\.clk_en (7.675:7.675:7.675))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.clk_en (7.675:7.675:7.675))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 \\PWM_6\:PWMUDB\:status_0\\.clk_en (7.675:7.675:7.675))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 ADC_DIV_Q_7.clk_en (6.236:6.236:6.236))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 MUX_BUS_7.main_1 (6.264:6.264:6.264))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 \\PWM_7\:PWMUDB\:genblk1\:ctrlreg\\.clk_en (6.236:6.236:6.236))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 \\PWM_7\:PWMUDB\:genblk8\:stsreg\\.clk_en (6.236:6.236:6.236))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 \\PWM_7\:PWMUDB\:prevCompare1\\.clk_en (6.236:6.236:6.236))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 \\PWM_7\:PWMUDB\:runmode_enable\\.clk_en (6.236:6.236:6.236))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.clk_en (6.236:6.236:6.236))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 \\PWM_7\:PWMUDB\:status_0\\.clk_en (6.236:6.236:6.236))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 ADC_DIV_Q_8.clk_en (7.975:7.975:7.975))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 MUX_BUS_8.main_0 (8.565:8.565:8.565))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 \\PWM_8\:PWMUDB\:genblk1\:ctrlreg\\.clk_en (9.241:9.241:9.241))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 \\PWM_8\:PWMUDB\:genblk8\:stsreg\\.clk_en (6.096:6.096:6.096))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 \\PWM_8\:PWMUDB\:prevCompare1\\.clk_en (7.975:7.975:7.975))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 \\PWM_8\:PWMUDB\:runmode_enable\\.clk_en (7.975:7.975:7.975))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.clk_en (7.975:7.975:7.975))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 \\PWM_8\:PWMUDB\:status_0\\.clk_en (7.975:7.975:7.975))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 ADC_DIV_Q_9.clk_en (6.231:6.231:6.231))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 MUX_BUS_9.main_1 (4.391:4.391:4.391))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 \\PWM_9\:PWMUDB\:genblk1\:ctrlreg\\.clk_en (7.153:7.153:7.153))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 \\PWM_9\:PWMUDB\:genblk8\:stsreg\\.clk_en (7.153:7.153:7.153))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 \\PWM_9\:PWMUDB\:prevCompare1\\.clk_en (6.231:6.231:6.231))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 \\PWM_9\:PWMUDB\:runmode_enable\\.clk_en (6.231:6.231:6.231))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.clk_en (7.138:7.138:7.138))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 \\PWM_9\:PWMUDB\:status_0\\.clk_en (6.231:6.231:6.231))
    (INTERCONNECT ClockBlock.clk_bus_glb ADC_DIV_Q_10.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ADC_DIV_Q_11.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ADC_DIV_Q_4.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ADC_DIV_Q_5.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ADC_DIV_Q_6.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ADC_DIV_Q_7.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ADC_DIV_Q_8.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ADC_DIV_Q_9.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq\:Sync\:genblk1\[0\]\:INST\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\DIV_MASK_MSB\:Sync\:ctrl_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_10\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_10\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_10\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_10\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_10\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_11\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_11\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_11\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_11\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_11\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_4\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_4\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_4\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_4\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_4\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_5\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_5\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_5\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_5\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_5\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_6\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_6\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_6\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_6\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_6\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_7\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_7\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_7\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_7\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_7\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_8\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_8\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_8\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_8\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_8\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_9\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_9\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_9\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_9\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_9\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb cy_tff_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb cy_tff_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb cy_tff_3.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb cy_tff_4.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_1\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq\:TempBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq\:FinalBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_4\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_5\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_11\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_10\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_7\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_9\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_8\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_6\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\DIV_MASK_MSB\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_0 MUX_BUS_0.main_2 (2.882:2.882:2.882))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_1 MUX_BUS_1.main_2 (6.893:6.893:6.893))
    (INTERCONNECT \\DIV_MASK_MSB\:Sync\:ctrl_reg\\.control_2 MUX_BUS_10.main_2 (7.566:7.566:7.566))
    (INTERCONNECT \\DIV_MASK_MSB\:Sync\:ctrl_reg\\.control_3 MUX_BUS_11.main_2 (6.156:6.156:6.156))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_2 MUX_BUS_2.main_2 (2.945:2.945:2.945))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_3 MUX_BUS_3.main_2 (2.941:2.941:2.941))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_4 MUX_BUS_4.main_2 (8.430:8.430:8.430))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_5 MUX_BUS_5.main_2 (6.361:6.361:6.361))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_6 MUX_BUS_6.main_0 (6.331:6.331:6.331))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_7 MUX_BUS_7.main_0 (3.642:3.642:3.642))
    (INTERCONNECT \\DIV_MASK_MSB\:Sync\:ctrl_reg\\.control_0 MUX_BUS_8.main_2 (2.326:2.326:2.326))
    (INTERCONNECT \\DIV_MASK_MSB\:Sync\:ctrl_reg\\.control_1 MUX_BUS_9.main_0 (6.320:6.320:6.320))
    (INTERCONNECT MOSI_OUT\(0\).pad_out MOSI_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MUX_BUS_0.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_0 (7.631:7.631:7.631))
    (INTERCONNECT MUX_BUS_1.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_1 (2.257:2.257:2.257))
    (INTERCONNECT MUX_BUS_10.q \\DAC_IN_MSB\:sts\:sts_reg\\.status_2 (6.203:6.203:6.203))
    (INTERCONNECT MUX_BUS_11.q \\DAC_IN_MSB\:sts\:sts_reg\\.status_3 (2.317:2.317:2.317))
    (INTERCONNECT MUX_BUS_2.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_2 (6.581:6.581:6.581))
    (INTERCONNECT MUX_BUS_3.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_3 (6.105:6.105:6.105))
    (INTERCONNECT MUX_BUS_4.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_4 (7.080:7.080:7.080))
    (INTERCONNECT MUX_BUS_5.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_5 (2.873:2.873:2.873))
    (INTERCONNECT MUX_BUS_6.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_6 (2.860:2.860:2.860))
    (INTERCONNECT MUX_BUS_7.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_7 (6.203:6.203:6.203))
    (INTERCONNECT MUX_BUS_8.q \\DAC_IN_MSB\:sts\:sts_reg\\.status_0 (6.241:6.241:6.241))
    (INTERCONNECT MUX_BUS_9.q \\DAC_IN_MSB\:sts\:sts_reg\\.status_1 (2.325:2.325:2.325))
    (INTERCONNECT \\ADC_SAR_Seq\:SAR\:ADC_SAR\\.next \\ADC_SAR_Seq\:bSAR_SEQ\:cnt_enable\\.main_0 (5.647:5.647:5.647))
    (INTERCONNECT Net_12630.q \\ADC_SAR_Seq\:IRQ\\.interrupt (9.098:9.098:9.098))
    (INTERCONNECT Net_12630.q \\ADC_SAR_Seq\:bSAR_SEQ\:EOCSts\\.status_0 (7.651:7.651:7.651))
    (INTERCONNECT Net_12630.q \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_2 (4.055:4.055:4.055))
    (INTERCONNECT \\ADC_SAR_1\:ADC_SAR\\.eof_udb \\ADC_SAR_1\:IRQ\\.interrupt (9.471:9.471:9.471))
    (INTERCONNECT Net_6025.q Net_6025.main_3 (3.777:3.777:3.777))
    (INTERCONNECT Net_6025.q SS_OUT\(0\).pin_input (6.641:6.641:6.641))
    (INTERCONNECT Net_6026.q Net_6026.main_3 (2.307:2.307:2.307))
    (INTERCONNECT Net_6026.q SCLK_OUT\(0\).pin_input (7.989:7.989:7.989))
    (INTERCONNECT Net_6027.q MOSI_OUT\(0\).pin_input (8.324:8.324:8.324))
    (INTERCONNECT Net_6027.q Net_6027.main_0 (3.800:3.800:3.800))
    (INTERCONNECT MISO_IN\(0\).fb \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.route_si (6.485:6.485:6.485))
    (INTERCONNECT MISO_IN\(0\).fb \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.route_si (6.490:6.490:6.490))
    (INTERCONNECT \\PWM_ADC_CK\:PWMHW\\.cmp \\ADC_SAR_1\:ADC_SAR\\.sof_udb (7.818:7.818:7.818))
    (INTERCONNECT SCLK_OUT\(0\).pad_out SCLK_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SS_OUT\(0\).pad_out SS_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_0 (18.893:18.893:18.893))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_0 (17.645:17.645:17.645))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_0 (3.105:3.105:3.105))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_0 (17.649:17.649:17.649))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_0 (14.624:14.624:14.624))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_0 (21.283:21.283:21.283))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_0 (16.559:16.559:16.559))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_0 (18.869:18.869:18.869))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_0 (18.869:18.869:18.869))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_0 (15.473:15.473:15.473))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_0 (3.105:3.105:3.105))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_0 (21.283:21.283:21.283))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_0 (17.649:17.649:17.649))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_0 (18.869:18.869:18.869))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_0 (14.636:14.636:14.636))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_0 (3.105:3.105:3.105))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_0 (5.998:5.998:5.998))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_0 (5.998:5.998:5.998))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_0 (18.897:18.897:18.897))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_0 (11.396:11.396:11.396))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_0 (3.127:3.127:3.127))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_0 (16.559:16.559:16.559))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_0 (18.893:18.893:18.893))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_0 (11.396:11.396:11.396))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_0 (11.396:11.396:11.396))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_0 (11.396:11.396:11.396))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_0 (3.127:3.127:3.127))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_0 (18.893:18.893:18.893))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_0 (14.624:14.624:14.624))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_0 (15.473:15.473:15.473))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_0 (18.897:18.897:18.897))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_0 (20.716:20.716:20.716))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_0 (10.332:10.332:10.332))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_0 (18.893:18.893:18.893))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_0 (5.998:5.998:5.998))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_0 (17.645:17.645:17.645))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_0 (18.897:18.897:18.897))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_0 (7.335:7.335:7.335))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_0 (20.716:20.716:20.716))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_0 (10.332:10.332:10.332))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_0 (17.649:17.649:17.649))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_0 (14.636:14.636:14.636))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_0 (10.332:10.332:10.332))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_0 (7.335:7.335:7.335))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_0 (21.283:21.283:21.283))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_0 (16.559:16.559:16.559))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_0 (16.540:16.540:16.540))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_0 (20.716:20.716:20.716))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_0 (14.636:14.636:14.636))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_0 (15.473:15.473:15.473))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_0 (16.540:16.540:16.540))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_0 (5.998:5.998:5.998))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_0 (16.559:16.559:16.559))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_0 (3.127:3.127:3.127))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_0 (3.127:3.127:3.127))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_0 (3.105:3.105:3.105))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_0 (14.624:14.624:14.624))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_0 (17.645:17.645:17.645))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_0 (16.540:16.540:16.540))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_0 (18.897:18.897:18.897))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_0 (16.540:16.540:16.540))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_0 (15.473:15.473:15.473))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_0 (17.645:17.645:17.645))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_0 (7.335:7.335:7.335))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_8 (2.285:2.285:2.285))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_10 (5.579:5.579:5.579))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_6 (11.531:11.531:11.531))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_6 (12.624:12.624:12.624))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_6 (4.077:4.077:4.077))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_6 (12.621:12.621:12.621))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_6 (20.700:20.700:20.700))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_6 (10.878:10.878:10.878))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_6 (15.108:15.108:15.108))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_6 (13.191:13.191:13.191))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_6 (13.191:13.191:13.191))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_6 (17.581:17.581:17.581))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_6 (4.077:4.077:4.077))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_6 (10.878:10.878:10.878))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_6 (12.621:12.621:12.621))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_6 (13.191:13.191:13.191))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_6 (20.168:20.168:20.168))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_6 (4.077:4.077:4.077))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_6 (24.404:24.404:24.404))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_6 (24.404:24.404:24.404))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_6 (13.748:13.748:13.748))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_6 (22.636:22.636:22.636))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_6 (4.075:4.075:4.075))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_6 (15.108:15.108:15.108))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_6 (11.531:11.531:11.531))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_6 (22.636:22.636:22.636))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_6 (22.636:22.636:22.636))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_6 (22.636:22.636:22.636))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_6 (4.075:4.075:4.075))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_6 (11.531:11.531:11.531))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_6 (20.700:20.700:20.700))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_6 (17.581:17.581:17.581))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_6 (13.748:13.748:13.748))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_6 (10.616:10.616:10.616))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_6 (22.623:22.623:22.623))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_6 (11.531:11.531:11.531))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_6 (24.404:24.404:24.404))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_6 (12.624:12.624:12.624))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_6 (13.748:13.748:13.748))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_6 (23.487:23.487:23.487))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_6 (10.616:10.616:10.616))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_6 (22.623:22.623:22.623))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_6 (12.621:12.621:12.621))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_6 (20.168:20.168:20.168))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_6 (22.623:22.623:22.623))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_6 (23.487:23.487:23.487))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_6 (10.878:10.878:10.878))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_6 (15.108:15.108:15.108))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_6 (16.232:16.232:16.232))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_6 (10.616:10.616:10.616))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_6 (20.168:20.168:20.168))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_6 (17.581:17.581:17.581))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_6 (16.232:16.232:16.232))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_6 (24.404:24.404:24.404))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_6 (15.108:15.108:15.108))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_6 (4.075:4.075:4.075))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_6 (4.075:4.075:4.075))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_6 (4.077:4.077:4.077))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_6 (20.700:20.700:20.700))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_6 (12.624:12.624:12.624))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_6 (16.232:16.232:16.232))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_6 (13.748:13.748:13.748))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_6 (16.232:16.232:16.232))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_6 (17.581:17.581:17.581))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_6 (12.624:12.624:12.624))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_6 (23.487:23.487:23.487))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_8 (7.708:7.708:7.708))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_5 (16.016:16.016:16.016))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_5 (14.770:14.770:14.770))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_5 (7.707:7.707:7.707))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_5 (14.770:14.770:14.770))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_5 (17.488:17.488:17.488))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_5 (4.053:4.053:4.053))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_5 (13.729:13.729:13.729))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_5 (15.988:15.988:15.988))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_5 (15.988:15.988:15.988))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_5 (15.177:15.177:15.177))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_5 (7.707:7.707:7.707))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_5 (4.053:4.053:4.053))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_5 (14.770:14.770:14.770))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_5 (15.988:15.988:15.988))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_5 (16.957:16.957:16.957))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_5 (7.707:7.707:7.707))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_5 (10.284:10.284:10.284))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_5 (10.284:10.284:10.284))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_5 (16.016:16.016:16.016))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_5 (14.401:14.401:14.401))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_5 (7.717:7.717:7.717))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_5 (13.729:13.729:13.729))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_5 (16.016:16.016:16.016))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_5 (14.401:14.401:14.401))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_5 (14.401:14.401:14.401))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_5 (14.401:14.401:14.401))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_5 (7.717:7.717:7.717))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_5 (16.016:16.016:16.016))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_5 (17.488:17.488:17.488))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_5 (15.177:15.177:15.177))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_5 (16.016:16.016:16.016))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_5 (4.074:4.074:4.074))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_5 (13.412:13.412:13.412))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_5 (16.016:16.016:16.016))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_5 (10.284:10.284:10.284))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_5 (14.770:14.770:14.770))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_5 (16.016:16.016:16.016))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_5 (13.512:13.512:13.512))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_5 (4.074:4.074:4.074))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_5 (13.412:13.412:13.412))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_5 (14.770:14.770:14.770))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_5 (16.957:16.957:16.957))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_5 (13.412:13.412:13.412))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_5 (13.512:13.512:13.512))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_5 (4.053:4.053:4.053))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_5 (13.729:13.729:13.729))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_5 (13.733:13.733:13.733))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_5 (4.074:4.074:4.074))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_5 (16.957:16.957:16.957))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_5 (15.177:15.177:15.177))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_5 (13.733:13.733:13.733))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_5 (10.284:10.284:10.284))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_5 (13.729:13.729:13.729))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_5 (7.717:7.717:7.717))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_5 (7.717:7.717:7.717))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_5 (7.707:7.707:7.707))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_5 (17.488:17.488:17.488))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_5 (14.770:14.770:14.770))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_5 (13.733:13.733:13.733))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_5 (16.016:16.016:16.016))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_5 (13.733:13.733:13.733))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_5 (15.177:15.177:15.177))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_5 (14.770:14.770:14.770))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_5 (13.512:13.512:13.512))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_6 (4.381:4.381:4.381))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_6 (4.907:4.907:4.907))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_4 (9.478:9.478:9.478))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_4 (10.577:10.577:10.577))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_4 (4.377:4.377:4.377))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_4 (10.576:10.576:10.576))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_4 (14.455:14.455:14.455))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_4 (8.231:8.231:8.231))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_4 (11.672:11.672:11.672))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_4 (9.485:9.485:9.485))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_4 (9.485:9.485:9.485))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_4 (12.604:12.604:12.604))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_4 (4.377:4.377:4.377))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_4 (8.231:8.231:8.231))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_4 (10.576:10.576:10.576))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_4 (9.485:9.485:9.485))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_4 (14.462:14.462:14.462))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_4 (4.377:4.377:4.377))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_4 (20.179:20.179:20.179))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_4 (20.179:20.179:20.179))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_4 (9.476:9.476:9.476))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_4 (17.384:17.384:17.384))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_4 (4.230:4.230:4.230))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_4 (11.672:11.672:11.672))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_4 (9.478:9.478:9.478))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_4 (17.384:17.384:17.384))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_4 (17.384:17.384:17.384))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_4 (17.384:17.384:17.384))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_4 (4.230:4.230:4.230))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_4 (9.478:9.478:9.478))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_4 (14.455:14.455:14.455))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_4 (12.604:12.604:12.604))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_4 (9.476:9.476:9.476))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_4 (8.211:8.211:8.211))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_4 (17.374:17.374:17.374))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_4 (9.478:9.478:9.478))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_4 (20.179:20.179:20.179))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_4 (10.577:10.577:10.577))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_4 (9.476:9.476:9.476))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_4 (18.851:18.851:18.851))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_4 (8.211:8.211:8.211))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_4 (17.374:17.374:17.374))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_4 (10.576:10.576:10.576))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_4 (14.462:14.462:14.462))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_4 (17.374:17.374:17.374))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_4 (18.851:18.851:18.851))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_4 (8.231:8.231:8.231))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_4 (11.672:11.672:11.672))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_4 (11.681:11.681:11.681))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_4 (8.211:8.211:8.211))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_4 (14.462:14.462:14.462))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_4 (12.604:12.604:12.604))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_4 (11.681:11.681:11.681))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_4 (20.179:20.179:20.179))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_4 (11.672:11.672:11.672))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_4 (4.230:4.230:4.230))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_4 (4.230:4.230:4.230))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_4 (4.377:4.377:4.377))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_4 (14.455:14.455:14.455))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_4 (10.577:10.577:10.577))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_4 (11.681:11.681:11.681))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_4 (9.476:9.476:9.476))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_4 (11.681:11.681:11.681))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_4 (12.604:12.604:12.604))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_4 (10.577:10.577:10.577))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_4 (18.851:18.851:18.851))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_4 (8.811:8.811:8.811))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_4 (8.791:8.791:8.791))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_3 (7.388:7.388:7.388))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_3 (6.488:6.488:6.488))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_3 (8.856:8.856:8.856))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_3 (7.034:7.034:7.034))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_3 (11.548:11.548:11.548))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_3 (3.892:3.892:3.892))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_3 (7.932:7.932:7.932))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_3 (7.402:7.402:7.402))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_3 (7.402:7.402:7.402))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_3 (11.330:11.330:11.330))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_3 (8.856:8.856:8.856))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_3 (3.892:3.892:3.892))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_3 (7.034:7.034:7.034))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_3 (7.402:7.402:7.402))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_3 (11.560:11.560:11.560))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_3 (8.856:8.856:8.856))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_3 (16.119:16.119:16.119))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_3 (16.119:16.119:16.119))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_3 (7.389:7.389:7.389))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_3 (16.314:16.314:16.314))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_3 (8.868:8.868:8.868))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_3 (7.932:7.932:7.932))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_3 (7.388:7.388:7.388))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_3 (16.314:16.314:16.314))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_3 (16.314:16.314:16.314))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_3 (16.314:16.314:16.314))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_3 (8.868:8.868:8.868))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_3 (7.388:7.388:7.388))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_3 (11.548:11.548:11.548))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_3 (11.330:11.330:11.330))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_3 (7.389:7.389:7.389))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_3 (4.888:4.888:4.888))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_3 (16.305:16.305:16.305))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_3 (7.388:7.388:7.388))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_3 (16.119:16.119:16.119))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_3 (6.488:6.488:6.488))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_3 (7.389:7.389:7.389))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_3 (15.245:15.245:15.245))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_3 (4.888:4.888:4.888))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_3 (16.305:16.305:16.305))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_3 (7.034:7.034:7.034))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_3 (11.560:11.560:11.560))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_3 (16.305:16.305:16.305))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_3 (15.245:15.245:15.245))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_3 (3.892:3.892:3.892))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_3 (7.932:7.932:7.932))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_3 (8.489:8.489:8.489))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_3 (4.888:4.888:4.888))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_3 (11.560:11.560:11.560))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_3 (11.330:11.330:11.330))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_3 (8.489:8.489:8.489))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_3 (16.119:16.119:16.119))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_3 (7.932:7.932:7.932))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_3 (8.868:8.868:8.868))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_3 (8.868:8.868:8.868))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_3 (8.856:8.856:8.856))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_3 (11.548:11.548:11.548))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_3 (6.488:6.488:6.488))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_3 (8.489:8.489:8.489))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_3 (7.389:7.389:7.389))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_3 (8.489:8.489:8.489))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_3 (11.330:11.330:11.330))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_3 (6.488:6.488:6.488))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_3 (15.245:15.245:15.245))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_2 (5.010:5.010:5.010))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_2 (4.451:4.451:4.451))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_2 (8.550:8.550:8.550))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_2 (9.616:9.616:9.616))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_2 (3.458:3.458:3.458))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_2 (9.614:9.614:9.614))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_2 (13.841:13.841:13.841))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_2 (9.612:9.612:9.612))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_2 (16.490:16.490:16.490))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_2 (8.679:8.679:8.679))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_2 (8.679:8.679:8.679))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_2 (14.980:14.980:14.980))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_2 (3.458:3.458:3.458))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_2 (9.612:9.612:9.612))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_2 (9.614:9.614:9.614))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_2 (8.679:8.679:8.679))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_2 (13.849:13.849:13.849))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_2 (3.458:3.458:3.458))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_2 (6.785:6.785:6.785))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_2 (6.785:6.785:6.785))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_2 (8.699:8.699:8.699))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_2 (10.606:10.606:10.606))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_2 (4.016:4.016:4.016))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_2 (16.490:16.490:16.490))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_2 (8.550:8.550:8.550))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_2 (10.606:10.606:10.606))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_2 (10.606:10.606:10.606))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_2 (10.606:10.606:10.606))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_2 (4.016:4.016:4.016))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_2 (8.550:8.550:8.550))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_2 (13.841:13.841:13.841))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_2 (14.980:14.980:14.980))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_2 (8.699:8.699:8.699))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_2 (9.451:9.451:9.451))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_2 (10.594:10.594:10.594))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_2 (8.550:8.550:8.550))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_2 (6.785:6.785:6.785))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_2 (9.616:9.616:9.616))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_2 (8.699:8.699:8.699))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_2 (8.333:8.333:8.333))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_2 (9.451:9.451:9.451))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_2 (10.594:10.594:10.594))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_2 (9.614:9.614:9.614))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_2 (13.849:13.849:13.849))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_2 (10.594:10.594:10.594))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_2 (8.333:8.333:8.333))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_2 (9.612:9.612:9.612))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_2 (16.490:16.490:16.490))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_2 (16.471:16.471:16.471))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_2 (9.451:9.451:9.451))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_2 (13.849:13.849:13.849))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_2 (14.980:14.980:14.980))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_2 (16.471:16.471:16.471))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_2 (6.785:6.785:6.785))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_2 (16.490:16.490:16.490))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_2 (4.016:4.016:4.016))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_2 (4.016:4.016:4.016))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_2 (3.458:3.458:3.458))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_2 (13.841:13.841:13.841))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_2 (9.616:9.616:9.616))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_2 (16.471:16.471:16.471))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_2 (8.699:8.699:8.699))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_2 (16.471:16.471:16.471))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_2 (14.980:14.980:14.980))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_2 (9.616:9.616:9.616))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_2 (8.333:8.333:8.333))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_0 (12.464:12.464:12.464))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_0 (11.299:11.299:11.299))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_1 (25.232:25.232:25.232))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_1 (23.986:23.986:23.986))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_1 (9.662:9.662:9.662))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_1 (23.981:23.981:23.981))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_1 (20.969:20.969:20.969))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_1 (3.900:3.900:3.900))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_1 (22.903:22.903:22.903))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_1 (25.208:25.208:25.208))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_1 (25.208:25.208:25.208))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_1 (21.812:21.812:21.812))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_1 (9.662:9.662:9.662))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_1 (3.900:3.900:3.900))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_1 (23.981:23.981:23.981))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_1 (25.208:25.208:25.208))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_1 (20.976:20.976:20.976))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_1 (9.662:9.662:9.662))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_1 (15.283:15.283:15.283))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_1 (15.283:15.283:15.283))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_1 (25.226:25.226:25.226))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_1 (18.060:18.060:18.060))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_1 (10.556:10.556:10.556))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_1 (22.903:22.903:22.903))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_1 (25.232:25.232:25.232))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_1 (18.060:18.060:18.060))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_1 (18.060:18.060:18.060))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_1 (18.060:18.060:18.060))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_1 (10.556:10.556:10.556))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_1 (25.232:25.232:25.232))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_1 (20.969:20.969:20.969))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_1 (21.812:21.812:21.812))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_1 (25.226:25.226:25.226))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_1 (6.544:6.544:6.544))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_1 (18.048:18.048:18.048))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_1 (25.232:25.232:25.232))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_1 (15.283:15.283:15.283))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_1 (23.986:23.986:23.986))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_1 (25.226:25.226:25.226))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_1 (16.201:16.201:16.201))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_1 (6.544:6.544:6.544))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_1 (18.048:18.048:18.048))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_1 (23.981:23.981:23.981))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_1 (20.976:20.976:20.976))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_1 (18.048:18.048:18.048))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_1 (16.201:16.201:16.201))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_1 (3.900:3.900:3.900))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_1 (22.903:22.903:22.903))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_1 (22.890:22.890:22.890))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_1 (6.544:6.544:6.544))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_1 (20.976:20.976:20.976))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_1 (21.812:21.812:21.812))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_1 (22.890:22.890:22.890))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_1 (15.283:15.283:15.283))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_1 (22.903:22.903:22.903))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_1 (10.556:10.556:10.556))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_1 (10.556:10.556:10.556))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_1 (9.662:9.662:9.662))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_1 (20.969:20.969:20.969))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_1 (23.986:23.986:23.986))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_1 (22.890:22.890:22.890))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_1 (25.226:25.226:25.226))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_1 (22.890:22.890:22.890))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_1 (21.812:21.812:21.812))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_1 (23.986:23.986:23.986))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_1 (16.201:16.201:16.201))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.q SAMPLE_RATE_CONTROL\(0\).pin_input (6.634:6.634:6.634))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.q MASK_OFF_CONTROL\(0\).pin_input (5.477:5.477:5.477))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.q DIV_MUX_CONTROL\(0\).pin_input (6.368:6.368:6.368))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.q PWM_1_CONTROL\(0\).pin_input (6.306:6.306:6.306))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.q PWM_DIV_CONTROL\(0\).pin_input (6.345:6.345:6.345))
    (INTERCONNECT \\ADC_SAR_Seq\:TempBuf\\.termout \\ADC_SAR_Seq\:FinalBuf\\.dmareq (2.064:2.064:2.064))
    (INTERCONNECT \\ADC_SAR_Seq\:SAR\:ADC_SAR\\.eof_udb \\ADC_SAR_Seq\:TempBuf\\.dmareq (8.356:8.356:8.356))
    (INTERCONNECT \\ADC_SAR_Seq\:Sync\:genblk1\[0\]\:INST\\.out \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_1 (2.341:2.341:2.341))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.q Net_12630.main_0 (2.627:2.627:2.627))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_0 (2.622:2.622:2.622))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_SAR_Seq\:bSAR_SEQ\:nrq_reg\\.main_0 (2.627:2.627:2.627))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:cnt_enable\\.q \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.enable (3.670:3.670:3.670))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.control_0 Net_12630.clk_en (5.309:5.309:5.309))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.clk_en (6.984:6.984:6.984))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_SAR_Seq\:bSAR_SEQ\:EOCSts\\.clk_en (4.488:4.488:4.488))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_SAR_Seq\:bSAR_SEQ\:nrq_reg\\.clk_en (5.309:5.309:5.309))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.load (5.324:5.324:5.324))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_SAR_Seq\:bSAR_SEQ\:cnt_enable\\.main_1 (3.639:3.639:3.639))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:nrq_reg\\.q Net_12630.main_1 (2.290:2.290:2.290))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_11 (2.623:2.623:2.623))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.main_0 (2.610:2.610:2.610))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_9 (3.490:3.490:3.490))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.main_0 (6.360:6.360:6.360))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_7 (2.624:2.624:2.624))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_7 (2.633:2.633:2.633))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.main_0 (2.624:2.624:2.624))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_5 (5.830:5.830:5.830))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_5 (5.273:5.273:5.273))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.main_0 (7.633:7.633:7.633))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_3 (2.613:2.613:2.613))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_3 (2.626:2.626:2.626))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.main_0 (2.613:2.613:2.613))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_1 (4.256:4.256:4.256))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_1 (3.600:3.600:3.600))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.main_0 (6.960:6.960:6.960))
    (INTERCONNECT \\ADC_SAR_Seq\:FinalBuf\\.termout \\ADC_SAR_Seq\:Sync\:genblk1\[0\]\:INST\\.in (7.662:7.662:7.662))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb ADC_DIV_Q_10.main_1 (2.826:2.826:2.826))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_10\:PWMUDB\:prevCompare1\\.main_0 (2.826:2.826:2.826))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_10\:PWMUDB\:status_0\\.main_1 (2.826:2.826:2.826))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb ADC_DIV_Q_10.main_2 (2.823:2.823:2.823))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_10\:PWMUDB\:prevCompare1\\.main_1 (2.823:2.823:2.823))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_10\:PWMUDB\:status_0\\.main_2 (2.823:2.823:2.823))
    (INTERCONNECT \\PWM_10\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_10\:PWMUDB\:runmode_enable\\.main_0 (2.342:2.342:2.342))
    (INTERCONNECT \\PWM_10\:PWMUDB\:prevCompare1\\.q \\PWM_10\:PWMUDB\:status_0\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_10\:PWMUDB\:runmode_enable\\.q ADC_DIV_Q_10.main_0 (2.778:2.778:2.778))
    (INTERCONNECT \\PWM_10\:PWMUDB\:runmode_enable\\.q \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (3.652:3.652:3.652))
    (INTERCONNECT \\PWM_10\:PWMUDB\:runmode_enable\\.q \\PWM_10\:PWMUDB\:status_2\\.main_0 (2.763:2.763:2.763))
    (INTERCONNECT \\PWM_10\:PWMUDB\:status_0\\.q \\PWM_10\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.329:2.329:2.329))
    (INTERCONNECT \\PWM_10\:PWMUDB\:status_2\\.q \\PWM_10\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_10\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.866:2.866:2.866))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.522:2.522:2.522))
    (INTERCONNECT \\PWM_10\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_10\:PWMUDB\:status_2\\.main_1 (3.280:3.280:3.280))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb ADC_DIV_Q_11.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_11\:PWMUDB\:prevCompare1\\.main_0 (2.310:2.310:2.310))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_11\:PWMUDB\:status_0\\.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb ADC_DIV_Q_11.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_11\:PWMUDB\:prevCompare1\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_11\:PWMUDB\:status_0\\.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_11\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_11\:PWMUDB\:runmode_enable\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\PWM_11\:PWMUDB\:prevCompare1\\.q \\PWM_11\:PWMUDB\:status_0\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\PWM_11\:PWMUDB\:runmode_enable\\.q ADC_DIV_Q_11.main_0 (3.276:3.276:3.276))
    (INTERCONNECT \\PWM_11\:PWMUDB\:runmode_enable\\.q \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (3.283:3.283:3.283))
    (INTERCONNECT \\PWM_11\:PWMUDB\:runmode_enable\\.q \\PWM_11\:PWMUDB\:status_2\\.main_0 (3.244:3.244:3.244))
    (INTERCONNECT \\PWM_11\:PWMUDB\:status_0\\.q \\PWM_11\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\PWM_11\:PWMUDB\:status_2\\.q \\PWM_11\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.311:2.311:2.311))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_11\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.309:2.309:2.309))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.576:2.576:2.576))
    (INTERCONNECT \\PWM_11\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_11\:PWMUDB\:status_2\\.main_1 (2.582:2.582:2.582))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb ADC_DIV_Q_4.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_4\:PWMUDB\:prevCompare1\\.main_0 (2.310:2.310:2.310))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_4\:PWMUDB\:status_0\\.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb ADC_DIV_Q_4.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_4\:PWMUDB\:prevCompare1\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_4\:PWMUDB\:status_0\\.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_4\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_4\:PWMUDB\:runmode_enable\\.main_0 (2.937:2.937:2.937))
    (INTERCONNECT \\PWM_4\:PWMUDB\:prevCompare1\\.q \\PWM_4\:PWMUDB\:status_0\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\PWM_4\:PWMUDB\:runmode_enable\\.q ADC_DIV_Q_4.main_0 (3.235:3.235:3.235))
    (INTERCONNECT \\PWM_4\:PWMUDB\:runmode_enable\\.q \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (3.260:3.260:3.260))
    (INTERCONNECT \\PWM_4\:PWMUDB\:runmode_enable\\.q \\PWM_4\:PWMUDB\:status_2\\.main_0 (3.235:3.235:3.235))
    (INTERCONNECT \\PWM_4\:PWMUDB\:status_0\\.q \\PWM_4\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\PWM_4\:PWMUDB\:status_2\\.q \\PWM_4\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_4\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.309:2.309:2.309))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.588:2.588:2.588))
    (INTERCONNECT \\PWM_4\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_4\:PWMUDB\:status_2\\.main_1 (2.604:2.604:2.604))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb ADC_DIV_Q_5.main_1 (2.237:2.237:2.237))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_5\:PWMUDB\:prevCompare1\\.main_0 (2.237:2.237:2.237))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_5\:PWMUDB\:status_0\\.main_1 (2.237:2.237:2.237))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb ADC_DIV_Q_5.main_2 (2.237:2.237:2.237))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_5\:PWMUDB\:prevCompare1\\.main_1 (2.237:2.237:2.237))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_5\:PWMUDB\:status_0\\.main_2 (2.237:2.237:2.237))
    (INTERCONNECT \\PWM_5\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_5\:PWMUDB\:runmode_enable\\.main_0 (2.315:2.315:2.315))
    (INTERCONNECT \\PWM_5\:PWMUDB\:prevCompare1\\.q \\PWM_5\:PWMUDB\:status_0\\.main_0 (2.232:2.232:2.232))
    (INTERCONNECT \\PWM_5\:PWMUDB\:runmode_enable\\.q ADC_DIV_Q_5.main_0 (3.061:3.061:3.061))
    (INTERCONNECT \\PWM_5\:PWMUDB\:runmode_enable\\.q \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (3.045:3.045:3.045))
    (INTERCONNECT \\PWM_5\:PWMUDB\:runmode_enable\\.q \\PWM_5\:PWMUDB\:status_2\\.main_0 (3.061:3.061:3.061))
    (INTERCONNECT \\PWM_5\:PWMUDB\:status_0\\.q \\PWM_5\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.874:2.874:2.874))
    (INTERCONNECT \\PWM_5\:PWMUDB\:status_2\\.q \\PWM_5\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.872:2.872:2.872))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_5\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.855:2.855:2.855))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.537:2.537:2.537))
    (INTERCONNECT \\PWM_5\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_5\:PWMUDB\:status_2\\.main_1 (2.549:2.549:2.549))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb ADC_DIV_Q_6.main_1 (2.313:2.313:2.313))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_6\:PWMUDB\:prevCompare1\\.main_0 (2.313:2.313:2.313))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_6\:PWMUDB\:status_0\\.main_1 (2.313:2.313:2.313))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb ADC_DIV_Q_6.main_2 (2.310:2.310:2.310))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_6\:PWMUDB\:prevCompare1\\.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_6\:PWMUDB\:status_0\\.main_2 (2.310:2.310:2.310))
    (INTERCONNECT \\PWM_6\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_6\:PWMUDB\:runmode_enable\\.main_0 (3.637:3.637:3.637))
    (INTERCONNECT \\PWM_6\:PWMUDB\:prevCompare1\\.q \\PWM_6\:PWMUDB\:status_0\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\PWM_6\:PWMUDB\:runmode_enable\\.q ADC_DIV_Q_6.main_0 (3.075:3.075:3.075))
    (INTERCONNECT \\PWM_6\:PWMUDB\:runmode_enable\\.q \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (3.083:3.083:3.083))
    (INTERCONNECT \\PWM_6\:PWMUDB\:runmode_enable\\.q \\PWM_6\:PWMUDB\:status_2\\.main_0 (2.920:2.920:2.920))
    (INTERCONNECT \\PWM_6\:PWMUDB\:status_0\\.q \\PWM_6\:PWMUDB\:genblk8\:stsreg\\.status_0 (5.576:5.576:5.576))
    (INTERCONNECT \\PWM_6\:PWMUDB\:status_2\\.q \\PWM_6\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_6\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.309:2.309:2.309))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.576:2.576:2.576))
    (INTERCONNECT \\PWM_6\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_6\:PWMUDB\:status_2\\.main_1 (2.582:2.582:2.582))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb ADC_DIV_Q_7.main_1 (2.249:2.249:2.249))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_7\:PWMUDB\:prevCompare1\\.main_0 (2.249:2.249:2.249))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb \\PWM_7\:PWMUDB\:status_0\\.main_1 (2.249:2.249:2.249))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb ADC_DIV_Q_7.main_2 (2.241:2.241:2.241))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_7\:PWMUDB\:prevCompare1\\.main_1 (2.241:2.241:2.241))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_7\:PWMUDB\:status_0\\.main_2 (2.241:2.241:2.241))
    (INTERCONNECT \\PWM_7\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_7\:PWMUDB\:runmode_enable\\.main_0 (2.269:2.269:2.269))
    (INTERCONNECT \\PWM_7\:PWMUDB\:prevCompare1\\.q \\PWM_7\:PWMUDB\:status_0\\.main_0 (2.230:2.230:2.230))
    (INTERCONNECT \\PWM_7\:PWMUDB\:runmode_enable\\.q ADC_DIV_Q_7.main_0 (2.687:2.687:2.687))
    (INTERCONNECT \\PWM_7\:PWMUDB\:runmode_enable\\.q \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (2.681:2.681:2.681))
    (INTERCONNECT \\PWM_7\:PWMUDB\:runmode_enable\\.q \\PWM_7\:PWMUDB\:status_2\\.main_0 (2.687:2.687:2.687))
    (INTERCONNECT \\PWM_7\:PWMUDB\:status_0\\.q \\PWM_7\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.251:2.251:2.251))
    (INTERCONNECT \\PWM_7\:PWMUDB\:status_2\\.q \\PWM_7\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.257:2.257:2.257))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_7\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.229:2.229:2.229))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.223:2.223:2.223))
    (INTERCONNECT \\PWM_7\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_7\:PWMUDB\:status_2\\.main_1 (2.237:2.237:2.237))
    (INTERCONNECT \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb ADC_DIV_Q_8.main_1 (2.292:2.292:2.292))
    (INTERCONNECT \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_8\:PWMUDB\:prevCompare1\\.main_0 (2.292:2.292:2.292))
    (INTERCONNECT \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_8\:PWMUDB\:status_0\\.main_1 (2.292:2.292:2.292))
    (INTERCONNECT \\PWM_8\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_8\:PWMUDB\:runmode_enable\\.main_0 (3.690:3.690:3.690))
    (INTERCONNECT \\PWM_8\:PWMUDB\:prevCompare1\\.q \\PWM_8\:PWMUDB\:status_0\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\PWM_8\:PWMUDB\:runmode_enable\\.q ADC_DIV_Q_8.main_0 (2.895:2.895:2.895))
    (INTERCONNECT \\PWM_8\:PWMUDB\:runmode_enable\\.q \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (2.901:2.901:2.901))
    (INTERCONNECT \\PWM_8\:PWMUDB\:runmode_enable\\.q \\PWM_8\:PWMUDB\:status_2\\.main_0 (2.892:2.892:2.892))
    (INTERCONNECT \\PWM_8\:PWMUDB\:status_0\\.q \\PWM_8\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.917:2.917:2.917))
    (INTERCONNECT \\PWM_8\:PWMUDB\:status_2\\.q \\PWM_8\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.896:2.896:2.896))
    (INTERCONNECT \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_8\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.902:2.902:2.902))
    (INTERCONNECT \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.286:2.286:2.286))
    (INTERCONNECT \\PWM_8\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_8\:PWMUDB\:status_2\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb ADC_DIV_Q_9.main_1 (2.903:2.903:2.903))
    (INTERCONNECT \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_9\:PWMUDB\:prevCompare1\\.main_0 (2.903:2.903:2.903))
    (INTERCONNECT \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_9\:PWMUDB\:status_0\\.main_1 (2.903:2.903:2.903))
    (INTERCONNECT \\PWM_9\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_9\:PWMUDB\:runmode_enable\\.main_0 (2.917:2.917:2.917))
    (INTERCONNECT \\PWM_9\:PWMUDB\:prevCompare1\\.q \\PWM_9\:PWMUDB\:status_0\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM_9\:PWMUDB\:runmode_enable\\.q ADC_DIV_Q_9.main_0 (2.635:2.635:2.635))
    (INTERCONNECT \\PWM_9\:PWMUDB\:runmode_enable\\.q \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (3.397:3.397:3.397))
    (INTERCONNECT \\PWM_9\:PWMUDB\:runmode_enable\\.q \\PWM_9\:PWMUDB\:status_2\\.main_0 (3.557:3.557:3.557))
    (INTERCONNECT \\PWM_9\:PWMUDB\:status_0\\.q \\PWM_9\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.937:2.937:2.937))
    (INTERCONNECT \\PWM_9\:PWMUDB\:status_2\\.q \\PWM_9\:PWMUDB\:genblk8\:stsreg\\.status_2 (3.682:3.682:3.682))
    (INTERCONNECT \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_9\:PWMUDB\:genblk8\:stsreg\\.status_3 (3.664:3.664:3.664))
    (INTERCONNECT \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.581:2.581:2.581))
    (INTERCONNECT \\PWM_9\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_9\:PWMUDB\:status_2\\.main_1 (2.598:2.598:2.598))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:cnt_enable\\.q \\SPI_DAC\:BSPIM\:BitCounter\\.enable (6.817:6.817:6.817))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:cnt_enable\\.q \\SPI_DAC\:BSPIM\:cnt_enable\\.main_3 (3.451:3.451:3.451))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 Net_6027.main_9 (2.630:2.630:2.630))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 \\SPI_DAC\:BSPIM\:ld_ident\\.main_7 (2.616:2.616:2.616))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 \\SPI_DAC\:BSPIM\:load_cond\\.main_7 (3.487:3.487:3.487))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 \\SPI_DAC\:BSPIM\:load_rx_data\\.main_4 (2.630:2.630:2.630))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 \\SPI_DAC\:BSPIM\:rx_status_6\\.main_4 (3.487:3.487:3.487))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 \\SPI_DAC\:BSPIM\:state_1\\.main_7 (2.616:2.616:2.616))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 \\SPI_DAC\:BSPIM\:state_2\\.main_7 (2.616:2.616:2.616))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 Net_6027.main_8 (2.625:2.625:2.625))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 \\SPI_DAC\:BSPIM\:ld_ident\\.main_6 (2.614:2.614:2.614))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 \\SPI_DAC\:BSPIM\:load_cond\\.main_6 (3.476:3.476:3.476))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 \\SPI_DAC\:BSPIM\:load_rx_data\\.main_3 (2.625:2.625:2.625))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 \\SPI_DAC\:BSPIM\:rx_status_6\\.main_3 (3.476:3.476:3.476))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 \\SPI_DAC\:BSPIM\:state_1\\.main_6 (2.614:2.614:2.614))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 \\SPI_DAC\:BSPIM\:state_2\\.main_6 (2.614:2.614:2.614))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 Net_6027.main_7 (3.520:3.520:3.520))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 \\SPI_DAC\:BSPIM\:ld_ident\\.main_5 (3.226:3.226:3.226))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 \\SPI_DAC\:BSPIM\:load_cond\\.main_5 (4.838:4.838:4.838))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 \\SPI_DAC\:BSPIM\:load_rx_data\\.main_2 (3.520:3.520:3.520))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 \\SPI_DAC\:BSPIM\:rx_status_6\\.main_2 (4.838:4.838:4.838))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 \\SPI_DAC\:BSPIM\:state_1\\.main_5 (3.226:3.226:3.226))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 \\SPI_DAC\:BSPIM\:state_2\\.main_5 (3.226:3.226:3.226))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 Net_6027.main_6 (2.945:2.945:2.945))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 \\SPI_DAC\:BSPIM\:ld_ident\\.main_4 (2.932:2.932:2.932))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 \\SPI_DAC\:BSPIM\:load_cond\\.main_4 (3.522:3.522:3.522))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 \\SPI_DAC\:BSPIM\:load_rx_data\\.main_1 (2.945:2.945:2.945))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 \\SPI_DAC\:BSPIM\:rx_status_6\\.main_1 (3.522:3.522:3.522))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 \\SPI_DAC\:BSPIM\:state_1\\.main_4 (2.932:2.932:2.932))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 \\SPI_DAC\:BSPIM\:state_2\\.main_4 (2.932:2.932:2.932))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 Net_6027.main_5 (2.819:2.819:2.819))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 \\SPI_DAC\:BSPIM\:ld_ident\\.main_3 (2.812:2.812:2.812))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 \\SPI_DAC\:BSPIM\:load_cond\\.main_3 (3.678:3.678:3.678))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 \\SPI_DAC\:BSPIM\:load_rx_data\\.main_0 (2.819:2.819:2.819))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 \\SPI_DAC\:BSPIM\:rx_status_6\\.main_0 (3.678:3.678:3.678))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 \\SPI_DAC\:BSPIM\:state_1\\.main_3 (2.812:2.812:2.812))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 \\SPI_DAC\:BSPIM\:state_2\\.main_3 (2.812:2.812:2.812))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:ld_ident\\.q Net_6027.main_10 (2.600:2.600:2.600))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:ld_ident\\.q \\SPI_DAC\:BSPIM\:ld_ident\\.main_8 (2.601:2.601:2.601))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:ld_ident\\.q \\SPI_DAC\:BSPIM\:state_1\\.main_9 (2.601:2.601:2.601))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:ld_ident\\.q \\SPI_DAC\:BSPIM\:state_2\\.main_9 (2.601:2.601:2.601))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:load_cond\\.q \\SPI_DAC\:BSPIM\:load_cond\\.main_8 (2.303:2.303:2.303))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:load_rx_data\\.q \\SPI_DAC\:BSPIM\:TxStsReg\\.status_3 (4.123:4.123:4.123))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:load_rx_data\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.f1_load (6.677:6.677:6.677))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:load_rx_data\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f1_load (6.678:6.678:6.678))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.so_comb Net_6027.main_4 (6.297:6.297:6.297))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f1_blk_stat_comb \\SPI_DAC\:BSPIM\:RxStsReg\\.status_4 (10.391:10.391:10.391))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f1_blk_stat_comb \\SPI_DAC\:BSPIM\:rx_status_6\\.main_5 (6.836:6.836:6.836))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f1_bus_stat_comb \\SPI_DAC\:BSPIM\:RxStsReg\\.status_5 (6.813:6.813:6.813))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:rx_status_6\\.q \\SPI_DAC\:BSPIM\:RxStsReg\\.status_6 (2.925:2.925:2.925))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q Net_6025.main_2 (4.902:4.902:4.902))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q Net_6026.main_2 (8.365:8.365:8.365))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q Net_6027.main_3 (7.458:7.458:7.458))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:cnt_enable\\.main_2 (3.851:3.851:3.851))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:ld_ident\\.main_2 (7.471:7.471:7.471))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:load_cond\\.main_2 (8.365:8.365:8.365))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cs_addr_0 (3.867:3.867:3.867))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cs_addr_0 (3.866:3.866:3.866))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:state_0\\.main_2 (3.851:3.851:3.851))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:state_1\\.main_2 (7.471:7.471:7.471))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:state_2\\.main_2 (7.471:7.471:7.471))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:tx_status_0\\.main_2 (4.902:4.902:4.902))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:tx_status_4\\.main_2 (8.365:8.365:8.365))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q Net_6025.main_1 (8.501:8.501:8.501))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q Net_6026.main_1 (5.068:5.068:5.068))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q Net_6027.main_2 (3.724:3.724:3.724))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:cnt_enable\\.main_1 (7.681:7.681:7.681))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:ld_ident\\.main_1 (3.723:3.723:3.723))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:load_cond\\.main_1 (5.068:5.068:5.068))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cs_addr_1 (7.707:7.707:7.707))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cs_addr_1 (7.616:7.616:7.616))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:state_0\\.main_1 (7.681:7.681:7.681))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:state_1\\.main_1 (3.723:3.723:3.723))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:state_2\\.main_1 (3.723:3.723:3.723))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:tx_status_0\\.main_1 (8.501:8.501:8.501))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:tx_status_4\\.main_1 (5.068:5.068:5.068))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q Net_6025.main_0 (8.940:8.940:8.940))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q Net_6026.main_0 (4.839:4.839:4.839))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q Net_6027.main_1 (3.597:3.597:3.597))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:cnt_enable\\.main_0 (8.028:8.028:8.028))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:ld_ident\\.main_0 (3.597:3.597:3.597))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:load_cond\\.main_0 (4.839:4.839:4.839))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cs_addr_2 (8.004:8.004:8.004))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cs_addr_2 (7.982:7.982:7.982))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:state_0\\.main_0 (8.028:8.028:8.028))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:state_1\\.main_0 (3.597:3.597:3.597))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:state_2\\.main_0 (3.597:3.597:3.597))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:tx_status_0\\.main_0 (8.940:8.940:8.940))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:tx_status_4\\.main_0 (4.839:4.839:4.839))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:tx_status_0\\.q \\SPI_DAC\:BSPIM\:TxStsReg\\.status_0 (7.621:7.621:7.621))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f0_blk_stat_comb \\SPI_DAC\:BSPIM\:TxStsReg\\.status_1 (9.135:9.135:9.135))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f0_blk_stat_comb \\SPI_DAC\:BSPIM\:state_0\\.main_3 (3.814:3.814:3.814))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f0_blk_stat_comb \\SPI_DAC\:BSPIM\:state_1\\.main_8 (6.917:6.917:6.917))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f0_blk_stat_comb \\SPI_DAC\:BSPIM\:state_2\\.main_8 (6.917:6.917:6.917))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f0_bus_stat_comb \\SPI_DAC\:BSPIM\:TxStsReg\\.status_2 (6.243:6.243:6.243))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:tx_status_4\\.q \\SPI_DAC\:BSPIM\:TxStsReg\\.status_4 (2.317:2.317:2.317))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_6025.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_6026.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_6027.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:BitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:RxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:TxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:cnt_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:ld_ident\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:load_cond\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_ADC_CK\:PWMHW\\.enable (7.996:7.996:7.996))
    (INTERCONNECT cy_tff_1.q MUX_BUS_0.main_1 (3.687:3.687:3.687))
    (INTERCONNECT cy_tff_2.q MUX_BUS_1.main_1 (2.232:2.232:2.232))
    (INTERCONNECT cy_tff_3.q MUX_BUS_2.main_1 (2.928:2.928:2.928))
    (INTERCONNECT cy_tff_4.q MUX_BUS_3.main_1 (2.296:2.296:2.296))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_0 MUX_BUS_0.main_0 (9.467:9.467:9.467))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_0 cy_tff_1.clk_en (10.158:10.158:10.158))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_1 MUX_BUS_1.main_0 (2.541:2.541:2.541))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_1 cy_tff_2.clk_en (2.528:2.528:2.528))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_2 MUX_BUS_2.main_0 (6.494:6.494:6.494))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_2 cy_tff_3.clk_en (7.441:7.441:7.441))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_3 MUX_BUS_3.main_0 (8.060:8.060:8.060))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_3 cy_tff_4.clk_en (7.459:7.459:7.459))
    (INTERCONNECT ClockBlock.dclk_glb_ff_2 \\PWM_ADC_CK\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.ce0 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cl0 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.z0 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.ff0 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.ce1 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cl1 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.z1 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.ff1 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.co_msb \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.sol_msb \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cfbo \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.sor \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cmsbo \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(0\)_PAD\\ \\LCD_Char_1\:LCDPort\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(1\)_PAD\\ \\LCD_Char_1\:LCDPort\(1\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(2\)_PAD\\ \\LCD_Char_1\:LCDPort\(2\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(3\)_PAD\\ \\LCD_Char_1\:LCDPort\(3\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(4\)_PAD\\ \\LCD_Char_1\:LCDPort\(4\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(5\)_PAD\\ \\LCD_Char_1\:LCDPort\(5\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(6\)_PAD\\ \\LCD_Char_1\:LCDPort\(6\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOSI_OUT\(0\).pad_out MOSI_OUT\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOSI_OUT\(0\)_PAD MOSI_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MISO_IN\(0\)_PAD MISO_IN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCLK_OUT\(0\).pad_out SCLK_OUT\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SCLK_OUT\(0\)_PAD SCLK_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SS_OUT\(0\).pad_out SS_OUT\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SS_OUT\(0\)_PAD SS_OUT\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
