verilog xil_defaultlib --include "../../../../project_1_filter.srcs/sources_1/bd/design_1/ipshared/4903" --include "../../../../project_1_filter.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1_filter.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_2/design_1_clk_wiz_1_2_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_2/design_1_clk_wiz_1_2.v" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v" \
"../../../../project_1_filter.srcs/sources_1/bd/design_1/ipshared/a46e/hdl/verilog/make_marker_ctrl_bus_s_axi.v" \
"../../../../project_1_filter.srcs/sources_1/bd/design_1/ipshared/a46e/hdl/verilog/make_marker_faddfbkb.v" \
"../../../../project_1_filter.srcs/sources_1/bd/design_1/ipshared/a46e/hdl/verilog/make_marker_fcmp_fYi.v" \
"../../../../project_1_filter.srcs/sources_1/bd/design_1/ipshared/a46e/hdl/verilog/make_marker_fdiv_dEe.v" \
"../../../../project_1_filter.srcs/sources_1/bd/design_1/ipshared/a46e/hdl/verilog/make_marker_fmul_cud.v" \
"../../../../project_1_filter.srcs/sources_1/bd/design_1/ipshared/a46e/hdl/verilog/make_marker_histog8j.v" \
"../../../../project_1_filter.srcs/sources_1/bd/design_1/ipshared/a46e/hdl/verilog/make_marker_img_fhbi.v" \
"../../../../project_1_filter.srcs/sources_1/bd/design_1/ipshared/a46e/hdl/verilog/make_marker_lineBibs.v" \
"../../../../project_1_filter.srcs/sources_1/bd/design_1/ipshared/a46e/hdl/verilog/make_marker_sitofeOg.v" \
"../../../../project_1_filter.srcs/sources_1/bd/design_1/ipshared/a46e/hdl/verilog/otsu.v" \
"../../../../project_1_filter.srcs/sources_1/bd/design_1/ipshared/a46e/hdl/verilog/make_marker.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_lmb_bram_2/sim/design_1_lmb_bram_2.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/hdl/tdata_design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/hdl/tuser_design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/hdl/tstrb_design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/hdl/tkeep_design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/hdl/tid_design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/hdl/tdest_design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/hdl/tlast_design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/hdl/top_design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_slid_0/sim/design_1_auto_ss_slid_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/hdl/tdata_design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/hdl/tuser_design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/hdl/tstrb_design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/hdl/tkeep_design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/hdl/tid_design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/hdl/tdest_design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/hdl/tlast_design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/hdl/top_design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_ss_u_0/sim/design_1_auto_ss_u_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
