<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `ostd/src/arch/x86/mm/mod.rs`."><title>mod.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../../../" data-static-root-path="../../../../../static.files/" data-current-crate="ostd" data-themes="" data-resource-suffix="" data-rustdoc-version="1.94.0-nightly (1aa9bab4e 2025-12-05)" data-channel="nightly" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../../../static.files/storage-e2aeef58.js"></script><script defer src="../../../../../static.files/src-script-813739b1.js"></script><script defer src="../../../../../src-files.js"></script><script defer src="../../../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">ostd/arch/x86/mm/</div>mod.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="comment">// SPDX-License-Identifier: MPL-2.0
<a href=#2 id=2 data-nosnippet>2</a>
<a href=#3 id=3 data-nosnippet>3</a></span><span class="kw">use </span>core::ops::Range;
<a href=#4 id=4 data-nosnippet>4</a>
<a href=#5 id=5 data-nosnippet>5</a><span class="kw">use </span>cfg_if::cfg_if;
<a href=#6 id=6 data-nosnippet>6</a><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">use </span>util::{
<a href=#7 id=7 data-nosnippet>7</a>    __atomic_cmpxchg_fallible, __atomic_load_fallible, __memcpy_fallible, __memset_fallible,
<a href=#8 id=8 data-nosnippet>8</a>};
<a href=#9 id=9 data-nosnippet>9</a><span class="kw">use </span>x86_64::{
<a href=#10 id=10 data-nosnippet>10</a>    VirtAddr,
<a href=#11 id=11 data-nosnippet>11</a>    instructions::tlb,
<a href=#12 id=12 data-nosnippet>12</a>    registers::model_specific::{Efer, EferFlags},
<a href=#13 id=13 data-nosnippet>13</a>    structures::paging::PhysFrame,
<a href=#14 id=14 data-nosnippet>14</a>};
<a href=#15 id=15 data-nosnippet>15</a>
<a href=#16 id=16 data-nosnippet>16</a><span class="kw">use </span><span class="kw">crate</span>::mm::{
<a href=#17 id=17 data-nosnippet>17</a>    PAGE_SIZE, Paddr, PagingConstsTrait, PagingLevel, PodOnce, Vaddr,
<a href=#18 id=18 data-nosnippet>18</a>    dma::DmaDirection,
<a href=#19 id=19 data-nosnippet>19</a>    page_prop::{
<a href=#20 id=20 data-nosnippet>20</a>        CachePolicy, PageFlags, PageProperty, PageTableFlags, PrivilegedPageFlags <span class="kw">as </span>PrivFlags,
<a href=#21 id=21 data-nosnippet>21</a>    },
<a href=#22 id=22 data-nosnippet>22</a>    page_table::{PteScalar, PteTrait},
<a href=#23 id=23 data-nosnippet>23</a>};
<a href=#24 id=24 data-nosnippet>24</a>
<a href=#25 id=25 data-nosnippet>25</a><span class="kw">mod </span>pat;
<a href=#26 id=26 data-nosnippet>26</a><span class="kw">mod </span>util;
<a href=#27 id=27 data-nosnippet>27</a>
<a href=#28 id=28 data-nosnippet>28</a><span class="kw">use </span><span class="self">self</span>::pat::{cache_policy_to_flags, configure_pat, flags_to_cache_policy};
<a href=#29 id=29 data-nosnippet>29</a>
<a href=#30 id=30 data-nosnippet>30</a><span class="attr">#[derive(Clone, Debug, Default)]
<a href=#31 id=31 data-nosnippet>31</a></span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">struct </span>PagingConsts {}
<a href=#32 id=32 data-nosnippet>32</a>
<a href=#33 id=33 data-nosnippet>33</a><span class="kw">impl </span>PagingConstsTrait <span class="kw">for </span>PagingConsts {
<a href=#34 id=34 data-nosnippet>34</a>    <span class="kw">const </span>BASE_PAGE_SIZE: usize = <span class="number">4096</span>;
<a href=#35 id=35 data-nosnippet>35</a>    <span class="kw">const </span>NR_LEVELS: PagingLevel = <span class="number">4</span>;
<a href=#36 id=36 data-nosnippet>36</a>    <span class="kw">const </span>ADDRESS_WIDTH: usize = <span class="number">48</span>;
<a href=#37 id=37 data-nosnippet>37</a>    <span class="kw">const </span>VA_SIGN_EXT: bool = <span class="bool-val">true</span>;
<a href=#38 id=38 data-nosnippet>38</a>    <span class="kw">const </span>HIGHEST_TRANSLATION_LEVEL: PagingLevel = <span class="number">2</span>;
<a href=#39 id=39 data-nosnippet>39</a>    <span class="kw">const </span>PTE_SIZE: usize = size_of::&lt;PageTableEntry&gt;();
<a href=#40 id=40 data-nosnippet>40</a>}
<a href=#41 id=41 data-nosnippet>41</a>
<a href=#42 id=42 data-nosnippet>42</a><span class="macro">bitflags::bitflags!</span> {
<a href=#43 id=43 data-nosnippet>43</a>    <span class="attr">#[derive(Pod)]
<a href=#44 id=44 data-nosnippet>44</a>    #[repr(C)]
<a href=#45 id=45 data-nosnippet>45</a>    </span><span class="doccomment">/// Possible flags for a page table entry.
<a href=#46 id=46 data-nosnippet>46</a>    </span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">struct </span>PteFlags: usize {
<a href=#47 id=47 data-nosnippet>47</a>        <span class="doccomment">/// Specifies whether the mapped frame or page table is loaded in memory.
<a href=#48 id=48 data-nosnippet>48</a>        </span><span class="kw">const </span>PRESENT =         <span class="number">1 </span>&lt;&lt; <span class="number">0</span>;
<a href=#49 id=49 data-nosnippet>49</a>        <span class="doccomment">/// Controls whether writes to the mapped frames are allowed.
<a href=#50 id=50 data-nosnippet>50</a>        </span><span class="kw">const </span>WRITABLE =        <span class="number">1 </span>&lt;&lt; <span class="number">1</span>;
<a href=#51 id=51 data-nosnippet>51</a>        <span class="doccomment">/// Controls whether accesses from userspace (i.e. ring 3) are permitted.
<a href=#52 id=52 data-nosnippet>52</a>        </span><span class="kw">const </span>USER =            <span class="number">1 </span>&lt;&lt; <span class="number">2</span>;
<a href=#53 id=53 data-nosnippet>53</a>        <span class="doccomment">/// If this bit is set, a “write-through” policy is used for the cache, else a “write-back”
<a href=#54 id=54 data-nosnippet>54</a>        /// policy is used.
<a href=#55 id=55 data-nosnippet>55</a>        </span><span class="kw">const </span>WRITE_THROUGH =   <span class="number">1 </span>&lt;&lt; <span class="number">3</span>;
<a href=#56 id=56 data-nosnippet>56</a>        <span class="doccomment">/// Disables caching for the pointed entry is cacheable.
<a href=#57 id=57 data-nosnippet>57</a>        </span><span class="kw">const </span>NO_CACHE =        <span class="number">1 </span>&lt;&lt; <span class="number">4</span>;
<a href=#58 id=58 data-nosnippet>58</a>        <span class="doccomment">/// Whether this entry has been used for linear-address translation.
<a href=#59 id=59 data-nosnippet>59</a>        </span><span class="kw">const </span>ACCESSED =        <span class="number">1 </span>&lt;&lt; <span class="number">5</span>;
<a href=#60 id=60 data-nosnippet>60</a>        <span class="doccomment">/// Whether the memory area represented by this entry is modified.
<a href=#61 id=61 data-nosnippet>61</a>        </span><span class="kw">const </span>DIRTY =           <span class="number">1 </span>&lt;&lt; <span class="number">6</span>;
<a href=#62 id=62 data-nosnippet>62</a>        <span class="doccomment">/// In level 2 or 3 it indicates that it map to a huge page.
<a href=#63 id=63 data-nosnippet>63</a>        /// In level 1, it is the PAT (page attribute table) bit.
<a href=#64 id=64 data-nosnippet>64</a>        /// We use this bit in level 1, 2 and 3 to indicate that this entry is
<a href=#65 id=65 data-nosnippet>65</a>        /// "valid". For levels above 3, `PRESENT` is used for "valid".
<a href=#66 id=66 data-nosnippet>66</a>        </span><span class="kw">const </span>HUGE =            <span class="number">1 </span>&lt;&lt; <span class="number">7</span>;
<a href=#67 id=67 data-nosnippet>67</a>        <span class="doccomment">/// Indicates that the mapping is present in all address spaces, so it isn't flushed from
<a href=#68 id=68 data-nosnippet>68</a>        /// the TLB on an address space switch.
<a href=#69 id=69 data-nosnippet>69</a>        </span><span class="kw">const </span>GLOBAL =          <span class="number">1 </span>&lt;&lt; <span class="number">8</span>;
<a href=#70 id=70 data-nosnippet>70</a>        <span class="doccomment">/// TDX shared bit.
<a href=#71 id=71 data-nosnippet>71</a>        </span><span class="attr">#[cfg(feature = <span class="string">"cvm_guest"</span>)]
<a href=#72 id=72 data-nosnippet>72</a>        </span><span class="kw">const </span>SHARED =          <span class="number">1 </span>&lt;&lt; <span class="number">51</span>;
<a href=#73 id=73 data-nosnippet>73</a>
<a href=#74 id=74 data-nosnippet>74</a>        <span class="doccomment">/// Ignored by the hardware. Free to use.
<a href=#75 id=75 data-nosnippet>75</a>        </span><span class="kw">const </span>HIGH_IGN1 =       <span class="number">1 </span>&lt;&lt; <span class="number">52</span>;
<a href=#76 id=76 data-nosnippet>76</a>        <span class="doccomment">/// Ignored by the hardware. Free to use.
<a href=#77 id=77 data-nosnippet>77</a>        </span><span class="kw">const </span>HIGH_IGN2 =       <span class="number">1 </span>&lt;&lt; <span class="number">53</span>;
<a href=#78 id=78 data-nosnippet>78</a>
<a href=#79 id=79 data-nosnippet>79</a>        <span class="doccomment">/// Forbid execute codes on the page. The NXE bits in EFER msr must be set.
<a href=#80 id=80 data-nosnippet>80</a>        </span><span class="kw">const </span>NO_EXECUTE =      <span class="number">1 </span>&lt;&lt; <span class="number">63</span>;
<a href=#81 id=81 data-nosnippet>81</a>    }
<a href=#82 id=82 data-nosnippet>82</a>}
<a href=#83 id=83 data-nosnippet>83</a>
<a href=#84 id=84 data-nosnippet>84</a><span class="doccomment">/// Flush any TLB entry that contains the map of the given virtual address.
<a href=#85 id=85 data-nosnippet>85</a>///
<a href=#86 id=86 data-nosnippet>86</a>/// This flush performs regardless of the global-page bit. So it can flush both global
<a href=#87 id=87 data-nosnippet>87</a>/// and non-global entries.
<a href=#88 id=88 data-nosnippet>88</a></span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>tlb_flush_addr(vaddr: Vaddr) {
<a href=#89 id=89 data-nosnippet>89</a>    tlb::flush(VirtAddr::new(vaddr <span class="kw">as </span>u64));
<a href=#90 id=90 data-nosnippet>90</a>}
<a href=#91 id=91 data-nosnippet>91</a>
<a href=#92 id=92 data-nosnippet>92</a><span class="doccomment">/// Flush any TLB entry that intersects with the given address range.
<a href=#93 id=93 data-nosnippet>93</a></span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>tlb_flush_addr_range(range: <span class="kw-2">&amp;</span>Range&lt;Vaddr&gt;) {
<a href=#94 id=94 data-nosnippet>94</a>    <span class="kw">for </span>vaddr <span class="kw">in </span>range.clone().step_by(PAGE_SIZE) {
<a href=#95 id=95 data-nosnippet>95</a>        tlb_flush_addr(vaddr);
<a href=#96 id=96 data-nosnippet>96</a>    }
<a href=#97 id=97 data-nosnippet>97</a>}
<a href=#98 id=98 data-nosnippet>98</a>
<a href=#99 id=99 data-nosnippet>99</a><span class="doccomment">/// Flush all TLB entries except for the global-page entries.
<a href=#100 id=100 data-nosnippet>100</a></span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>tlb_flush_all_excluding_global() {
<a href=#101 id=101 data-nosnippet>101</a>    tlb::flush_all();
<a href=#102 id=102 data-nosnippet>102</a>}
<a href=#103 id=103 data-nosnippet>103</a>
<a href=#104 id=104 data-nosnippet>104</a><span class="doccomment">/// Flush all TLB entries, including global-page entries.
<a href=#105 id=105 data-nosnippet>105</a></span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>tlb_flush_all_including_global() {
<a href=#106 id=106 data-nosnippet>106</a>    <span class="comment">// SAFETY: updates to CR4 here only change the global-page bit, the side effect
<a href=#107 id=107 data-nosnippet>107</a>    // is only to invalidate the TLB, which doesn't affect the memory safety.
<a href=#108 id=108 data-nosnippet>108</a>    </span><span class="kw">unsafe </span>{
<a href=#109 id=109 data-nosnippet>109</a>        <span class="comment">// To invalidate all entries, including global-page
<a href=#110 id=110 data-nosnippet>110</a>        // entries, disable global-page extensions (CR4.PGE=0).
<a href=#111 id=111 data-nosnippet>111</a>        </span>x86_64::registers::control::Cr4::update(|cr4| {
<a href=#112 id=112 data-nosnippet>112</a>            <span class="kw-2">*</span>cr4 -= x86_64::registers::control::Cr4Flags::PAGE_GLOBAL;
<a href=#113 id=113 data-nosnippet>113</a>        });
<a href=#114 id=114 data-nosnippet>114</a>        x86_64::registers::control::Cr4::update(|cr4| {
<a href=#115 id=115 data-nosnippet>115</a>            <span class="kw-2">*</span>cr4 |= x86_64::registers::control::Cr4Flags::PAGE_GLOBAL;
<a href=#116 id=116 data-nosnippet>116</a>        });
<a href=#117 id=117 data-nosnippet>117</a>    }
<a href=#118 id=118 data-nosnippet>118</a>}
<a href=#119 id=119 data-nosnippet>119</a>
<a href=#120 id=120 data-nosnippet>120</a><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>can_sync_dma() -&gt; bool {
<a href=#121 id=121 data-nosnippet>121</a>    <span class="bool-val">true
<a href=#122 id=122 data-nosnippet>122</a></span>}
<a href=#123 id=123 data-nosnippet>123</a>
<a href=#124 id=124 data-nosnippet>124</a><span class="doccomment">/// # Safety
<a href=#125 id=125 data-nosnippet>125</a>///
<a href=#126 id=126 data-nosnippet>126</a>/// The caller must ensure that
<a href=#127 id=127 data-nosnippet>127</a>///  - the virtual address range and DMA direction correspond correctly to a
<a href=#128 id=128 data-nosnippet>128</a>///    DMA region;
<a href=#129 id=129 data-nosnippet>129</a>///  - `can_sync_dma()` is `true`.
<a href=#130 id=130 data-nosnippet>130</a></span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">unsafe fn </span>sync_dma_range&lt;D: DmaDirection&gt;(_range: Range&lt;Vaddr&gt;) {
<a href=#131 id=131 data-nosnippet>131</a>    <span class="comment">// The streaming DMA mapping in x86_64 is cache coherent, and does not
<a href=#132 id=132 data-nosnippet>132</a>    // require synchronization.
<a href=#133 id=133 data-nosnippet>133</a>    // Reference: &lt;https://lwn.net/Articles/855328/&gt;, &lt;https://lwn.net/Articles/2265/&gt;.
<a href=#134 id=134 data-nosnippet>134</a></span>}
<a href=#135 id=135 data-nosnippet>135</a>
<a href=#136 id=136 data-nosnippet>136</a><span class="doccomment">/// Activates the given root-level page table.
<a href=#137 id=137 data-nosnippet>137</a>///
<a href=#138 id=138 data-nosnippet>138</a>/// The cache policy of the root page table node is controlled by `root_pt_cache`.
<a href=#139 id=139 data-nosnippet>139</a>///
<a href=#140 id=140 data-nosnippet>140</a>/// # Safety
<a href=#141 id=141 data-nosnippet>141</a>///
<a href=#142 id=142 data-nosnippet>142</a>/// Changing the root-level page table is unsafe, because it's possible to violate memory safety by
<a href=#143 id=143 data-nosnippet>143</a>/// changing the page mapping.
<a href=#144 id=144 data-nosnippet>144</a></span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">unsafe fn </span>activate_page_table(root_paddr: Paddr, root_pt_cache: CachePolicy) {
<a href=#145 id=145 data-nosnippet>145</a>    <span class="kw">let </span>addr = PhysFrame::from_start_address(x86_64::PhysAddr::new(root_paddr <span class="kw">as </span>u64)).unwrap();
<a href=#146 id=146 data-nosnippet>146</a>    <span class="kw">let </span>flags = <span class="kw">match </span>root_pt_cache {
<a href=#147 id=147 data-nosnippet>147</a>        CachePolicy::Writeback =&gt; x86_64::registers::control::Cr3Flags::empty(),
<a href=#148 id=148 data-nosnippet>148</a>        CachePolicy::Writethrough =&gt; x86_64::registers::control::Cr3Flags::PAGE_LEVEL_WRITETHROUGH,
<a href=#149 id=149 data-nosnippet>149</a>        CachePolicy::Uncacheable =&gt; x86_64::registers::control::Cr3Flags::PAGE_LEVEL_CACHE_DISABLE,
<a href=#150 id=150 data-nosnippet>150</a>        <span class="comment">// Write-combining and write-protected are not supported for root page table (CR3)
<a href=#151 id=151 data-nosnippet>151</a>        // as CR3 only supports WB, WT, and UC via PCD/PWT bits
<a href=#152 id=152 data-nosnippet>152</a>        </span><span class="kw">_ </span>=&gt; {
<a href=#153 id=153 data-nosnippet>153</a>            <span class="macro">panic!</span>(
<a href=#154 id=154 data-nosnippet>154</a>                <span class="string">"unsupported cache policy for the root page table (only WB, WT, and UC are allowed)"
<a href=#155 id=155 data-nosnippet>155</a>            </span>)
<a href=#156 id=156 data-nosnippet>156</a>        }
<a href=#157 id=157 data-nosnippet>157</a>    };
<a href=#158 id=158 data-nosnippet>158</a>
<a href=#159 id=159 data-nosnippet>159</a>    <span class="comment">// SAFETY: The safety is upheld by the caller.
<a href=#160 id=160 data-nosnippet>160</a>    </span><span class="kw">unsafe </span>{ x86_64::registers::control::Cr3::write(addr, flags) };
<a href=#161 id=161 data-nosnippet>161</a>}
<a href=#162 id=162 data-nosnippet>162</a>
<a href=#163 id=163 data-nosnippet>163</a><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>current_page_table_paddr() -&gt; Paddr {
<a href=#164 id=164 data-nosnippet>164</a>    x86_64::registers::control::Cr3::read_raw()
<a href=#165 id=165 data-nosnippet>165</a>        .<span class="number">0
<a href=#166 id=166 data-nosnippet>166</a>        </span>.start_address()
<a href=#167 id=167 data-nosnippet>167</a>        .as_u64() <span class="kw">as </span>Paddr
<a href=#168 id=168 data-nosnippet>168</a>}
<a href=#169 id=169 data-nosnippet>169</a>
<a href=#170 id=170 data-nosnippet>170</a><span class="attr">#[derive(Debug, Clone, Copy, Pod)]
<a href=#171 id=171 data-nosnippet>171</a>#[repr(C)]
<a href=#172 id=172 data-nosnippet>172</a></span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">struct </span>PageTableEntry(usize);
<a href=#173 id=173 data-nosnippet>173</a>
<a href=#174 id=174 data-nosnippet>174</a><span class="doccomment">/// Parses a bit-flag bits `val` in the representation of `from` to `to` in bits.
<a href=#175 id=175 data-nosnippet>175</a></span><span class="macro">macro_rules!</span> parse_flags {
<a href=#176 id=176 data-nosnippet>176</a>    (<span class="macro-nonterminal">$val</span>:expr, <span class="macro-nonterminal">$from</span>:expr, <span class="macro-nonterminal">$to</span>:expr) =&gt; {
<a href=#177 id=177 data-nosnippet>177</a>        ((<span class="macro-nonterminal">$val </span><span class="kw">as </span>usize &amp; <span class="macro-nonterminal">$from</span>.bits() <span class="kw">as </span>usize) &gt;&gt; <span class="macro-nonterminal">$from</span>.bits().ilog2() &lt;&lt; <span class="macro-nonterminal">$to</span>.bits().ilog2())
<a href=#178 id=178 data-nosnippet>178</a>    };
<a href=#179 id=179 data-nosnippet>179</a>}
<a href=#180 id=180 data-nosnippet>180</a>
<a href=#181 id=181 data-nosnippet>181</a><span class="kw">impl </span>PageTableEntry {
<a href=#182 id=182 data-nosnippet>182</a>    <span class="macro">cfg_if!</span> {
<a href=#183 id=183 data-nosnippet>183</a>        <span class="kw">if </span><span class="attr">#[cfg(feature = <span class="string">"cvm_guest"</span>)] </span>{
<a href=#184 id=184 data-nosnippet>184</a>            <span class="kw">const </span>PHYS_ADDR_MASK_LVL1: usize = <span class="number">0x7_ffff_ffff_f000</span>;
<a href=#185 id=185 data-nosnippet>185</a>            <span class="kw">const </span>PHYS_ADDR_MASK_LVL2: usize = <span class="number">0x7_ffff_ffe0_0000</span>;
<a href=#186 id=186 data-nosnippet>186</a>            <span class="kw">const </span>PHYS_ADDR_MASK_LVL3: usize = <span class="number">0x7_ffff_c000_0000</span>;
<a href=#187 id=187 data-nosnippet>187</a>        } <span class="kw">else </span>{
<a href=#188 id=188 data-nosnippet>188</a>            <span class="kw">const </span>PHYS_ADDR_MASK_LVL1: usize = <span class="number">0xf_ffff_ffff_f000</span>;
<a href=#189 id=189 data-nosnippet>189</a>            <span class="kw">const </span>PHYS_ADDR_MASK_LVL2: usize = <span class="number">0xf_ffff_ffe0_0000</span>;
<a href=#190 id=190 data-nosnippet>190</a>            <span class="kw">const </span>PHYS_ADDR_MASK_LVL3: usize = <span class="number">0xf_ffff_c000_0000</span>;
<a href=#191 id=191 data-nosnippet>191</a>        }
<a href=#192 id=192 data-nosnippet>192</a>    }
<a href=#193 id=193 data-nosnippet>193</a>
<a href=#194 id=194 data-nosnippet>194</a>    <span class="kw">const </span>CHILD_PT_ADDR_MASK: usize = <span class="self">Self</span>::PHYS_ADDR_MASK_LVL1;
<a href=#195 id=195 data-nosnippet>195</a>
<a href=#196 id=196 data-nosnippet>196</a>    <span class="kw">fn </span>pa_mask_at_level(level: PagingLevel) -&gt; usize {
<a href=#197 id=197 data-nosnippet>197</a>        <span class="kw">match </span>level {
<a href=#198 id=198 data-nosnippet>198</a>            <span class="number">1 </span>=&gt; <span class="self">Self</span>::PHYS_ADDR_MASK_LVL1,
<a href=#199 id=199 data-nosnippet>199</a>            <span class="number">2 </span>=&gt; <span class="self">Self</span>::PHYS_ADDR_MASK_LVL2,
<a href=#200 id=200 data-nosnippet>200</a>            <span class="number">3 </span>=&gt; <span class="self">Self</span>::PHYS_ADDR_MASK_LVL3,
<a href=#201 id=201 data-nosnippet>201</a>            <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">"invalid level {} for page entry"</span>, level),
<a href=#202 id=202 data-nosnippet>202</a>        }
<a href=#203 id=203 data-nosnippet>203</a>    }
<a href=#204 id=204 data-nosnippet>204</a>
<a href=#205 id=205 data-nosnippet>205</a>    <span class="kw">fn </span>is_present(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
<a href=#206 id=206 data-nosnippet>206</a>        <span class="comment">// For PT child, `PRESENT` should be set; for huge page, `HUGE` should
<a href=#207 id=207 data-nosnippet>207</a>        // be set; for the leaf child page, `PAT`, which is the same bit as
<a href=#208 id=208 data-nosnippet>208</a>        // the `HUGE` bit in upper levels, should be set.
<a href=#209 id=209 data-nosnippet>209</a>        </span><span class="self">self</span>.<span class="number">0 </span>&amp; PteFlags::PRESENT.bits() != <span class="number">0 </span>|| <span class="self">self</span>.<span class="number">0 </span>&amp; PteFlags::HUGE.bits() != <span class="number">0
<a href=#210 id=210 data-nosnippet>210</a>    </span>}
<a href=#211 id=211 data-nosnippet>211</a>
<a href=#212 id=212 data-nosnippet>212</a>    <span class="kw">fn </span>prop(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; PageProperty {
<a href=#213 id=213 data-nosnippet>213</a>        <span class="kw">let </span>flags = <span class="macro">parse_flags!</span>(<span class="self">self</span>.<span class="number">0</span>, PteFlags::PRESENT, PageFlags::R)
<a href=#214 id=214 data-nosnippet>214</a>            | <span class="macro">parse_flags!</span>(<span class="self">self</span>.<span class="number">0</span>, PteFlags::WRITABLE, PageFlags::W)
<a href=#215 id=215 data-nosnippet>215</a>            | <span class="macro">parse_flags!</span>(!<span class="self">self</span>.<span class="number">0</span>, PteFlags::NO_EXECUTE, PageFlags::X)
<a href=#216 id=216 data-nosnippet>216</a>            | <span class="macro">parse_flags!</span>(<span class="self">self</span>.<span class="number">0</span>, PteFlags::ACCESSED, PageFlags::ACCESSED)
<a href=#217 id=217 data-nosnippet>217</a>            | <span class="macro">parse_flags!</span>(<span class="self">self</span>.<span class="number">0</span>, PteFlags::DIRTY, PageFlags::DIRTY)
<a href=#218 id=218 data-nosnippet>218</a>            | <span class="macro">parse_flags!</span>(<span class="self">self</span>.<span class="number">0</span>, PteFlags::HIGH_IGN2, PageFlags::AVAIL2);
<a href=#219 id=219 data-nosnippet>219</a>
<a href=#220 id=220 data-nosnippet>220</a>        <span class="kw">let </span>priv_flags = <span class="macro">parse_flags!</span>(<span class="self">self</span>.<span class="number">0</span>, PteFlags::USER, PrivFlags::USER)
<a href=#221 id=221 data-nosnippet>221</a>            | <span class="macro">parse_flags!</span>(<span class="self">self</span>.<span class="number">0</span>, PteFlags::GLOBAL, PrivFlags::GLOBAL)
<a href=#222 id=222 data-nosnippet>222</a>            | <span class="macro">parse_flags!</span>(<span class="self">self</span>.<span class="number">0</span>, PteFlags::HIGH_IGN1, PrivFlags::AVAIL1);
<a href=#223 id=223 data-nosnippet>223</a>
<a href=#224 id=224 data-nosnippet>224</a>        <span class="attr">#[cfg(feature = <span class="string">"cvm_guest"</span>)]
<a href=#225 id=225 data-nosnippet>225</a>        </span><span class="kw">let </span>priv_flags = priv_flags | <span class="macro">parse_flags!</span>(<span class="self">self</span>.<span class="number">0</span>, PteFlags::SHARED, PrivFlags::SHARED);
<a href=#226 id=226 data-nosnippet>226</a>
<a href=#227 id=227 data-nosnippet>227</a>        <span class="comment">// Determine cache policy from PCD, PWT bits.
<a href=#228 id=228 data-nosnippet>228</a>        </span><span class="kw">let </span>cache = flags_to_cache_policy(PteFlags::from_bits_truncate(<span class="self">self</span>.<span class="number">0</span>));
<a href=#229 id=229 data-nosnippet>229</a>
<a href=#230 id=230 data-nosnippet>230</a>        PageProperty {
<a href=#231 id=231 data-nosnippet>231</a>            flags: PageFlags::from_bits(flags <span class="kw">as </span>u8).unwrap(),
<a href=#232 id=232 data-nosnippet>232</a>            cache,
<a href=#233 id=233 data-nosnippet>233</a>            priv_flags: PrivFlags::from_bits(priv_flags <span class="kw">as </span>u8).unwrap(),
<a href=#234 id=234 data-nosnippet>234</a>        }
<a href=#235 id=235 data-nosnippet>235</a>    }
<a href=#236 id=236 data-nosnippet>236</a>
<a href=#237 id=237 data-nosnippet>237</a>    <span class="kw">fn </span>pt_flags(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; PageTableFlags {
<a href=#238 id=238 data-nosnippet>238</a>        <span class="kw">let </span>bits = PageTableFlags::empty().bits() <span class="kw">as </span>usize
<a href=#239 id=239 data-nosnippet>239</a>            | <span class="macro">parse_flags!</span>(<span class="self">self</span>.<span class="number">0</span>, PteFlags::HIGH_IGN1, PageTableFlags::AVAIL1)
<a href=#240 id=240 data-nosnippet>240</a>            | <span class="macro">parse_flags!</span>(<span class="self">self</span>.<span class="number">0</span>, PteFlags::HIGH_IGN2, PageTableFlags::AVAIL2);
<a href=#241 id=241 data-nosnippet>241</a>        PageTableFlags::from_bits(bits <span class="kw">as </span>u8).unwrap()
<a href=#242 id=242 data-nosnippet>242</a>    }
<a href=#243 id=243 data-nosnippet>243</a>
<a href=#244 id=244 data-nosnippet>244</a>    <span class="kw">fn </span>new_page(paddr: Paddr, level: PagingLevel, prop: PageProperty) -&gt; <span class="self">Self </span>{
<a href=#245 id=245 data-nosnippet>245</a>        <span class="kw">let </span><span class="kw-2">mut </span>flags = PteFlags::HUGE.bits();
<a href=#246 id=246 data-nosnippet>246</a>
<a href=#247 id=247 data-nosnippet>247</a>        flags |= <span class="macro">parse_flags!</span>(prop.flags.bits(), PageFlags::R, PteFlags::PRESENT)
<a href=#248 id=248 data-nosnippet>248</a>            | <span class="macro">parse_flags!</span>(prop.flags.bits(), PageFlags::W, PteFlags::WRITABLE)
<a href=#249 id=249 data-nosnippet>249</a>            | <span class="macro">parse_flags!</span>(!prop.flags.bits(), PageFlags::X, PteFlags::NO_EXECUTE)
<a href=#250 id=250 data-nosnippet>250</a>            | <span class="macro">parse_flags!</span>(prop.flags.bits(), PageFlags::ACCESSED, PteFlags::ACCESSED)
<a href=#251 id=251 data-nosnippet>251</a>            | <span class="macro">parse_flags!</span>(prop.flags.bits(), PageFlags::DIRTY, PteFlags::DIRTY)
<a href=#252 id=252 data-nosnippet>252</a>            | <span class="macro">parse_flags!</span>(
<a href=#253 id=253 data-nosnippet>253</a>                prop.priv_flags.bits(),
<a href=#254 id=254 data-nosnippet>254</a>                PrivFlags::AVAIL1,
<a href=#255 id=255 data-nosnippet>255</a>                PteFlags::HIGH_IGN1
<a href=#256 id=256 data-nosnippet>256</a>            )
<a href=#257 id=257 data-nosnippet>257</a>            | <span class="macro">parse_flags!</span>(prop.flags.bits(), PageFlags::AVAIL2, PteFlags::HIGH_IGN2)
<a href=#258 id=258 data-nosnippet>258</a>            | <span class="macro">parse_flags!</span>(prop.priv_flags.bits(), PrivFlags::USER, PteFlags::USER)
<a href=#259 id=259 data-nosnippet>259</a>            | <span class="macro">parse_flags!</span>(prop.priv_flags.bits(), PrivFlags::GLOBAL, PteFlags::GLOBAL);
<a href=#260 id=260 data-nosnippet>260</a>        <span class="attr">#[cfg(feature = <span class="string">"cvm_guest"</span>)]
<a href=#261 id=261 data-nosnippet>261</a>        </span>{
<a href=#262 id=262 data-nosnippet>262</a>            flags |= <span class="macro">parse_flags!</span>(prop.priv_flags.bits(), PrivFlags::SHARED, PteFlags::SHARED);
<a href=#263 id=263 data-nosnippet>263</a>        }
<a href=#264 id=264 data-nosnippet>264</a>
<a href=#265 id=265 data-nosnippet>265</a>        flags |= cache_policy_to_flags(prop.cache).bits();
<a href=#266 id=266 data-nosnippet>266</a>
<a href=#267 id=267 data-nosnippet>267</a>        <span class="macro">assert_eq!</span>(
<a href=#268 id=268 data-nosnippet>268</a>            paddr &amp; !<span class="self">Self</span>::pa_mask_at_level(level),
<a href=#269 id=269 data-nosnippet>269</a>            <span class="number">0</span>,
<a href=#270 id=270 data-nosnippet>270</a>            <span class="string">"page physical address contains invalid bits"
<a href=#271 id=271 data-nosnippet>271</a>        </span>);
<a href=#272 id=272 data-nosnippet>272</a>        <span class="self">Self</span>(paddr | flags)
<a href=#273 id=273 data-nosnippet>273</a>    }
<a href=#274 id=274 data-nosnippet>274</a>
<a href=#275 id=275 data-nosnippet>275</a>    <span class="kw">fn </span>new_pt(paddr: Paddr, flags: PageTableFlags) -&gt; <span class="self">Self </span>{
<a href=#276 id=276 data-nosnippet>276</a>        <span class="comment">// In x86 if it's an intermediate PTE, it's better to have the same permissions
<a href=#277 id=277 data-nosnippet>277</a>        // as the most permissive child (to reduce hardware page walk accesses). But we
<a href=#278 id=278 data-nosnippet>278</a>        // don't have a mechanism to keep it generic across architectures, thus just
<a href=#279 id=279 data-nosnippet>279</a>        // setting it to be the most permissive.
<a href=#280 id=280 data-nosnippet>280</a>        </span><span class="kw">let </span>flags = PteFlags::PRESENT.bits()
<a href=#281 id=281 data-nosnippet>281</a>            | PteFlags::WRITABLE.bits()
<a href=#282 id=282 data-nosnippet>282</a>            | PteFlags::USER.bits()
<a href=#283 id=283 data-nosnippet>283</a>            | <span class="macro">parse_flags!</span>(flags.bits(), PageTableFlags::AVAIL1, PteFlags::HIGH_IGN1)
<a href=#284 id=284 data-nosnippet>284</a>            | <span class="macro">parse_flags!</span>(flags.bits(), PageTableFlags::AVAIL2, PteFlags::HIGH_IGN2);
<a href=#285 id=285 data-nosnippet>285</a>
<a href=#286 id=286 data-nosnippet>286</a>        <span class="macro">assert_eq!</span>(
<a href=#287 id=287 data-nosnippet>287</a>            paddr &amp; !<span class="self">Self</span>::CHILD_PT_ADDR_MASK,
<a href=#288 id=288 data-nosnippet>288</a>            <span class="number">0</span>,
<a href=#289 id=289 data-nosnippet>289</a>            <span class="string">"page table physical address contains invalid bits"
<a href=#290 id=290 data-nosnippet>290</a>        </span>);
<a href=#291 id=291 data-nosnippet>291</a>        <span class="self">Self</span>(paddr | flags)
<a href=#292 id=292 data-nosnippet>292</a>    }
<a href=#293 id=293 data-nosnippet>293</a>}
<a href=#294 id=294 data-nosnippet>294</a>
<a href=#295 id=295 data-nosnippet>295</a><span class="kw">impl </span>PodOnce <span class="kw">for </span>PageTableEntry {}
<a href=#296 id=296 data-nosnippet>296</a>
<a href=#297 id=297 data-nosnippet>297</a><span class="doccomment">/// SAFETY: The implementation is safe because:
<a href=#298 id=298 data-nosnippet>298</a>///  - `from_usize` and `into_usize` are not overridden;
<a href=#299 id=299 data-nosnippet>299</a>///  - `from_repr` and `repr` are correctly implemented;
<a href=#300 id=300 data-nosnippet>300</a>///  - a zeroed PTE represents an absent entry.
<a href=#301 id=301 data-nosnippet>301</a></span><span class="kw">unsafe impl </span>PteTrait <span class="kw">for </span>PageTableEntry {
<a href=#302 id=302 data-nosnippet>302</a>    <span class="kw">fn </span>from_repr(repr: <span class="kw-2">&amp;</span>PteScalar, level: PagingLevel) -&gt; <span class="self">Self </span>{
<a href=#303 id=303 data-nosnippet>303</a>        <span class="kw">match </span>repr {
<a href=#304 id=304 data-nosnippet>304</a>            PteScalar::Absent =&gt; PageTableEntry(<span class="number">0</span>),
<a href=#305 id=305 data-nosnippet>305</a>            PteScalar::PageTable(paddr, flags) =&gt; <span class="self">Self</span>::new_pt(<span class="kw-2">*</span>paddr, <span class="kw-2">*</span>flags),
<a href=#306 id=306 data-nosnippet>306</a>            PteScalar::Mapped(paddr, prop) =&gt; <span class="self">Self</span>::new_page(<span class="kw-2">*</span>paddr, level, <span class="kw-2">*</span>prop),
<a href=#307 id=307 data-nosnippet>307</a>        }
<a href=#308 id=308 data-nosnippet>308</a>    }
<a href=#309 id=309 data-nosnippet>309</a>
<a href=#310 id=310 data-nosnippet>310</a>    <span class="kw">fn </span>to_repr(<span class="kw-2">&amp;</span><span class="self">self</span>, level: PagingLevel) -&gt; PteScalar {
<a href=#311 id=311 data-nosnippet>311</a>        <span class="kw">if </span>!<span class="self">self</span>.is_present() {
<a href=#312 id=312 data-nosnippet>312</a>            <span class="kw">return </span>PteScalar::Absent;
<a href=#313 id=313 data-nosnippet>313</a>        }
<a href=#314 id=314 data-nosnippet>314</a>
<a href=#315 id=315 data-nosnippet>315</a>        <span class="kw">if </span><span class="self">self</span>.<span class="number">0 </span>&amp; PteFlags::HUGE.bits() != <span class="number">0 </span>{
<a href=#316 id=316 data-nosnippet>316</a>            <span class="kw">let </span>paddr = <span class="self">self</span>.<span class="number">0 </span>&amp; <span class="self">Self</span>::pa_mask_at_level(level);
<a href=#317 id=317 data-nosnippet>317</a>            PteScalar::Mapped(paddr, <span class="self">self</span>.prop())
<a href=#318 id=318 data-nosnippet>318</a>        } <span class="kw">else </span>{
<a href=#319 id=319 data-nosnippet>319</a>            <span class="kw">let </span>paddr = <span class="self">self</span>.<span class="number">0 </span>&amp; <span class="self">Self</span>::CHILD_PT_ADDR_MASK;
<a href=#320 id=320 data-nosnippet>320</a>            PteScalar::PageTable(paddr, <span class="self">self</span>.pt_flags())
<a href=#321 id=321 data-nosnippet>321</a>        }
<a href=#322 id=322 data-nosnippet>322</a>    }
<a href=#323 id=323 data-nosnippet>323</a>}
<a href=#324 id=324 data-nosnippet>324</a>
<a href=#325 id=325 data-nosnippet>325</a><span class="doccomment">/// Enables memory-management essential features for the x86 MMU.
<a href=#326 id=326 data-nosnippet>326</a></span><span class="kw">pub</span>(<span class="kw">super</span>) <span class="kw">fn </span>enable_essential_features() {
<a href=#327 id=327 data-nosnippet>327</a>    <span class="comment">// Page Attribute Table (PAT) has been available since Pentium III (1999)
<a href=#328 id=328 data-nosnippet>328</a>    // and is ubiquitous in modern 64-bit CPUs. Therefore, we assume that all
<a href=#329 id=329 data-nosnippet>329</a>    // x86-64 CPUs should have PAT support. Otherwise, we should check
<a href=#330 id=330 data-nosnippet>330</a>    // `cpu::extension::has_extensions(IsaExtensions::PAT)` before programming it.
<a href=#331 id=331 data-nosnippet>331</a>    </span>configure_pat();
<a href=#332 id=332 data-nosnippet>332</a>
<a href=#333 id=333 data-nosnippet>333</a>    <span class="kw">unsafe </span>{
<a href=#334 id=334 data-nosnippet>334</a>        <span class="comment">// Enable non-executable page protection.
<a href=#335 id=335 data-nosnippet>335</a>        </span>Efer::update(|efer| {
<a href=#336 id=336 data-nosnippet>336</a>            <span class="kw-2">*</span>efer |= EferFlags::NO_EXECUTE_ENABLE;
<a href=#337 id=337 data-nosnippet>337</a>        });
<a href=#338 id=338 data-nosnippet>338</a>    }
<a href=#339 id=339 data-nosnippet>339</a>}
</code></pre></div></section></main></body></html>