m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/aluGroupDecoder/sim
valuGroupDecoder
Z1 !s110 1694876687
!i10b 1
!s100 g8EGS=oW7b:b2Q[39m:UY0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
ID=XPSb;5fcbPE=<hCgYn^1
R0
w1694876587
8C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
!i122 138
L0 34 105
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1694876687.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 tCvgOpt 0
nalu@group@decoder
valuGroupDecoderTests
R1
!i10b 1
!s100 L>IEi?MYOj0aR7Zl=]A=d0
R2
IW:kS`zQ5`:h:Y89eCAE`M3
R0
w1694876681
8C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/test/aluGroupDecoderTests.v
FC:/Users/Duncan/git/ForthCPU/aluGroupDecoder/test/aluGroupDecoderTests.v
!i122 140
L0 5 173
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/testSetup.v|C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/test/aluGroupDecoderTests.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/test/aluGroupDecoderTests.v|
!s101 -O0
!i113 1
R6
R7
nalu@group@decoder@tests
vinstructionPhaseDecoder
R1
!i10b 1
!s100 Bm3N3@K01z:]6[`@HDNCG0
R2
I`FWLK=b212[ECG2oeX<mz3
R0
w1694872464
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 139
L0 3 64
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s101 -O0
!i113 1
R6
R7
ninstruction@phase@decoder
