Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Mar 15 21:07:13 2024
| Host         : BELSPC0002 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file topmod_timing_summary_routed.rpt -pb topmod_timing_summary_routed.pb -rpx topmod_timing_summary_routed.rpx -warn_on_violation
| Design       : topmod
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.090        0.000                      0                  754        0.133        0.000                      0                  754        3.000        0.000                       0                   426  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       31.090        0.000                      0                  754        0.133        0.000                      0                  754       19.500        0.000                       0                   422  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vgacalls/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vgacalls/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vgacalls/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vgacalls/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vgacalls/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vgacalls/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.090ns  (required time - arrival time)
  Source:                 pixies/cols/c1/FF3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gamer/trid2[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.780ns  (logic 1.878ns (21.390%)  route 6.902ns (78.610%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         1.563    -0.949    pixies/cols/c1/clk_out
    SLICE_X39Y39         FDRE                                         r  pixies/cols/c1/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 r  pixies/cols/c1/FF3/Q
                         net (fo=36, routed)          3.213     2.684    pixies/cols/c1/FF3_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I2_O)        0.299     2.983 r  pixies/cols/c1/vgaBlue_OBUF[3]_inst_i_181/O
                         net (fo=1, routed)           0.000     2.983    R2train2/bottomtrainL/c2/vgaBlue_OBUF[3]_inst_i_19_0[1]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.533 r  R2train2/bottomtrainL/c2/vgaBlue_OBUF[3]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.000     3.533    R2train2/bottomtrainL/c3/vgaBlue_OBUF[3]_inst_i_7_0[0]
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.647 f  R2train2/bottomtrainL/c3/vgaBlue_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.307     4.954    R2train2/bottomtrainL/c3/Color2
    SLICE_X45Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.078 f  R2train2/bottomtrainL/c3/vgaBlue_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           1.152     6.230    pixies/rows/c2/vgaBlue_OBUF[3]_inst_i_3_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.354 f  pixies/rows/c2/vgaBlue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.526     6.880    pixies/rows/c2/vgaBlue_OBUF[3]_inst_i_5_n_0
    SLICE_X34Y39         LUT2 (Prop_lut2_I0_O)        0.124     7.004 f  pixies/rows/c2/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.703     7.707    gamer/trid2[1]_1
    SLICE_X34Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.831 r  gamer/trid2[1]_i_1/O
                         net (fo=1, routed)           0.000     7.831    gamer/NS[1]
    SLICE_X34Y39         FDRE                                         r  gamer/trid2[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         1.442    38.447    gamer/clk_out
    SLICE_X34Y39         FDRE                                         r  gamer/trid2[1]/C
                         clock pessimism              0.492    38.938    
                         clock uncertainty           -0.094    38.844    
    SLICE_X34Y39         FDRE (Setup_fdre_C_D)        0.077    38.921    gamer/trid2[1]
  -------------------------------------------------------------------
                         required time                         38.921    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                 31.090    

Slack (MET) :             31.490ns  (required time - arrival time)
  Source:                 pixies/cols/c1/FF3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gamer/trid2[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 1.878ns (22.406%)  route 6.504ns (77.594%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         1.563    -0.949    pixies/cols/c1/clk_out
    SLICE_X39Y39         FDRE                                         r  pixies/cols/c1/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 r  pixies/cols/c1/FF3/Q
                         net (fo=36, routed)          3.213     2.684    pixies/cols/c1/FF3_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I2_O)        0.299     2.983 r  pixies/cols/c1/vgaBlue_OBUF[3]_inst_i_181/O
                         net (fo=1, routed)           0.000     2.983    R2train2/bottomtrainL/c2/vgaBlue_OBUF[3]_inst_i_19_0[1]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.533 r  R2train2/bottomtrainL/c2/vgaBlue_OBUF[3]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.000     3.533    R2train2/bottomtrainL/c3/vgaBlue_OBUF[3]_inst_i_7_0[0]
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.647 r  R2train2/bottomtrainL/c3/vgaBlue_OBUF[3]_inst_i_19/CO[3]
                         net (fo=1, routed)           1.307     4.954    R2train2/bottomtrainL/c3/Color2
    SLICE_X45Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.078 r  R2train2/bottomtrainL/c3/vgaBlue_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           1.152     6.230    pixies/rows/c2/vgaBlue_OBUF[3]_inst_i_3_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.354 r  pixies/rows/c2/vgaBlue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.526     6.880    pixies/rows/c2/vgaBlue_OBUF[3]_inst_i_5_n_0
    SLICE_X34Y39         LUT2 (Prop_lut2_I0_O)        0.124     7.004 r  pixies/rows/c2/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.305     7.309    pixies/cols/c1/trid2[2]_6
    SLICE_X34Y39         LUT6 (Prop_lut6_I3_O)        0.124     7.433 r  pixies/cols/c1/trid2[2]_i_1/O
                         net (fo=1, routed)           0.000     7.433    gamer/D[0]
    SLICE_X34Y39         FDRE                                         r  gamer/trid2[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         1.442    38.447    gamer/clk_out
    SLICE_X34Y39         FDRE                                         r  gamer/trid2[2]/C
                         clock pessimism              0.492    38.938    
                         clock uncertainty           -0.094    38.844    
    SLICE_X34Y39         FDRE (Setup_fdre_C_D)        0.079    38.923    gamer/trid2[2]
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                 31.490    

Slack (MET) :             31.875ns  (required time - arrival time)
  Source:                 pixies/rows/c2/FF3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Ltrdain2/bottomtrainL/c2/FF1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.777ns  (logic 1.428ns (18.361%)  route 6.349ns (81.639%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         1.564    -0.948    pixies/rows/c2/clk_out
    SLICE_X35Y43         FDRE                                         r  pixies/rows/c2/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  pixies/rows/c2/FF3/Q
                         net (fo=21, routed)          1.053     0.562    pixies/rows/c2/FF3_0
    SLICE_X36Y43         LUT4 (Prop_lut4_I2_O)        0.150     0.712 r  pixies/rows/c2/FF1_i_4__1/O
                         net (fo=1, routed)           0.652     1.363    pixies/rows/c2/FF1_i_4__1_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.326     1.689 r  pixies/rows/c2/FF1_i_1__2/O
                         net (fo=13, routed)          0.719     2.409    pixies/cols/c1/CE0
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.533 r  pixies/cols/c1/FF1_i_6/O
                         net (fo=20, routed)          1.550     4.083    Ltrdain2/bottomtrainL/c2/PC
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.207 f  Ltrdain2/bottomtrainL/c2/FF1_i_4__13/O
                         net (fo=9, routed)           0.452     4.659    Ltrdain2/bottomtrainL/c1/FF2_1
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.783 f  Ltrdain2/bottomtrainL/c1/FF1_i_3__17/O
                         net (fo=3, routed)           1.256     6.039    Ltrdain2/top/c2/FF1_7
    SLICE_X30Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.163 r  Ltrdain2/top/c2/FF1_i_1__13/O
                         net (fo=5, routed)           0.667     6.830    Ltrdain2/bottomtrainL/c2/CE0_1
    SLICE_X29Y30         FDRE                                         r  Ltrdain2/bottomtrainL/c2/FF1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         1.436    38.441    Ltrdain2/bottomtrainL/c2/clk_out
    SLICE_X29Y30         FDRE                                         r  Ltrdain2/bottomtrainL/c2/FF1/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.094    38.910    
    SLICE_X29Y30         FDRE (Setup_fdre_C_CE)      -0.205    38.705    Ltrdain2/bottomtrainL/c2/FF1
  -------------------------------------------------------------------
                         required time                         38.705    
                         arrival time                          -6.830    
  -------------------------------------------------------------------
                         slack                                 31.875    

Slack (MET) :             31.875ns  (required time - arrival time)
  Source:                 pixies/rows/c2/FF3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Ltrdain2/bottomtrainL/c2/FF2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.777ns  (logic 1.428ns (18.361%)  route 6.349ns (81.639%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         1.564    -0.948    pixies/rows/c2/clk_out
    SLICE_X35Y43         FDRE                                         r  pixies/rows/c2/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  pixies/rows/c2/FF3/Q
                         net (fo=21, routed)          1.053     0.562    pixies/rows/c2/FF3_0
    SLICE_X36Y43         LUT4 (Prop_lut4_I2_O)        0.150     0.712 r  pixies/rows/c2/FF1_i_4__1/O
                         net (fo=1, routed)           0.652     1.363    pixies/rows/c2/FF1_i_4__1_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.326     1.689 r  pixies/rows/c2/FF1_i_1__2/O
                         net (fo=13, routed)          0.719     2.409    pixies/cols/c1/CE0
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.533 r  pixies/cols/c1/FF1_i_6/O
                         net (fo=20, routed)          1.550     4.083    Ltrdain2/bottomtrainL/c2/PC
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.207 f  Ltrdain2/bottomtrainL/c2/FF1_i_4__13/O
                         net (fo=9, routed)           0.452     4.659    Ltrdain2/bottomtrainL/c1/FF2_1
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.783 f  Ltrdain2/bottomtrainL/c1/FF1_i_3__17/O
                         net (fo=3, routed)           1.256     6.039    Ltrdain2/top/c2/FF1_7
    SLICE_X30Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.163 r  Ltrdain2/top/c2/FF1_i_1__13/O
                         net (fo=5, routed)           0.667     6.830    Ltrdain2/bottomtrainL/c2/CE0_1
    SLICE_X29Y30         FDRE                                         r  Ltrdain2/bottomtrainL/c2/FF2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         1.436    38.441    Ltrdain2/bottomtrainL/c2/clk_out
    SLICE_X29Y30         FDRE                                         r  Ltrdain2/bottomtrainL/c2/FF2/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.094    38.910    
    SLICE_X29Y30         FDRE (Setup_fdre_C_CE)      -0.205    38.705    Ltrdain2/bottomtrainL/c2/FF2
  -------------------------------------------------------------------
                         required time                         38.705    
                         arrival time                          -6.830    
  -------------------------------------------------------------------
                         slack                                 31.875    

Slack (MET) :             31.875ns  (required time - arrival time)
  Source:                 pixies/rows/c2/FF3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Ltrdain2/bottomtrainL/c2/FF4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.777ns  (logic 1.428ns (18.361%)  route 6.349ns (81.639%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         1.564    -0.948    pixies/rows/c2/clk_out
    SLICE_X35Y43         FDRE                                         r  pixies/rows/c2/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  pixies/rows/c2/FF3/Q
                         net (fo=21, routed)          1.053     0.562    pixies/rows/c2/FF3_0
    SLICE_X36Y43         LUT4 (Prop_lut4_I2_O)        0.150     0.712 r  pixies/rows/c2/FF1_i_4__1/O
                         net (fo=1, routed)           0.652     1.363    pixies/rows/c2/FF1_i_4__1_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.326     1.689 r  pixies/rows/c2/FF1_i_1__2/O
                         net (fo=13, routed)          0.719     2.409    pixies/cols/c1/CE0
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.533 r  pixies/cols/c1/FF1_i_6/O
                         net (fo=20, routed)          1.550     4.083    Ltrdain2/bottomtrainL/c2/PC
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.207 f  Ltrdain2/bottomtrainL/c2/FF1_i_4__13/O
                         net (fo=9, routed)           0.452     4.659    Ltrdain2/bottomtrainL/c1/FF2_1
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.783 f  Ltrdain2/bottomtrainL/c1/FF1_i_3__17/O
                         net (fo=3, routed)           1.256     6.039    Ltrdain2/top/c2/FF1_7
    SLICE_X30Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.163 r  Ltrdain2/top/c2/FF1_i_1__13/O
                         net (fo=5, routed)           0.667     6.830    Ltrdain2/bottomtrainL/c2/CE0_1
    SLICE_X29Y30         FDRE                                         r  Ltrdain2/bottomtrainL/c2/FF4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         1.436    38.441    Ltrdain2/bottomtrainL/c2/clk_out
    SLICE_X29Y30         FDRE                                         r  Ltrdain2/bottomtrainL/c2/FF4/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.094    38.910    
    SLICE_X29Y30         FDRE (Setup_fdre_C_CE)      -0.205    38.705    Ltrdain2/bottomtrainL/c2/FF4
  -------------------------------------------------------------------
                         required time                         38.705    
                         arrival time                          -6.830    
  -------------------------------------------------------------------
                         slack                                 31.875    

Slack (MET) :             31.875ns  (required time - arrival time)
  Source:                 pixies/rows/c2/FF3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Ltrdain2/bottomtrainL/c2/FF5/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.777ns  (logic 1.428ns (18.361%)  route 6.349ns (81.639%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         1.564    -0.948    pixies/rows/c2/clk_out
    SLICE_X35Y43         FDRE                                         r  pixies/rows/c2/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  pixies/rows/c2/FF3/Q
                         net (fo=21, routed)          1.053     0.562    pixies/rows/c2/FF3_0
    SLICE_X36Y43         LUT4 (Prop_lut4_I2_O)        0.150     0.712 r  pixies/rows/c2/FF1_i_4__1/O
                         net (fo=1, routed)           0.652     1.363    pixies/rows/c2/FF1_i_4__1_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.326     1.689 r  pixies/rows/c2/FF1_i_1__2/O
                         net (fo=13, routed)          0.719     2.409    pixies/cols/c1/CE0
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.533 r  pixies/cols/c1/FF1_i_6/O
                         net (fo=20, routed)          1.550     4.083    Ltrdain2/bottomtrainL/c2/PC
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.207 f  Ltrdain2/bottomtrainL/c2/FF1_i_4__13/O
                         net (fo=9, routed)           0.452     4.659    Ltrdain2/bottomtrainL/c1/FF2_1
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.783 f  Ltrdain2/bottomtrainL/c1/FF1_i_3__17/O
                         net (fo=3, routed)           1.256     6.039    Ltrdain2/top/c2/FF1_7
    SLICE_X30Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.163 r  Ltrdain2/top/c2/FF1_i_1__13/O
                         net (fo=5, routed)           0.667     6.830    Ltrdain2/bottomtrainL/c2/CE0_1
    SLICE_X29Y30         FDRE                                         r  Ltrdain2/bottomtrainL/c2/FF5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         1.436    38.441    Ltrdain2/bottomtrainL/c2/clk_out
    SLICE_X29Y30         FDRE                                         r  Ltrdain2/bottomtrainL/c2/FF5/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.094    38.910    
    SLICE_X29Y30         FDRE (Setup_fdre_C_CE)      -0.205    38.705    Ltrdain2/bottomtrainL/c2/FF5
  -------------------------------------------------------------------
                         required time                         38.705    
                         arrival time                          -6.830    
  -------------------------------------------------------------------
                         slack                                 31.875    

Slack (MET) :             32.016ns  (required time - arrival time)
  Source:                 pixies/rows/c2/FF3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Ltrdain2/bottomtrainL/c2/FF3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 1.428ns (18.697%)  route 6.210ns (81.303%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         1.564    -0.948    pixies/rows/c2/clk_out
    SLICE_X35Y43         FDRE                                         r  pixies/rows/c2/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  pixies/rows/c2/FF3/Q
                         net (fo=21, routed)          1.053     0.562    pixies/rows/c2/FF3_0
    SLICE_X36Y43         LUT4 (Prop_lut4_I2_O)        0.150     0.712 r  pixies/rows/c2/FF1_i_4__1/O
                         net (fo=1, routed)           0.652     1.363    pixies/rows/c2/FF1_i_4__1_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.326     1.689 r  pixies/rows/c2/FF1_i_1__2/O
                         net (fo=13, routed)          0.719     2.409    pixies/cols/c1/CE0
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.533 r  pixies/cols/c1/FF1_i_6/O
                         net (fo=20, routed)          1.550     4.083    Ltrdain2/bottomtrainL/c2/PC
    SLICE_X29Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.207 f  Ltrdain2/bottomtrainL/c2/FF1_i_4__13/O
                         net (fo=9, routed)           0.452     4.659    Ltrdain2/bottomtrainL/c1/FF2_1
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.783 f  Ltrdain2/bottomtrainL/c1/FF1_i_3__17/O
                         net (fo=3, routed)           1.256     6.039    Ltrdain2/top/c2/FF1_7
    SLICE_X30Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.163 r  Ltrdain2/top/c2/FF1_i_1__13/O
                         net (fo=5, routed)           0.527     6.690    Ltrdain2/bottomtrainL/c2/CE0_1
    SLICE_X29Y31         FDRE                                         r  Ltrdain2/bottomtrainL/c2/FF3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         1.437    38.442    Ltrdain2/bottomtrainL/c2/clk_out
    SLICE_X29Y31         FDRE                                         r  Ltrdain2/bottomtrainL/c2/FF3/C
                         clock pessimism              0.564    39.005    
                         clock uncertainty           -0.094    38.911    
    SLICE_X29Y31         FDRE (Setup_fdre_C_CE)      -0.205    38.706    Ltrdain2/bottomtrainL/c2/FF3
  -------------------------------------------------------------------
                         required time                         38.706    
                         arrival time                          -6.690    
  -------------------------------------------------------------------
                         slack                                 32.016    

Slack (MET) :             32.217ns  (required time - arrival time)
  Source:                 pixies/rows/c2/FF3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Rtrain/bottomtrainL/c1/FF1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.368ns  (logic 1.428ns (19.382%)  route 5.940ns (80.618%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         1.564    -0.948    pixies/rows/c2/clk_out
    SLICE_X35Y43         FDRE                                         r  pixies/rows/c2/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  pixies/rows/c2/FF3/Q
                         net (fo=21, routed)          1.053     0.562    pixies/rows/c2/FF3_0
    SLICE_X36Y43         LUT4 (Prop_lut4_I2_O)        0.150     0.712 r  pixies/rows/c2/FF1_i_4__1/O
                         net (fo=1, routed)           0.652     1.363    pixies/rows/c2/FF1_i_4__1_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.326     1.689 r  pixies/rows/c2/FF1_i_1__2/O
                         net (fo=13, routed)          0.719     2.409    pixies/cols/c1/CE0
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.533 r  pixies/cols/c1/FF1_i_6/O
                         net (fo=20, routed)          1.173     3.705    pixies/cols/c1/FF1_2
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     3.829 f  pixies/cols/c1/FF1_i_7__5/O
                         net (fo=2, routed)           0.599     4.428    Rtrain/bottomtrainL/c3/FF2_3
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  Rtrain/bottomtrainL/c3/FF1_i_3__21/O
                         net (fo=7, routed)           1.114     5.667    Rtrain/top/c2/FF1_5
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.791 r  Rtrain/top/c2/FF1_i_1__19/O
                         net (fo=5, routed)           0.629     6.420    Rtrain/bottomtrainL/c1/CE0
    SLICE_X40Y33         FDRE                                         r  Rtrain/bottomtrainL/c1/FF1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         1.440    38.445    Rtrain/bottomtrainL/c1/clk_out
    SLICE_X40Y33         FDRE                                         r  Rtrain/bottomtrainL/c1/FF1/C
                         clock pessimism              0.492    38.936    
                         clock uncertainty           -0.094    38.842    
    SLICE_X40Y33         FDRE (Setup_fdre_C_CE)      -0.205    38.637    Rtrain/bottomtrainL/c1/FF1
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                 32.217    

Slack (MET) :             32.217ns  (required time - arrival time)
  Source:                 pixies/rows/c2/FF3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Rtrain/bottomtrainL/c1/FF2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.368ns  (logic 1.428ns (19.382%)  route 5.940ns (80.618%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         1.564    -0.948    pixies/rows/c2/clk_out
    SLICE_X35Y43         FDRE                                         r  pixies/rows/c2/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  pixies/rows/c2/FF3/Q
                         net (fo=21, routed)          1.053     0.562    pixies/rows/c2/FF3_0
    SLICE_X36Y43         LUT4 (Prop_lut4_I2_O)        0.150     0.712 r  pixies/rows/c2/FF1_i_4__1/O
                         net (fo=1, routed)           0.652     1.363    pixies/rows/c2/FF1_i_4__1_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.326     1.689 r  pixies/rows/c2/FF1_i_1__2/O
                         net (fo=13, routed)          0.719     2.409    pixies/cols/c1/CE0
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.533 r  pixies/cols/c1/FF1_i_6/O
                         net (fo=20, routed)          1.173     3.705    pixies/cols/c1/FF1_2
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     3.829 f  pixies/cols/c1/FF1_i_7__5/O
                         net (fo=2, routed)           0.599     4.428    Rtrain/bottomtrainL/c3/FF2_3
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  Rtrain/bottomtrainL/c3/FF1_i_3__21/O
                         net (fo=7, routed)           1.114     5.667    Rtrain/top/c2/FF1_5
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.791 r  Rtrain/top/c2/FF1_i_1__19/O
                         net (fo=5, routed)           0.629     6.420    Rtrain/bottomtrainL/c1/CE0
    SLICE_X40Y33         FDRE                                         r  Rtrain/bottomtrainL/c1/FF2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         1.440    38.445    Rtrain/bottomtrainL/c1/clk_out
    SLICE_X40Y33         FDRE                                         r  Rtrain/bottomtrainL/c1/FF2/C
                         clock pessimism              0.492    38.936    
                         clock uncertainty           -0.094    38.842    
    SLICE_X40Y33         FDRE (Setup_fdre_C_CE)      -0.205    38.637    Rtrain/bottomtrainL/c1/FF2
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                 32.217    

Slack (MET) :             32.217ns  (required time - arrival time)
  Source:                 pixies/rows/c2/FF3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Rtrain/bottomtrainL/c1/FF3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.368ns  (logic 1.428ns (19.382%)  route 5.940ns (80.618%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         1.564    -0.948    pixies/rows/c2/clk_out
    SLICE_X35Y43         FDRE                                         r  pixies/rows/c2/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  pixies/rows/c2/FF3/Q
                         net (fo=21, routed)          1.053     0.562    pixies/rows/c2/FF3_0
    SLICE_X36Y43         LUT4 (Prop_lut4_I2_O)        0.150     0.712 r  pixies/rows/c2/FF1_i_4__1/O
                         net (fo=1, routed)           0.652     1.363    pixies/rows/c2/FF1_i_4__1_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.326     1.689 r  pixies/rows/c2/FF1_i_1__2/O
                         net (fo=13, routed)          0.719     2.409    pixies/cols/c1/CE0
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.533 r  pixies/cols/c1/FF1_i_6/O
                         net (fo=20, routed)          1.173     3.705    pixies/cols/c1/FF1_2
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     3.829 f  pixies/cols/c1/FF1_i_7__5/O
                         net (fo=2, routed)           0.599     4.428    Rtrain/bottomtrainL/c3/FF2_3
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  Rtrain/bottomtrainL/c3/FF1_i_3__21/O
                         net (fo=7, routed)           1.114     5.667    Rtrain/top/c2/FF1_5
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.124     5.791 r  Rtrain/top/c2/FF1_i_1__19/O
                         net (fo=5, routed)           0.629     6.420    Rtrain/bottomtrainL/c1/CE0
    SLICE_X40Y33         FDRE                                         r  Rtrain/bottomtrainL/c1/FF3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         1.440    38.445    Rtrain/bottomtrainL/c1/clk_out
    SLICE_X40Y33         FDRE                                         r  Rtrain/bottomtrainL/c1/FF3/C
                         clock pessimism              0.492    38.936    
                         clock uncertainty           -0.094    38.842    
    SLICE_X40Y33         FDRE (Setup_fdre_C_CE)      -0.205    38.637    Rtrain/bottomtrainL/c1/FF3
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                 32.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Ltrsdain1/lfg/FF_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Ltrsdain1/lfg/FF_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         0.555    -0.626    Ltrsdain1/lfg/clk_out
    SLICE_X33Y30         FDRE                                         r  Ltrsdain1/lfg/FF_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  Ltrsdain1/lfg/FF_0/Q
                         net (fo=3, routed)           0.067    -0.418    Ltrsdain1/lfg/Q[0]
    SLICE_X33Y30         FDRE                                         r  Ltrsdain1/lfg/FF_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         0.822    -0.868    Ltrsdain1/lfg/clk_out
    SLICE_X33Y30         FDRE                                         r  Ltrsdain1/lfg/FF_1/C
                         clock pessimism              0.241    -0.626    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.075    -0.551    Ltrsdain1/lfg/FF_1
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 M2train2/lfg/FF_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M2train2/lfg/FF_0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         0.557    -0.624    M2train2/lfg/clk_out
    SLICE_X43Y32         FDRE                                         r  M2train2/lfg/FF_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  M2train2/lfg/FF_6/Q
                         net (fo=2, routed)           0.099    -0.384    M2train2/lfg/LFG[6]
    SLICE_X42Y32         LUT4 (Prop_lut4_I0_O)        0.045    -0.339 r  M2train2/lfg/D0/O
                         net (fo=1, routed)           0.000    -0.339    M2train2/lfg/D0__0
    SLICE_X42Y32         FDRE                                         r  M2train2/lfg/FF_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         0.825    -0.865    M2train2/lfg/clk_out
    SLICE_X42Y32         FDRE                                         r  M2train2/lfg/FF_0/C
                         clock pessimism              0.253    -0.611    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.120    -0.491    M2train2/lfg/FF_0
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Slugger/nolabel_line44/rc2[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Slugger/nolabel_line44/rc2[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.838%)  route 0.063ns (23.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         0.563    -0.618    Slugger/nolabel_line44/clk_out
    SLICE_X30Y45         FDRE                                         r  Slugger/nolabel_line44/rc2[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  Slugger/nolabel_line44/rc2[6]/Q
                         net (fo=2, routed)           0.063    -0.391    Slugger/nolabel_line44/rc2[6]_0[3]
    SLICE_X31Y45         LUT6 (Prop_lut6_I3_O)        0.045    -0.346 r  Slugger/nolabel_line44/rc2[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.346    Slugger/nolabel_line44/NS[7]
    SLICE_X31Y45         FDRE                                         r  Slugger/nolabel_line44/rc2[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         0.832    -0.858    Slugger/nolabel_line44/clk_out
    SLICE_X31Y45         FDRE                                         r  Slugger/nolabel_line44/rc2[7]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X31Y45         FDRE (Hold_fdre_C_D)         0.092    -0.513    Slugger/nolabel_line44/rc2[7]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Slugger/nolabel_line44/rc2[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Slugger/nolabel_line44/rc2[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         0.563    -0.618    Slugger/nolabel_line44/clk_out
    SLICE_X31Y45         FDRE                                         r  Slugger/nolabel_line44/rc2[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Slugger/nolabel_line44/rc2[2]/Q
                         net (fo=4, routed)           0.121    -0.356    Slugger/edgry/c1/Q[0]
    SLICE_X30Y45         LUT4 (Prop_lut4_I3_O)        0.045    -0.311 r  Slugger/edgry/c1/rc2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    Slugger/nolabel_line44/D[0]
    SLICE_X30Y45         FDRE                                         r  Slugger/nolabel_line44/rc2[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         0.832    -0.858    Slugger/nolabel_line44/clk_out
    SLICE_X30Y45         FDRE                                         r  Slugger/nolabel_line44/rc2[3]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X30Y45         FDRE (Hold_fdre_C_D)         0.120    -0.485    Slugger/nolabel_line44/rc2[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 pixies/cols/c2/FF5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixies/cols/c3/FF1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         0.562    -0.619    pixies/cols/c2/clk_out
    SLICE_X40Y40         FDRE                                         r  pixies/cols/c2/FF5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  pixies/cols/c2/FF5/Q
                         net (fo=38, routed)          0.098    -0.381    pixies/cols/c2/FF5_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I2_O)        0.045    -0.336 r  pixies/cols/c2/FF1_i_2__0/O
                         net (fo=1, routed)           0.000    -0.336    pixies/cols/c3/FF2_2[0]
    SLICE_X41Y40         FDRE                                         r  pixies/cols/c3/FF1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         0.832    -0.858    pixies/cols/c3/clk_out
    SLICE_X41Y40         FDRE                                         r  pixies/cols/c3/FF1/C
                         clock pessimism              0.251    -0.606    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.091    -0.515    pixies/cols/c3/FF1
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 pixies/rows/c2/FF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixies/rows/c2/FF2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.680%)  route 0.350ns (65.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         0.563    -0.618    pixies/rows/c2/clk_out
    SLICE_X37Y43         FDRE                                         r  pixies/rows/c2/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  pixies/rows/c2/FF1/Q
                         net (fo=20, routed)          0.350    -0.127    pixies/rows/c2/FF1_0
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.045    -0.082 r  pixies/rows/c2/FF2_i_1__2/O
                         net (fo=1, routed)           0.000    -0.082    pixies/rows/c2/ender_0[1]
    SLICE_X35Y43         FDRE                                         r  pixies/rows/c2/FF2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         0.831    -0.859    pixies/rows/c2/clk_out
    SLICE_X35Y43         FDRE                                         r  pixies/rows/c2/FF2/C
                         clock pessimism              0.503    -0.355    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.092    -0.263    pixies/rows/c2/FF2
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 MIDSFS/lfg/FF_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIDSFS/lfg/FF_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.164ns (31.812%)  route 0.352ns (68.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         0.558    -0.623    MIDSFS/lfg/clk_out
    SLICE_X34Y35         FDRE                                         r  MIDSFS/lfg/FF_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  MIDSFS/lfg/FF_5/Q
                         net (fo=2, routed)           0.352    -0.108    MIDSFS/lfg/LFG[5]
    SLICE_X37Y35         FDRE                                         r  MIDSFS/lfg/FF_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         0.827    -0.863    MIDSFS/lfg/clk_out
    SLICE_X37Y35         FDRE                                         r  MIDSFS/lfg/FF_6/C
                         clock pessimism              0.503    -0.359    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.070    -0.289    MIDSFS/lfg/FF_6
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 MIDSFS/lfg/FF_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIDSFS/RNG[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.751%)  route 0.367ns (72.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         0.559    -0.622    MIDSFS/lfg/clk_out
    SLICE_X36Y35         FDRE                                         r  MIDSFS/lfg/FF_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  MIDSFS/lfg/FF_0/Q
                         net (fo=3, routed)           0.367    -0.114    MIDSFS/LFG[0]
    SLICE_X33Y35         FDRE                                         r  MIDSFS/RNG[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         0.827    -0.863    MIDSFS/clk_out
    SLICE_X33Y35         FDRE                                         r  MIDSFS/RNG[0]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.059    -0.300    MIDSFS/RNG[0]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 MIDSFS/lfg/FF_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIDSFS/lfg/FF_0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         0.559    -0.622    MIDSFS/lfg/clk_out
    SLICE_X37Y35         FDRE                                         r  MIDSFS/lfg/FF_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  MIDSFS/lfg/FF_6/Q
                         net (fo=2, routed)           0.109    -0.372    MIDSFS/lfg/LFG[6]
    SLICE_X36Y35         LUT4 (Prop_lut4_I0_O)        0.045    -0.327 r  MIDSFS/lfg/D0/O
                         net (fo=1, routed)           0.000    -0.327    MIDSFS/lfg/D0__0
    SLICE_X36Y35         FDRE                                         r  MIDSFS/lfg/FF_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         0.827    -0.863    MIDSFS/lfg/clk_out
    SLICE_X36Y35         FDRE                                         r  MIDSFS/lfg/FF_0/C
                         clock pessimism              0.253    -0.609    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.091    -0.518    MIDSFS/lfg/FF_0
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 M2train2/lfg/FF_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M2train2/lfg/FF_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.176%)  route 0.113ns (40.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         0.556    -0.625    M2train2/lfg/clk_out
    SLICE_X42Y31         FDRE                                         r  M2train2/lfg/FF_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  M2train2/lfg/FF_4/Q
                         net (fo=2, routed)           0.113    -0.348    M2train2/lfg/Q[4]
    SLICE_X41Y32         FDRE                                         r  M2train2/lfg/FF_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    vgacalls/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vgacalls/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vgacalls/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vgacalls/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vgacalls/slowclk/XLXI_401/O
                         net (fo=420, routed)         0.825    -0.865    M2train2/lfg/clk_out
    SLICE_X41Y32         FDRE                                         r  M2train2/lfg/FF_5/C
                         clock pessimism              0.254    -0.610    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.070    -0.540    M2train2/lfg/FF_5
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    vgacalls/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y40     CALLS/FF_Edge1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y40     CALLS/FF_Edge2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y30     Ltrdain2/RNG[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y30     Ltrdain2/RNG[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y30     Ltrdain2/RNG[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y30     Ltrdain2/RNG[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y30     Ltrdain2/RNG[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y29     Ltrdain2/bottomtrainL/c1/FF1/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  vgacalls/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y30     Ltrsdain1/bottomtrainL/c1/FF1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y30     Ltrsdain1/bottomtrainL/c1/FF2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y30     Ltrsdain1/bottomtrainL/c1/FF3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y30     Ltrsdain1/bottomtrainL/c1/FF4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y30     Ltrsdain1/bottomtrainL/c1/FF5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y40     CALLS/FF_Edge1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y40     CALLS/FF_Edge2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y29     Ltrdain2/bottomtrainL/c1/FF1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y31     Ltrdain2/falling/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y31     Ltrdain2/falling/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y40     CALLS/FF_Edge1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y40     CALLS/FF_Edge1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y40     CALLS/FF_Edge2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y40     CALLS/FF_Edge2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y30     Ltrdain2/RNG[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y30     Ltrdain2/RNG[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y30     Ltrdain2/RNG[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y30     Ltrdain2/RNG[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y30     Ltrdain2/RNG[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y29     Ltrdain2/bottomtrainL/c1/FF1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vgacalls/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    vgacalls/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vgacalls/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vgacalls/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vgacalls/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vgacalls/my_clk_inst/mmcm_adv_inst/CLKFBOUT



