<!DOCTYPE html >
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1641" style="overflow: hidden; position: relative; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	-webkit-transform-origin: top left;
	-moz-transform-origin: top left;
	-o-transform-origin: top left;
	-ms-transform-origin: top left;
	-webkit-transform: scale(0.25);
	-moz-transform: scale(0.25);
	-o-transform: scale(0.25);
	-ms-transform: scale(0.25);
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1641{left:69px;top:1124px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1641{left:649px;top:49px;letter-spacing:-0.3px;word-spacing:0.1px;}
#t3_1641{left:778px;top:1124px;letter-spacing:0.1px;word-spacing:-0.4px;}
#t4_1641{left:823px;top:1124px;letter-spacing:0.1px;}
#t5_1641{left:70px;top:101px;letter-spacing:-0.4px;word-spacing:0.4px;}
#t6_1641{left:360px;top:430px;word-spacing:0.2px;}
#t7_1641{left:70px;top:533px;letter-spacing:-0.1px;}
#t8_1641{left:70px;top:556px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t9_1641{left:70px;top:573px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#ta_1641{left:70px;top:590px;letter-spacing:-0.2px;word-spacing:-1.8px;}
#tb_1641{left:70px;top:607px;word-spacing:-1.9px;}
#tc_1641{left:70px;top:623px;word-spacing:-4.8px;}
#td_1641{left:70px;top:640px;}
#te_1641{left:70px;top:663px;letter-spacing:-0.1px;word-spacing:-3.8px;}
#tf_1641{left:70px;top:680px;word-spacing:-3.4px;}
#tg_1641{left:70px;top:697px;letter-spacing:-0.1px;word-spacing:-3.3px;}
#th_1641{left:70px;top:714px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#ti_1641{left:70px;top:730px;letter-spacing:-0.1px;word-spacing:-4.2px;}
#tj_1641{left:70px;top:747px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tk_1641{left:70px;top:770px;word-spacing:-5px;}
#tl_1641{left:70px;top:787px;letter-spacing:-0.1px;word-spacing:-4px;}
#tm_1641{left:70px;top:804px;word-spacing:-1.9px;}
#tn_1641{left:70px;top:820px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#to_1641{left:70px;top:843px;letter-spacing:-0.1px;word-spacing:-1.7px;}
#tp_1641{left:70px;top:859px;}
#tq_1641{left:96px;top:866px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tr_1641{left:96px;top:883px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#ts_1641{left:70px;top:898px;}
#tt_1641{left:96px;top:906px;letter-spacing:-0.2px;word-spacing:-1.8px;}
#tu_1641{left:96px;top:923px;word-spacing:-1.9px;}
#tv_1641{left:96px;top:940px;letter-spacing:-0.1px;word-spacing:-3.1px;}
#tw_1641{left:96px;top:956px;letter-spacing:-0.4px;word-spacing:-2.1px;}
#tx_1641{left:70px;top:972px;}
#ty_1641{left:96px;top:979px;letter-spacing:-0.2px;word-spacing:-3px;}
#tz_1641{left:96px;top:996px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t10_1641{left:96px;top:1013px;letter-spacing:-0.1px;word-spacing:-3.6px;}
#t11_1641{left:96px;top:1030px;word-spacing:-1.9px;}
#t12_1641{left:79px;top:125px;letter-spacing:-0.2px;}
#t13_1641{left:79px;top:141px;letter-spacing:-0.1px;}
#t14_1641{left:302px;top:125px;}
#t15_1641{left:302px;top:141px;letter-spacing:-0.2px;}
#t16_1641{left:349px;top:125px;letter-spacing:-0.1px;}
#t17_1641{left:349px;top:141px;letter-spacing:-0.1px;word-spacing:-2px;}
#t18_1641{left:349px;top:156px;letter-spacing:-0.1px;}
#t19_1641{left:423px;top:125px;}
#t1a_1641{left:423px;top:141px;letter-spacing:-0.5px;}
#t1b_1641{left:423px;top:156px;}
#t1c_1641{left:506px;top:125px;letter-spacing:-0.1px;}
#t1d_1641{left:79px;top:176px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1e_1641{left:79px;top:193px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t1f_1641{left:302px;top:176px;letter-spacing:-0.1px;}
#t1g_1641{left:349px;top:176px;letter-spacing:-0.2px;}
#t1h_1641{left:423px;top:176px;letter-spacing:-0.5px;}
#t1i_1641{left:423px;top:193px;letter-spacing:-0.5px;}
#t1j_1641{left:506px;top:176px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t1k_1641{left:506px;top:193px;letter-spacing:-0.1px;}
#t1l_1641{left:79px;top:212px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1m_1641{left:79px;top:229px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t1n_1641{left:302px;top:212px;letter-spacing:-0.1px;}
#t1o_1641{left:349px;top:212px;letter-spacing:-0.2px;}
#t1p_1641{left:423px;top:212px;letter-spacing:-0.5px;}
#t1q_1641{left:423px;top:229px;letter-spacing:-0.5px;}
#t1r_1641{left:506px;top:212px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t1s_1641{left:506px;top:229px;letter-spacing:-0.1px;}
#t1t_1641{left:79px;top:249px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1u_1641{left:79px;top:266px;letter-spacing:-0.3px;word-spacing:0.3px;}
#t1v_1641{left:302px;top:249px;letter-spacing:0.1px;}
#t1w_1641{left:349px;top:249px;letter-spacing:-0.1px;}
#t1x_1641{left:423px;top:249px;letter-spacing:-0.5px;}
#t1y_1641{left:506px;top:249px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t1z_1641{left:506px;top:266px;letter-spacing:-0.1px;}
#t20_1641{left:79px;top:286px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t21_1641{left:79px;top:303px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t22_1641{left:302px;top:286px;letter-spacing:-0.1px;}
#t23_1641{left:349px;top:286px;letter-spacing:-0.2px;}
#t24_1641{left:423px;top:286px;letter-spacing:-0.5px;}
#t25_1641{left:423px;top:303px;letter-spacing:-0.5px;}
#t26_1641{left:506px;top:286px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t27_1641{left:506px;top:303px;letter-spacing:-0.1px;}
#t28_1641{left:79px;top:322px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t29_1641{left:79px;top:339px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t2a_1641{left:302px;top:322px;letter-spacing:-0.1px;}
#t2b_1641{left:349px;top:322px;letter-spacing:-0.2px;}
#t2c_1641{left:423px;top:322px;letter-spacing:-0.5px;}
#t2d_1641{left:423px;top:339px;letter-spacing:-0.5px;}
#t2e_1641{left:506px;top:322px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t2f_1641{left:506px;top:339px;letter-spacing:-0.1px;}
#t2g_1641{left:79px;top:359px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2h_1641{left:79px;top:376px;letter-spacing:-0.3px;word-spacing:0.3px;}
#t2i_1641{left:302px;top:359px;letter-spacing:0.1px;}
#t2j_1641{left:349px;top:359px;letter-spacing:-0.1px;}
#t2k_1641{left:423px;top:359px;letter-spacing:-0.5px;}
#t2l_1641{left:506px;top:359px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t2m_1641{left:506px;top:376px;letter-spacing:-0.1px;}
#t2n_1641{left:110px;top:454px;}
#t2o_1641{left:235px;top:454px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t2p_1641{left:399px;top:454px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t2q_1641{left:565px;top:454px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t2r_1641{left:735px;top:454px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t2s_1641{left:116px;top:487px;}
#t2t_1641{left:222px;top:487px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2u_1641{left:361px;top:478px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2v_1641{left:357px;top:495px;letter-spacing:-0.3px;word-spacing:0.3px;}
#t2w_1641{left:587px;top:487px;letter-spacing:-0.2px;}
#t2x_1641{left:757px;top:487px;letter-spacing:-0.2px;}

.s1_1641{
	FONT-SIZE: 48.8px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s2_1641{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(8,96,168);
}

.s3_1641{
	FONT-SIZE: 73.3px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s4_1641{
	FONT-SIZE: 60.9px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s5_1641{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s6_1641{
	FONT-SIZE: 55px;
	FONT-FAMILY: Verdana_9zn;
	color: rgb(0,0,0);
}

.s7_1641{
	FONT-SIZE: 85.4px;
	FONT-FAMILY: TimesNewRoman_9zw;
	color: rgb(0,0,0);
}

.s8_1641{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(0,0,0);
}

.s9_1641{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1641" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_2kog;
	src: url("fonts/NeoSansIntelMedium_2kog.woff") format("woff");
}

@font-face {
	font-family: Verdana_9zn;
	src: url("fonts/Verdana_9zn.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_2koi;
	src: url("fonts/NeoSansIntel_2koi.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_9zw;
	src: url("fonts/TimesNewRoman_9zw.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1641Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1641" style="-webkit-user-select: none;"><object width="935" height="1210" data="1641/1641.svg" type="image/svg+xml" id="pdf1641" style="width:935px; height:1210px; background-color:white; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div id="t1_1641" class="t s1_1641">VPGATHERQD/VPGATHERQQ—Gather Packed Dword, Packed Qword with Signed Qword Indices</div>
<div id="t2_1641" class="t s2_1641">INSTRUCTION SET REFERENCE, V-Z</div>
<div id="t3_1641" class="t s1_1641">Vol. 2C</div>
<div id="t4_1641" class="t s1_1641">5-285</div>
<div id="t5_1641" class="t s3_1641">VPGATHERQD/VPGATHERQQ—Gather Packed Dword, Packed Qword with Signed Qword Indices</div>
<div id="t6_1641" class="t s4_1641">Instruction Operand Encoding</div>
<div id="t7_1641" class="t s5_1641">Description</div>
<div id="t8_1641" class="t s6_1641">A set of 8 doubleword/quadword memory locations pointed to by base address BASE_ADDR and index vector </div>
<div id="t9_1641" class="t s6_1641">VINDEX with scale SCALE are gathered. The result is written into a vector register. The elements are specified via </div>
<div id="ta_1641" class="t s6_1641">the VSIB (i.e., the index register is a vector register, holding packed indices). Elements will only be loaded if their </div>
<div id="tb_1641" class="t s6_1641">corresponding mask bit is one. If an element’s mask bit is not set, the corresponding element of the destination </div>
<div id="tc_1641" class="t s6_1641">register is left unchanged. The entire mask register will be set to zero by this instruction unless it triggers an excep-</div>
<div id="td_1641" class="t s6_1641">tion.</div>
<div id="te_1641" class="t s6_1641">This instruction can be suspended by an exception if at least one element is already gathered (i.e., if the exception </div>
<div id="tf_1641" class="t s6_1641">is triggered by an element other than the rightmost one with its mask bit set). When this happens, the destination </div>
<div id="tg_1641" class="t s6_1641">register and the mask register (k1) are partially updated; those elements that have been gathered are placed into </div>
<div id="th_1641" class="t s6_1641">the destination register and have their mask bits set to zero. If any traps or interrupts are pending from already </div>
<div id="ti_1641" class="t s6_1641">gathered elements, they will be delivered in lieu of the exception; in this case, EFLAG.RF is set to one so an instruc-</div>
<div id="tj_1641" class="t s6_1641">tion breakpoint is not re-triggered when the instruction is continued.</div>
<div id="tk_1641" class="t s6_1641">If the data element size is less than the index element size, the higher part of the destination register and the mask </div>
<div id="tl_1641" class="t s6_1641">register do not correspond to any elements being gathered. This instruction sets those higher parts to zero. It may </div>
<div id="tm_1641" class="t s6_1641">update these unused elements to one or both of those registers even if the instruction triggers an exception, and </div>
<div id="tn_1641" class="t s6_1641">even if the instruction triggers the exception before gathering any elements.</div>
<div id="to_1641" class="t s6_1641">Note that:</div>
<div id="tp_1641" class="t s7_1641">•</div>
<div id="tq_1641" class="t s6_1641">The values may be read from memory in any order. Memory ordering with other instructions follows the Intel-</div>
<div id="tr_1641" class="t s6_1641">64 memory-ordering model.</div>
<div id="ts_1641" class="t s7_1641">•</div>
<div id="tt_1641" class="t s6_1641">Faults are delivered in a right-to-left manner. That is, if a fault is triggered by an element and delivered, all </div>
<div id="tu_1641" class="t s6_1641">elements closer to the LSB of the destination zmm will be completed (and non-faulting). Individual elements </div>
<div id="tv_1641" class="t s6_1641">closer to the MSB may or may not be completed. If a given element triggers multiple faults, they are delivered </div>
<div id="tw_1641" class="t s6_1641">in the conventional order.</div>
<div id="tx_1641" class="t s7_1641">•</div>
<div id="ty_1641" class="t s6_1641">Elements may be gathered in any order, but faults must be delivered in a right-to-left order; thus, elements to </div>
<div id="tz_1641" class="t s6_1641">the left of a faulting one may be gathered before the fault is delivered. A given implementation of this </div>
<div id="t10_1641" class="t s6_1641">instruction is repeatable - given the same input values and architectural state, the same set of elements to the </div>
<div id="t11_1641" class="t s6_1641">left of the faulting one will be gathered.</div>
<div id="t12_1641" class="t s8_1641">Opcode/</div>
<div id="t13_1641" class="t s8_1641">Instruction</div>
<div id="t14_1641" class="t s8_1641">Op/</div>
<div id="t15_1641" class="t s8_1641">En</div>
<div id="t16_1641" class="t s8_1641">64/32 </div>
<div id="t17_1641" class="t s8_1641">bit Mode </div>
<div id="t18_1641" class="t s8_1641">Support</div>
<div id="t19_1641" class="t s8_1641">CPUID </div>
<div id="t1a_1641" class="t s8_1641">Feature </div>
<div id="t1b_1641" class="t s8_1641">Flag</div>
<div id="t1c_1641" class="t s8_1641">Description</div>
<div id="t1d_1641" class="t s9_1641">EVEX.128.66.0F38.W0 91 /vsib </div>
<div id="t1e_1641" class="t s9_1641">VPGATHERQD xmm1 {k1}, vm64x</div>
<div id="t1f_1641" class="t s9_1641">T1S</div>
<div id="t1g_1641" class="t s9_1641">V/V</div>
<div id="t1h_1641" class="t s9_1641">AVX512VL</div>
<div id="t1i_1641" class="t s9_1641">AVX512F</div>
<div id="t1j_1641" class="t s9_1641">Using signed qword indices, gather dword values from </div>
<div id="t1k_1641" class="t s9_1641">memory using writemask k1 for merging-masking.</div>
<div id="t1l_1641" class="t s9_1641">EVEX.256.66.0F38.W0 91 /vsib </div>
<div id="t1m_1641" class="t s9_1641">VPGATHERQD xmm1 {k1}, vm64y</div>
<div id="t1n_1641" class="t s9_1641">T1S</div>
<div id="t1o_1641" class="t s9_1641">V/V</div>
<div id="t1p_1641" class="t s9_1641">AVX512VL</div>
<div id="t1q_1641" class="t s9_1641">AVX512F</div>
<div id="t1r_1641" class="t s9_1641">Using signed qword indices, gather dword values from </div>
<div id="t1s_1641" class="t s9_1641">memory using writemask k1 for merging-masking.</div>
<div id="t1t_1641" class="t s9_1641">EVEX.512.66.0F38.W0 91 /vsib </div>
<div id="t1u_1641" class="t s9_1641">VPGATHERQD ymm1 {k1}, vm64z</div>
<div id="t1v_1641" class="t s9_1641">T1S</div>
<div id="t1w_1641" class="t s9_1641">V/V</div>
<div id="t1x_1641" class="t s9_1641">AVX512F</div>
<div id="t1y_1641" class="t s9_1641">Using signed qword indices, gather dword values from </div>
<div id="t1z_1641" class="t s9_1641">memory using writemask k1 for merging-masking.</div>
<div id="t20_1641" class="t s9_1641">EVEX.128.66.0F38.W1 91 /vsib </div>
<div id="t21_1641" class="t s9_1641">VPGATHERQQ xmm1 {k1}, vm64x</div>
<div id="t22_1641" class="t s9_1641">T1S</div>
<div id="t23_1641" class="t s9_1641">V/V</div>
<div id="t24_1641" class="t s9_1641">AVX512VL</div>
<div id="t25_1641" class="t s9_1641">AVX512F</div>
<div id="t26_1641" class="t s9_1641">Using signed qword indices, gather quadword values from </div>
<div id="t27_1641" class="t s9_1641">memory using writemask k1 for merging-masking.</div>
<div id="t28_1641" class="t s9_1641">EVEX.256.66.0F38.W1 91 /vsib </div>
<div id="t29_1641" class="t s9_1641">VPGATHERQQ ymm1 {k1}, vm64y</div>
<div id="t2a_1641" class="t s9_1641">T1S</div>
<div id="t2b_1641" class="t s9_1641">V/V</div>
<div id="t2c_1641" class="t s9_1641">AVX512VL</div>
<div id="t2d_1641" class="t s9_1641">AVX512F</div>
<div id="t2e_1641" class="t s9_1641">Using signed qword indices, gather quadword values from </div>
<div id="t2f_1641" class="t s9_1641">memory using writemask k1 for merging-masking.</div>
<div id="t2g_1641" class="t s9_1641">EVEX.512.66.0F38.W1 91 /vsib </div>
<div id="t2h_1641" class="t s9_1641">VPGATHERQQ zmm1 {k1}, vm64z</div>
<div id="t2i_1641" class="t s9_1641">T1S</div>
<div id="t2j_1641" class="t s9_1641">V/V</div>
<div id="t2k_1641" class="t s9_1641">AVX512F</div>
<div id="t2l_1641" class="t s9_1641">Using signed qword indices, gather quadword values from </div>
<div id="t2m_1641" class="t s9_1641">memory using writemask k1 for merging-masking.</div>
<div id="t2n_1641" class="t s9_1641">Op/En</div>
<div id="t2o_1641" class="t s9_1641">Operand 1</div>
<div id="t2p_1641" class="t s9_1641">Operand 2</div>
<div id="t2q_1641" class="t s9_1641">Operand 3</div>
<div id="t2r_1641" class="t s9_1641">Operand 4</div>
<div id="t2s_1641" class="t s9_1641">T1S</div>
<div id="t2t_1641" class="t s9_1641">ModRM:reg (w)</div>
<div id="t2u_1641" class="t s9_1641">BaseReg (R): VSIB:base,</div>
<div id="t2v_1641" class="t s9_1641">VectorReg(R): VSIB:index</div>
<div id="t2w_1641" class="t s9_1641">NA</div>
<div id="t2x_1641" class="t s9_1641">NA</div>

<!-- End text definitions -->


</div>
</body>
</html>
