# Reading C:/ee314/ee314/modelsim_ase/tcl/vsim/pref.tcl 
# do cosine_module_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\ee314\ee314\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\ee314\ee314\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/ee314/hw_3/part_c/cosine_module {C:/ee314/hw_3/part_c/cosine_module/cosine_module.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module cosine_module
# 
# Top level modules:
# 	cosine_module
# 
vsim -voptargs=+acc work.cosine_module
# vsim -voptargs=+acc work.cosine_module 
# Loading work.cosine_module
add wave -position insertpoint  \
sim:/cosine_module/product \
sim:/cosine_module/out_cos_x \
sim:/cosine_module/inp_cos_x \
sim:/cosine_module/count_exp_sin_cos \
sim:/cosine_module/clk
force -freeze sim:/cosine_module/inp_cos_x 0000000000000011 0
force -freeze sim:/cosine_module/clk 1 0, 0 {5 ps} -r 10
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
