# 100daysofRTL

**Day 1 --Logic Gates
Day 2--2x1 Mux using Turnary operator
Day 3 --4x1 Demux
Day 4 -- Half Adder
Day 5 -- Full Adder
Day 6 -- Encoder 8x3
Day 7 -- Decoder 3x8
Day 8 -- Half Subrator
Day 9 -- Full Subtractor
Day 10 -- CPU 8bit
Day 11 -- 2x2 Multiplier
Day 12 -- 4x4 Multiplier
Day 13 -- Binary to BCD
Day 14 -- 4bit Comparator
Day 15 -- RAM
Day 16 -- ROM
Day 17 -- Priority Encoder
Day 18 -- RAM 8bit
Day 19 -- FIFO RAM
Day 20 -- Dual port Synchronous Ram 
Day 21 -- 32bit ALU 
Day 22 -- Pipeline Modelling
Day 23 -- Carry Look Ahead Adder
Day 24 -- SR flipFlop
Day 25 -- JK FlipFlop
Day 26 -- D FlipFlop
Day 27 -- T FlipFliop
Day 28 -- Sequence Generator
Day 29 -- Sequence Deductor
Day 30 -- PRBS
Day 31 -- Traffic Light Controller using FSM
Day 32 -- Washing Machine Using FSM
Day 33 -- Vending Machine
Day 34 -- Even Parity**
