{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "25", "@year": "2020", "@timestamp": "2020-01-25T00:05:52.000052-05:00", "@month": "01"}, "ait:date-sort": {"@day": "12", "@year": "2017", "@month": "12"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": {"xocs:funding-agency-matched-string": "FCT", "xocs:funding-agency-acronym": "FCT", "xocs:funding-agency": "Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia", "xocs:funding-id": "PEst-OE/EEI/UI0127/2013", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100001871", "xocs:funding-agency-country": "http://sws.geonames.org/2264397/"}, "xocs:funding-addon-generated-timestamp": "2021-02-02T18:45:52.387878Z", "xocs:funding-text": "This work was supported by National Funds through FCT - Foundation for Science and Technology, in the context of the project PEst-OE/EEI/UI0127/2013.", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics"}, {"$": "IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "113005820"}, {"@afid": "60024825"}], "@dptid": "113005820"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "Exploration of high-performance ports in Zynq-7000 devices with different traffic conditions", "abstracts": "\u00a9 2017 IEEE.This paper presents experimental results that allow high-performance ports in Zynq microchips to be evaluated taking into account parallel computations and their influence on throughput of FIR filters. All projects are based on Xilinx components. We found that although parallel traffic leads to performance degradation, actual throughput is reduced not very significantly. The results of experiments are discussed.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "cyber-physical system", "@xml:lang": "eng"}, {"$": "FIR filters", "@xml:lang": "eng"}, {"$": "prototyping", "@xml:lang": "eng"}, {"$": "real-time embedded system", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"translated-sourcetitle": {"$": "2017 5th International Conference on Electrical Engineering - Boumerdes, ICEE-B 2017", "@xml:lang": "eng"}, "volisspag": {"voliss": {"@volume": "2017-January"}, "pagerange": {"@first": "1", "@last": "4"}}, "@type": "p", "isbn": {"@level": "volume", "$": "9781538606865", "@type": "electronic", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpartno": "1 of 1"}, "confevent": {"confname": "5th International Conference on Electrical Engineering - Boumerdes, ICEE-B 2017", "confsponsors": {"confsponsor": null, "@complete": "n"}, "confnumber": "5", "confcatnumber": "CFP17M26-ART", "confseriestitle": "International Conference on Electrical Engineering - Boumerdes", "conflocation": {"@country": "dza", "city": "Boumerdes"}, "confcode": "133825", "confdate": {"enddate": {"@day": "31", "@year": "2017", "@month": "10"}, "startdate": {"@day": "29", "@year": "2017", "@month": "10"}}}}}, "sourcetitle": "2017 5th International Conference on Electrical Engineering - Boumerdes, ICEE-B 2017", "publicationdate": {"month": "12", "year": "2017", "date-text": {"@xfab-added": "true", "$": "12 December 2017"}, "day": "12"}, "sourcetitle-abbrev": "Int. Conf. Electr. Eng. - Boumerdes, ICEE-B", "@country": "usa", "issuetitle": "2017 5th International Conference on Electrical Engineering - Boumerdes, ICEE-B 2017", "publicationyear": {"@first": "2017"}, "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."}, "@srcid": "21100859904"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1703"}, {"$": "1706"}, {"$": "2208"}, {"$": "3105"}, {"$": "2606"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "703.2", "classification-description": "Electric Filters"}, {"classification-code": "723.1", "classification-description": "Computer Programming"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENGI"}, {"$": "PHYS"}, {"$": "MATH"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2018 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "12", "@year": "2018", "@timestamp": "BST 05:25:40", "@month": "05"}}, "itemidlist": {"itemid": [{"$": "621983843", "@idtype": "PUI"}, {"$": "910457269", "@idtype": "CAR-ID"}, {"$": "20181905175000", "@idtype": "CPX"}, {"$": "85046670858", "@idtype": "SCP"}, {"$": "85046670858", "@idtype": "SGR"}], "ce:doi": "10.1109/ICEE-B.2017.8192204"}}, "tail": {"bibliography": {"@refcount": "11", "reference": [{"ref-fulltext": "J. Silva, V. Sklyarov, and I. Skliarova, \"Comparison of On-chip Communications in Zynq-7000 All Programmable Systems-on-Chip\", IEEE Embedded Systems Letters, vol. 7, no. 1, pp. 31-34, 2015", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Comparison of on-chip communications in zynq-7000 all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84924331822", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "1"}, "pagerange": {"@first": "31", "@last": "34"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "IEEE Embedded Systems Letters"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, J. Silva, and A. Sudnitson, \"Analysis and Comparison of Attainable Hardware Acceleration in All Programmable Systems-on-Chip\", Proceedings of the Euromicro Conference on Digital System Design-Euromicro DSD2015, Madeira, Portugal, August, 2015, pp. 345-352", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Analysis and comparison of attainable hardware acceleration in all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84983127575", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "345", "@last": "352"}}, "ref-text": "Madeira, Portugal, August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proceedings of the Euromicro Conference on Digital System Design-Euromicro DSD2015"}}, {"ref-fulltext": "Xilinx, Inc. (2014), Zynq-7000 All Programmable SoC Technical Reference Manual, http://www.xilinx.com/support/documentation/user-guides/ug585-Zynq-7000-TRM.pdf", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Xilinx, Inc", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84906684989", "@idtype": "SGR"}}, "ref-sourcetitle": "Zynq-7000 All Programmable SoC Technical Reference Manual"}}, {"ref-fulltext": "M. Sadri, C. Weis, N. When, and L. Benini, \"Energy and Performance Exploration of Accelerator Coherency Port Using Xilinx ZYNQ\", Proc. 10th FPGAWorld Conference, Copenhagen/Stockholm, 2013", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Energy and performance exploration of accelerator coherency port using xilinx ZYNQ"}, "refd-itemidlist": {"itemid": {"$": "84885922370", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Sadri", "ce:indexed-name": "Sadri M."}, {"@seq": "2", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Weis", "ce:indexed-name": "Weis C."}, {"@seq": "3", "ce:initials": "N.", "@_fa": "true", "ce:surname": "When", "ce:indexed-name": "When N."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Benini", "ce:indexed-name": "Benini L."}]}, "ref-sourcetitle": "Proc. 10th FPGAWorld Conference, Copenhagen/Stockholm"}}, {"ref-fulltext": "A.K. Jain, K.D. Pham, J. Cui, S.A. Fahmy, and D.L. Maskell, \"Virtualized Execution and Management of Hardware Tasks on a Hybrid ARM-FPGA Platform\", Journal of Signal Processing Systems, vol. 77, no. 1-2, pp. 61-76, 2014", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Virtualized execution and management of hardware tasks on a hybrid ARM-FPGA platform"}, "refd-itemidlist": {"itemid": {"$": "84920260637", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "77", "@issue": "1-2"}, "pagerange": {"@first": "61", "@last": "76"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.K.", "@_fa": "true", "ce:surname": "Jain", "ce:indexed-name": "Jain A.K."}, {"@seq": "2", "ce:initials": "K.D.", "@_fa": "true", "ce:surname": "Pham", "ce:indexed-name": "Pham K.D."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Cui", "ce:indexed-name": "Cui J."}, {"@seq": "4", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Fahmy", "ce:indexed-name": "Fahmy S.A."}, {"@seq": "5", "ce:initials": "D.L.", "@_fa": "true", "ce:surname": "Maskell", "ce:indexed-name": "Maskell D.L."}]}, "ref-sourcetitle": "Journal of Signal Processing Systems"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, J. Silva, A. Rjabov, A. Sudnitson, and C. Cardoso, Hardware/Software Co-design for Programmable Systems-on-Chip, TUT Press, 2014", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84908687950", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "6", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Cardoso", "ce:indexed-name": "Cardoso C."}]}, "ref-sourcetitle": "Hardware/Software Co-design for Programmable Systems-on-Chip"}}, {"ref-fulltext": "Xilinx, Inc., Vivado Design Suite, LogiCORE IP FIR Compiler v7.1, 2014, https://www.xilinx.com/support/documentation/ip-documentation/fir-co mpiler/v7-1/pg149-fir-compiler.pdf", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Xilinx, Inc", "ce:e-address": {"$": "https://www.xilinx.com/support/documentation/ip_documentation/fir_compiler/v7_1/pg149-fir-compiler.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85046620257", "@idtype": "SGR"}}, "ref-sourcetitle": "Vivado Design Suite, LogiCORE IP FIR Compiler v7.1"}}, {"ref-fulltext": "Xilinx, Inc., Vivado Design Suite, AXI DMA v7.1, 2016, https://www.xilinx.com/support/documentation/ip-documentation/axi-d ma/v7-1/pg021-axi-dma.pdf", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-website": {"websitename": "Xilinx, Inc", "ce:e-address": {"$": "https://www.xilinx.com/support/documentation/ip_documentation/axi_dma/v7_1/pg021_axi_dma.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85046648529", "@idtype": "SGR"}}, "ref-sourcetitle": "Vivado Design Suite, AXI DMA v7.1"}}, {"ref-fulltext": "Xilinx, Inc., Vivado Design Suite, AXI Traffic Generator v2.0, 2017, https://www.xilinx.com/support/documentation/ip-documentation/axi-tr affic-gen/v2-0/pg125-axi-traffic-gen.pdf", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-website": {"websitename": "Xilinx, Inc", "ce:e-address": {"$": "https://www.xilinx.com/support/documentation/ip_documentation/axi_traffic_gen/v2_0/pg125-axi-traffic-gen.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85046635433", "@idtype": "SGR"}}, "ref-sourcetitle": "Vivado Design Suite, AXI Traffic Generator v2.0"}}, {"ref-fulltext": "Xilinx, Inc., Vivado Design Suite, 2017, AXI Performance Monitor v5.0, 2017, https://www.xilinx.com/support/documentation/ip-documentation/axi-p erf-mon/v5-0/pg037-axi-perf-mon.pdf", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-website": {"websitename": "Xilinx, Inc", "ce:e-address": {"$": "https://www.xilinx.com/support/documentation/ip_documentation/axi_perf_mon/v5_0/pg037_axi_perf_mon.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85046697570", "@idtype": "SGR"}}, "ref-sourcetitle": "Vivado Design Suite, 2017, AXI Performance Monitor v5.0"}}, {"ref-fulltext": "Avnet, Inc. ZedBoard (ZynqTM Evaluation and Development) Hardware Users Guide, Version 2.2, 2014, http://www.zedboard.org/sites/default/files/documentations/ZedBoard- HW-UG-v2-2.pdf", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Avnet, Inc. ZedBoard", "ce:e-address": {"$": "http://www.zedboard.org/sites/default/files/documentations/ZedBoard_HW_UG_v2_2.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85046656568", "@idtype": "SGR"}}, "ref-text": "Hardware Users Guide, Version 2.2", "ref-sourcetitle": "(ZynqTM Evaluation and Development)"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-85046670858", "dc:description": "\u00a9 2017 IEEE.This paper presents experimental results that allow high-performance ports in Zynq microchips to be evaluated taking into account parallel computations and their influence on throughput of FIR filters. All projects are based on Xilinx components. We found that although parallel traffic leads to performance degradation, actual throughput is reduced not very significantly. The results of experiments are discussed.", "prism:coverDate": "2017-12-12", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85046670858", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85046670858"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85046670858&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85046670858&origin=inward"}], "prism:isbn": "9781538606865", "prism:publicationName": "2017 5th International Conference on Electrical Engineering - Boumerdes, ICEE-B 2017", "source-id": "21100859904", "citedby-count": "2", "prism:volume": "2017-January", "subtype": "cp", "prism:pageRange": "1-4", "dc:title": "Exploration of high-performance ports in Zynq-7000 devices with different traffic conditions", "prism:endingPage": "4", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/ICEE-B.2017.8192204", "prism:startingPage": "1", "dc:identifier": "SCOPUS_ID:85046670858", "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."}, "idxterms": {"mainterm": [{"$": "Actual throughputs", "@weight": "b", "@candidate": "n"}, {"$": "Parallel Computation", "@weight": "b", "@candidate": "n"}, {"$": "Performance degradation", "@weight": "b", "@candidate": "n"}, {"$": "Real-time embedded systems", "@weight": "b", "@candidate": "n"}, {"$": "Traffic conditions", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "cyber-physical system"}, {"@_fa": "true", "$": "FIR filters"}, {"@_fa": "true", "$": "prototyping"}, {"@_fa": "true", "$": "real-time embedded system"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computational Theory and Mathematics", "@code": "1703", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Science Applications", "@code": "1706", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}, {"@_fa": "true", "$": "Instrumentation", "@code": "3105", "@abbrev": "PHYS"}, {"@_fa": "true", "$": "Control and Optimization", "@code": "2606", "@abbrev": "MATH"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}