
;; Function int main(int, char**) (main, funcdef_no=1020, decl_uid=24154, symbol_order=227)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 141 n_edges 212 count 141 (    1)
Building IRA IR
verify found no changes in insn with uid = 35.
verify found no changes in insn with uid = 50.
verify found no changes in insn with uid = 71.
verify found no changes in insn with uid = 80.
verify found no changes in insn with uid = 97.
verify found no changes in insn with uid = 107.
verify found no changes in insn with uid = 117.
verify found no changes in insn with uid = 127.
verify found no changes in insn with uid = 137.
verify found no changes in insn with uid = 147.
verify found no changes in insn with uid = 157.
verify found no changes in insn with uid = 167.
verify found no changes in insn with uid = 177.
verify found no changes in insn with uid = 187.
verify found no changes in insn with uid = 197.
verify found no changes in insn with uid = 207.
verify found no changes in insn with uid = 233.
verify found no changes in insn with uid = 243.
verify found no changes in insn with uid = 253.
verify found no changes in insn with uid = 263.
verify found no changes in insn with uid = 267.
verify found no changes in insn with uid = 278.
verify found no changes in insn with uid = 286.
verify found no changes in insn with uid = 296.
verify found no changes in insn with uid = 313.
verify found no changes in insn with uid = 332.
verify found no changes in insn with uid = 343.
verify found no changes in insn with uid = 359.
verify found no changes in insn with uid = 374.
verify found no changes in insn with uid = 389.
verify found no changes in insn with uid = 404.
verify found no changes in insn with uid = 431.
verify found no changes in insn with uid = 439.
verify found no changes in insn with uid = 448.
verify found no changes in insn with uid = 457.
verify found no changes in insn with uid = 469.
verify found no changes in insn with uid = 502.
verify found no changes in insn with uid = 514.
verify found no changes in insn with uid = 522.
verify found no changes in insn with uid = 529.
verify found no changes in insn with uid = 541.
verify found no changes in insn with uid = 589.
verify found no changes in insn with uid = 606.
verify found no changes in insn with uid = 620.
verify found no changes in insn with uid = 636.
verify found no changes in insn with uid = 652.
verify found no changes in insn with uid = 660.
verify found no changes in insn with uid = 670.
verify found no changes in insn with uid = 689.
verify found no changes in insn with uid = 705.
verify found no changes in insn with uid = 738.
verify found no changes in insn with uid = 809.
verify found no changes in insn with uid = 822.
verify found no changes in insn with uid = 824.
verify found no changes in insn with uid = 858.
verify found no changes in insn with uid = 864.
verify found no changes in insn with uid = 872.
verify found no changes in insn with uid = 899.
verify found no changes in insn with uid = 910.
verify found no changes in insn with uid = 941.
verify found no changes in insn with uid = 952.
verify found no changes in insn with uid = 956.
verify found no changes in insn with uid = 971.
verify found no changes in insn with uid = 977.
verify found no changes in insn with uid = 998.
verify found no changes in insn with uid = 1007.
verify found no changes in insn with uid = 1016.
verify found no changes in insn with uid = 1025.
verify found no changes in insn with uid = 1038.
verify found no changes in insn with uid = 1047.
verify found no changes in insn with uid = 1056.
verify found no changes in insn with uid = 1065.
verify found no changes in insn with uid = 1078.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r416: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a20 (r416,l0) best DIREG, allocno GENERAL_REGS
    r415: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a21 (r415,l0) best SIREG, allocno GENERAL_REGS
    r414: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a22 (r414,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r413: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a25 (r413,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r412: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a24 (r412,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r411: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a28 (r411,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r410: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a27 (r410,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r409: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a29 (r409,l0) best SIREG, allocno GENERAL_REGS
    r408: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a30 (r408,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r407: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a37 (r407,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r406: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a38 (r406,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r405: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a32 (r405,l0) best DIREG, allocno GENERAL_REGS
    r404: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a39 (r404,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r403: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a34 (r403,l0) best DREG, allocno GENERAL_REGS
    r402: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a40 (r402,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r401: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a35 (r401,l0) best CREG, allocno GENERAL_REGS
    r400: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a41 (r400,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r399: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a36 (r399,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r398: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a42 (r398,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r397: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a45 (r397,l0) best SIREG, allocno GENERAL_REGS
    r396: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a46 (r396,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r395: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a53 (r395,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r394: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a48 (r394,l0) best DIREG, allocno GENERAL_REGS
    r393: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a54 (r393,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r392: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a50 (r392,l0) best DREG, allocno GENERAL_REGS
    r391: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a51 (r391,l0) best CREG, allocno GENERAL_REGS
    r390: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a52 (r390,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r389: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a63 (r389,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r388: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a64 (r388,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r387: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a65 (r387,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r386: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a67 (r386,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r385: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a66 (r385,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r384: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a68 (r384,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r383: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a69 (r383,l0) best DIREG, allocno GENERAL_REGS
    r382: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a70 (r382,l0) best SIREG, allocno GENERAL_REGS
    r381: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a71 (r381,l0) best DREG, allocno GENERAL_REGS
    r380: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a72 (r380,l0) best CREG, allocno GENERAL_REGS
    r379: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a73 (r379,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r378: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a79 (r378,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r377: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a80 (r377,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r376: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a81 (r376,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r375: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a83 (r375,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r374: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a82 (r374,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r373: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a84 (r373,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r372: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a91 (r372,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r371: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a93 (r371,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r370: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a92 (r370,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r369: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a97 (r369,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r368: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a99 (r368,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r367: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a98 (r367,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r366: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a106 (r366,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r365: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a108 (r365,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r364: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a107 (r364,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r363: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a112 (r363,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r362: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a114 (r362,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r361: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a113 (r361,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r360: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a121 (r360,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r359: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a122 (r359,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r358: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a123 (r358,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r357: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a124 (r357,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r356: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a125 (r356,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r355: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a127 (r355,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r354: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a115 (r354,l0) best DIREG, allocno GENERAL_REGS
    r353: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a116 (r353,l0) best SIREG, allocno GENERAL_REGS
    r352: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a117 (r352,l0) best DREG, allocno GENERAL_REGS
    r351: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a118 (r351,l0) best CREG, allocno GENERAL_REGS
    r350: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a119 (r350,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r349: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a120 (r349,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r348: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a136 (r348,l0) best DREG, allocno GENERAL_REGS
    r347: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a133 (r347,l0) best AREG, allocno GENERAL_REGS
    r346: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a147 (r346,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r345: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a141 (r345,l0) best DIREG, allocno GENERAL_REGS
    r344: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a142 (r344,l0) best SIREG, allocno GENERAL_REGS
    r343: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a143 (r343,l0) best DREG, allocno GENERAL_REGS
    r342: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a144 (r342,l0) best CREG, allocno GENERAL_REGS
    r341: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a146 (r341,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r340: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a149 (r340,l0) best DIREG, allocno GENERAL_REGS
    r339: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a152 (r339,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r338: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a150 (r338,l0) best SIREG, allocno GENERAL_REGS
    r337: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a153 (r337,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r336: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a151 (r336,l0) best DREG, allocno GENERAL_REGS
    r335: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a154 (r335,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r334: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a156 (r334,l0) best DIREG, allocno GENERAL_REGS
    r333: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a157 (r333,l0) best SIREG, allocno GENERAL_REGS
    r332: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a159 (r332,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r331: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a158 (r331,l0) best DREG, allocno GENERAL_REGS
    r330: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a160 (r330,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r329: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a161 (r329,l0) best DIREG, allocno GENERAL_REGS
    r328: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a162 (r328,l0) best SIREG, allocno GENERAL_REGS
    r327: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a164 (r327,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r326: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a163 (r326,l0) best DREG, allocno GENERAL_REGS
    r325: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a165 (r325,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r324: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a166 (r324,l0) best DIREG, allocno GENERAL_REGS
    r323: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a167 (r323,l0) best SIREG, allocno GENERAL_REGS
    r322: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a168 (r322,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r321: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a170 (r321,l0) best DIREG, allocno GENERAL_REGS
    r320: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a176 (r320,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r319: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a171 (r319,l0) best SIREG, allocno GENERAL_REGS
    r318: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a177 (r318,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r317: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a173 (r317,l0) best CREG, allocno GENERAL_REGS
    r316: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a174 (r316,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r315: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a178 (r315,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r314: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a175 (r314,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r313: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a179 (r313,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r312: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a182 (r312,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r311: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a183 (r311,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r310: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a184 (r310,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r309: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a185 (r309,l0) best CREG, allocno GENERAL_REGS
    r308: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a187 (r308,l0) best SIREG, allocno GENERAL_REGS
    r307: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a186 (r307,l0) best DIREG, allocno GENERAL_REGS
    r306: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a188 (r306,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r305: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a189 (r305,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r304: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a190 (r304,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r303: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a191 (r303,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r302: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a192 (r302,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r301: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a193 (r301,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r300: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a194 (r300,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r299: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a195 (r299,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r298: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a196 (r298,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r297: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a197 (r297,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r296: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a198 (r296,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r295: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a199 (r295,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r294: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a201 (r294,l0) best DIREG, allocno GENERAL_REGS
    r293: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a202 (r293,l0) best SIREG, allocno GENERAL_REGS
    r292: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a203 (r292,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r291: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a205 (r291,l0) best DIREG, allocno GENERAL_REGS
    r290: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a206 (r290,l0) best SIREG, allocno GENERAL_REGS
    r289: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a207 (r289,l0) best DREG, allocno GENERAL_REGS
    r288: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a209 (r288,l0) best DIREG, allocno GENERAL_REGS
    r287: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a210 (r287,l0) best SIREG, allocno GENERAL_REGS
    r286: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a211 (r286,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r285: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a213 (r285,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r284: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a216 (r284,l0) best SIREG, allocno GENERAL_REGS
    r283: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a217 (r283,l0) best DREG, allocno GENERAL_REGS
    r282: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a218 (r282,l0) best CREG, allocno GENERAL_REGS
    r281: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a220 (r281,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r280: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a224 (r280,l0) best DIREG, allocno GENERAL_REGS
    r279: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a225 (r279,l0) best SIREG, allocno GENERAL_REGS
    r278: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a226 (r278,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r277: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a229 (r277,l0) best DIREG, allocno GENERAL_REGS
    r276: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a230 (r276,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r275: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a232 (r275,l0) best DIREG, allocno GENERAL_REGS
    r274: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a233 (r274,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r273: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a235 (r273,l0) best DIREG, allocno GENERAL_REGS
    r272: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a236 (r272,l0) best SIREG, allocno GENERAL_REGS
    r271: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a237 (r271,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r270: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a238 (r270,l0) best DIREG, allocno GENERAL_REGS
    r269: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a243 (r269,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r268: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a244 (r268,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r267: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a246 (r267,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r266: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a248 (r266,l0) best DIREG, allocno GENERAL_REGS
    r265: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a249 (r265,l0) best SIREG, allocno GENERAL_REGS
    r264: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a251 (r264,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r263: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a250 (r263,l0) best DREG, allocno GENERAL_REGS
    r262: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a252 (r262,l0) best DIREG, allocno GENERAL_REGS
    r261: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a253 (r261,l0) best SIREG, allocno GENERAL_REGS
    r260: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a255 (r260,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r259: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a254 (r259,l0) best DREG, allocno GENERAL_REGS
    r258: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a256 (r258,l0) best DIREG, allocno GENERAL_REGS
    r257: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a257 (r257,l0) best SIREG, allocno GENERAL_REGS
    r256: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a258 (r256,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r255: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a260 (r255,l0) best DIREG, allocno GENERAL_REGS
    r254: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a261 (r254,l0) best SIREG, allocno GENERAL_REGS
    r253: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a266 (r253,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r252: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a263 (r252,l0) best CREG, allocno GENERAL_REGS
    r251: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a264 (r251,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r250: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a265 (r250,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r249: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a267 (r249,l0) best DIREG, allocno GENERAL_REGS
    r248: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a268 (r248,l0) best SIREG, allocno GENERAL_REGS
    r247: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a269 (r247,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r246: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a272 (r246,l0) best SIREG, allocno GENERAL_REGS
    r245: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a273 (r245,l0) best DREG, allocno GENERAL_REGS
    r244: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a274 (r244,l0) best CREG, allocno GENERAL_REGS
    r243: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a281 (r243,l0) best DIREG, allocno GENERAL_REGS
    r242: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a284 (r242,l0) best DIREG, allocno GENERAL_REGS
    r241: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a285 (r241,l0) best SIREG, allocno GENERAL_REGS
    r240: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a288 (r240,l0) best DIREG, allocno GENERAL_REGS
    r239: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a289 (r239,l0) best DIREG, allocno GENERAL_REGS
    r238: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a293 (r238,l0) best DIREG, allocno GENERAL_REGS
    r237: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a294 (r237,l0) best DIREG, allocno GENERAL_REGS
    r236: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a295 (r236,l0) best DIREG, allocno GENERAL_REGS
    r235: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a296 (r235,l0) best DIREG, allocno GENERAL_REGS
    r234: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a297 (r234,l0) best DIREG, allocno GENERAL_REGS
    r233: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a298 (r233,l0) best DIREG, allocno GENERAL_REGS
    r232: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a299 (r232,l0) best DIREG, allocno GENERAL_REGS
    r231: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a300 (r231,l0) best DIREG, allocno GENERAL_REGS
    r230: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a301 (r230,l0) best DIREG, allocno GENERAL_REGS
    r229: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a302 (r229,l0) best DIREG, allocno GENERAL_REGS
    r228: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a303 (r228,l0) best DIREG, allocno GENERAL_REGS
    r227: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a304 (r227,l0) best DIREG, allocno GENERAL_REGS
    r226: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a305 (r226,l0) best DIREG, allocno GENERAL_REGS
    r225: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a306 (r225,l0) best DIREG, allocno GENERAL_REGS
    r224: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a307 (r224,l0) best DIREG, allocno GENERAL_REGS
    r223: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a310 (r223,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r222: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a314 (r222,l0) best DIREG, allocno GENERAL_REGS
    r221: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a322 (r221,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r220: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a323 (r220,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r219: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a324 (r219,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r218: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a325 (r218,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r217: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a316 (r217,l0) best DIREG, allocno GENERAL_REGS
    r216: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a317 (r216,l0) best SIREG, allocno GENERAL_REGS
    r215: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a318 (r215,l0) best DREG, allocno GENERAL_REGS
    r214: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a319 (r214,l0) best CREG, allocno GENERAL_REGS
    r213: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a320 (r213,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r212: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a321 (r212,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r211: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a326 (r211,l0) best DIREG, allocno GENERAL_REGS
    r210: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a327 (r210,l0) best SIREG, allocno GENERAL_REGS
    r209: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a328 (r209,l0) best DREG, allocno GENERAL_REGS
    r208: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a329 (r208,l0) best CREG, allocno GENERAL_REGS
    r207: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a330 (r207,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r206: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a331 (r206,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r205: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a332 (r205,l0) best DIREG, allocno GENERAL_REGS
    r204: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a333 (r204,l0) best SSE_REGS, allocno INT_SSE_REGS
    r203: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r203,l0) best AREG, allocno GENERAL_REGS
    r202: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r202,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r201: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r201,l0) best DIREG, allocno GENERAL_REGS
    r200: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r200,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r199: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a4 (r199,l0) best DIREG, allocno GENERAL_REGS
    r198: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r198,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r197: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a6 (r197,l0) best DIREG, allocno GENERAL_REGS
    r196: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r196,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r195: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a8 (r195,l0) best DIREG, allocno GENERAL_REGS
    r194: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r194,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r193: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a10 (r193,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r192: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a11 (r192,l0) best DIREG, allocno GENERAL_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a12 (r191,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r190: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a13 (r190,l0) best DIREG, allocno GENERAL_REGS
    r189: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r189,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r188: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a15 (r188,l0) best DIREG, allocno GENERAL_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a16 (r187,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r186: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a17 (r186,l0) best DIREG, allocno GENERAL_REGS
    r185: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a18 (r185,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r184: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a19 (r184,l0) best AREG, allocno GENERAL_REGS
    r183: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a23 (r183,l0) best DIREG, allocno GENERAL_REGS
    r182: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a26 (r182,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a31 (r181,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r180: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a33 (r180,l0) best SIREG, allocno GENERAL_REGS
    r179: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a43 (r179,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r178: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a44 (r178,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r177: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a47 (r177,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a49 (r176,l0) best SIREG, allocno GENERAL_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a55 (r175,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a56 (r174,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a57 (r173,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a58 (r172,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a60 (r171,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a62 (r170,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a61 (r169,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a59 (r168,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a74 (r167,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a86 (r166,l0) best SSE_REGS, allocno INT_SSE_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a87 (r165,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a88 (r164,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a90 (r163,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a89 (r162,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a85 (r161,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a94 (r160,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a96 (r159,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a95 (r158,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred SSE_REGS, alternative INT_SSE_REGS, allocno INT_SSE_REGS
    a101 (r157,l0) best SSE_REGS, allocno INT_SSE_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a102 (r156,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a103 (r155,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a105 (r154,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a104 (r153,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a100 (r152,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a109 (r151,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a111 (r150,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a110 (r149,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a76 (r148,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a78 (r147,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a77 (r146,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a75 (r145,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a126 (r144,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a129 (r143,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a128 (r142,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a130 (r141,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a131 (r140,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a132 (r139,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a134 (r138,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a137 (r137,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a138 (r136,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a135 (r135,l0) best AREG, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a139 (r134,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a140 (r133,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a145 (r132,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a148 (r131,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a155 (r130,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a169 (r129,l0) best AREG, allocno GENERAL_REGS
    r128: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a172 (r128,l0) best DREG, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a180 (r127,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a181 (r126,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a200 (r125,l0) best AREG, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a204 (r124,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a208 (r123,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a212 (r122,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a214 (r121,l0) best AREG, allocno GENERAL_REGS
    r120: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a215 (r120,l0) best DIREG, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a219 (r119,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a221 (r118,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a222 (r117,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a223 (r116,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a227 (r115,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a228 (r114,l0) best AREG, allocno GENERAL_REGS
    r113: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a231 (r113,l0) best AREG, allocno GENERAL_REGS
    r112: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a234 (r112,l0) best AREG, allocno GENERAL_REGS
    r111: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a239 (r111,l0) best SIREG, allocno GENERAL_REGS
    r110: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a240 (r110,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r109: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a241 (r109,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r108: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a242 (r108,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r107: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a245 (r107,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r106: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a247 (r106,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r105: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a259 (r105,l0) best AREG, allocno GENERAL_REGS
    r104: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a262 (r104,l0) best DREG, allocno GENERAL_REGS
    r103: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a270 (r103,l0) best AREG, allocno GENERAL_REGS
    r102: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a271 (r102,l0) best DIREG, allocno GENERAL_REGS
    r101: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a275 (r101,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r100: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a276 (r100,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r99: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a277 (r99,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r98: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a278 (r98,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r97: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a279 (r97,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r96: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a280 (r96,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r95: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a282 (r95,l0) best SIREG, allocno GENERAL_REGS
    r94: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a283 (r94,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r93: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a286 (r93,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r92: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a287 (r92,l0) best AREG, allocno GENERAL_REGS
    r91: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a290 (r91,l0) best SIREG, allocno GENERAL_REGS
    r90: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a292 (r90,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r89: preferred DREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a291 (r89,l0) best DREG, allocno GENERAL_REGS
    r88: preferred SIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a308 (r88,l0) best SIREG, allocno GENERAL_REGS
    r87: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a309 (r87,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r86: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a311 (r86,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r85: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a312 (r85,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r84: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a313 (r84,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r83: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a315 (r83,l0) best AREG, allocno GENERAL_REGS

  a0(r203,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:16 SSE_REGS:16 ALL_SSE_REGS:16 MMX_REGS:21 FP_TOP_SSE_REGS:308 FP_SECOND_SSE_REGS:308 FLOAT_SSE_REGS:308 FLOAT_INT_REGS:308 INT_SSE_REGS:17 FLOAT_INT_SSE_REGS:308 ALL_REGS:308 MEM:4
  a1(r202,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:16 SSE_REGS:16 ALL_SSE_REGS:16 MMX_REGS:21 FP_TOP_SSE_REGS:308 FP_SECOND_SSE_REGS:308 FLOAT_SSE_REGS:308 FLOAT_INT_REGS:308 INT_SSE_REGS:17 FLOAT_INT_SSE_REGS:308 ALL_REGS:308 MEM:4
  a2(r201,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a3(r200,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a4(r199,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a5(r198,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a6(r197,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a7(r196,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a8(r195,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a9(r194,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a10(r193,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a11(r192,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a12(r191,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a13(r190,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a14(r189,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a15(r188,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a16(r187,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a17(r186,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a18(r185,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a19(r184,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:16 SSE_REGS:16 ALL_SSE_REGS:16 MMX_REGS:21 FP_TOP_SSE_REGS:308 FP_SECOND_SSE_REGS:308 FLOAT_SSE_REGS:308 FLOAT_INT_REGS:308 INT_SSE_REGS:17 FLOAT_INT_SSE_REGS:308 ALL_REGS:308 MEM:5
  a20(r416,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a21(r415,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a22(r414,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a23(r183,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a24(r412,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:8
  a25(r413,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a26(r182,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a27(r410,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:8
  a28(r411,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a29(r409,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a30(r408,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a31(r181,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:312 INT_SSE_REGS:312 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a32(r405,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a33(r180,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a34(r403,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a35(r401,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a36(r399,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a37(r407,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a38(r406,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a39(r404,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a40(r402,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a41(r400,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a42(r398,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a43(r179,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a44(r178,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a45(r397,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a46(r396,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a47(r177,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:312 INT_SSE_REGS:312 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a48(r394,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a49(r176,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a50(r392,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a51(r391,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a52(r390,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a53(r395,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:8
  a54(r393,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a55(r175,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a56(r174,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a57(r173,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:312 INT_SSE_REGS:312 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a58(r172,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:312 INT_SSE_REGS:312 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a59(r168,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a60(r171,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a61(r169,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a62(r170,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a63(r389,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a64(r388,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a65(r387,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a66(r385,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a67(r386,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a68(r384,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a69(r383,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a70(r382,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a71(r381,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a72(r380,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a73(r379,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a74(r167,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:312 INT_SSE_REGS:312 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a75(r145,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a76(r148,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a77(r146,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a78(r147,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a79(r378,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a80(r377,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a81(r376,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a82(r374,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a83(r375,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a84(r373,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a85(r161,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a86(r166,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:31 FP_SECOND_REG:31 FLOAT_REGS:31 SSE_FIRST_REG:0 SSE_REGS:0 ALL_SSE_REGS:0 MMX_REGS:29 FP_TOP_SSE_REGS:33 FP_SECOND_SSE_REGS:33 FLOAT_SSE_REGS:33 FLOAT_INT_REGS:31 INT_SSE_REGS:24 FLOAT_INT_SSE_REGS:33 ALL_REGS:33 MEM:12
  a87(r165,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a88(r164,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a89(r162,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a90(r163,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a91(r372,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a92(r370,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:8
  a93(r371,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a94(r160,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a95(r158,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a96(r159,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a97(r369,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a98(r367,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:8
  a99(r368,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a100(r152,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a101(r157,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:31 FP_SECOND_REG:31 FLOAT_REGS:31 SSE_FIRST_REG:0 SSE_REGS:0 ALL_SSE_REGS:0 MMX_REGS:29 FP_TOP_SSE_REGS:33 FP_SECOND_SSE_REGS:33 FLOAT_SSE_REGS:33 FLOAT_INT_REGS:31 INT_SSE_REGS:24 FLOAT_INT_SSE_REGS:33 ALL_REGS:33 MEM:12
  a102(r156,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a103(r155,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a104(r153,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a105(r154,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a106(r366,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a107(r364,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:8
  a108(r365,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a109(r151,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a110(r149,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a111(r150,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a112(r363,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a113(r361,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:8
  a114(r362,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a115(r354,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a116(r353,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a117(r352,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a118(r351,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a119(r350,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a120(r349,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a121(r360,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:8
  a122(r359,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:8
  a123(r358,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:8
  a124(r357,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:8
  a125(r356,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:8
  a126(r144,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:8
  a127(r355,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:8
  a128(r142,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:8
  a129(r143,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:312 INT_SSE_REGS:312 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a130(r141,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:312 INT_SSE_REGS:312 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a131(r140,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:312 INT_SSE_REGS:312 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a132(r139,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:16 SSE_REGS:16 ALL_SSE_REGS:16 MMX_REGS:21 FP_TOP_SSE_REGS:308 FP_SECOND_SSE_REGS:308 FLOAT_SSE_REGS:308 FLOAT_INT_REGS:308 INT_SSE_REGS:17 FLOAT_INT_SSE_REGS:308 ALL_REGS:308 MEM:5
  a133(r347,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a134(r138,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a135(r135,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:8
  a136(r348,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:13 SSE_REGS:13 ALL_SSE_REGS:13 MMX_REGS:13 FP_TOP_SSE_REGS:208 FP_SECOND_SSE_REGS:208 FLOAT_SSE_REGS:208 FLOAT_INT_REGS:208 INT_SSE_REGS:13 FLOAT_INT_SSE_REGS:208 ALL_REGS:208 MEM:4
  a137(r137,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a138(r136,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a139(r134,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a140(r133,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a141(r345,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a142(r344,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a143(r343,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a144(r342,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a145(r132,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a146(r341,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a147(r346,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:8
  a148(r131,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:312 INT_SSE_REGS:312 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a149(r340,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a150(r338,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a151(r336,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a152(r339,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a153(r337,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a154(r335,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a155(r130,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:312 INT_SSE_REGS:312 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a156(r334,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a157(r333,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a158(r331,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a159(r332,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a160(r330,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a161(r329,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a162(r328,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a163(r326,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a164(r327,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a165(r325,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a166(r324,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a167(r323,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a168(r322,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a169(r129,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:16 SSE_REGS:16 ALL_SSE_REGS:16 MMX_REGS:21 FP_TOP_SSE_REGS:308 FP_SECOND_SSE_REGS:308 FLOAT_SSE_REGS:308 FLOAT_INT_REGS:308 INT_SSE_REGS:17 FLOAT_INT_SSE_REGS:308 ALL_REGS:308 MEM:5
  a170(r321,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a171(r319,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a172(r128,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a173(r317,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a174(r316,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a175(r314,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a176(r320,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a177(r318,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a178(r315,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a179(r313,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a180(r127,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a181(r126,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a182(r312,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a183(r311,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a184(r310,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a185(r309,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 SSE_FIRST_REG:29 SSE_REGS:29 ALL_SSE_REGS:29 MMX_REGS:34 FP_TOP_SSE_REGS:516 FP_SECOND_SSE_REGS:516 FLOAT_SSE_REGS:516 FLOAT_INT_REGS:516 INT_SSE_REGS:30 FLOAT_INT_SSE_REGS:516 ALL_REGS:516 MEM:9
  a186(r307,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 SSE_FIRST_REG:34 SSE_REGS:34 ALL_SSE_REGS:34 MMX_REGS:39 FP_TOP_SSE_REGS:624 FP_SECOND_SSE_REGS:624 FLOAT_SSE_REGS:624 FLOAT_INT_REGS:624 INT_SSE_REGS:35 FLOAT_INT_SSE_REGS:624 ALL_REGS:624 MEM:12
  a187(r308,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 SSE_FIRST_REG:34 SSE_REGS:34 ALL_SSE_REGS:34 MMX_REGS:39 FP_TOP_SSE_REGS:624 FP_SECOND_SSE_REGS:624 FLOAT_SSE_REGS:624 FLOAT_INT_REGS:624 INT_SSE_REGS:35 FLOAT_INT_SSE_REGS:624 ALL_REGS:624 MEM:12
  a188(r306,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a189(r305,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a190(r304,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a191(r303,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a192(r302,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a193(r301,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a194(r300,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a195(r299,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a196(r298,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a197(r297,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a198(r296,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a199(r295,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a200(r125,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:16 SSE_REGS:16 ALL_SSE_REGS:16 MMX_REGS:21 FP_TOP_SSE_REGS:308 FP_SECOND_SSE_REGS:308 FLOAT_SSE_REGS:308 FLOAT_INT_REGS:308 INT_SSE_REGS:17 FLOAT_INT_SSE_REGS:308 ALL_REGS:308 MEM:5
  a201(r294,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a202(r293,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a203(r292,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a204(r124,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a205(r291,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a206(r290,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a207(r289,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a208(r123,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:312 INT_SSE_REGS:312 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a209(r288,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a210(r287,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a211(r286,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a212(r122,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:308 INT_SSE_REGS:308 FLOAT_INT_SSE_REGS:308 ALL_REGS:308 MEM:5
  a213(r285,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 MEM:6
  a214(r121,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:16 SSE_REGS:16 ALL_SSE_REGS:16 MMX_REGS:21 FP_TOP_SSE_REGS:308 FP_SECOND_SSE_REGS:308 FLOAT_SSE_REGS:308 FLOAT_INT_REGS:308 INT_SSE_REGS:17 FLOAT_INT_SSE_REGS:308 ALL_REGS:308 MEM:4
  a215(r120,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a216(r284,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a217(r283,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a218(r282,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a219(r119,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a220(r281,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a221(r118,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:312 INT_SSE_REGS:312 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a222(r117,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a223(r116,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a224(r280,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a225(r279,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a226(r278,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a227(r115,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a228(r114,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:16 SSE_REGS:16 ALL_SSE_REGS:16 MMX_REGS:21 FP_TOP_SSE_REGS:308 FP_SECOND_SSE_REGS:308 FLOAT_SSE_REGS:308 FLOAT_INT_REGS:308 INT_SSE_REGS:17 FLOAT_INT_SSE_REGS:308 ALL_REGS:308 MEM:5
  a229(r277,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a230(r276,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a231(r113,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:16 SSE_REGS:16 ALL_SSE_REGS:16 MMX_REGS:21 FP_TOP_SSE_REGS:308 FP_SECOND_SSE_REGS:308 FLOAT_SSE_REGS:308 FLOAT_INT_REGS:308 INT_SSE_REGS:17 FLOAT_INT_SSE_REGS:308 ALL_REGS:308 MEM:5
  a232(r275,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a233(r274,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a234(r112,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:16 SSE_REGS:16 ALL_SSE_REGS:16 MMX_REGS:21 FP_TOP_SSE_REGS:308 FP_SECOND_SSE_REGS:308 FLOAT_SSE_REGS:308 FLOAT_INT_REGS:308 INT_SSE_REGS:17 FLOAT_INT_SSE_REGS:308 ALL_REGS:308 MEM:5
  a235(r273,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a236(r272,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a237(r271,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a238(r270,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a239(r111,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a240(r110,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a241(r109,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a242(r108,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:16 SSE_REGS:16 ALL_SSE_REGS:16 MMX_REGS:21 FP_TOP_SSE_REGS:308 FP_SECOND_SSE_REGS:308 FLOAT_SSE_REGS:308 FLOAT_INT_REGS:308 INT_SSE_REGS:17 FLOAT_INT_SSE_REGS:308 ALL_REGS:308 MEM:4
  a243(r269,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a244(r268,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a245(r107,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:30 SSE_REGS:30 ALL_SSE_REGS:30 MMX_REGS:40 FP_TOP_SSE_REGS:522 FP_SECOND_SSE_REGS:522 FLOAT_SSE_REGS:522 FLOAT_INT_REGS:522 INT_SSE_REGS:32 FLOAT_INT_SSE_REGS:522 ALL_REGS:522 MEM:12
  a246(r267,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 GENERAL_REGS:2 LEGACY_REGS:2 CLOBBERED_REGS:2 SSE_FIRST_REG:23 SSE_REGS:23 ALL_SSE_REGS:23 MMX_REGS:28 FP_TOP_SSE_REGS:418 FP_SECOND_SSE_REGS:418 FLOAT_SSE_REGS:418 FLOAT_INT_REGS:418 INT_SSE_REGS:24 FLOAT_INT_SSE_REGS:418 ALL_REGS:418 MEM:8
  a247(r106,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a248(r266,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a249(r265,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a250(r263,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a251(r264,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a252(r262,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a253(r261,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a254(r259,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a255(r260,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a256(r258,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a257(r257,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a258(r256,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a259(r105,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:16 SSE_REGS:16 ALL_SSE_REGS:16 MMX_REGS:21 FP_TOP_SSE_REGS:308 FP_SECOND_SSE_REGS:308 FLOAT_SSE_REGS:308 FLOAT_INT_REGS:308 INT_SSE_REGS:17 FLOAT_INT_SSE_REGS:308 ALL_REGS:308 MEM:5
  a260(r255,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a261(r254,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a262(r104,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a263(r252,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a264(r251,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a265(r250,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a266(r253,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a267(r249,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a268(r248,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a269(r247,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a270(r103,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:16 SSE_REGS:16 ALL_SSE_REGS:16 MMX_REGS:21 FP_TOP_SSE_REGS:308 FP_SECOND_SSE_REGS:308 FLOAT_SSE_REGS:308 FLOAT_INT_REGS:308 INT_SSE_REGS:17 FLOAT_INT_SSE_REGS:308 ALL_REGS:308 MEM:5
  a271(r102,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a272(r246,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a273(r245,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a274(r244,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a275(r101,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a276(r100,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:312 INT_SSE_REGS:312 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a277(r99,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:312 INT_SSE_REGS:312 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a278(r98,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a279(r97,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:312 INT_SSE_REGS:312 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a280(r96,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a281(r243,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a282(r95,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a283(r94,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:312 INT_SSE_REGS:312 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a284(r242,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a285(r241,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a286(r93,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:8
  a287(r92,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:16 SSE_REGS:16 ALL_SSE_REGS:16 MMX_REGS:21 FP_TOP_SSE_REGS:308 FP_SECOND_SSE_REGS:308 FLOAT_SSE_REGS:308 FLOAT_INT_REGS:308 INT_SSE_REGS:17 FLOAT_INT_SSE_REGS:308 ALL_REGS:308 MEM:5
  a288(r240,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a289(r239,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a290(r91,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a291(r89,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a292(r90,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 FLOAT_INT_REGS:312 INT_SSE_REGS:312 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a293(r238,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a294(r237,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a295(r236,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a296(r235,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a297(r234,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a298(r233,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a299(r232,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a300(r231,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a301(r230,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a302(r229,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a303(r228,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a304(r227,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a305(r226,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a306(r225,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a307(r224,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a308(r88,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a309(r87,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a310(r223,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a311(r86,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:6
  a312(r85,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a313(r84,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a314(r222,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a315(r83,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:16 SSE_REGS:16 ALL_SSE_REGS:16 MMX_REGS:21 FP_TOP_SSE_REGS:308 FP_SECOND_SSE_REGS:308 FLOAT_SSE_REGS:308 FLOAT_INT_REGS:308 INT_SSE_REGS:17 FLOAT_INT_SSE_REGS:308 ALL_REGS:308 MEM:5
  a316(r217,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a317(r216,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a318(r215,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a319(r214,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a320(r213,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:20 SSE_REGS:20 ALL_SSE_REGS:20 MMX_REGS:25 FP_TOP_SSE_REGS:312 FP_SECOND_SSE_REGS:312 FLOAT_SSE_REGS:312 FLOAT_INT_REGS:312 INT_SSE_REGS:21 FLOAT_INT_SSE_REGS:312 ALL_REGS:312 MEM:7
  a321(r212,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a322(r221,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:8
  a323(r220,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:8
  a324(r219,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:8
  a325(r218,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:8
  a326(r211,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a327(r210,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a328(r209,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a329(r208,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a330(r207,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a331(r206,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a332(r205,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 GENERAL_REGS:0 LEGACY_REGS:0 CLOBBERED_REGS:0 SSE_FIRST_REG:21 SSE_REGS:21 ALL_SSE_REGS:21 MMX_REGS:26 FP_TOP_SSE_REGS:416 FP_SECOND_SSE_REGS:416 FLOAT_SSE_REGS:416 FLOAT_INT_REGS:416 INT_SSE_REGS:22 FLOAT_INT_SSE_REGS:416 ALL_REGS:416 MEM:7
  a333(r204,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 GENERAL_REGS:4 LEGACY_REGS:4 CLOBBERED_REGS:4 FP_TOP_REG:31 FP_SECOND_REG:31 FLOAT_REGS:31 SSE_FIRST_REG:0 SSE_REGS:0 ALL_SSE_REGS:0 MMX_REGS:29 FP_TOP_SSE_REGS:33 FP_SECOND_SSE_REGS:33 FLOAT_SSE_REGS:33 FLOAT_INT_REGS:31 INT_SSE_REGS:24 FLOAT_INT_SSE_REGS:33 ALL_REGS:33 MEM:12

   Insn 1081(l0): point = 0
   Insn 1078(l0): point = 3
   Insn 1077(l0): point = 6
   Insn 1076(l0): point = 8
   Insn 1075(l0): point = 10
   Insn 1071(l0): point = 12
   Insn 1068(l0): point = 14
   Insn 1065(l0): point = 17
   Insn 1064(l0): point = 19
   Insn 1063(l0): point = 21
   Insn 1061(l0): point = 24
   Insn 1060(l0): point = 26
   Insn 1059(l0): point = 28
   Insn 1056(l0): point = 31
   Insn 1055(l0): point = 33
   Insn 1054(l0): point = 35
   Insn 1052(l0): point = 38
   Insn 1051(l0): point = 40
   Insn 1050(l0): point = 42
   Insn 1047(l0): point = 45
   Insn 1046(l0): point = 47
   Insn 1045(l0): point = 49
   Insn 1043(l0): point = 52
   Insn 1042(l0): point = 54
   Insn 1041(l0): point = 56
   Insn 1038(l0): point = 59
   Insn 1037(l0): point = 61
   Insn 1036(l0): point = 63
   Insn 1034(l0): point = 66
   Insn 1033(l0): point = 68
   Insn 1032(l0): point = 70
   Insn 1030(l0): point = 73
   Insn 1029(l0): point = 75
   Insn 1028(l0): point = 77
   Insn 1025(l0): point = 80
   Insn 1024(l0): point = 82
   Insn 1023(l0): point = 84
   Insn 1021(l0): point = 87
   Insn 1020(l0): point = 89
   Insn 1019(l0): point = 91
   Insn 1016(l0): point = 94
   Insn 1015(l0): point = 96
   Insn 1014(l0): point = 98
   Insn 1012(l0): point = 101
   Insn 1011(l0): point = 103
   Insn 1010(l0): point = 105
   Insn 1007(l0): point = 108
   Insn 1006(l0): point = 110
   Insn 1005(l0): point = 112
   Insn 1003(l0): point = 115
   Insn 1002(l0): point = 117
   Insn 1001(l0): point = 119
   Insn 998(l0): point = 122
   Insn 997(l0): point = 124
   Insn 996(l0): point = 126
   Insn 994(l0): point = 129
   Insn 993(l0): point = 131
   Insn 992(l0): point = 133
   Insn 965(l0): point = 136
   Insn 964(l0): point = 138
   Insn 963(l0): point = 140
   Insn 962(l0): point = 142
   Insn 961(l0): point = 144
   Insn 990(l0): point = 147
   Insn 989(l0): point = 149
   Insn 985(l0): point = 152
   Insn 982(l0): point = 155
   Insn 980(l0): point = 158
   Insn 979(l0): point = 160
   Insn 978(l0): point = 162
   Insn 977(l0): point = 164
   Insn 976(l0): point = 166
   Insn 975(l0): point = 168
   Insn 974(l0): point = 170
   Insn 973(l0): point = 172
   Insn 972(l0): point = 174
   Insn 971(l0): point = 176
   Insn 970(l0): point = 178
   Insn 969(l0): point = 180
   Insn 968(l0): point = 182
   Insn 967(l0): point = 184
   Insn 1147(l0): point = 187
   Insn 957(l0): point = 189
   Insn 956(l0): point = 191
   Insn 955(l0): point = 193
   Insn 952(l0): point = 196
   Insn 951(l0): point = 198
   Insn 950(l0): point = 200
   Insn 949(l0): point = 202
   Insn 948(l0): point = 204
   Insn 947(l0): point = 206
   Insn 945(l0): point = 209
   Insn 944(l0): point = 211
   Insn 943(l0): point = 213
   Insn 942(l0): point = 215
   Insn 941(l0): point = 217
   Insn 940(l0): point = 219
   Insn 939(l0): point = 221
   Insn 938(l0): point = 223
   Insn 937(l0): point = 225
   Insn 936(l0): point = 227
   Insn 935(l0): point = 229
   Insn 934(l0): point = 231
   Insn 933(l0): point = 233
   Insn 932(l0): point = 235
   Insn 931(l0): point = 237
   Insn 930(l0): point = 239
   Insn 929(l0): point = 241
   Insn 928(l0): point = 243
   Insn 927(l0): point = 245
   Insn 926(l0): point = 247
   Insn 925(l0): point = 249
   Insn 924(l0): point = 251
   Insn 923(l0): point = 253
   Insn 922(l0): point = 255
   Insn 919(l0): point = 258
   Insn 918(l0): point = 260
   Insn 917(l0): point = 262
   Insn 915(l0): point = 265
   Insn 914(l0): point = 267
   Insn 913(l0): point = 269
   Insn 910(l0): point = 272
   Insn 909(l0): point = 274
   Insn 908(l0): point = 276
   Insn 907(l0): point = 278
   Insn 906(l0): point = 280
   Insn 905(l0): point = 282
   Insn 903(l0): point = 285
   Insn 902(l0): point = 287
   Insn 901(l0): point = 289
   Insn 900(l0): point = 291
   Insn 899(l0): point = 293
   Insn 898(l0): point = 295
   Insn 897(l0): point = 297
   Insn 896(l0): point = 299
   Insn 895(l0): point = 301
   Insn 894(l0): point = 303
   Insn 893(l0): point = 305
   Insn 892(l0): point = 307
   Insn 891(l0): point = 309
   Insn 890(l0): point = 311
   Insn 889(l0): point = 313
   Insn 888(l0): point = 315
   Insn 887(l0): point = 317
   Insn 886(l0): point = 319
   Insn 885(l0): point = 321
   Insn 884(l0): point = 323
   Insn 881(l0): point = 326
   Insn 880(l0): point = 328
   Insn 879(l0): point = 330
   Insn 877(l0): point = 333
   Insn 876(l0): point = 335
   Insn 875(l0): point = 337
   Insn 872(l0): point = 340
   Insn 871(l0): point = 342
   Insn 869(l0): point = 345
   Insn 868(l0): point = 347
   Insn 867(l0): point = 349
   Insn 864(l0): point = 352
   Insn 863(l0): point = 354
   Insn 861(l0): point = 357
   Insn 860(l0): point = 359
   Insn 859(l0): point = 361
   Insn 858(l0): point = 363
   Insn 857(l0): point = 365
   Insn 1145(l0): point = 368
   Insn 829(l0): point = 370
   Insn 855(l0): point = 373
   Insn 854(l0): point = 375
   Insn 852(l0): point = 377
   Insn 849(l0): point = 380
   Insn 847(l0): point = 383
   Insn 846(l0): point = 385
   Insn 844(l0): point = 387
   Insn 843(l0): point = 389
   Insn 842(l0): point = 391
   Insn 841(l0): point = 393
   Insn 840(l0): point = 395
   Insn 839(l0): point = 397
   Insn 838(l0): point = 399
   Insn 837(l0): point = 401
   Insn 836(l0): point = 403
   Insn 833(l0): point = 406
   Insn 1143(l0): point = 409
   Insn 825(l0): point = 411
   Insn 824(l0): point = 413
   Insn 823(l0): point = 415
   Insn 822(l0): point = 417
   Insn 821(l0): point = 419
   Insn 820(l0): point = 421
   Insn 819(l0): point = 423
   Insn 818(l0): point = 425
   Insn 817(l0): point = 427
   Insn 816(l0): point = 429
   Insn 815(l0): point = 431
   Insn 814(l0): point = 433
   Insn 813(l0): point = 435
   Insn 812(l0): point = 437
   Insn 809(l0): point = 440
   Insn 808(l0): point = 442
   Insn 806(l0): point = 445
   Insn 805(l0): point = 447
   Insn 804(l0): point = 449
   Insn 1141(l0): point = 452
   Insn 744(l0): point = 454
   Insn 802(l0): point = 457
   Insn 801(l0): point = 459
   Insn 799(l0): point = 461
   Insn 796(l0): point = 464
   Insn 794(l0): point = 467
   Insn 793(l0): point = 469
   Insn 791(l0): point = 471
   Insn 790(l0): point = 473
   Insn 789(l0): point = 475
   Insn 788(l0): point = 477
   Insn 787(l0): point = 479
   Insn 786(l0): point = 481
   Insn 785(l0): point = 483
   Insn 784(l0): point = 485
   Insn 783(l0): point = 487
   Insn 780(l0): point = 490
   Insn 779(l0): point = 492
   Insn 778(l0): point = 494
   Insn 777(l0): point = 496
   Insn 776(l0): point = 498
   Insn 775(l0): point = 500
   Insn 774(l0): point = 502
   Insn 773(l0): point = 504
   Insn 772(l0): point = 506
   Insn 771(l0): point = 508
   Insn 770(l0): point = 510
   Insn 769(l0): point = 512
   Insn 768(l0): point = 514
   Insn 767(l0): point = 516
   Insn 766(l0): point = 518
   Insn 765(l0): point = 520
   Insn 764(l0): point = 522
   Insn 763(l0): point = 524
   Insn 762(l0): point = 526
   Insn 761(l0): point = 528
   Insn 760(l0): point = 530
   Insn 759(l0): point = 532
   Insn 758(l0): point = 534
   Insn 757(l0): point = 536
   Insn 756(l0): point = 538
   Insn 755(l0): point = 540
   Insn 754(l0): point = 542
   Insn 753(l0): point = 544
   Insn 752(l0): point = 546
   Insn 751(l0): point = 548
   Insn 750(l0): point = 550
   Insn 749(l0): point = 552
   Insn 748(l0): point = 554
   Insn 1139(l0): point = 557
   Insn 740(l0): point = 559
   Insn 739(l0): point = 561
   Insn 738(l0): point = 563
   Insn 737(l0): point = 565
   Insn 736(l0): point = 567
   Insn 735(l0): point = 569
   Insn 734(l0): point = 571
   Insn 733(l0): point = 573
   Insn 732(l0): point = 575
   Insn 731(l0): point = 577
   Insn 730(l0): point = 579
   Insn 729(l0): point = 581
   Insn 728(l0): point = 583
   Insn 727(l0): point = 585
   Insn 726(l0): point = 587
   Insn 725(l0): point = 589
   Insn 724(l0): point = 591
   Insn 723(l0): point = 593
   Insn 722(l0): point = 595
   Insn 721(l0): point = 597
   Insn 720(l0): point = 599
   Insn 719(l0): point = 601
   Insn 718(l0): point = 603
   Insn 717(l0): point = 605
   Insn 716(l0): point = 607
   Insn 715(l0): point = 609
   Insn 714(l0): point = 611
   Insn 713(l0): point = 613
   Insn 712(l0): point = 615
   Insn 711(l0): point = 617
   Insn 710(l0): point = 619
   Insn 709(l0): point = 621
   Insn 708(l0): point = 623
   Insn 705(l0): point = 626
   Insn 704(l0): point = 628
   Insn 702(l0): point = 631
   Insn 701(l0): point = 633
   Insn 700(l0): point = 635
   Insn 699(l0): point = 637
   Insn 698(l0): point = 639
   Insn 697(l0): point = 641
   Insn 696(l0): point = 644
   Insn 695(l0): point = 646
   Insn 694(l0): point = 648
   Insn 693(l0): point = 650
   Insn 692(l0): point = 652
   Insn 691(l0): point = 654
   Insn 690(l0): point = 656
   Insn 689(l0): point = 658
   Insn 688(l0): point = 660
   Insn 687(l0): point = 662
   Insn 686(l0): point = 664
   Insn 685(l0): point = 666
   Insn 684(l0): point = 668
   Insn 683(l0): point = 670
   Insn 682(l0): point = 672
   Insn 681(l0): point = 674
   Insn 680(l0): point = 676
   Insn 679(l0): point = 678
   Insn 678(l0): point = 680
   Insn 677(l0): point = 682
   Insn 676(l0): point = 684
   Insn 675(l0): point = 686
   Insn 674(l0): point = 688
   Insn 673(l0): point = 690
   Insn 670(l0): point = 693
   Insn 669(l0): point = 695
   Insn 668(l0): point = 697
   Insn 667(l0): point = 699
   Insn 666(l0): point = 701
   Insn 665(l0): point = 703
   Insn 664(l0): point = 705
   Insn 663(l0): point = 707
   Insn 662(l0): point = 709
   Insn 661(l0): point = 711
   Insn 660(l0): point = 713
   Insn 659(l0): point = 715
   Insn 657(l0): point = 718
   Insn 656(l0): point = 720
   Insn 655(l0): point = 722
   Insn 652(l0): point = 725
   Insn 651(l0): point = 727
   Insn 650(l0): point = 729
   Insn 649(l0): point = 731
   Insn 648(l0): point = 733
   Insn 647(l0): point = 735
   Insn 646(l0): point = 737
   Insn 645(l0): point = 739
   Insn 644(l0): point = 741
   Insn 642(l0): point = 744
   Insn 641(l0): point = 746
   Insn 1137(l0): point = 749
   Insn 636(l0): point = 751
   Insn 635(l0): point = 753
   Insn 634(l0): point = 755
   Insn 633(l0): point = 757
   Insn 632(l0): point = 759
   Insn 631(l0): point = 761
   Insn 630(l0): point = 763
   Insn 629(l0): point = 765
   Insn 628(l0): point = 767
   Insn 626(l0): point = 770
   Insn 625(l0): point = 772
   Insn 1135(l0): point = 775
   Insn 620(l0): point = 777
   Insn 619(l0): point = 779
   Insn 618(l0): point = 781
   Insn 617(l0): point = 783
   Insn 616(l0): point = 785
   Insn 615(l0): point = 787
   Insn 613(l0): point = 790
   Insn 612(l0): point = 792
   Insn 610(l0): point = 795
   Insn 609(l0): point = 797
   Insn 608(l0): point = 799
   Insn 607(l0): point = 801
   Insn 606(l0): point = 803
   Insn 605(l0): point = 805
   Insn 604(l0): point = 807
   Insn 603(l0): point = 809
   Insn 602(l0): point = 811
   Insn 601(l0): point = 813
   Insn 600(l0): point = 815
   Insn 599(l0): point = 817
   Insn 598(l0): point = 819
   Insn 597(l0): point = 821
   Insn 596(l0): point = 823
   Insn 595(l0): point = 825
   Insn 594(l0): point = 827
   Insn 593(l0): point = 829
   Insn 592(l0): point = 831
   Insn 591(l0): point = 833
   Insn 590(l0): point = 835
   Insn 589(l0): point = 837
   Insn 588(l0): point = 839
   Insn 1133(l0): point = 842
   Insn 583(l0): point = 844
   Insn 582(l0): point = 846
   Insn 581(l0): point = 848
   Insn 580(l0): point = 850
   Insn 579(l0): point = 852
   Insn 578(l0): point = 854
   Insn 577(l0): point = 856
   Insn 576(l0): point = 858
   Insn 575(l0): point = 860
   Insn 574(l0): point = 862
   Insn 573(l0): point = 864
   Insn 572(l0): point = 866
   Insn 571(l0): point = 868
   Insn 570(l0): point = 870
   Insn 569(l0): point = 872
   Insn 568(l0): point = 874
   Insn 567(l0): point = 876
   Insn 566(l0): point = 878
   Insn 565(l0): point = 880
   Insn 564(l0): point = 882
   Insn 563(l0): point = 884
   Insn 562(l0): point = 886
   Insn 561(l0): point = 888
   Insn 560(l0): point = 890
   Insn 559(l0): point = 892
   Insn 558(l0): point = 894
   Insn 557(l0): point = 896
   Insn 556(l0): point = 898
   Insn 555(l0): point = 900
   Insn 554(l0): point = 902
   Insn 553(l0): point = 904
   Insn 552(l0): point = 906
   Insn 551(l0): point = 908
   Insn 550(l0): point = 910
   Insn 549(l0): point = 912
   Insn 548(l0): point = 914
   Insn 547(l0): point = 916
   Insn 546(l0): point = 918
   Insn 544(l0): point = 921
   Insn 543(l0): point = 923
   Insn 542(l0): point = 925
   Insn 541(l0): point = 927
   Insn 540(l0): point = 929
   Insn 539(l0): point = 931
   Insn 538(l0): point = 933
   Insn 537(l0): point = 935
   Insn 536(l0): point = 937
   Insn 534(l0): point = 940
   Insn 533(l0): point = 942
   Insn 532(l0): point = 944
   Insn 529(l0): point = 947
   Insn 528(l0): point = 949
   Insn 527(l0): point = 951
   Insn 526(l0): point = 953
   Insn 525(l0): point = 955
   Insn 524(l0): point = 957
   Insn 523(l0): point = 959
   Insn 522(l0): point = 961
   Insn 521(l0): point = 963
   Insn 519(l0): point = 966
   Insn 518(l0): point = 968
   Insn 517(l0): point = 970
   Insn 514(l0): point = 973
   Insn 513(l0): point = 975
   Insn 512(l0): point = 977
   Insn 511(l0): point = 979
   Insn 510(l0): point = 981
   Insn 509(l0): point = 983
   Insn 507(l0): point = 986
   Insn 506(l0): point = 988
   Insn 505(l0): point = 990
   Insn 504(l0): point = 992
   Insn 503(l0): point = 994
   Insn 502(l0): point = 996
   Insn 501(l0): point = 998
   Insn 500(l0): point = 1000
   Insn 499(l0): point = 1002
   Insn 498(l0): point = 1004
   Insn 497(l0): point = 1006
   Insn 496(l0): point = 1008
   Insn 495(l0): point = 1010
   Insn 494(l0): point = 1012
   Insn 493(l0): point = 1014
   Insn 492(l0): point = 1016
   Insn 491(l0): point = 1018
   Insn 490(l0): point = 1020
   Insn 1131(l0): point = 1023
   Insn 485(l0): point = 1025
   Insn 483(l0): point = 1028
   Insn 482(l0): point = 1030
   Insn 481(l0): point = 1032
   Insn 1129(l0): point = 1035
   Insn 476(l0): point = 1037
   Insn 474(l0): point = 1040
   Insn 473(l0): point = 1042
   Insn 472(l0): point = 1044
   Insn 469(l0): point = 1047
   Insn 468(l0): point = 1049
   Insn 467(l0): point = 1051
   Insn 466(l0): point = 1053
   Insn 465(l0): point = 1055
   Insn 464(l0): point = 1057
   Insn 462(l0): point = 1060
   Insn 461(l0): point = 1062
   Insn 460(l0): point = 1064
   Insn 459(l0): point = 1066
   Insn 458(l0): point = 1068
   Insn 457(l0): point = 1070
   Insn 456(l0): point = 1072
   Insn 455(l0): point = 1074
   Insn 454(l0): point = 1076
   Insn 453(l0): point = 1078
   Insn 451(l0): point = 1081
   Insn 450(l0): point = 1083
   Insn 449(l0): point = 1085
   Insn 448(l0): point = 1087
   Insn 447(l0): point = 1089
   Insn 446(l0): point = 1091
   Insn 445(l0): point = 1093
   Insn 444(l0): point = 1095
   Insn 442(l0): point = 1098
   Insn 441(l0): point = 1100
   Insn 440(l0): point = 1102
   Insn 439(l0): point = 1104
   Insn 438(l0): point = 1106
   Insn 437(l0): point = 1108
   Insn 436(l0): point = 1110
   Insn 435(l0): point = 1112
   Insn 434(l0): point = 1114
   Insn 431(l0): point = 1117
   Insn 430(l0): point = 1119
   Insn 429(l0): point = 1121
   Insn 428(l0): point = 1123
   Insn 427(l0): point = 1125
   Insn 425(l0): point = 1128
   Insn 424(l0): point = 1130
   Insn 423(l0): point = 1132
   Insn 420(l0): point = 1135
   Insn 419(l0): point = 1137
   Insn 418(l0): point = 1139
   Insn 417(l0): point = 1141
   Insn 416(l0): point = 1143
   Insn 415(l0): point = 1145
   Insn 414(l0): point = 1147
   Insn 413(l0): point = 1149
   Insn 411(l0): point = 1152
   Insn 410(l0): point = 1154
   Insn 409(l0): point = 1156
   Insn 1127(l0): point = 1159
   Insn 404(l0): point = 1161
   Insn 403(l0): point = 1163
   Insn 402(l0): point = 1165
   Insn 401(l0): point = 1167
   Insn 400(l0): point = 1169
   Insn 399(l0): point = 1171
   Insn 398(l0): point = 1173
   Insn 397(l0): point = 1175
   Insn 395(l0): point = 1178
   Insn 394(l0): point = 1180
   Insn 1125(l0): point = 1183
   Insn 389(l0): point = 1185
   Insn 388(l0): point = 1187
   Insn 387(l0): point = 1189
   Insn 386(l0): point = 1191
   Insn 385(l0): point = 1193
   Insn 384(l0): point = 1195
   Insn 383(l0): point = 1197
   Insn 382(l0): point = 1199
   Insn 380(l0): point = 1202
   Insn 379(l0): point = 1204
   Insn 1123(l0): point = 1207
   Insn 374(l0): point = 1209
   Insn 373(l0): point = 1211
   Insn 372(l0): point = 1213
   Insn 371(l0): point = 1215
   Insn 370(l0): point = 1217
   Insn 369(l0): point = 1219
   Insn 367(l0): point = 1222
   Insn 366(l0): point = 1224
   Insn 364(l0): point = 1227
   Insn 363(l0): point = 1229
   Insn 362(l0): point = 1231
   Insn 361(l0): point = 1233
   Insn 360(l0): point = 1235
   Insn 359(l0): point = 1237
   Insn 358(l0): point = 1239
   Insn 357(l0): point = 1241
   Insn 356(l0): point = 1243
   Insn 355(l0): point = 1245
   Insn 354(l0): point = 1247
   Insn 353(l0): point = 1249
   Insn 352(l0): point = 1251
   Insn 351(l0): point = 1253
   Insn 350(l0): point = 1255
   Insn 349(l0): point = 1257
   Insn 348(l0): point = 1259
   Insn 347(l0): point = 1261
   Insn 346(l0): point = 1263
   Insn 343(l0): point = 1266
   Insn 342(l0): point = 1268
   Insn 341(l0): point = 1270
   Insn 340(l0): point = 1272
   Insn 339(l0): point = 1274
   Insn 338(l0): point = 1276
   Insn 336(l0): point = 1279
   Insn 335(l0): point = 1281
   Insn 334(l0): point = 1283
   Insn 333(l0): point = 1285
   Insn 332(l0): point = 1287
   Insn 331(l0): point = 1289
   Insn 330(l0): point = 1291
   Insn 329(l0): point = 1293
   Insn 328(l0): point = 1295
   Insn 327(l0): point = 1297
   Insn 326(l0): point = 1299
   Insn 325(l0): point = 1301
   Insn 324(l0): point = 1303
   Insn 323(l0): point = 1305
   Insn 322(l0): point = 1307
   Insn 321(l0): point = 1309
   Insn 1121(l0): point = 1312
   Insn 316(l0): point = 1314
   Insn 313(l0): point = 1317
   Insn 312(l0): point = 1319
   Insn 310(l0): point = 1322
   Insn 309(l0): point = 1324
   Insn 308(l0): point = 1326
   Insn 306(l0): point = 1329
   Insn 305(l0): point = 1331
   Insn 304(l0): point = 1333
   Insn 1119(l0): point = 1336
   Insn 299(l0): point = 1338
   Insn 296(l0): point = 1341
   Insn 295(l0): point = 1343
   Insn 293(l0): point = 1346
   Insn 292(l0): point = 1348
   Insn 291(l0): point = 1350
   Insn 289(l0): point = 1353
   Insn 288(l0): point = 1355
   Insn 287(l0): point = 1357
   Insn 286(l0): point = 1359
   Insn 285(l0): point = 1361
   Insn 284(l0): point = 1363
   Insn 283(l0): point = 1365
   Insn 282(l0): point = 1367
   Insn 281(l0): point = 1369
   Insn 278(l0): point = 1372
   Insn 277(l0): point = 1374
   Insn 276(l0): point = 1376
   Insn 275(l0): point = 1378
   Insn 274(l0): point = 1380
   Insn 272(l0): point = 1383
   Insn 271(l0): point = 1385
   Insn 270(l0): point = 1387
   Insn 269(l0): point = 1389
   Insn 268(l0): point = 1391
   Insn 267(l0): point = 1393
   Insn 266(l0): point = 1395
   Insn 265(l0): point = 1397
   Insn 264(l0): point = 1399
   Insn 263(l0): point = 1401
   Insn 262(l0): point = 1403
   Insn 261(l0): point = 1405
   Insn 260(l0): point = 1407
   Insn 259(l0): point = 1409
   Insn 258(l0): point = 1411
   Insn 257(l0): point = 1413
   Insn 256(l0): point = 1415
   Insn 253(l0): point = 1418
   Insn 252(l0): point = 1420
   Insn 251(l0): point = 1422
   Insn 249(l0): point = 1425
   Insn 248(l0): point = 1427
   Insn 1117(l0): point = 1430
   Insn 243(l0): point = 1432
   Insn 242(l0): point = 1434
   Insn 241(l0): point = 1436
   Insn 239(l0): point = 1439
   Insn 238(l0): point = 1441
   Insn 1115(l0): point = 1444
   Insn 233(l0): point = 1446
   Insn 232(l0): point = 1448
   Insn 231(l0): point = 1450
   Insn 229(l0): point = 1453
   Insn 228(l0): point = 1455
   Insn 1113(l0): point = 1458
   Insn 223(l0): point = 1460
   Insn 221(l0): point = 1463
   Insn 220(l0): point = 1465
   Insn 1111(l0): point = 1468
   Insn 215(l0): point = 1470
   Insn 213(l0): point = 1473
   Insn 212(l0): point = 1475
   Insn 1109(l0): point = 1478
   Insn 207(l0): point = 1480
   Insn 206(l0): point = 1482
   Insn 205(l0): point = 1484
   Insn 203(l0): point = 1487
   Insn 202(l0): point = 1489
   Insn 1107(l0): point = 1492
   Insn 197(l0): point = 1494
   Insn 196(l0): point = 1496
   Insn 195(l0): point = 1498
   Insn 193(l0): point = 1501
   Insn 192(l0): point = 1503
   Insn 1105(l0): point = 1506
   Insn 187(l0): point = 1508
   Insn 186(l0): point = 1510
   Insn 185(l0): point = 1512
   Insn 183(l0): point = 1515
   Insn 182(l0): point = 1517
   Insn 1103(l0): point = 1520
   Insn 177(l0): point = 1522
   Insn 176(l0): point = 1524
   Insn 175(l0): point = 1526
   Insn 173(l0): point = 1529
   Insn 172(l0): point = 1531
   Insn 1101(l0): point = 1534
   Insn 167(l0): point = 1536
   Insn 166(l0): point = 1538
   Insn 165(l0): point = 1540
   Insn 163(l0): point = 1543
   Insn 162(l0): point = 1545
   Insn 1099(l0): point = 1548
   Insn 157(l0): point = 1550
   Insn 156(l0): point = 1552
   Insn 155(l0): point = 1554
   Insn 153(l0): point = 1557
   Insn 152(l0): point = 1559
   Insn 1097(l0): point = 1562
   Insn 147(l0): point = 1564
   Insn 146(l0): point = 1566
   Insn 145(l0): point = 1568
   Insn 143(l0): point = 1571
   Insn 142(l0): point = 1573
   Insn 1095(l0): point = 1576
   Insn 137(l0): point = 1578
   Insn 136(l0): point = 1580
   Insn 135(l0): point = 1582
   Insn 133(l0): point = 1585
   Insn 132(l0): point = 1587
   Insn 1093(l0): point = 1590
   Insn 127(l0): point = 1592
   Insn 126(l0): point = 1594
   Insn 125(l0): point = 1596
   Insn 123(l0): point = 1599
   Insn 122(l0): point = 1601
   Insn 1091(l0): point = 1604
   Insn 117(l0): point = 1606
   Insn 116(l0): point = 1608
   Insn 115(l0): point = 1610
   Insn 113(l0): point = 1613
   Insn 112(l0): point = 1615
   Insn 1089(l0): point = 1618
   Insn 107(l0): point = 1620
   Insn 106(l0): point = 1622
   Insn 105(l0): point = 1624
   Insn 103(l0): point = 1627
   Insn 102(l0): point = 1629
   Insn 1087(l0): point = 1632
   Insn 97(l0): point = 1634
   Insn 96(l0): point = 1636
   Insn 95(l0): point = 1638
   Insn 94(l0): point = 1640
   Insn 93(l0): point = 1642
   Insn 92(l0): point = 1644
   Insn 91(l0): point = 1646
   Insn 90(l0): point = 1648
   Insn 89(l0): point = 1650
   Insn 88(l0): point = 1652
   Insn 86(l0): point = 1655
   Insn 85(l0): point = 1657
   Insn 1085(l0): point = 1660
   Insn 80(l0): point = 1662
   Insn 79(l0): point = 1664
   Insn 78(l0): point = 1666
   Insn 76(l0): point = 1669
   Insn 75(l0): point = 1671
   Insn 74(l0): point = 1673
   Insn 73(l0): point = 1675
   Insn 72(l0): point = 1677
   Insn 71(l0): point = 1679
   Insn 70(l0): point = 1681
   Insn 69(l0): point = 1683
   Insn 68(l0): point = 1685
   Insn 67(l0): point = 1687
   Insn 66(l0): point = 1689
   Insn 65(l0): point = 1691
   Insn 64(l0): point = 1693
   Insn 63(l0): point = 1695
   Insn 62(l0): point = 1697
   Insn 61(l0): point = 1699
   Insn 60(l0): point = 1701
   Insn 59(l0): point = 1703
   Insn 58(l0): point = 1705
   Insn 57(l0): point = 1707
   Insn 56(l0): point = 1709
   Insn 55(l0): point = 1711
   Insn 54(l0): point = 1713
   Insn 53(l0): point = 1715
   Insn 52(l0): point = 1717
   Insn 51(l0): point = 1719
   Insn 50(l0): point = 1721
   Insn 49(l0): point = 1723
   Insn 48(l0): point = 1725
   Insn 47(l0): point = 1727
   Insn 46(l0): point = 1729
   Insn 45(l0): point = 1731
   Insn 44(l0): point = 1733
   Insn 43(l0): point = 1735
   Insn 42(l0): point = 1737
   Insn 41(l0): point = 1739
   Insn 40(l0): point = 1741
   Insn 39(l0): point = 1743
   Insn 38(l0): point = 1745
   Insn 35(l0): point = 1748
   Insn 34(l0): point = 1750
   Insn 33(l0): point = 1752
   Insn 31(l0): point = 1755
   Insn 30(l0): point = 1757
   Insn 29(l0): point = 1759
   Insn 28(l0): point = 1761
   Insn 27(l0): point = 1763
   Insn 26(l0): point = 1765
   Insn 25(l0): point = 1767
   Insn 24(l0): point = 1769
   Insn 23(l0): point = 1771
   Insn 22(l0): point = 1773
   Insn 21(l0): point = 1775
   Insn 20(l0): point = 1777
   Insn 19(l0): point = 1779
   Insn 18(l0): point = 1781
   Insn 17(l0): point = 1783
   Insn 16(l0): point = 1785
   Insn 15(l0): point = 1787
   Insn 14(l0): point = 1789
   Insn 13(l0): point = 1791
   Insn 12(l0): point = 1793
   Insn 11(l0): point = 1795
   Insn 10(l0): point = 1797
   Insn 9(l0): point = 1799
   Insn 8(l0): point = 1801
   Insn 5(l0): point = 1803
   Insn 3(l0): point = 1805
   Insn 2(l0): point = 1807
 a0(r203): [11..12]
 a1(r202): [13..14]
 a2(r201): [20..21]
 a3(r200): [27..28]
 a4(r199): [34..35]
 a5(r198): [41..42]
 a6(r197): [48..49]
 a7(r196): [55..56]
 a8(r195): [62..63]
 a9(r194): [69..70]
 a10(r193): [76..77]
 a11(r192): [83..84]
 a12(r191): [90..91]
 a13(r190): [97..98]
 a14(r189): [104..105]
 a15(r188): [111..112]
 a16(r187): [118..119]
 a17(r186): [125..126]
 a18(r185): [132..133]
 a19(r184): [161..162]
 a20(r416): [167..170]
 a21(r415): [169..172]
 a22(r414): [173..174]
 a23(r183): [179..180]
 a24(r412): [181..182]
 a25(r413): [183..184]
 a26(r182): [139..140]
 a27(r410): [141..142]
 a28(r411): [143..144]
 a29(r409): [203..204]
 a30(r408): [205..206]
 a31(r181): [212..213]
 a32(r405): [220..237]
 a33(r180): [222..255]
 a34(r403): [224..241]
 a35(r401): [226..245]
 a36(r399): [230..249]
 a37(r407): [232..233]
 a38(r406): [234..235]
 a39(r404): [238..239]
 a40(r402): [242..243]
 a41(r400): [246..247]
 a42(r398): [250..251]
 a43(r179): [261..262]
 a44(r178): [268..269]
 a45(r397): [279..280]
 a46(r396): [281..282]
 a47(r177): [288..289]
 a48(r394): [296..311]
 a49(r176): [298..323]
 a50(r392): [300..315]
 a51(r391): [302..317]
 a52(r390): [306..319]
 a53(r395): [308..309]
 a54(r393): [312..313]
 a55(r175): [329..330]
 a56(r174): [336..337]
 a57(r173): [348..349]
 a58(r172): [360..361]
 a59(r168): [376..377]
 a60(r171): [386..387]
 a61(r169): [386..401]
 a62(r170): [388..389]
 a63(r389): [390..391]
 a64(r388): [392..393]
 a65(r387): [394..395]
 a66(r385): [396..397]
 a67(r386): [398..399]
 a68(r384): [402..403]
 a69(r383): [420..429]
 a70(r382): [422..431]
 a71(r381): [424..433]
 a72(r380): [426..435]
 a73(r379): [428..437]
 a74(r167): [448..449]
 a75(r145): [460..461]
 a76(r148): [470..471]
 a77(r146): [470..485]
 a78(r147): [472..473]
 a79(r378): [474..475]
 a80(r377): [476..477]
 a81(r376): [478..479]
 a82(r374): [480..481]
 a83(r375): [482..483]
 a84(r373): [486..487]
 a85(r161): [493..510]
 a86(r166): [493..494]
 a87(r165): [495..496]
 a88(r164): [497..498]
 a89(r162): [497..504]
 a90(r163): [499..500]
 a91(r372): [501..502]
 a92(r370): [505..506]
 a93(r371): [507..508]
 a94(r160): [511..512]
 a95(r158): [511..518]
 a96(r159): [513..514]
 a97(r369): [515..516]
 a98(r367): [519..520]
 a99(r368): [521..522]
 a100(r152): [525..542]
 a101(r157): [525..526]
 a102(r156): [527..528]
 a103(r155): [529..530]
 a104(r153): [529..536]
 a105(r154): [531..532]
 a106(r366): [533..534]
 a107(r364): [537..538]
 a108(r365): [539..540]
 a109(r151): [543..544]
 a110(r149): [543..550]
 a111(r150): [545..546]
 a112(r363): [547..548]
 a113(r361): [551..552]
 a114(r362): [553..554]
 a115(r354): [566..605]
 a116(r353): [568..607]
 a117(r352): [570..609]
 a118(r351): [572..611]
 a119(r350): [574..613]
 a120(r349): [576..615]
 a121(r360): [578..579]
 a122(r359): [582..583]
 a123(r358): [586..587]
 a124(r357): [590..591]
 a125(r356): [594..595]
 a126(r144): [598..617]
 a127(r355): [600..601]
 a128(r142): [604..621]
 a129(r143): [618..619]
 a130(r141): [622..623]
 a131(r140): [634..635]
 a132(r139): [638..639]
 a133(r347): [640..641]
 a134(r138): [642..644]
 a135(r135): [643..650]
 a136(r348): [641..642]
 a137(r137): [645..646]
 a138(r136): [645..648]
 a139(r134): [651..652]
 a140(r133): [651..654]
 a141(r345): [661..676]
 a142(r344): [663..678]
 a143(r343): [665..680]
 a144(r342): [667..682]
 a145(r132): [669..688]
 a146(r341): [671..684]
 a147(r346): [673..674]
 a148(r131): [689..690]
 a149(r340): [696..701]
 a150(r338): [698..705]
 a151(r336): [700..709]
 a152(r339): [702..703]
 a153(r337): [706..707]
 a154(r335): [710..711]
 a155(r130): [721..722]
 a156(r334): [728..733]
 a157(r333): [730..735]
 a158(r331): [732..739]
 a159(r332): [736..737]
 a160(r330): [740..741]
 a161(r329): [754..759]
 a162(r328): [756..761]
 a163(r326): [758..765]
 a164(r327): [762..763]
 a165(r325): [766..767]
 a166(r324): [780..783]
 a167(r323): [782..785]
 a168(r322): [786..787]
 a169(r129): [800..801]
 a170(r321): [806..817]
 a171(r319): [808..821]
 a172(r128): [810..835]
 a173(r317): [812..825]
 a174(r316): [814..827]
 a175(r314): [816..831]
 a176(r320): [818..819]
 a177(r318): [822..823]
 a178(r315): [828..829]
 a179(r313): [832..833]
 a180(r127): [845..846]
 a181(r126): [849..850]
 a182(r312): [853..854]
 a183(r311): [857..858]
 a184(r310): [861..862]
 a185(r309): [864..866]
 a186(r307): [864..870]
 a187(r308): [864..868]
 a188(r306): [873..874]
 a189(r305): [877..878]
 a190(r304): [881..882]
 a191(r303): [885..886]
 a192(r302): [889..890]
 a193(r301): [893..894]
 a194(r300): [897..898]
 a195(r299): [901..902]
 a196(r298): [905..906]
 a197(r297): [909..910]
 a198(r296): [913..914]
 a199(r295): [917..918]
 a200(r125): [924..925]
 a201(r294): [930..933]
 a202(r293): [932..935]
 a203(r292): [936..937]
 a204(r124): [943..944]
 a205(r291): [950..955]
 a206(r290): [952..957]
 a207(r289): [954..959]
 a208(r123): [969..970]
 a209(r288): [976..979]
 a210(r287): [978..981]
 a211(r286): [982..983]
 a212(r122): [989..990]
 a213(r285): [991..992]
 a214(r121): [993..994]
 a215(r120): [999..1016]
 a216(r284): [1001..1008]
 a217(r283): [1003..1010]
 a218(r282): [1005..1012]
 a219(r119): [1007..1018]
 a220(r281): [1013..1014]
 a221(r118): [1019..1020]
 a222(r117): [1031..1032]
 a223(r116): [1043..1044]
 a224(r280): [1050..1053]
 a225(r279): [1052..1055]
 a226(r278): [1056..1057]
 a227(r115): [1063..1064]
 a228(r114): [1067..1068]
 a229(r277): [1073..1076]
 a230(r276): [1077..1078]
 a231(r113): [1084..1085]
 a232(r275): [1090..1093]
 a233(r274): [1094..1095]
 a234(r112): [1101..1102]
 a235(r273): [1107..1110]
 a236(r272): [1109..1112]
 a237(r271): [1113..1114]
 a238(r270): [1120..1123]
 a239(r111): [1122..1125]
 a240(r110): [1131..1132]
 a241(r109): [1138..1139]
 a242(r108): [1138..1141]
 a243(r269): [1142..1143]
 a244(r268): [1144..1145]
 a245(r107): [1146..1149]
 a246(r267): [1146..1147]
 a247(r106): [1155..1156]
 a248(r266): [1164..1169]
 a249(r265): [1166..1171]
 a250(r263): [1168..1175]
 a251(r264): [1172..1173]
 a252(r262): [1188..1193]
 a253(r261): [1190..1195]
 a254(r259): [1192..1199]
 a255(r260): [1196..1197]
 a256(r258): [1212..1215]
 a257(r257): [1214..1217]
 a258(r256): [1218..1219]
 a259(r105): [1234..1235]
 a260(r255): [1240..1251]
 a261(r254): [1242..1253]
 a262(r104): [1244..1263]
 a263(r252): [1246..1257]
 a264(r251): [1248..1259]
 a265(r250): [1250..1261]
 a266(r253): [1254..1255]
 a267(r249): [1269..1272]
 a268(r248): [1271..1274]
 a269(r247): [1275..1276]
 a270(r103): [1284..1285]
 a271(r102): [1290..1305]
 a272(r246): [1292..1299]
 a273(r245): [1294..1301]
 a274(r244): [1296..1303]
 a275(r101): [1298..1307]
 a276(r100): [1308..1309]
 a277(r99): [1325..1326]
 a278(r98): [1332..1333]
 a279(r97): [1349..1350]
 a280(r96): [1356..1357]
 a281(r243): [1362..1365]
 a282(r95): [1364..1367]
 a283(r94): [1368..1369]
 a284(r242): [1375..1378]
 a285(r241): [1377..1380]
 a286(r93): [1386..1387]
 a287(r92): [1390..1391]
 a288(r240): [1396..1399]
 a289(r239): [1404..1409]
 a290(r91): [1406..1411]
 a291(r89): [1408..1415]
 a292(r90): [1412..1413]
 a293(r238): [1421..1422]
 a294(r237): [1435..1436]
 a295(r236): [1449..1450]
 a296(r235): [1483..1484]
 a297(r234): [1497..1498]
 a298(r233): [1511..1512]
 a299(r232): [1525..1526]
 a300(r231): [1539..1540]
 a301(r230): [1553..1554]
 a302(r229): [1567..1568]
 a303(r228): [1581..1582]
 a304(r227): [1595..1596]
 a305(r226): [1609..1610]
 a306(r225): [1623..1624]
 a307(r224): [1637..1640]
 a308(r88): [1639..1642]
 a309(r87): [1643..1644]
 a310(r223): [1645..1646]
 a311(r86): [1645..1648]
 a312(r85): [1649..1650]
 a313(r84): [1651..1652]
 a314(r222): [1665..1666]
 a315(r83): [1674..1675]
 a316(r217): [1682..1709]
 a317(r216): [1684..1711]
 a318(r215): [1686..1713]
 a319(r214): [1688..1715]
 a320(r213): [1690..1717]
 a321(r212): [1692..1719]
 a322(r221): [1694..1695]
 a323(r220): [1698..1699]
 a324(r219): [1702..1703]
 a325(r218): [1706..1707]
 a326(r211): [1724..1735]
 a327(r210): [1726..1737]
 a328(r209): [1728..1739]
 a329(r208): [1730..1741]
 a330(r207): [1732..1743]
 a331(r206): [1734..1745]
 a332(r205): [1751..1752]
 a333(r204): [1780..1781]
Compressing live ranges: from 1810 to 471 - 26%
Ranges after the compression:
 a0(r203): [0..1]
 a1(r202): [2..3]
 a2(r201): [4..5]
 a3(r200): [6..7]
 a4(r199): [8..9]
 a5(r198): [10..11]
 a6(r197): [12..13]
 a7(r196): [14..15]
 a8(r195): [16..17]
 a9(r194): [18..19]
 a10(r193): [20..21]
 a11(r192): [22..23]
 a12(r191): [24..25]
 a13(r190): [26..27]
 a14(r189): [28..29]
 a15(r188): [30..31]
 a16(r187): [32..33]
 a17(r186): [34..35]
 a18(r185): [36..37]
 a19(r184): [44..45]
 a20(r416): [46..47]
 a21(r415): [46..47]
 a22(r414): [48..49]
 a23(r183): [50..51]
 a24(r412): [52..53]
 a25(r413): [54..55]
 a26(r182): [38..39]
 a27(r410): [40..41]
 a28(r411): [42..43]
 a29(r409): [56..57]
 a30(r408): [58..59]
 a31(r181): [60..61]
 a32(r405): [62..65]
 a33(r180): [62..73]
 a34(r403): [62..67]
 a35(r401): [62..69]
 a36(r399): [62..71]
 a37(r407): [62..63]
 a38(r406): [64..65]
 a39(r404): [66..67]
 a40(r402): [68..69]
 a41(r400): [70..71]
 a42(r398): [72..73]
 a43(r179): [74..75]
 a44(r178): [76..77]
 a45(r397): [78..79]
 a46(r396): [80..81]
 a47(r177): [82..83]
 a48(r394): [84..85]
 a49(r176): [84..87]
 a50(r392): [84..87]
 a51(r391): [84..87]
 a52(r390): [84..87]
 a53(r395): [84..85]
 a54(r393): [86..87]
 a55(r175): [88..89]
 a56(r174): [90..91]
 a57(r173): [92..93]
 a58(r172): [94..95]
 a59(r168): [96..97]
 a60(r171): [98..99]
 a61(r169): [98..111]
 a62(r170): [100..101]
 a63(r389): [102..103]
 a64(r388): [104..105]
 a65(r387): [106..107]
 a66(r385): [108..109]
 a67(r386): [110..111]
 a68(r384): [112..113]
 a69(r383): [114..115]
 a70(r382): [114..115]
 a71(r381): [114..115]
 a72(r380): [114..115]
 a73(r379): [114..115]
 a74(r167): [116..117]
 a75(r145): [118..119]
 a76(r148): [120..121]
 a77(r146): [120..133]
 a78(r147): [122..123]
 a79(r378): [124..125]
 a80(r377): [126..127]
 a81(r376): [128..129]
 a82(r374): [130..131]
 a83(r375): [132..133]
 a84(r373): [134..135]
 a85(r161): [136..149]
 a86(r166): [136..137]
 a87(r165): [138..139]
 a88(r164): [140..141]
 a89(r162): [140..145]
 a90(r163): [142..143]
 a91(r372): [144..145]
 a92(r370): [146..147]
 a93(r371): [148..149]
 a94(r160): [150..151]
 a95(r158): [150..155]
 a96(r159): [152..153]
 a97(r369): [154..155]
 a98(r367): [156..157]
 a99(r368): [158..159]
 a100(r152): [160..173]
 a101(r157): [160..161]
 a102(r156): [162..163]
 a103(r155): [164..165]
 a104(r153): [164..169]
 a105(r154): [166..167]
 a106(r366): [168..169]
 a107(r364): [170..171]
 a108(r365): [172..173]
 a109(r151): [174..175]
 a110(r149): [174..179]
 a111(r150): [176..177]
 a112(r363): [178..179]
 a113(r361): [180..181]
 a114(r362): [182..183]
 a115(r354): [184..197]
 a116(r353): [184..197]
 a117(r352): [184..197]
 a118(r351): [184..197]
 a119(r350): [184..197]
 a120(r349): [184..197]
 a121(r360): [184..185]
 a122(r359): [186..187]
 a123(r358): [188..189]
 a124(r357): [190..191]
 a125(r356): [192..193]
 a126(r144): [194..197]
 a127(r355): [194..195]
 a128(r142): [196..199]
 a129(r143): [198..199]
 a130(r141): [200..201]
 a131(r140): [202..203]
 a132(r139): [204..205]
 a133(r347): [206..207]
 a134(r138): [208..210]
 a135(r135): [209..212]
 a136(r348): [207..208]
 a137(r137): [211..212]
 a138(r136): [211..212]
 a139(r134): [213..214]
 a140(r133): [213..214]
 a141(r345): [215..216]
 a142(r344): [215..216]
 a143(r343): [215..216]
 a144(r342): [215..216]
 a145(r132): [215..216]
 a146(r341): [215..216]
 a147(r346): [215..216]
 a148(r131): [217..218]
 a149(r340): [219..220]
 a150(r338): [219..222]
 a151(r336): [219..224]
 a152(r339): [221..222]
 a153(r337): [223..224]
 a154(r335): [225..226]
 a155(r130): [227..228]
 a156(r334): [229..230]
 a157(r333): [229..230]
 a158(r331): [229..232]
 a159(r332): [231..232]
 a160(r330): [233..234]
 a161(r329): [235..236]
 a162(r328): [235..236]
 a163(r326): [235..238]
 a164(r327): [237..238]
 a165(r325): [239..240]
 a166(r324): [241..242]
 a167(r323): [241..242]
 a168(r322): [243..244]
 a169(r129): [245..246]
 a170(r321): [247..248]
 a171(r319): [247..250]
 a172(r128): [247..256]
 a173(r317): [247..252]
 a174(r316): [247..252]
 a175(r314): [247..254]
 a176(r320): [249..250]
 a177(r318): [251..252]
 a178(r315): [253..254]
 a179(r313): [255..256]
 a180(r127): [257..258]
 a181(r126): [259..260]
 a182(r312): [261..262]
 a183(r311): [263..264]
 a184(r310): [265..266]
 a185(r309): [267..268]
 a186(r307): [267..268]
 a187(r308): [267..268]
 a188(r306): [269..270]
 a189(r305): [271..272]
 a190(r304): [273..274]
 a191(r303): [275..276]
 a192(r302): [277..278]
 a193(r301): [279..280]
 a194(r300): [281..282]
 a195(r299): [283..284]
 a196(r298): [285..286]
 a197(r297): [287..288]
 a198(r296): [289..290]
 a199(r295): [291..292]
 a200(r125): [293..294]
 a201(r294): [295..296]
 a202(r293): [295..296]
 a203(r292): [297..298]
 a204(r124): [299..300]
 a205(r291): [301..302]
 a206(r290): [301..302]
 a207(r289): [301..302]
 a208(r123): [303..304]
 a209(r288): [305..306]
 a210(r287): [305..306]
 a211(r286): [307..308]
 a212(r122): [309..310]
 a213(r285): [311..312]
 a214(r121): [313..314]
 a215(r120): [315..318]
 a216(r284): [315..316]
 a217(r283): [315..316]
 a218(r282): [315..316]
 a219(r119): [315..318]
 a220(r281): [317..318]
 a221(r118): [319..320]
 a222(r117): [321..322]
 a223(r116): [323..324]
 a224(r280): [325..326]
 a225(r279): [325..326]
 a226(r278): [327..328]
 a227(r115): [329..330]
 a228(r114): [331..332]
 a229(r277): [333..334]
 a230(r276): [335..336]
 a231(r113): [337..338]
 a232(r275): [339..340]
 a233(r274): [341..342]
 a234(r112): [343..344]
 a235(r273): [345..346]
 a236(r272): [345..346]
 a237(r271): [347..348]
 a238(r270): [349..350]
 a239(r111): [349..350]
 a240(r110): [351..352]
 a241(r109): [353..354]
 a242(r108): [353..354]
 a243(r269): [355..356]
 a244(r268): [357..358]
 a245(r107): [359..360]
 a246(r267): [359..360]
 a247(r106): [361..362]
 a248(r266): [363..364]
 a249(r265): [363..364]
 a250(r263): [363..366]
 a251(r264): [365..366]
 a252(r262): [367..368]
 a253(r261): [367..368]
 a254(r259): [367..370]
 a255(r260): [369..370]
 a256(r258): [371..372]
 a257(r257): [371..372]
 a258(r256): [373..374]
 a259(r105): [375..376]
 a260(r255): [377..378]
 a261(r254): [377..378]
 a262(r104): [377..380]
 a263(r252): [377..380]
 a264(r251): [377..380]
 a265(r250): [377..380]
 a266(r253): [379..380]
 a267(r249): [381..382]
 a268(r248): [381..382]
 a269(r247): [383..384]
 a270(r103): [385..386]
 a271(r102): [387..388]
 a272(r246): [387..388]
 a273(r245): [387..388]
 a274(r244): [387..388]
 a275(r101): [387..388]
 a276(r100): [389..390]
 a277(r99): [391..392]
 a278(r98): [393..394]
 a279(r97): [395..396]
 a280(r96): [397..398]
 a281(r243): [399..400]
 a282(r95): [399..400]
 a283(r94): [401..402]
 a284(r242): [403..404]
 a285(r241): [403..404]
 a286(r93): [405..406]
 a287(r92): [407..408]
 a288(r240): [409..410]
 a289(r239): [411..412]
 a290(r91): [411..412]
 a291(r89): [411..414]
 a292(r90): [413..414]
 a293(r238): [415..416]
 a294(r237): [417..418]
 a295(r236): [419..420]
 a296(r235): [421..422]
 a297(r234): [423..424]
 a298(r233): [425..426]
 a299(r232): [427..428]
 a300(r231): [429..430]
 a301(r230): [431..432]
 a302(r229): [433..434]
 a303(r228): [435..436]
 a304(r227): [437..438]
 a305(r226): [439..440]
 a306(r225): [441..442]
 a307(r224): [443..444]
 a308(r88): [443..444]
 a309(r87): [445..446]
 a310(r223): [447..448]
 a311(r86): [447..448]
 a312(r85): [449..450]
 a313(r84): [451..452]
 a314(r222): [453..454]
 a315(r83): [455..456]
 a316(r217): [457..464]
 a317(r216): [457..464]
 a318(r215): [457..464]
 a319(r214): [457..464]
 a320(r213): [457..464]
 a321(r212): [457..464]
 a322(r221): [457..458]
 a323(r220): [459..460]
 a324(r219): [461..462]
 a325(r218): [463..464]
 a326(r211): [465..466]
 a327(r210): [465..466]
 a328(r209): [465..466]
 a329(r208): [465..466]
 a330(r207): [465..466]
 a331(r206): [465..466]
 a332(r205): [467..468]
 a333(r204): [469..470]
  pref0:a136(r348)<-hr1@1
  pref1:a133(r347)<-hr0@1
  pref2:a185(r309)<-hr2@2
  pref3:a187(r308)<-hr4@2
  pref4:a186(r307)<-hr5@2
  pref5:a135(r135)<-hr0@1
  regions=1, blocks=141, points=471
    allocnos=334 (big 0), copies=0, conflicts=0, ranges=334
Disposition:
  315:r83  l0     0  313:r84  l0     0  312:r85  l0     0  311:r86  l0     1
  309:r87  l0     0  308:r88  l0     1  291:r89  l0     1  292:r90  l0     0
  290:r91  l0     2  287:r92  l0     0  286:r93  l0     0  283:r94  l0     0
  282:r95  l0     1  280:r96  l0     0  279:r97  l0     0  278:r98  l0     0
  277:r99  l0     0  276:r100 l0     0  275:r101 l0     5  271:r102 l0     0
  270:r103 l0     0  262:r104 l0     1  259:r105 l0     0  247:r106 l0     0
  245:r107 l0     0  242:r108 l0     1  241:r109 l0     0  240:r110 l0     0
  239:r111 l0     1  234:r112 l0     0  231:r113 l0     0  228:r114 l0     0
  227:r115 l0     0  223:r116 l0     0  222:r117 l0     0  221:r118 l0     0
  219:r119 l0     5  215:r120 l0     0  214:r121 l0     0  212:r122 l0     0
  208:r123 l0     0  204:r124 l0     0  200:r125 l0     0  181:r126 l0     0
  180:r127 l0     0  172:r128 l0     0  169:r129 l0     0  155:r130 l0     0
  148:r131 l0     0  145:r132 l0    37  140:r133 l0     1  139:r134 l0     0
  135:r135 l0     0  138:r136 l0     2  137:r137 l0     1  134:r138 l0     1
  132:r139 l0     0  131:r140 l0     0  130:r141 l0     0  128:r142 l0    37
  129:r143 l0     0  126:r144 l0     5   75:r145 l0     0   77:r146 l0     0
   78:r147 l0     1   76:r148 l0     1  110:r149 l0     0  111:r150 l0     1
  109:r151 l0     1  100:r152 l0     1  104:r153 l0     0  105:r154 l0     2
  103:r155 l0     2  102:r156 l0     0  101:r157 l0     0   95:r158 l0     0
   96:r159 l0     1   94:r160 l0     1   85:r161 l0     1   89:r162 l0     0
   90:r163 l0     2   88:r164 l0     2   87:r165 l0     0   86:r166 l0     0
   74:r167 l0     0   59:r168 l0     0   61:r169 l0     0   62:r170 l0     1
   60:r171 l0     1   58:r172 l0     0   57:r173 l0     0   56:r174 l0     0
   55:r175 l0     0   49:r176 l0     0   47:r177 l0     0   44:r178 l0     0
   43:r179 l0     0   33:r180 l0     0   31:r181 l0     0   26:r182 l0     0
   23:r183 l0     0   19:r184 l0     0   18:r185 l0     0   17:r186 l0     0
   16:r187 l0     0   15:r188 l0     0   14:r189 l0     0   13:r190 l0     0
   12:r191 l0     0   11:r192 l0     0   10:r193 l0     0    9:r194 l0     0
    8:r195 l0     0    7:r196 l0     0    6:r197 l0     0    5:r198 l0     0
    4:r199 l0     0    3:r200 l0     0    2:r201 l0     0    1:r202 l0     0
    0:r203 l0     0  333:r204 l0     0  332:r205 l0     0  331:r206 l0    37
  330:r207 l0     5  329:r208 l0     2  328:r209 l0     1  327:r210 l0     4
  326:r211 l0     0  321:r212 l0    38  320:r213 l0    37  319:r214 l0     2
  318:r215 l0     1  317:r216 l0     4  316:r217 l0     0  325:r218 l0     5
  324:r219 l0     5  323:r220 l0     5  322:r221 l0     5  314:r222 l0     0
  310:r223 l0     0  307:r224 l0     0  306:r225 l0     0  305:r226 l0     0
  304:r227 l0     0  303:r228 l0     0  302:r229 l0     0  301:r230 l0     0
  300:r231 l0     0  299:r232 l0     0  298:r233 l0     0  297:r234 l0     0
  296:r235 l0     0  295:r236 l0     0  294:r237 l0     0  293:r238 l0     0
  289:r239 l0     0  288:r240 l0     0  285:r241 l0     1  284:r242 l0     0
  281:r243 l0     0  274:r244 l0     2  273:r245 l0     1  272:r246 l0     4
  269:r247 l0     0  268:r248 l0     1  267:r249 l0     0  265:r250 l0    37
  264:r251 l0     5  263:r252 l0     2  266:r253 l0     0  261:r254 l0     4
  260:r255 l0     0  258:r256 l0     0  257:r257 l0     1  256:r258 l0     0
  254:r259 l0     1  255:r260 l0     0  253:r261 l0     2  252:r262 l0     0
  250:r263 l0     1  251:r264 l0     0  249:r265 l0     2  248:r266 l0     0
  246:r267 l0     1  244:r268 l0     0  243:r269 l0     0  238:r270 l0     0
  237:r271 l0     0  236:r272 l0     1  235:r273 l0     0  233:r274 l0     0
  232:r275 l0     0  230:r276 l0     0  229:r277 l0     0  226:r278 l0     0
  225:r279 l0     1  224:r280 l0     0  220:r281 l0     1  218:r282 l0     2
  217:r283 l0     1  216:r284 l0     4  213:r285 l0     0  211:r286 l0     0
  210:r287 l0     1  209:r288 l0     0  207:r289 l0     1  206:r290 l0     2
  205:r291 l0     0  203:r292 l0     0  202:r293 l0     1  201:r294 l0     0
  199:r295 l0     0  198:r296 l0     0  197:r297 l0     0  196:r298 l0     0
  195:r299 l0     0  194:r300 l0     0  193:r301 l0     0  192:r302 l0     0
  191:r303 l0     0  190:r304 l0     0  189:r305 l0     0  188:r306 l0     0
  186:r307 l0     0  187:r308 l0     1  185:r309 l0     2  184:r310 l0     0
  183:r311 l0     0  182:r312 l0     0  179:r313 l0     1  175:r314 l0    38
  178:r315 l0     1  174:r316 l0    37  173:r317 l0     1  177:r318 l0     2
  171:r319 l0     4  176:r320 l0     2  170:r321 l0     5  168:r322 l0     0
  167:r323 l0     1  166:r324 l0     0  165:r325 l0     0  163:r326 l0     1
  164:r327 l0     0  162:r328 l0     2  161:r329 l0     0  160:r330 l0     0
  158:r331 l0     1  159:r332 l0     0  157:r333 l0     2  156:r334 l0     0
  154:r335 l0     0  151:r336 l0     1  153:r337 l0     0  150:r338 l0     2
  152:r339 l0     0  149:r340 l0     0  146:r341 l0    38  144:r342 l0     2
  143:r343 l0     1  142:r344 l0     4  141:r345 l0     0  147:r346 l0     5
  133:r347 l0     0  136:r348 l0     2  120:r349 l0    38  119:r350 l0    39
  118:r351 l0     2  117:r352 l0     1  116:r353 l0     4  115:r354 l0     0
  127:r355 l0    37  125:r356 l0     5  124:r357 l0     5  123:r358 l0     5
  122:r359 l0     5  121:r360 l0     5  113:r361 l0     0  114:r362 l0     0
  112:r363 l0     1  107:r364 l0     0  108:r365 l0     0  106:r366 l0     2
   98:r367 l0     0   99:r368 l0     0   97:r369 l0     1   92:r370 l0     0
   93:r371 l0     0   91:r372 l0     2   84:r373 l0     0   82:r374 l0     1
   83:r375 l0     1   81:r376 l0     1   80:r377 l0     1   79:r378 l0     1
   73:r379 l0     5   72:r380 l0     2   71:r381 l0     1   70:r382 l0     4
   69:r383 l0     0   68:r384 l0     0   66:r385 l0     1   67:r386 l0     1
   65:r387 l0     1   64:r388 l0     1   63:r389 l0     1   52:r390 l0    37
   51:r391 l0     2   50:r392 l0     1   54:r393 l0     4   48:r394 l0     5
   53:r395 l0     4   46:r396 l0     0   45:r397 l0     0   42:r398 l0     1
   36:r399 l0    37   41:r400 l0     1   35:r401 l0     2   40:r402 l0     1
   34:r403 l0     1   39:r404 l0     4   32:r405 l0     5   38:r406 l0     4
   37:r407 l0     4   30:r408 l0     0   29:r409 l0     0   27:r410 l0     0
   28:r411 l0     0   24:r412 l0     0   25:r413 l0     0   22:r414 l0     0
   21:r415 l0     1   20:r416 l0     0
+++Costs: overall -127, reg -127, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


int main(int, char**)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 37[r8] 38[r9]
;;  ref usage 	r0={77d,15u} r1={92d,18u} r2={85d,11u} r4={109d,36u} r5={146d,73u} r6={1d,140u} r7={24d,246u} r8={73d} r9={73d} r10={73d} r11={73d} r12={73d} r13={73d} r14={73d} r15={73d} r16={1d,139u} r17={344d,73u} r18={73d} r19={73d} r20={1d,475u,1e} r21={74d} r22={74d} r23={74d} r24={74d} r25={74d} r26={74d} r27={74d} r28={74d} r29={73d} r30={73d} r31={73d} r32={73d} r33={73d} r34={73d} r35={73d} r36={73d} r37={85d,11u} r38={82d,8u} r39={73d} r40={73d} r45={73d} r46={73d} r47={73d} r48={73d} r49={73d} r50={73d} r51={73d} r52={73d} r53={73d} r54={73d} r55={73d} r56={73d} r57={73d} r58={73d} r59={73d} r60={73d} r61={73d} r62={73d} r63={73d} r64={73d} r65={73d} r66={73d} r67={73d} r68={73d} r69={73d} r70={73d} r71={73d} r72={73d} r73={73d} r74={73d} r75={73d} r76={73d} r83={1d,1u} r84={1d,1u} r85={1d,1u} r86={1d,1u,1e} r87={1d,1u} r88={1d,1u} r89={1d,1u} r90={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,1u} r96={1d,1u} r97={1d,1u} r98={1d,1u} r99={1d,1u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,2u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,2u} r136={1d,1u} r137={1d,1u} r138={1d,2u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r294={1d,1u} r295={1d,1u} r296={1d,1u} r297={1d,1u} r298={1d,1u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r302={1d,1u} r303={1d,1u} r304={1d,1u} r305={1d,1u} r306={1d,1u} r307={2d,2u} r308={2d,2u} r309={2d,3u} r310={1d,1u} r311={1d,1u} r312={1d,1u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r316={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d,1u} r320={1d,1u} r321={1d,1u} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r333={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r337={1d,1u} r338={1d,1u} r339={1d,1u} r340={1d,1u} r341={1d,1u} r342={1d,1u} r343={1d,1u} r344={1d,1u} r345={1d,1u} r346={1d,1u} r347={1d,1u} r348={1d} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,1u} r356={1d,1u} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r365={1d,1u} r366={1d,1u} r367={1d,1u} r368={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r373={1d,1u} r374={1d,1u} r375={1d,1u} r376={1d,1u} r377={1d,1u} r378={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r382={1d,1u} r383={1d,1u} r384={1d,1u} r385={1d,1u} r386={1d,1u} r387={1d,1u} r388={1d,1u} r389={1d,1u} r390={1d,1u} r391={1d,1u} r392={1d,1u} r393={1d,1u} r394={1d,1u} r395={1d,1u} r396={1d,1u} r397={1d,1u} r398={1d,1u} r399={1d,1u} r400={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r404={1d,1u} r405={1d,1u} r406={1d,1u} r407={1d,1u} r408={1d,1u} r409={1d,1u} r410={1d,1u} r411={1d,1u} r412={1d,1u} r413={1d,1u} r414={1d,1u} r415={1d,1u} r416={1d,1u} 
;;    total ref usage 7359{5772d,1585u,2e} in 835{762 regular + 73 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 204
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3380 [0xfffffffffffff2cc])) [0 argc+0 S4 A32])
        (reg:SI 5 di [ argc ])) ge2fitman.cpp:31 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di [ argc ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3392 [0xfffffffffffff2c0])) [0 argv+0 S8 A64])
        (reg:DI 4 si [ argv ])) ge2fitman.cpp:31 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 4 si [ argv ])
        (nil)))
(note 4 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 4 8 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.24558+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:31 964 {stack_tls_protect_set_di}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 8 5 9 2 (set (mem/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3320 [0xfffffffffffff308])) [0 maxval+0 S8 A64])
        (const_int 16384 [0x4000])) ge2fitman.cpp:55 89 {*movdi_internal}
     (nil))
(insn 9 8 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3372 [0xfffffffffffff2d4])) [0 fid+0 S4 A32])
        (const_int 0 [0])) ge2fitman.cpp:57 90 {*movsi_internal}
     (nil))
(insn 10 9 11 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
        (const_int 0 [0])) ge2fitman.cpp:58 90 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3368 [0xfffffffffffff2d8])) [0 arg_read+0 S4 A64])
        (const_int 0 [0])) ge2fitman.cpp:59 90 {*movsi_internal}
     (nil))
(insn 12 11 13 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3328 [0xfffffffffffff300])) [0 forced_swap+0 S4 A64])
        (const_int 0 [0])) ge2fitman.cpp:60 90 {*movsi_internal}
     (nil))
(insn 13 12 14 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3324 [0xfffffffffffff304])) [0 forced_swap+4 S4 A32])
        (const_int 0 [0])) ge2fitman.cpp:60 90 {*movsi_internal}
     (nil))
(insn 14 13 15 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3364 [0xfffffffffffff2dc])) [0 s_u_out+0 S4 A32])
        (const_int 0 [0])) ge2fitman.cpp:65 90 {*movsi_internal}
     (nil))
(insn 15 14 16 2 (set (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -3375 [0xfffffffffffff2d1])) [0 swap_bytes+0 S1 A8])
        (const_int 1 [0x1])) ge2fitman.cpp:70 93 {*movqi_internal}
     (nil))
(insn 16 15 17 2 (set (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -3374 [0xfffffffffffff2d2])) [0 verbose+0 S1 A16])
        (const_int 1 [0x1])) ge2fitman.cpp:71 93 {*movqi_internal}
     (nil))
(insn 17 16 18 2 (set (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -3373 [0xfffffffffffff2d3])) [0 overwrite+0 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:72 93 {*movqi_internal}
     (nil))
(insn 18 17 19 2 (set (reg:SF 204)
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0  S4 A32])) ge2fitman.cpp:74 129 {*movsf_internal}
     (nil))
(insn 19 18 20 2 (set (mem/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -3348 [0xfffffffffffff2ec])) [0 temp_float+0 S4 A32])
        (reg:SF 204)) ge2fitman.cpp:74 129 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 204)
        (nil)))
(insn 20 19 21 2 (set (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3248 [0xfffffffffffff350])) [0 in_file+0 S8 A64])
        (const_int 0 [0])) ge2fitman.cpp:77 89 {*movdi_internal}
     (nil))
(insn 21 20 22 2 (set (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3240 [0xfffffffffffff358])) [0 in_file+8 S8 A64])
        (const_int 0 [0])) ge2fitman.cpp:78 89 {*movdi_internal}
     (nil))
(insn 22 21 23 2 (set (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3312 [0xfffffffffffff310])) [0 in_data[0].lo+0 S8 A64])
        (const_int 0 [0])) ge2fitman.cpp:81 89 {*movdi_internal}
     (nil))
(insn 23 22 24 2 (set (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3304 [0xfffffffffffff318])) [0 in_data[1].lo+0 S8 A64])
        (const_int 0 [0])) ge2fitman.cpp:82 89 {*movdi_internal}
     (nil))
(insn 24 23 25 2 (set (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3280 [0xfffffffffffff330])) [0 out_data+0 S8 A64])
        (const_int 0 [0])) ge2fitman.cpp:83 89 {*movdi_internal}
     (nil))
(insn 25 24 26 2 (set (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3272 [0xfffffffffffff338])) [0 out_data+8 S8 A64])
        (const_int 0 [0])) ge2fitman.cpp:84 89 {*movdi_internal}
     (nil))
(insn 26 25 27 2 (set (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3296 [0xfffffffffffff320])) [0 switch_data[0].lo+0 S8 A64])
        (const_int 0 [0])) ge2fitman.cpp:85 89 {*movdi_internal}
     (nil))
(insn 27 26 28 2 (set (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3288 [0xfffffffffffff328])) [0 switch_data[1].lo+0 S8 A64])
        (const_int 0 [0])) ge2fitman.cpp:86 89 {*movdi_internal}
     (nil))
(insn 28 27 29 2 (set (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3264 [0xfffffffffffff340])) [0 scratch_data+0 S8 A64])
        (const_int 0 [0])) ge2fitman.cpp:87 89 {*movdi_internal}
     (nil))
(insn 29 28 30 2 (set (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3256 [0xfffffffffffff348])) [0 scratch_data+8 S8 A64])
        (const_int 0 [0])) ge2fitman.cpp:88 89 {*movdi_internal}
     (nil))
(insn 30 29 31 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3380 [0xfffffffffffff2cc])) [0 argc+0 S4 A32])
            (const_int 1 [0x1]))) ge2fitman.cpp:92 7 {*cmpsi_1}
     (nil))
(jump_insn 31 30 32 2 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) ge2fitman.cpp:92 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 36)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 205
(note 32 31 33 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 3 (parallel [
            (set (reg:DI 205)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:93 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 34 33 35 3 (set (reg:DI 5 di)
        (reg:DI 205)) ge2fitman.cpp:93 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 205)
        (nil)))
(call_insn 35 34 36 3 (call (mem:QI (symbol_ref:DI ("_Z7exit_01PP8_IO_FILE") [flags 0x41]  <function_decl 0x2b084e687400 exit_01>) [0 exit_01 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:93 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;;              3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 83 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221
(code_label 36 35 37 4 2 "" [1 uses])
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 4 (parallel [
            (set (reg:DI 206)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3232 [0xfffffffffffff360])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:97 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 39 38 40 4 (parallel [
            (set (reg:DI 207)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:97 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 40 39 41 4 (parallel [
            (set (reg:DI 208)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -2992 [0xfffffffffffff450])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:97 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 41 40 42 4 (parallel [
            (set (reg:DI 209)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -2832 [0xfffffffffffff4f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:97 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 42 41 43 4 (parallel [
            (set (reg:DI 210)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3184 [0xfffffffffffff390])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:97 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 43 42 44 4 (parallel [
            (set (reg:DI 211)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3120 [0xfffffffffffff3d0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:97 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 44 43 45 4 (set (reg:DI 38 r9)
        (reg:DI 206)) ge2fitman.cpp:97 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 206)
        (nil)))
(insn 45 44 46 4 (set (reg:DI 37 r8)
        (reg:DI 207)) ge2fitman.cpp:97 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 207)
        (nil)))
(insn 46 45 47 4 (set (reg:DI 2 cx)
        (reg:DI 208)) ge2fitman.cpp:97 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 208)
        (nil)))
(insn 47 46 48 4 (set (reg:DI 1 dx)
        (reg:DI 209)) ge2fitman.cpp:97 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 209)
        (nil)))
(insn 48 47 49 4 (set (reg:DI 4 si)
        (reg:DI 210)) ge2fitman.cpp:97 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 210)
        (nil)))
(insn 49 48 50 4 (set (reg:DI 5 di)
        (reg:DI 211)) ge2fitman.cpp:97 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 211)
        (nil)))
(call_insn 50 49 51 4 (call (mem:QI (symbol_ref:DI ("_Z4initP16Data_file_headerP17Data_block_headerP12Procpar_infoP10PreprocessP7IOFilesP13InFile_struct") [flags 0x41]  <function_decl 0x2b084e684d00 init>) [0 init S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:97 642 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 51 50 52 4 (parallel [
            (set (reg:DI 212)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3372 [0xfffffffffffff2d4])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:103 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 52 51 53 4 (set (reg:DI 213)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3392 [0xfffffffffffff2c0])) [0 argv+0 S8 A64])) ge2fitman.cpp:103 89 {*movdi_internal}
     (nil))
(insn 53 52 54 4 (set (reg:SI 214)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3380 [0xfffffffffffff2cc])) [0 argc+0 S4 A32])) ge2fitman.cpp:103 90 {*movsi_internal}
     (nil))
(insn 54 53 55 4 (parallel [
            (set (reg:DI 215)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -2832 [0xfffffffffffff4f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:103 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 55 54 56 4 (parallel [
            (set (reg:DI 216)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:103 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 56 55 57 4 (parallel [
            (set (reg:DI 217)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -2992 [0xfffffffffffff450])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:103 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 57 56 58 4 (parallel [
            (set (reg:DI 218)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3374 [0xfffffffffffff2d2])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:103 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 58 57 59 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg:DI 218)) ge2fitman.cpp:103 65 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 218)
        (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
            (nil))))
(insn 59 58 60 4 (parallel [
            (set (reg:DI 219)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3373 [0xfffffffffffff2d3])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:103 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 60 59 61 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg:DI 219)) ge2fitman.cpp:103 65 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 219)
        (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
            (nil))))
(insn 61 60 62 4 (parallel [
            (set (reg:DI 220)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3328 [0xfffffffffffff300])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:103 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 62 61 63 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg:DI 220)) ge2fitman.cpp:103 65 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 220)
        (expr_list:REG_ARGS_SIZE (const_int 24 [0x18])
            (nil))))
(insn 63 62 64 4 (parallel [
            (set (reg:DI 221)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3368 [0xfffffffffffff2d8])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:103 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 64 63 65 4 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg:DI 221)) ge2fitman.cpp:103 65 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 221)
        (expr_list:REG_ARGS_SIZE (const_int 32 [0x20])
            (nil))))
(insn 65 64 66 4 (set (reg:DI 38 r9)
        (reg:DI 212)) ge2fitman.cpp:103 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 212)
        (nil)))
(insn 66 65 67 4 (set (reg:DI 37 r8)
        (reg:DI 213)) ge2fitman.cpp:103 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 213)
        (nil)))
(insn 67 66 68 4 (set (reg:SI 2 cx)
        (reg:SI 214)) ge2fitman.cpp:103 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 214)
        (nil)))
(insn 68 67 69 4 (set (reg:DI 1 dx)
        (reg:DI 215)) ge2fitman.cpp:103 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 215)
        (nil)))
(insn 69 68 70 4 (set (reg:DI 4 si)
        (reg:DI 216)) ge2fitman.cpp:103 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 216)
        (nil)))
(insn 70 69 71 4 (set (reg:DI 5 di)
        (reg:DI 217)) ge2fitman.cpp:103 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 217)
        (nil)))
(call_insn 71 70 72 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z12command_lineP10PreprocessP7IOFilesP12Procpar_infoiPPcPiS7_S7_PbS8_") [flags 0x41]  <function_decl 0x2b084e65d300 command_line>) [0 command_line S1 A8])
            (const_int 32 [0x20]))) ge2fitman.cpp:103 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:SI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 72 71 73 4 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:103 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 73 72 74 4 (set (reg:SI 83 [ D.24548 ])
        (reg:SI 0 ax)) ge2fitman.cpp:103 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 74 73 75 4 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
        (reg:SI 83 [ D.24548 ])) ge2fitman.cpp:103 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 83 [ D.24548 ])
        (nil)))
(insn 75 74 76 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))) ge2fitman.cpp:104 7 {*cmpsi_1}
     (nil))
(jump_insn 76 75 77 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 83)
            (pc))) ge2fitman.cpp:104 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 83)
;;  succ:       5 (FALLTHRU)
;;              6
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 222
(note 77 76 78 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 78 77 79 5 (parallel [
            (set (reg:DI 222)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:106 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 79 78 80 5 (set (reg:DI 5 di)
        (reg:DI 222)) ge2fitman.cpp:106 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 222)
        (nil)))
(call_insn 80 79 1085 5 (call (mem:QI (symbol_ref:DI ("_Z7exit_05PP8_IO_FILE") [flags 0x41]  <function_decl 0x2b084e687800 exit_05>) [0 exit_05 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:106 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(jump_insn 1085 80 1086 5 (set (pc)
        (label_ref 254)) 636 {jump}
     (nil)
 -> 254)
;;  succ:       40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1086 1085 83)
;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 83 1086 84 6 3 "" [1 uses])
(note 84 83 85 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 85 84 86 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int -2 [0xfffffffffffffffe]))) ge2fitman.cpp:107 7 {*cmpsi_1}
     (nil))
(jump_insn 86 85 87 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 100)
            (pc))) ge2fitman.cpp:107 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 100)
;;  succ:       7 (FALLTHRU)
;;              8
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 84 85 86 87 88 223 224
(note 87 86 88 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 88 87 89 7 (set (reg:SI 84 [ D.24548 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3368 [0xfffffffffffff2d8])) [0 arg_read+0 S4 A64])) ge2fitman.cpp:109 90 {*movsi_internal}
     (nil))
(insn 89 88 90 7 (set (reg:DI 85 [ D.24549 ])
        (sign_extend:DI (reg:SI 84 [ D.24548 ]))) ge2fitman.cpp:109 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 84 [ D.24548 ])
        (nil)))
(insn 90 89 91 7 (parallel [
            (set (reg:DI 86 [ D.24549 ])
                (ashift:DI (reg:DI 85 [ D.24549 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:109 497 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 85 [ D.24549 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 91 90 92 7 (set (reg/f:DI 223)
        (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3392 [0xfffffffffffff2c0])) [0 argv+0 S8 A64])) ge2fitman.cpp:109 89 {*movdi_internal}
     (nil))
(insn 92 91 93 7 (parallel [
            (set (reg/f:DI 87 [ D.24550 ])
                (plus:DI (reg:DI 86 [ D.24549 ])
                    (reg/f:DI 223)))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:109 221 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 223)
        (expr_list:REG_DEAD (reg:DI 86 [ D.24549 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -3392 [0xfffffffffffff2c0])) [0 argv+0 S8 A64])
                        (reg:DI 86 [ D.24549 ]))
                    (nil))))))
(insn 93 92 94 7 (set (reg/f:DI 88 [ D.24551 ])
        (mem/f:DI (reg/f:DI 87 [ D.24550 ]) [0 *_16+0 S8 A64])) ge2fitman.cpp:109 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 87 [ D.24550 ])
        (nil)))
(insn 94 93 95 7 (parallel [
            (set (reg:DI 224)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:109 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 95 94 96 7 (set (reg:DI 4 si)
        (reg/f:DI 88 [ D.24551 ])) ge2fitman.cpp:109 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 88 [ D.24551 ])
        (nil)))
(insn 96 95 97 7 (set (reg:DI 5 di)
        (reg:DI 224)) ge2fitman.cpp:109 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 224)
        (nil)))
(call_insn 97 96 1087 7 (call (mem:QI (symbol_ref:DI ("_Z7exit_04PP8_IO_FILEPc") [flags 0x41]  <function_decl 0x2b084e687700 exit_04>) [0 exit_04 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:109 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(jump_insn 1087 97 1088 7 (set (pc)
        (label_ref 254)) 636 {jump}
     (nil)
 -> 254)
;;  succ:       40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1088 1087 100)
;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 100 1088 101 8 5 "" [1 uses])
(note 101 100 102 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 102 101 103 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int -3 [0xfffffffffffffffd]))) ge2fitman.cpp:110 7 {*cmpsi_1}
     (nil))
(jump_insn 103 102 104 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) ge2fitman.cpp:110 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 110)
;;  succ:       9 (FALLTHRU)
;;              10
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 225
(note 104 103 105 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 105 104 106 9 (parallel [
            (set (reg:DI 225)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:112 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 106 105 107 9 (set (reg:DI 5 di)
        (reg:DI 225)) ge2fitman.cpp:112 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 225)
        (nil)))
(call_insn 107 106 1089 9 (call (mem:QI (symbol_ref:DI ("_Z7exit_11PP8_IO_FILE") [flags 0x41]  <function_decl 0x2b084e687e00 exit_11>) [0 exit_11 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:112 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(jump_insn 1089 107 1090 9 (set (pc)
        (label_ref 254)) 636 {jump}
     (nil)
 -> 254)
;;  succ:       40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1090 1089 110)
;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 110 1090 111 10 6 "" [1 uses])
(note 111 110 112 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 113 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int -4 [0xfffffffffffffffc]))) ge2fitman.cpp:113 7 {*cmpsi_1}
     (nil))
(jump_insn 113 112 114 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 120)
            (pc))) ge2fitman.cpp:113 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 120)
;;  succ:       11 (FALLTHRU)
;;              12
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 226
(note 114 113 115 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 115 114 116 11 (parallel [
            (set (reg:DI 226)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:115 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 116 115 117 11 (set (reg:DI 5 di)
        (reg:DI 226)) ge2fitman.cpp:115 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 226)
        (nil)))
(call_insn 117 116 1091 11 (call (mem:QI (symbol_ref:DI ("_Z7exit_12PP8_IO_FILE") [flags 0x41]  <function_decl 0x2b084e687f00 exit_12>) [0 exit_12 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:115 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(jump_insn 1091 117 1092 11 (set (pc)
        (label_ref 254)) 636 {jump}
     (nil)
 -> 254)
;;  succ:       40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1092 1091 120)
;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 120 1092 121 12 7 "" [1 uses])
(note 121 120 122 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 122 121 123 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int -5 [0xfffffffffffffffb]))) ge2fitman.cpp:116 7 {*cmpsi_1}
     (nil))
(jump_insn 123 122 124 12 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 130)
            (pc))) ge2fitman.cpp:116 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 130)
;;  succ:       13 (FALLTHRU)
;;              14
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 227
(note 124 123 125 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 125 124 126 13 (parallel [
            (set (reg:DI 227)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:118 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 126 125 127 13 (set (reg:DI 5 di)
        (reg:DI 227)) ge2fitman.cpp:118 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 227)
        (nil)))
(call_insn 127 126 1093 13 (call (mem:QI (symbol_ref:DI ("_Z7exit_13PP8_IO_FILE") [flags 0x41]  <function_decl 0x2b084e68c000 exit_13>) [0 exit_13 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:118 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(jump_insn 1093 127 1094 13 (set (pc)
        (label_ref 254)) 636 {jump}
     (nil)
 -> 254)
;;  succ:       40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1094 1093 130)
;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 130 1094 131 14 8 "" [1 uses])
(note 131 130 132 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 132 131 133 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int -6 [0xfffffffffffffffa]))) ge2fitman.cpp:119 7 {*cmpsi_1}
     (nil))
(jump_insn 133 132 134 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 140)
            (pc))) ge2fitman.cpp:119 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 140)
;;  succ:       15 (FALLTHRU)
;;              16
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 228
(note 134 133 135 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 135 134 136 15 (parallel [
            (set (reg:DI 228)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:121 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 136 135 137 15 (set (reg:DI 5 di)
        (reg:DI 228)) ge2fitman.cpp:121 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 228)
        (nil)))
(call_insn 137 136 1095 15 (call (mem:QI (symbol_ref:DI ("_Z7exit_14PP8_IO_FILE") [flags 0x41]  <function_decl 0x2b084e68c100 exit_14>) [0 exit_14 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:121 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(jump_insn 1095 137 1096 15 (set (pc)
        (label_ref 254)) 636 {jump}
     (nil)
 -> 254)
;;  succ:       40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1096 1095 140)
;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 140 1096 141 16 9 "" [1 uses])
(note 141 140 142 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 142 141 143 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int -7 [0xfffffffffffffff9]))) ge2fitman.cpp:122 7 {*cmpsi_1}
     (nil))
(jump_insn 143 142 144 16 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) ge2fitman.cpp:122 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 150)
;;  succ:       17 (FALLTHRU)
;;              18
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 229
(note 144 143 145 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 145 144 146 17 (parallel [
            (set (reg:DI 229)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:124 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 146 145 147 17 (set (reg:DI 5 di)
        (reg:DI 229)) ge2fitman.cpp:124 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 229)
        (nil)))
(call_insn 147 146 1097 17 (call (mem:QI (symbol_ref:DI ("_Z7exit_15PP8_IO_FILE") [flags 0x41]  <function_decl 0x2b084e68c200 exit_15>) [0 exit_15 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:124 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(jump_insn 1097 147 1098 17 (set (pc)
        (label_ref 254)) 636 {jump}
     (nil)
 -> 254)
;;  succ:       40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1098 1097 150)
;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 150 1098 151 18 10 "" [1 uses])
(note 151 150 152 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 152 151 153 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int -8 [0xfffffffffffffff8]))) ge2fitman.cpp:125 7 {*cmpsi_1}
     (nil))
(jump_insn 153 152 154 18 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 160)
            (pc))) ge2fitman.cpp:125 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 160)
;;  succ:       19 (FALLTHRU)
;;              20
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 230
(note 154 153 155 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 155 154 156 19 (parallel [
            (set (reg:DI 230)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:127 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 156 155 157 19 (set (reg:DI 5 di)
        (reg:DI 230)) ge2fitman.cpp:127 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 230)
        (nil)))
(call_insn 157 156 1099 19 (call (mem:QI (symbol_ref:DI ("_Z7exit_19PP8_IO_FILE") [flags 0x41]  <function_decl 0x2b084e68c600 exit_19>) [0 exit_19 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:127 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(jump_insn 1099 157 1100 19 (set (pc)
        (label_ref 254)) 636 {jump}
     (nil)
 -> 254)
;;  succ:       40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1100 1099 160)
;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 160 1100 161 20 11 "" [1 uses])
(note 161 160 162 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 162 161 163 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int -9 [0xfffffffffffffff7]))) ge2fitman.cpp:128 7 {*cmpsi_1}
     (nil))
(jump_insn 163 162 164 20 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 170)
            (pc))) ge2fitman.cpp:128 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 170)
;;  succ:       21 (FALLTHRU)
;;              22
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 21, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20 (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 231
(note 164 163 165 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 165 164 166 21 (parallel [
            (set (reg:DI 231)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:130 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 166 165 167 21 (set (reg:DI 5 di)
        (reg:DI 231)) ge2fitman.cpp:130 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 231)
        (nil)))
(call_insn 167 166 1101 21 (call (mem:QI (symbol_ref:DI ("_Z7exit_16PP8_IO_FILE") [flags 0x41]  <function_decl 0x2b084e68c300 exit_16>) [0 exit_16 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:130 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(jump_insn 1101 167 1102 21 (set (pc)
        (label_ref 254)) 636 {jump}
     (nil)
 -> 254)
;;  succ:       40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1102 1101 170)
;; basic block 22, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 170 1102 171 22 12 "" [1 uses])
(note 171 170 172 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 172 171 173 22 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int -10 [0xfffffffffffffff6]))) ge2fitman.cpp:131 7 {*cmpsi_1}
     (nil))
(jump_insn 173 172 174 22 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 180)
            (pc))) ge2fitman.cpp:131 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 180)
;;  succ:       23 (FALLTHRU)
;;              24
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 23, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 232
(note 174 173 175 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 175 174 176 23 (parallel [
            (set (reg:DI 232)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:133 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 176 175 177 23 (set (reg:DI 5 di)
        (reg:DI 232)) ge2fitman.cpp:133 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 232)
        (nil)))
(call_insn 177 176 1103 23 (call (mem:QI (symbol_ref:DI ("_Z7exit_17PP8_IO_FILE") [flags 0x41]  <function_decl 0x2b084e68c400 exit_17>) [0 exit_17 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:133 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(jump_insn 1103 177 1104 23 (set (pc)
        (label_ref 254)) 636 {jump}
     (nil)
 -> 254)
;;  succ:       40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1104 1103 180)
;; basic block 24, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 180 1104 181 24 13 "" [1 uses])
(note 181 180 182 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 182 181 183 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int -11 [0xfffffffffffffff5]))) ge2fitman.cpp:134 7 {*cmpsi_1}
     (nil))
(jump_insn 183 182 184 24 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 190)
            (pc))) ge2fitman.cpp:134 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 190)
;;  succ:       25 (FALLTHRU)
;;              26
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 25, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 24, next block 26, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       24 (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 233
(note 184 183 185 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 185 184 186 25 (parallel [
            (set (reg:DI 233)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:136 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 186 185 187 25 (set (reg:DI 5 di)
        (reg:DI 233)) ge2fitman.cpp:136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 233)
        (nil)))
(call_insn 187 186 1105 25 (call (mem:QI (symbol_ref:DI ("_Z7exit_18PP8_IO_FILE") [flags 0x41]  <function_decl 0x2b084e68c500 exit_18>) [0 exit_18 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:136 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(jump_insn 1105 187 1106 25 (set (pc)
        (label_ref 254)) 636 {jump}
     (nil)
 -> 254)
;;  succ:       40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1106 1105 190)
;; basic block 26, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 25, next block 27, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       24
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 190 1106 191 26 14 "" [1 uses])
(note 191 190 192 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 192 191 193 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int -12 [0xfffffffffffffff4]))) ge2fitman.cpp:137 7 {*cmpsi_1}
     (nil))
(jump_insn 193 192 194 26 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 200)
            (pc))) ge2fitman.cpp:137 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 200)
;;  succ:       27 (FALLTHRU)
;;              28
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 27, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 26, next block 28, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26 (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 234
(note 194 193 195 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 195 194 196 27 (parallel [
            (set (reg:DI 234)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:139 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 196 195 197 27 (set (reg:DI 5 di)
        (reg:DI 234)) ge2fitman.cpp:139 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 234)
        (nil)))
(call_insn 197 196 1107 27 (call (mem:QI (symbol_ref:DI ("_Z7exit_20PP8_IO_FILE") [flags 0x41]  <function_decl 0x2b084e68c700 exit_20>) [0 exit_20 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:139 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(jump_insn 1107 197 1108 27 (set (pc)
        (label_ref 254)) 636 {jump}
     (nil)
 -> 254)
;;  succ:       40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1108 1107 200)
;; basic block 28, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 27, next block 29, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 200 1108 201 28 15 "" [1 uses])
(note 201 200 202 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 202 201 203 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int -13 [0xfffffffffffffff3]))) ge2fitman.cpp:140 7 {*cmpsi_1}
     (nil))
(jump_insn 203 202 204 28 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 210)
            (pc))) ge2fitman.cpp:140 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 210)
;;  succ:       29 (FALLTHRU)
;;              30
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 29, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 28, next block 30, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28 (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 235
(note 204 203 205 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 205 204 206 29 (parallel [
            (set (reg:DI 235)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:142 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 206 205 207 29 (set (reg:DI 5 di)
        (reg:DI 235)) ge2fitman.cpp:142 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 235)
        (nil)))
(call_insn 207 206 1109 29 (call (mem:QI (symbol_ref:DI ("_Z7exit_22PP8_IO_FILE") [flags 0x41]  <function_decl 0x2b084e68c900 exit_22>) [0 exit_22 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:142 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(jump_insn 1109 207 1110 29 (set (pc)
        (label_ref 254)) 636 {jump}
     (nil)
 -> 254)
;;  succ:       40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1110 1109 210)
;; basic block 30, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 29, next block 31, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 210 1110 211 30 16 "" [1 uses])
(note 211 210 212 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 212 211 213 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int 1 [0x1]))) ge2fitman.cpp:143 7 {*cmpsi_1}
     (nil))
(jump_insn 213 212 214 30 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 218)
            (pc))) ge2fitman.cpp:143 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 218)
;;  succ:       31 (FALLTHRU)
;;              32
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 31, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 30, next block 32, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       30 (FALLTHRU)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 214 213 215 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 215 214 1111 31 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3364 [0xfffffffffffff2dc])) [0 s_u_out+0 S4 A32])
        (const_int 1 [0x1])) ge2fitman.cpp:145 90 {*movsi_internal}
     (nil))
(jump_insn 1111 215 1112 31 (set (pc)
        (label_ref 254)) 636 {jump}
     (nil)
 -> 254)
;;  succ:       40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1112 1111 218)
;; basic block 32, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 31, next block 33, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       30
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 218 1112 219 32 17 "" [1 uses])
(note 219 218 220 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 220 219 221 32 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int 2 [0x2]))) ge2fitman.cpp:146 7 {*cmpsi_1}
     (nil))
(jump_insn 221 220 222 32 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 226)
            (pc))) ge2fitman.cpp:146 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 226)
;;  succ:       33 (FALLTHRU)
;;              34
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 33, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 32, next block 34, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       32 (FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 222 221 223 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 223 222 1113 33 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3364 [0xfffffffffffff2dc])) [0 s_u_out+0 S4 A32])
        (const_int 2 [0x2])) ge2fitman.cpp:148 90 {*movsi_internal}
     (nil))
(jump_insn 1113 223 1114 33 (set (pc)
        (label_ref 254)) 636 {jump}
     (nil)
 -> 254)
;;  succ:       40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1114 1113 226)
;; basic block 34, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 33, next block 35, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       32
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 226 1114 227 34 18 "" [1 uses])
(note 227 226 228 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 228 227 229 34 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int -14 [0xfffffffffffffff2]))) ge2fitman.cpp:149 7 {*cmpsi_1}
     (nil))
(jump_insn 229 228 230 34 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 236)
            (pc))) ge2fitman.cpp:149 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 236)
;;  succ:       35 (FALLTHRU)
;;              36
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 35, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 34, next block 36, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       34 (FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 236
(note 230 229 231 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 231 230 232 35 (parallel [
            (set (reg:DI 236)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:151 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 232 231 233 35 (set (reg:DI 5 di)
        (reg:DI 236)) ge2fitman.cpp:151 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 236)
        (nil)))
(call_insn 233 232 1115 35 (call (mem:QI (symbol_ref:DI ("_Z7exit_25PP8_IO_FILE") [flags 0x41]  <function_decl 0x2b084e68cc00 exit_25>) [0 exit_25 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:151 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(jump_insn 1115 233 1116 35 (set (pc)
        (label_ref 254)) 636 {jump}
     (nil)
 -> 254)
;;  succ:       40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1116 1115 236)
;; basic block 36, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 35, next block 37, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       34
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 236 1116 237 36 19 "" [1 uses])
(note 237 236 238 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 238 237 239 36 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int -15 [0xfffffffffffffff1]))) ge2fitman.cpp:152 7 {*cmpsi_1}
     (nil))
(jump_insn 239 238 240 36 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 246)
            (pc))) ge2fitman.cpp:152 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 246)
;;  succ:       37 (FALLTHRU)
;;              38
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 37, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 36, next block 38, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 (FALLTHRU)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 237
(note 240 239 241 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 241 240 242 37 (parallel [
            (set (reg:DI 237)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:154 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 242 241 243 37 (set (reg:DI 5 di)
        (reg:DI 237)) ge2fitman.cpp:154 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 237)
        (nil)))
(call_insn 243 242 1117 37 (call (mem:QI (symbol_ref:DI ("_Z7exit_26PP8_IO_FILE") [flags 0x41]  <function_decl 0x2b084e68cd00 exit_26>) [0 exit_26 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:154 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(jump_insn 1117 243 1118 37 (set (pc)
        (label_ref 254)) 636 {jump}
     (nil)
 -> 254)
;;  succ:       40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1118 1117 246)
;; basic block 38, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 37, next block 39, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 246 1118 247 38 20 "" [1 uses])
(note 247 246 248 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 248 247 249 38 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int -16 [0xfffffffffffffff0]))) ge2fitman.cpp:155 7 {*cmpsi_1}
     (nil))
(jump_insn 249 248 250 38 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 254)
            (pc))) ge2fitman.cpp:155 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 254)
;;  succ:       39 (FALLTHRU)
;;              40
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 39, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 38, next block 40, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       38 (FALLTHRU)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 238
(note 250 249 251 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 251 250 252 39 (parallel [
            (set (reg:DI 238)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:157 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 252 251 253 39 (set (reg:DI 5 di)
        (reg:DI 238)) ge2fitman.cpp:157 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 238)
        (nil)))
(call_insn 253 252 254 39 (call (mem:QI (symbol_ref:DI ("_Z7exit_27PP8_IO_FILE") [flags 0x41]  <function_decl 0x2b084e68ce00 exit_27>) [0 exit_27 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:157 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       40 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 40, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 39, next block 41, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       39 (FALLTHRU)
;;              5 [100.0%] 
;;              7 [100.0%] 
;;              9 [100.0%] 
;;              11 [100.0%] 
;;              13 [100.0%] 
;;              15 [100.0%] 
;;              17 [100.0%] 
;;              19 [100.0%] 
;;              21 [100.0%] 
;;              23 [100.0%] 
;;              25 [100.0%] 
;;              27 [100.0%] 
;;              29 [100.0%] 
;;              31 [100.0%] 
;;              33 [100.0%] 
;;              35 [100.0%] 
;;              38
;;              37 [100.0%] 
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 89 90 91 92 93 239 240
(code_label 254 253 255 40 4 "" [18 uses])
(note 255 254 256 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 256 255 257 40 (set (reg:SI 89 [ D.24548 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3364 [0xfffffffffffff2dc])) [0 s_u_out+0 S4 A32])) ge2fitman.cpp:161 90 {*movsi_internal}
     (nil))
(insn 257 256 258 40 (set (reg:QI 90 [ D.24552 ])
        (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -3373 [0xfffffffffffff2d3])) [0 overwrite+0 S1 A8])) ge2fitman.cpp:161 93 {*movqi_internal}
     (nil))
(insn 258 257 259 40 (set (reg:SI 91 [ D.24548 ])
        (zero_extend:SI (reg:QI 90 [ D.24552 ]))) ge2fitman.cpp:161 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 90 [ D.24552 ])
        (nil)))
(insn 259 258 260 40 (parallel [
            (set (reg:DI 239)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:161 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 260 259 261 40 (set (reg:SI 1 dx)
        (reg:SI 89 [ D.24548 ])) ge2fitman.cpp:161 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 89 [ D.24548 ])
        (nil)))
(insn 261 260 262 40 (set (reg:SI 4 si)
        (reg:SI 91 [ D.24548 ])) ge2fitman.cpp:161 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 91 [ D.24548 ])
        (nil)))
(insn 262 261 263 40 (set (reg:DI 5 di)
        (reg:DI 239)) ge2fitman.cpp:161 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 239)
        (nil)))
(call_insn 263 262 264 40 (call (mem:QI (symbol_ref:DI ("_Z13check_outfileP7IOFilesbi") [flags 0x41]  <function_decl 0x2b084e684e00 check_outfile>) [0 check_outfile S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:161 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 264 263 265 40 (parallel [
            (set (reg:DI 240)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:164 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 265 264 266 40 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2b084e6f14c0 *.LC1>)) ge2fitman.cpp:164 89 {*movdi_internal}
     (nil))
(insn 266 265 267 40 (set (reg:DI 5 di)
        (reg:DI 240)) ge2fitman.cpp:164 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 240)
        (nil)))
(call_insn 267 266 268 40 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x2b084d2dff00 fopen>) [0 fopen S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:164 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 268 267 269 40 (set (reg/f:DI 92 [ D.24553 ])
        (reg:DI 0 ax)) ge2fitman.cpp:164 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 269 268 270 40 (set (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3248 [0xfffffffffffff350])) [0 in_file+0 S8 A64])
        (reg/f:DI 92 [ D.24553 ])) ge2fitman.cpp:164 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 92 [ D.24553 ])
        (nil)))
(insn 270 269 271 40 (set (reg/f:DI 93 [ D.24553 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3248 [0xfffffffffffff350])) [0 in_file+0 S8 A64])) ge2fitman.cpp:165 89 {*movdi_internal}
     (nil))
(insn 271 270 272 40 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 93 [ D.24553 ])
            (const_int 0 [0]))) ge2fitman.cpp:165 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg/f:DI 93 [ D.24553 ])
        (nil)))
(jump_insn 272 271 273 40 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 279)
            (pc))) ge2fitman.cpp:165 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 279)
;;  succ:       41 (FALLTHRU)
;;              42
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 41, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 40, next block 42, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       40 (FALLTHRU)
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 241 242
(note 273 272 274 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 274 273 275 41 (parallel [
            (set (reg:DI 241)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:166 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 275 274 276 41 (parallel [
            (set (reg:DI 242)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:166 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 276 275 277 41 (set (reg:DI 4 si)
        (reg:DI 241)) ge2fitman.cpp:166 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 241)
        (nil)))
(insn 277 276 278 41 (set (reg:DI 5 di)
        (reg:DI 242)) ge2fitman.cpp:166 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 242)
        (nil)))
(call_insn 278 277 279 41 (call (mem:QI (symbol_ref:DI ("_Z7exit_02PP8_IO_FILEPc") [flags 0x41]  <function_decl 0x2b084e687500 exit_02>) [0 exit_02 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:166 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;  succ:       42 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 42, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 41, next block 43, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       40
;;              41 (FALLTHRU)
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 94 95 96 243
(code_label 279 278 280 42 21 "" [1 uses])
(note 280 279 281 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 281 280 282 42 (set (reg:QI 94 [ D.24552 ])
        (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -3374 [0xfffffffffffff2d2])) [0 verbose+0 S1 A16])) ge2fitman.cpp:170 93 {*movqi_internal}
     (nil))
(insn 282 281 283 42 (set (reg:SI 95 [ D.24548 ])
        (zero_extend:SI (reg:QI 94 [ D.24552 ]))) ge2fitman.cpp:170 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 94 [ D.24552 ])
        (nil)))
(insn 283 282 284 42 (parallel [
            (set (reg:DI 243)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3344 [0xfffffffffffff2f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:170 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 284 283 285 42 (set (reg:SI 4 si)
        (reg:SI 95 [ D.24548 ])) ge2fitman.cpp:170 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 95 [ D.24548 ])
        (nil)))
(insn 285 284 286 42 (set (reg:DI 5 di)
        (reg:DI 243)) ge2fitman.cpp:170 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 243)
        (nil)))
(call_insn 286 285 287 42 (call (mem:QI (symbol_ref:DI ("_Z18endianCheck_systemP12Endian_Checkb") [flags 0x41]  <function_decl 0x2b084e684600 endianCheck_system>) [0 endianCheck_system S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:170 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 287 286 288 42 (set (reg:SI 96 [ D.24548 ])
        (mem/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3328 [0xfffffffffffff300])) [0 forced_swap+0 S4 A64])) ge2fitman.cpp:172 90 {*movsi_internal}
     (nil))
(insn 288 287 289 42 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 96 [ D.24548 ])
            (const_int 1 [0x1]))) ge2fitman.cpp:172 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 96 [ D.24548 ])
        (nil)))
(jump_insn 289 288 290 42 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 302)
            (pc))) ge2fitman.cpp:172 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 302)
;;  succ:       43 (FALLTHRU)
;;              46
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 43, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 42, next block 44, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       42 (FALLTHRU)
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 97
(note 290 289 291 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 291 290 292 43 (set (reg:QI 97 [ D.24552 ])
        (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -3374 [0xfffffffffffff2d2])) [0 verbose+0 S1 A16])) ge2fitman.cpp:174 93 {*movqi_internal}
     (nil))
(insn 292 291 293 43 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 97 [ D.24552 ])
            (const_int 0 [0]))) ge2fitman.cpp:174 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 97 [ D.24552 ])
        (nil)))
(jump_insn 293 292 294 43 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 297)
            (pc))) ge2fitman.cpp:174 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 297)
;;  succ:       44 (FALLTHRU)
;;              45
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 44, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 43, next block 45, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       43 (FALLTHRU)
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(note 294 293 295 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 295 294 296 44 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x2b084e6f1558 *.LC2>)) ge2fitman.cpp:175 89 {*movdi_internal}
     (nil))
(call_insn 296 295 297 44 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b084d0c2900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:175 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       45 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 45, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 44, next block 46, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       43
;;              44 (FALLTHRU)
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 297 296 298 45 23 "" [1 uses])
(note 298 297 299 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 299 298 1119 45 (set (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -3375 [0xfffffffffffff2d1])) [0 swap_bytes+0 S1 A8])
        (const_int 1 [0x1])) ge2fitman.cpp:177 93 {*movqi_internal}
     (nil))
(jump_insn 1119 299 1120 45 (set (pc)
        (label_ref 344)) 636 {jump}
     (nil)
 -> 344)
;;  succ:       52 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1120 1119 302)
;; basic block 46, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 45, next block 47, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       42
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 98
(code_label 302 1120 303 46 22 "" [1 uses])
(note 303 302 304 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 304 303 305 46 (set (reg:SI 98 [ D.24548 ])
        (mem/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3328 [0xfffffffffffff300])) [0 forced_swap+0 S4 A64])) ge2fitman.cpp:178 90 {*movsi_internal}
     (nil))
(insn 305 304 306 46 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 98 [ D.24548 ])
            (const_int 2 [0x2]))) ge2fitman.cpp:178 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 98 [ D.24548 ])
        (nil)))
(jump_insn 306 305 307 46 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 319)
            (pc))) ge2fitman.cpp:178 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 319)
;;  succ:       47 (FALLTHRU)
;;              50
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 47, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 46, next block 48, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       46 (FALLTHRU)
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 99
(note 307 306 308 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 308 307 309 47 (set (reg:QI 99 [ D.24552 ])
        (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -3374 [0xfffffffffffff2d2])) [0 verbose+0 S1 A16])) ge2fitman.cpp:180 93 {*movqi_internal}
     (nil))
(insn 309 308 310 47 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 99 [ D.24552 ])
            (const_int 0 [0]))) ge2fitman.cpp:180 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 99 [ D.24552 ])
        (nil)))
(jump_insn 310 309 311 47 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 314)
            (pc))) ge2fitman.cpp:180 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 314)
;;  succ:       48 (FALLTHRU)
;;              49
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 48, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 47, next block 49, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       47 (FALLTHRU)
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(note 311 310 312 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 312 311 313 48 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x2b084e6f15f0 *.LC3>)) ge2fitman.cpp:181 89 {*movdi_internal}
     (nil))
(call_insn 313 312 314 48 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b084d0c2900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:181 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       49 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 49, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 48, next block 50, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       47
;;              48 (FALLTHRU)
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 314 313 315 49 26 "" [1 uses])
(note 315 314 316 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 316 315 1121 49 (set (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -3375 [0xfffffffffffff2d1])) [0 swap_bytes+0 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:183 93 {*movqi_internal}
     (nil))
(jump_insn 1121 316 1122 49 (set (pc)
        (label_ref 344)) 636 {jump}
     (nil)
 -> 344)
;;  succ:       52 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1122 1121 319)
;; basic block 50, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 49, next block 51, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       46
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 100 101 102 103 244 245 246
(code_label 319 1122 320 50 25 "" [1 uses])
(note 320 319 321 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 321 320 322 50 (set (reg:QI 100 [ D.24552 ])
        (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -3374 [0xfffffffffffff2d2])) [0 verbose+0 S1 A16])) ge2fitman.cpp:187 93 {*movqi_internal}
     (nil))
(insn 322 321 323 50 (set (reg:SI 101 [ D.24548 ])
        (zero_extend:SI (reg:QI 100 [ D.24552 ]))) ge2fitman.cpp:187 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 100 [ D.24552 ])
        (nil)))
(insn 323 322 324 50 (set (reg/f:DI 102 [ D.24553 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3248 [0xfffffffffffff350])) [0 in_file+0 S8 A64])) ge2fitman.cpp:187 89 {*movdi_internal}
     (nil))
(insn 324 323 325 50 (parallel [
            (set (reg:DI 244)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:187 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 325 324 326 50 (parallel [
            (set (reg:DI 245)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3375 [0xfffffffffffff2d1])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:187 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 326 325 327 50 (parallel [
            (set (reg:DI 246)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3344 [0xfffffffffffff2f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:187 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 327 326 328 50 (set (reg:SI 37 r8)
        (reg:SI 101 [ D.24548 ])) ge2fitman.cpp:187 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 101 [ D.24548 ])
        (nil)))
(insn 328 327 329 50 (set (reg:DI 2 cx)
        (reg:DI 244)) ge2fitman.cpp:187 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 244)
        (nil)))
(insn 329 328 330 50 (set (reg:DI 1 dx)
        (reg:DI 245)) ge2fitman.cpp:187 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 245)
        (nil)))
(insn 330 329 331 50 (set (reg:DI 4 si)
        (reg:DI 246)) ge2fitman.cpp:187 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 246)
        (nil)))
(insn 331 330 332 50 (set (reg:DI 5 di)
        (reg/f:DI 102 [ D.24553 ])) ge2fitman.cpp:187 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 102 [ D.24553 ])
        (nil)))
(call_insn 332 331 333 50 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z16endianCheck_fileP8_IO_FILEP12Endian_CheckPbPcb") [flags 0x41]  <function_decl 0x2b084e684700 endianCheck_file>) [0 endianCheck_file S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:187 649 {*call_value}
     (expr_list:REG_DEAD (reg:SI 37 r8)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 333 332 334 50 (set (reg:SI 103 [ D.24548 ])
        (reg:SI 0 ax)) ge2fitman.cpp:187 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 334 333 335 50 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
        (reg:SI 103 [ D.24548 ])) ge2fitman.cpp:187 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 103 [ D.24548 ])
        (nil)))
(insn 335 334 336 50 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int 0 [0]))) ge2fitman.cpp:188 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 336 335 337 50 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 344)
            (pc))) ge2fitman.cpp:188 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (nil))
 -> 344)
;;  succ:       51 (FALLTHRU)
;;              52
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 51, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 50, next block 52, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       50 (FALLTHRU)
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 247 248 249
(note 337 336 338 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 338 337 339 51 (parallel [
            (set (reg:DI 247)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:189 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 339 338 340 51 (parallel [
            (set (reg:DI 248)
                (plus:DI (reg:DI 247)
                    (const_int 1024 [0x400])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:189 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 247)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 340 339 341 51 (parallel [
            (set (reg:DI 249)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:189 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 341 340 342 51 (set (reg:DI 4 si)
        (reg:DI 248)) ge2fitman.cpp:189 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 248)
        (nil)))
(insn 342 341 343 51 (set (reg:DI 5 di)
        (reg:DI 249)) ge2fitman.cpp:189 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 249)
        (nil)))
(call_insn 343 342 344 51 (call (mem:QI (symbol_ref:DI ("_Z7exit_07PP8_IO_FILEPc") [flags 0x41]  <function_decl 0x2b084e687a00 exit_07>) [0 exit_07 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:189 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;  succ:       52 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 52, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 51, next block 53, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       51 (FALLTHRU)
;;              45 [100.0%] 
;;              50
;;              49 [100.0%] 
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 104 105 250 251 252 253 254 255
(code_label 344 343 345 52 24 "" [3 uses])
(note 345 344 346 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(insn 346 345 347 52 (set (reg/f:DI 104 [ D.24553 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3248 [0xfffffffffffff350])) [0 in_file+0 S8 A64])) ge2fitman.cpp:199 89 {*movdi_internal}
     (nil))
(insn 347 346 348 52 (parallel [
            (set (reg:DI 250)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3120 [0xfffffffffffff3d0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:199 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 348 347 349 52 (parallel [
            (set (reg:DI 251)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3232 [0xfffffffffffff360])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:199 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 349 348 350 52 (parallel [
            (set (reg:DI 252)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3375 [0xfffffffffffff2d1])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:199 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 350 349 351 52 (parallel [
            (set (reg:DI 253)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:199 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 351 350 352 52 (parallel [
            (set (reg:DI 254)
                (plus:DI (reg:DI 253)
                    (const_int 1024 [0x400])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:199 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 253)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 352 351 353 52 (parallel [
            (set (reg:DI 255)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -2832 [0xfffffffffffff4f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:199 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 353 352 354 52 (set (reg:DI 38 r9)
        (reg:DI 250)) ge2fitman.cpp:199 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 250)
        (nil)))
(insn 354 353 355 52 (set (reg:DI 37 r8)
        (reg:DI 251)) ge2fitman.cpp:199 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 251)
        (nil)))
(insn 355 354 356 52 (set (reg:DI 2 cx)
        (reg:DI 252)) ge2fitman.cpp:199 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 252)
        (nil)))
(insn 356 355 357 52 (set (reg:DI 1 dx)
        (reg/f:DI 104 [ D.24553 ])) ge2fitman.cpp:199 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 104 [ D.24553 ])
        (nil)))
(insn 357 356 358 52 (set (reg:DI 4 si)
        (reg:DI 254)) ge2fitman.cpp:199 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 254)
        (nil)))
(insn 358 357 359 52 (set (reg:DI 5 di)
        (reg:DI 255)) ge2fitman.cpp:199 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 255)
        (nil)))
(call_insn 359 358 360 52 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z12read_procparP12Procpar_infoPcP8_IO_FILEPbP13InFile_structP16Data_file_header") [flags 0x41]  <function_decl 0x2b084e65d500 read_procpar>) [0 read_procpar S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:199 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 360 359 361 52 (set (reg:SI 105 [ D.24548 ])
        (reg:SI 0 ax)) ge2fitman.cpp:199 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 361 360 362 52 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
        (reg:SI 105 [ D.24548 ])) ge2fitman.cpp:199 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 105 [ D.24548 ])
        (nil)))
(insn 362 361 363 52 (set (mem/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3228 [0xfffffffffffff364])) [0 infile_struct[0].num_unsup_sets+0 S4 A32])
        (const_int 0 [0])) ge2fitman.cpp:203 90 {*movsi_internal}
     (nil))
(insn 363 362 364 52 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int 0 [0]))) ge2fitman.cpp:205 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 364 363 365 52 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 407)
            (pc))) ge2fitman.cpp:205 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (nil))
 -> 407)
;;  succ:       53 (FALLTHRU)
;;              59
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 53, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 52, next block 54, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       52 (FALLTHRU)
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 365 364 366 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 366 365 367 53 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))) ge2fitman.cpp:206 7 {*cmpsi_1}
     (nil))
(jump_insn 367 366 368 53 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 377)
            (pc))) ge2fitman.cpp:206 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 377)
;;  succ:       54 (FALLTHRU)
;;              55
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 54, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 53, next block 55, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       53 (FALLTHRU)
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 256 257 258
(note 368 367 369 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 369 368 370 54 (parallel [
            (set (reg:DI 256)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:208 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 370 369 371 54 (parallel [
            (set (reg:DI 257)
                (plus:DI (reg:DI 256)
                    (const_int 1024 [0x400])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:208 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 256)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 371 370 372 54 (parallel [
            (set (reg:DI 258)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:208 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 372 371 373 54 (set (reg:DI 4 si)
        (reg:DI 257)) ge2fitman.cpp:208 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 257)
        (nil)))
(insn 373 372 374 54 (set (reg:DI 5 di)
        (reg:DI 258)) ge2fitman.cpp:208 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 258)
        (nil)))
(call_insn 374 373 1123 54 (call (mem:QI (symbol_ref:DI ("_Z7exit_07PP8_IO_FILEPc") [flags 0x41]  <function_decl 0x2b084e687a00 exit_07>) [0 exit_07 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:208 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(jump_insn 1123 374 1124 54 (set (pc)
        (label_ref 432)) 636 {jump}
     (nil)
 -> 432)
;;  succ:       63 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1124 1123 377)
;; basic block 55, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 54, next block 56, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       53
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 377 1124 378 55 28 "" [1 uses])
(note 378 377 379 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 379 378 380 55 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int -2 [0xfffffffffffffffe]))) ge2fitman.cpp:209 7 {*cmpsi_1}
     (nil))
(jump_insn 380 379 381 55 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 392)
            (pc))) ge2fitman.cpp:209 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 392)
;;  succ:       56 (FALLTHRU)
;;              57
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 56, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 55, next block 57, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       55 (FALLTHRU)
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 259 260 261 262
(note 381 380 382 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 382 381 383 56 (parallel [
            (set (reg:DI 259)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3232 [0xfffffffffffff360])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:211 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 383 382 384 56 (parallel [
            (set (reg:DI 260)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:211 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 384 383 385 56 (parallel [
            (set (reg:DI 261)
                (plus:DI (reg:DI 260)
                    (const_int 1024 [0x400])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:211 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 260)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 385 384 386 56 (parallel [
            (set (reg:DI 262)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:211 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 386 385 387 56 (set (reg:DI 1 dx)
        (reg:DI 259)) ge2fitman.cpp:211 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 259)
        (nil)))
(insn 387 386 388 56 (set (reg:DI 4 si)
        (reg:DI 261)) ge2fitman.cpp:211 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 261)
        (nil)))
(insn 388 387 389 56 (set (reg:DI 5 di)
        (reg:DI 262)) ge2fitman.cpp:211 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 262)
        (nil)))
(call_insn 389 388 1125 56 (call (mem:QI (symbol_ref:DI ("_Z7exit_09PP8_IO_FILEPcP13InFile_struct") [flags 0x41]  <function_decl 0x2b084e687c00 exit_09>) [0 exit_09 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:211 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(jump_insn 1125 389 1126 56 (set (pc)
        (label_ref 432)) 636 {jump}
     (nil)
 -> 432)
;;  succ:       63 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1126 1125 392)
;; basic block 57, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 56, next block 58, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       55
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 392 1126 393 57 30 "" [1 uses])
(note 393 392 394 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(insn 394 393 395 57 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int -3 [0xfffffffffffffffd]))) ge2fitman.cpp:212 7 {*cmpsi_1}
     (nil))
(jump_insn 395 394 396 57 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 432)
            (pc))) ge2fitman.cpp:212 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 432)
;;  succ:       58 (FALLTHRU)
;;              63
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 58, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 57, next block 59, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       57 (FALLTHRU)
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 263 264 265 266
(note 396 395 397 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(insn 397 396 398 58 (parallel [
            (set (reg:DI 263)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3232 [0xfffffffffffff360])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:214 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 398 397 399 58 (parallel [
            (set (reg:DI 264)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:214 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 399 398 400 58 (parallel [
            (set (reg:DI 265)
                (plus:DI (reg:DI 264)
                    (const_int 1024 [0x400])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:214 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 264)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 400 399 401 58 (parallel [
            (set (reg:DI 266)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:214 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 401 400 402 58 (set (reg:DI 1 dx)
        (reg:DI 263)) ge2fitman.cpp:214 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 263)
        (nil)))
(insn 402 401 403 58 (set (reg:DI 4 si)
        (reg:DI 265)) ge2fitman.cpp:214 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 265)
        (nil)))
(insn 403 402 404 58 (set (reg:DI 5 di)
        (reg:DI 266)) ge2fitman.cpp:214 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 266)
        (nil)))
(call_insn 404 403 1127 58 (call (mem:QI (symbol_ref:DI ("_Z7exit_10PP8_IO_FILEPcP13InFile_struct") [flags 0x41]  <function_decl 0x2b084e687d00 exit_10>) [0 exit_10 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:214 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(jump_insn 1127 404 1128 58 (set (pc)
        (label_ref 432)) 636 {jump}
     (nil)
 -> 432)
;;  succ:       63 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1128 1127 407)
;; basic block 59, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 58, next block 60, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       52
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 106
(code_label 407 1128 408 59 27 "" [1 uses])
(note 408 407 409 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(insn 409 408 410 59 (set (reg:SI 106 [ D.24548 ])
        (mem/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -2948 [0xfffffffffffff47c])) [0 preprocess[0].pre_quecc_points+0 S4 A32])) ge2fitman.cpp:216 90 {*movsi_internal}
     (nil))
(insn 410 409 411 59 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 106 [ D.24548 ])
            (const_int 0 [0]))) ge2fitman.cpp:216 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 106 [ D.24548 ])
        (nil)))
(jump_insn 411 410 412 59 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 421)
            (pc))) ge2fitman.cpp:216 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (nil))
 -> 421)
;;  succ:       61
;;              60 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 60, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 59, next block 61, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       59 (FALLTHRU)
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 107 108 109 267 268 269
(note 412 411 413 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 413 412 414 60 (set (reg:SI 107 [ D.24548 ])
        (mem/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -2948 [0xfffffffffffff47c])) [0 preprocess[0].pre_quecc_points+0 S4 A32])) ge2fitman.cpp:217 90 {*movsi_internal}
     (nil))
(insn 414 413 415 60 (parallel [
            (set (reg:SI 267)
                (lshiftrt:SI (reg:SI 107 [ D.24548 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:217 529 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 415 414 416 60 (parallel [
            (set (reg:SI 268)
                (plus:SI (reg:SI 267)
                    (reg:SI 107 [ D.24548 ])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:217 220 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 267)
        (expr_list:REG_DEAD (reg:SI 107 [ D.24548 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 416 415 417 60 (parallel [
            (set (reg:SI 269)
                (ashiftrt:SI (reg:SI 268)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:217 530 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 268)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 417 416 418 60 (set (reg:SI 108 [ D.24548 ])
        (reg:SI 269)) ge2fitman.cpp:217 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 269)
        (nil)))
(insn 418 417 419 60 (set (reg:SI 109 [ D.24548 ])
        (mem/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -2508 [0xfffffffffffff634])) [0 procpar_info[0].num_points+0 S4 A32])) ge2fitman.cpp:217 90 {*movsi_internal}
     (nil))
(insn 419 418 420 60 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 108 [ D.24548 ])
            (reg:SI 109 [ D.24548 ]))) ge2fitman.cpp:216 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 109 [ D.24548 ])
        (expr_list:REG_DEAD (reg:SI 108 [ D.24548 ])
            (nil))))
(jump_insn 420 419 421 60 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 432)
            (pc))) ge2fitman.cpp:216 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 432)
;;  succ:       61 (FALLTHRU)
;;              63
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 61, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 60, next block 62, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       59
;;              60 (FALLTHRU)
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 110
(code_label 421 420 422 61 31 "" [1 uses])
(note 422 421 423 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(insn 423 422 424 61 (set (reg:SI 110 [ D.24548 ])
        (mem/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -2952 [0xfffffffffffff478])) [0 preprocess[0].pre_quecc+0 S4 A64])) ge2fitman.cpp:218 90 {*movsi_internal}
     (nil))
(insn 424 423 425 61 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 110 [ D.24548 ])
            (const_int 1 [0x1]))) ge2fitman.cpp:217 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 110 [ D.24548 ])
        (nil)))
(jump_insn 425 424 426 61 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 432)
            (pc))) ge2fitman.cpp:217 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 432)
;;  succ:       62 (FALLTHRU)
;;              63
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 62, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 61, next block 63, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       61 (FALLTHRU)
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 111 270
(note 426 425 427 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(insn 427 426 428 62 (set (reg:SI 111 [ D.24548 ])
        (mem/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -2508 [0xfffffffffffff634])) [0 procpar_info[0].num_points+0 S4 A32])) ge2fitman.cpp:220 90 {*movsi_internal}
     (nil))
(insn 428 427 429 62 (parallel [
            (set (reg:DI 270)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:220 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 429 428 430 62 (set (reg:SI 4 si)
        (reg:SI 111 [ D.24548 ])) ge2fitman.cpp:220 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 111 [ D.24548 ])
        (nil)))
(insn 430 429 431 62 (set (reg:DI 5 di)
        (reg:DI 270)) ge2fitman.cpp:220 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 270)
        (nil)))
(call_insn 431 430 432 62 (call (mem:QI (symbol_ref:DI ("_Z7exit_24PP8_IO_FILEi") [flags 0x41]  <function_decl 0x2b084e68cb00 exit_24>) [0 exit_24 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:220 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
;;  succ:       63 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 63, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 62, next block 64, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       54 [100.0%] 
;;              60
;;              61
;;              62 (FALLTHRU)
;;              57
;;              56 [100.0%] 
;;              58 [100.0%] 
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 112 271 272 273
(code_label 432 431 433 63 29 "" [6 uses])
(note 433 432 434 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(insn 434 433 435 63 (parallel [
            (set (reg:DI 271)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:224 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 435 434 436 63 (parallel [
            (set (reg:DI 272)
                (plus:DI (reg:DI 271)
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:224 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 271)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 436 435 437 63 (parallel [
            (set (reg:DI 273)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:224 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 437 436 438 63 (set (reg:DI 4 si)
        (reg:DI 272)) ge2fitman.cpp:224 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 272)
        (nil)))
(insn 438 437 439 63 (set (reg:DI 5 di)
        (reg:DI 273)) ge2fitman.cpp:224 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 273)
        (nil)))
(call_insn/i 439 438 440 63 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x2b084d0b5300 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:224 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 440 439 441 63 (set (reg:SI 112 [ D.24548 ])
        (reg:SI 0 ax)) ge2fitman.cpp:224 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 441 440 442 63 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 112 [ D.24548 ])
            (const_int 0 [0]))) ge2fitman.cpp:224 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 112 [ D.24548 ])
        (nil)))
(jump_insn 442 441 443 63 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 515)
            (pc))) ge2fitman.cpp:224 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 515)
;;  succ:       64 (FALLTHRU)
;;              73
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 64, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 63, next block 65, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       63 (FALLTHRU)
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 113 274 275
(note 443 442 444 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(insn 444 443 445 64 (parallel [
            (set (reg:DI 274)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:225 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 445 444 446 64 (parallel [
            (set (reg:DI 275)
                (plus:DI (reg:DI 274)
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:225 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 274)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 446 445 447 64 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2b084e6f1688 *.LC4>)) ge2fitman.cpp:225 89 {*movdi_internal}
     (nil))
(insn 447 446 448 64 (set (reg:DI 5 di)
        (reg:DI 275)) ge2fitman.cpp:225 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 275)
        (nil)))
(call_insn/i 448 447 449 64 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x2b084d0b5300 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:225 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 449 448 450 64 (set (reg:SI 113 [ D.24548 ])
        (reg:SI 0 ax)) ge2fitman.cpp:225 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 450 449 451 64 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 113 [ D.24548 ])
            (const_int 0 [0]))) ge2fitman.cpp:224 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 113 [ D.24548 ])
        (nil)))
(jump_insn 451 450 452 64 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 515)
            (pc))) ge2fitman.cpp:224 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 515)
;;  succ:       65 (FALLTHRU)
;;              73
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 65, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 64, next block 66, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       64 (FALLTHRU)
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 114 115 276 277
(note 452 451 453 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(insn 453 452 454 65 (parallel [
            (set (reg:DI 276)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:227 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 454 453 455 65 (parallel [
            (set (reg:DI 277)
                (plus:DI (reg:DI 276)
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:227 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 276)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 455 454 456 65 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2b084e6f14c0 *.LC1>)) ge2fitman.cpp:227 89 {*movdi_internal}
     (nil))
(insn 456 455 457 65 (set (reg:DI 5 di)
        (reg:DI 277)) ge2fitman.cpp:227 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 277)
        (nil)))
(call_insn 457 456 458 65 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x2b084d2dff00 fopen>) [0 fopen S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:227 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 458 457 459 65 (set (reg/f:DI 114 [ D.24553 ])
        (reg:DI 0 ax)) ge2fitman.cpp:227 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 459 458 460 65 (set (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3240 [0xfffffffffffff358])) [0 in_file+8 S8 A64])
        (reg/f:DI 114 [ D.24553 ])) ge2fitman.cpp:227 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 114 [ D.24553 ])
        (nil)))
(insn 460 459 461 65 (set (reg/f:DI 115 [ D.24553 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3240 [0xfffffffffffff358])) [0 in_file+8 S8 A64])) ge2fitman.cpp:228 89 {*movdi_internal}
     (nil))
(insn 461 460 462 65 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 115 [ D.24553 ])
            (const_int 0 [0]))) ge2fitman.cpp:228 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg/f:DI 115 [ D.24553 ])
        (nil)))
(jump_insn 462 461 463 65 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 470)
            (pc))) ge2fitman.cpp:228 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 470)
;;  succ:       66 (FALLTHRU)
;;              67
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 66, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 65, next block 67, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       65 (FALLTHRU)
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 278 279 280
(note 463 462 464 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(insn 464 463 465 66 (parallel [
            (set (reg:DI 278)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:229 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 465 464 466 66 (parallel [
            (set (reg:DI 279)
                (plus:DI (reg:DI 278)
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:229 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 278)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 466 465 467 66 (parallel [
            (set (reg:DI 280)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:229 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 467 466 468 66 (set (reg:DI 4 si)
        (reg:DI 279)) ge2fitman.cpp:229 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 279)
        (nil)))
(insn 468 467 469 66 (set (reg:DI 5 di)
        (reg:DI 280)) ge2fitman.cpp:229 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 280)
        (nil)))
(call_insn 469 468 470 66 (call (mem:QI (symbol_ref:DI ("_Z7exit_02PP8_IO_FILEPc") [flags 0x41]  <function_decl 0x2b084e687500 exit_02>) [0 exit_02 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:229 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;  succ:       67 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 67, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 66, next block 68, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       65
;;              66 (FALLTHRU)
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 116
(code_label 470 469 471 67 33 "" [1 uses])
(note 471 470 472 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 472 471 473 67 (set (reg:SI 116 [ D.24548 ])
        (mem/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3324 [0xfffffffffffff304])) [0 forced_swap+4 S4 A32])) ge2fitman.cpp:231 90 {*movsi_internal}
     (nil))
(insn 473 472 474 67 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 116 [ D.24548 ])
            (const_int 1 [0x1]))) ge2fitman.cpp:231 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 116 [ D.24548 ])
        (nil)))
(jump_insn 474 473 475 67 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 479)
            (pc))) ge2fitman.cpp:231 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 479)
;;  succ:       68 (FALLTHRU)
;;              69
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 68, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 67, next block 69, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       67 (FALLTHRU)
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 475 474 476 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 476 475 1129 68 (set (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -3375 [0xfffffffffffff2d1])) [0 swap_bytes+0 S1 A8])
        (const_int 1 [0x1])) ge2fitman.cpp:233 93 {*movqi_internal}
     (nil))
(jump_insn 1129 476 1130 68 (set (pc)
        (label_ref 515)) 636 {jump}
     (nil)
 -> 515)
;;  succ:       73 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1130 1129 479)
;; basic block 69, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 68, next block 70, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       67
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 117
(code_label 479 1130 480 69 34 "" [1 uses])
(note 480 479 481 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 481 480 482 69 (set (reg:SI 117 [ D.24548 ])
        (mem/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3324 [0xfffffffffffff304])) [0 forced_swap+4 S4 A32])) ge2fitman.cpp:234 90 {*movsi_internal}
     (nil))
(insn 482 481 483 69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 117 [ D.24548 ])
            (const_int 2 [0x2]))) ge2fitman.cpp:234 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 117 [ D.24548 ])
        (nil)))
(jump_insn 483 482 484 69 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 488)
            (pc))) ge2fitman.cpp:234 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 488)
;;  succ:       70 (FALLTHRU)
;;              71
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 70, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 69, next block 71, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       69 (FALLTHRU)
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 484 483 485 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(insn 485 484 1131 70 (set (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -3375 [0xfffffffffffff2d1])) [0 swap_bytes+0 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:236 93 {*movqi_internal}
     (nil))
(jump_insn 1131 485 1132 70 (set (pc)
        (label_ref 515)) 636 {jump}
     (nil)
 -> 515)
;;  succ:       73 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1132 1131 488)
;; basic block 71, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 70, next block 72, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       69
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 118 119 120 121 122 281 282 283 284 285
(code_label 488 1132 489 71 35 "" [1 uses])
(note 489 488 490 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 490 489 491 71 (set (reg:QI 118 [ D.24552 ])
        (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -3374 [0xfffffffffffff2d2])) [0 verbose+0 S1 A16])) ge2fitman.cpp:240 93 {*movqi_internal}
     (nil))
(insn 491 490 492 71 (set (reg:SI 119 [ D.24548 ])
        (zero_extend:SI (reg:QI 118 [ D.24552 ]))) ge2fitman.cpp:240 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 118 [ D.24552 ])
        (nil)))
(insn 492 491 493 71 (set (reg/f:DI 120 [ D.24553 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3240 [0xfffffffffffff358])) [0 in_file+8 S8 A64])) ge2fitman.cpp:240 89 {*movdi_internal}
     (nil))
(insn 493 492 494 71 (parallel [
            (set (reg:DI 281)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:240 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 494 493 495 71 (parallel [
            (set (reg:DI 282)
                (plus:DI (reg:DI 281)
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:240 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 281)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 495 494 496 71 (parallel [
            (set (reg:DI 283)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3375 [0xfffffffffffff2d1])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:240 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 496 495 497 71 (parallel [
            (set (reg:DI 284)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3344 [0xfffffffffffff2f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:240 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 497 496 498 71 (set (reg:SI 37 r8)
        (reg:SI 119 [ D.24548 ])) ge2fitman.cpp:240 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 119 [ D.24548 ])
        (nil)))
(insn 498 497 499 71 (set (reg:DI 2 cx)
        (reg:DI 282)) ge2fitman.cpp:240 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 282)
        (nil)))
(insn 499 498 500 71 (set (reg:DI 1 dx)
        (reg:DI 283)) ge2fitman.cpp:240 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 283)
        (nil)))
(insn 500 499 501 71 (set (reg:DI 4 si)
        (reg:DI 284)) ge2fitman.cpp:240 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 284)
        (nil)))
(insn 501 500 502 71 (set (reg:DI 5 di)
        (reg/f:DI 120 [ D.24553 ])) ge2fitman.cpp:240 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 120 [ D.24553 ])
        (nil)))
(call_insn 502 501 503 71 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z16endianCheck_fileP8_IO_FILEP12Endian_CheckPbPcb") [flags 0x41]  <function_decl 0x2b084e684700 endianCheck_file>) [0 endianCheck_file S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:240 649 {*call_value}
     (expr_list:REG_DEAD (reg:SI 37 r8)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 503 502 504 71 (set (reg:SI 121 [ D.24548 ])
        (reg:SI 0 ax)) ge2fitman.cpp:240 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 504 503 505 71 (parallel [
            (set (reg:SI 285)
                (lshiftrt:SI (reg:SI 121 [ D.24548 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:239 529 {*lshrsi3_1}
     (expr_list:REG_DEAD (reg:SI 121 [ D.24548 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 505 504 506 71 (set (reg:QI 122 [ D.24552 ])
        (subreg:QI (reg:SI 285) 0)) ge2fitman.cpp:239 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:SI 285)
        (nil)))
(insn 506 505 507 71 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 122 [ D.24552 ])
            (const_int 0 [0]))) ge2fitman.cpp:239 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 122 [ D.24552 ])
        (nil)))
(jump_insn 507 506 508 71 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 515)
            (pc))) ge2fitman.cpp:239 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 515)
;;  succ:       72 (FALLTHRU)
;;              73
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 72, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 71, next block 73, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       71 (FALLTHRU)
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 286 287 288
(note 508 507 509 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 509 508 510 72 (parallel [
            (set (reg:DI 286)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:241 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 510 509 511 72 (parallel [
            (set (reg:DI 287)
                (plus:DI (reg:DI 286)
                    (const_int 1280 [0x500])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:241 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 286)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 511 510 512 72 (parallel [
            (set (reg:DI 288)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:241 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 512 511 513 72 (set (reg:DI 4 si)
        (reg:DI 287)) ge2fitman.cpp:241 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 287)
        (nil)))
(insn 513 512 514 72 (set (reg:DI 5 di)
        (reg:DI 288)) ge2fitman.cpp:241 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 288)
        (nil)))
(call_insn 514 513 515 72 (call (mem:QI (symbol_ref:DI ("_Z7exit_07PP8_IO_FILEPc") [flags 0x41]  <function_decl 0x2b084e687a00 exit_07>) [0 exit_07 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:241 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;  succ:       73 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 73, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 72, next block 74, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       63
;;              64
;;              68 [100.0%] 
;;              71
;;              72 (FALLTHRU)
;;              70 [100.0%] 
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 123
(code_label 515 514 516 73 32 "" [5 uses])
(note 516 515 517 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(insn 517 516 518 73 (set (reg:QI 123 [ D.24552 ])
        (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -3374 [0xfffffffffffff2d2])) [0 verbose+0 S1 A16])) ge2fitman.cpp:247 93 {*movqi_internal}
     (nil))
(insn 518 517 519 73 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 123 [ D.24552 ])
            (const_int 0 [0]))) ge2fitman.cpp:247 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 123 [ D.24552 ])
        (nil)))
(jump_insn 519 518 520 73 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 530)
            (pc))) ge2fitman.cpp:247 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 530)
;;  succ:       74 (FALLTHRU)
;;              75
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 74, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 73, next block 75, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       73 (FALLTHRU)
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 289 290 291
(note 520 519 521 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(insn 521 520 522 74 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC5") [flags 0x2]  <var_decl 0x2b084e6f1720 *.LC5>)) ge2fitman.cpp:251 89 {*movdi_internal}
     (nil))
(call_insn 522 521 523 74 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b084d0c2900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:251 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 523 522 524 74 (parallel [
            (set (reg:DI 289)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3120 [0xfffffffffffff3d0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:252 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 524 523 525 74 (parallel [
            (set (reg:DI 290)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3232 [0xfffffffffffff360])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:252 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 525 524 526 74 (parallel [
            (set (reg:DI 291)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -2832 [0xfffffffffffff4f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:252 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 526 525 527 74 (set (reg:DI 1 dx)
        (reg:DI 289)) ge2fitman.cpp:252 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 289)
        (nil)))
(insn 527 526 528 74 (set (reg:DI 4 si)
        (reg:DI 290)) ge2fitman.cpp:252 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 290)
        (nil)))
(insn 528 527 529 74 (set (reg:DI 5 di)
        (reg:DI 291)) ge2fitman.cpp:252 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 291)
        (nil)))
(call_insn 529 528 530 74 (call (mem:QI (symbol_ref:DI ("_Z12infile_statsP12Procpar_infoP13InFile_structP16Data_file_header") [flags 0x41]  <function_decl 0x2b084e684f00 infile_stats>) [0 infile_stats S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:252 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       75 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 75, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 74, next block 76, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       73
;;              74 (FALLTHRU)
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 124
(code_label 530 529 531 75 36 "" [1 uses])
(note 531 530 532 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 532 531 533 75 (set (reg:SI 124 [ D.24548 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3372 [0xfffffffffffff2d4])) [0 fid+0 S4 A32])) ge2fitman.cpp:259 90 {*movsi_internal}
     (nil))
(insn 533 532 534 75 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 124 [ D.24548 ])
            (const_int 1 [0x1]))) ge2fitman.cpp:259 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 124 [ D.24548 ])
        (nil)))
(jump_insn 534 533 535 75 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 586)
            (pc))) ge2fitman.cpp:259 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 586)
;;  succ:       76 (FALLTHRU)
;;              78
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 76, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 75, next block 77, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       75 (FALLTHRU)
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 125 292 293 294
(note 535 534 536 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(insn 536 535 537 76 (parallel [
            (set (reg:DI 292)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:260 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 537 536 538 76 (parallel [
            (set (reg:DI 293)
                (plus:DI (reg:DI 292)
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:260 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 292)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 538 537 539 76 (parallel [
            (set (reg:DI 294)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:260 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 539 538 540 76 (set (reg:DI 4 si)
        (reg:DI 293)) ge2fitman.cpp:260 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 293)
        (nil)))
(insn 540 539 541 76 (set (reg:DI 5 di)
        (reg:DI 294)) ge2fitman.cpp:260 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 294)
        (nil)))
(call_insn/i 541 540 542 76 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x2b084d0b5300 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:260 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 542 541 543 76 (set (reg:SI 125 [ D.24548 ])
        (reg:SI 0 ax)) ge2fitman.cpp:260 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 543 542 544 76 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 125 [ D.24548 ])
            (const_int 0 [0]))) ge2fitman.cpp:260 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 125 [ D.24548 ])
        (nil)))
(jump_insn 544 543 545 76 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 671)
            (pc))) ge2fitman.cpp:260 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 671)
;;  succ:       77 (FALLTHRU)
;;              87
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 77, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 76, next block 78, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       76 (FALLTHRU)
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 126 127 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312
(note 545 544 546 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(insn 546 545 547 77 (set (reg:DI 295)
        (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3120 [0xfffffffffffff3d0])) [0 main_header+0 S8 A64])) ge2fitman.cpp:262 89 {*movdi_internal}
     (nil))
(insn 547 546 548 77 (set (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3056 [0xfffffffffffff410])) [0 main_header+64 S8 A64])
        (reg:DI 295)) ge2fitman.cpp:262 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 295)
        (nil)))
(insn 548 547 549 77 (set (reg:DI 296)
        (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3112 [0xfffffffffffff3d8])) [0 main_header+8 S8 A64])) ge2fitman.cpp:262 89 {*movdi_internal}
     (nil))
(insn 549 548 550 77 (set (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3048 [0xfffffffffffff418])) [0 main_header+72 S8 A64])
        (reg:DI 296)) ge2fitman.cpp:262 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 296)
        (nil)))
(insn 550 549 551 77 (set (reg:DI 297)
        (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3104 [0xfffffffffffff3e0])) [0 main_header+16 S8 A64])) ge2fitman.cpp:262 89 {*movdi_internal}
     (nil))
(insn 551 550 552 77 (set (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3040 [0xfffffffffffff420])) [0 main_header+80 S8 A64])
        (reg:DI 297)) ge2fitman.cpp:262 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 297)
        (nil)))
(insn 552 551 553 77 (set (reg:DI 298)
        (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3096 [0xfffffffffffff3e8])) [0 main_header+24 S8 A64])) ge2fitman.cpp:262 89 {*movdi_internal}
     (nil))
(insn 553 552 554 77 (set (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3032 [0xfffffffffffff428])) [0 main_header+88 S8 A64])
        (reg:DI 298)) ge2fitman.cpp:262 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 298)
        (nil)))
(insn 554 553 555 77 (set (reg:DI 299)
        (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3088 [0xfffffffffffff3f0])) [0 main_header+32 S8 A64])) ge2fitman.cpp:262 89 {*movdi_internal}
     (nil))
(insn 555 554 556 77 (set (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3024 [0xfffffffffffff430])) [0 main_header+96 S8 A64])
        (reg:DI 299)) ge2fitman.cpp:262 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 299)
        (nil)))
(insn 556 555 557 77 (set (reg:DI 300)
        (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3080 [0xfffffffffffff3f8])) [0 main_header+40 S8 A64])) ge2fitman.cpp:262 89 {*movdi_internal}
     (nil))
(insn 557 556 558 77 (set (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3016 [0xfffffffffffff438])) [0 main_header+104 S8 A64])
        (reg:DI 300)) ge2fitman.cpp:262 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 300)
        (nil)))
(insn 558 557 559 77 (set (reg:DI 301)
        (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3072 [0xfffffffffffff400])) [0 main_header+48 S8 A64])) ge2fitman.cpp:262 89 {*movdi_internal}
     (nil))
(insn 559 558 560 77 (set (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3008 [0xfffffffffffff440])) [0 main_header+112 S8 A64])
        (reg:DI 301)) ge2fitman.cpp:262 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 301)
        (nil)))
(insn 560 559 561 77 (set (reg:DI 302)
        (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3064 [0xfffffffffffff408])) [0 main_header+56 S8 A64])) ge2fitman.cpp:262 89 {*movdi_internal}
     (nil))
(insn 561 560 562 77 (set (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3000 [0xfffffffffffff448])) [0 main_header+120 S8 A64])
        (reg:DI 302)) ge2fitman.cpp:262 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 302)
        (nil)))
(insn 562 561 563 77 (set (reg:DI 303)
        (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3184 [0xfffffffffffff390])) [0 block_header+0 S8 A64])) ge2fitman.cpp:263 89 {*movdi_internal}
     (nil))
(insn 563 562 564 77 (set (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3152 [0xfffffffffffff3b0])) [0 block_header+32 S8 A64])
        (reg:DI 303)) ge2fitman.cpp:263 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 303)
        (nil)))
(insn 564 563 565 77 (set (reg:DI 304)
        (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3176 [0xfffffffffffff398])) [0 block_header+8 S8 A64])) ge2fitman.cpp:263 89 {*movdi_internal}
     (nil))
(insn 565 564 566 77 (set (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3144 [0xfffffffffffff3b8])) [0 block_header+40 S8 A64])
        (reg:DI 304)) ge2fitman.cpp:263 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 304)
        (nil)))
(insn 566 565 567 77 (set (reg:DI 305)
        (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3168 [0xfffffffffffff3a0])) [0 block_header+16 S8 A64])) ge2fitman.cpp:263 89 {*movdi_internal}
     (nil))
(insn 567 566 568 77 (set (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3136 [0xfffffffffffff3c0])) [0 block_header+48 S8 A64])
        (reg:DI 305)) ge2fitman.cpp:263 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 305)
        (nil)))
(insn 568 567 569 77 (set (reg:DI 306)
        (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3160 [0xfffffffffffff3a8])) [0 block_header+24 S8 A64])) ge2fitman.cpp:263 89 {*movdi_internal}
     (nil))
(insn 569 568 570 77 (set (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3128 [0xfffffffffffff3c8])) [0 block_header+56 S8 A64])
        (reg:DI 306)) ge2fitman.cpp:263 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 306)
        (nil)))
(insn 570 569 571 77 (parallel [
            (set (reg/f:DI 307)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -2320 [0xfffffffffffff6f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:264 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 571 570 572 77 (parallel [
            (set (reg/f:DI 308)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -2832 [0xfffffffffffff4f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:264 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 572 571 573 77 (set (reg:DI 309)
        (const_int 64 [0x40])) ge2fitman.cpp:264 89 {*movdi_internal}
     (nil))
(insn 573 572 574 77 (parallel [
            (set (reg:DI 309)
                (const_int 0 [0]))
            (set (reg/f:DI 307)
                (plus:DI (ashift:DI (reg:DI 309)
                        (const_int 3 [0x3]))
                    (reg/f:DI 307)))
            (set (reg/f:DI 308)
                (plus:DI (ashift:DI (reg:DI 309)
                        (const_int 3 [0x3]))
                    (reg/f:DI 308)))
            (set (mem/j/c:BLK (reg/f:DI 307) [0 procpar_info+512 S512 A64])
                (mem/j/c:BLK (reg/f:DI 308) [0 procpar_info+0 S512 A64]))
            (use (reg:DI 309))
        ]) ge2fitman.cpp:264 899 {*rep_movdi_rex64}
     (expr_list:REG_UNUSED (reg:DI 309)
        (expr_list:REG_UNUSED (reg/f:DI 308)
            (expr_list:REG_UNUSED (reg/f:DI 307)
                (nil)))))
(insn 574 573 575 77 (set (reg:DI 310)
        (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3232 [0xfffffffffffff360])) [0 infile_struct+0 S8 A64])) ge2fitman.cpp:295 89 {*movdi_internal}
     (nil))
(insn 575 574 576 77 (set (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3212 [0xfffffffffffff374])) [0 infile_struct+20 S8 A32])
        (reg:DI 310)) ge2fitman.cpp:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 310)
        (nil)))
(insn 576 575 577 77 (set (reg:DI 311)
        (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3224 [0xfffffffffffff368])) [0 infile_struct+8 S8 A64])) ge2fitman.cpp:295 89 {*movdi_internal}
     (nil))
(insn 577 576 578 77 (set (mem/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3204 [0xfffffffffffff37c])) [0 infile_struct+28 S8 A32])
        (reg:DI 311)) ge2fitman.cpp:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 311)
        (nil)))
(insn 578 577 579 77 (set (reg:SI 312)
        (mem/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3216 [0xfffffffffffff370])) [0 infile_struct+16 S4 A64])) ge2fitman.cpp:295 90 {*movsi_internal}
     (nil))
(insn 579 578 580 77 (set (mem/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3196 [0xfffffffffffff384])) [0 infile_struct+36 S4 A32])
        (reg:SI 312)) ge2fitman.cpp:295 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 312)
        (nil)))
(insn 580 579 581 77 (set (reg:SI 126 [ D.24548 ])
        (mem/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3328 [0xfffffffffffff300])) [0 forced_swap+0 S4 A64])) ge2fitman.cpp:296 90 {*movsi_internal}
     (nil))
(insn 581 580 582 77 (set (mem/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3324 [0xfffffffffffff304])) [0 forced_swap+4 S4 A32])
        (reg:SI 126 [ D.24548 ])) ge2fitman.cpp:296 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 126 [ D.24548 ])
        (nil)))
(insn 582 581 583 77 (set (reg/f:DI 127 [ D.24553 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3248 [0xfffffffffffff350])) [0 in_file+0 S8 A64])) ge2fitman.cpp:297 89 {*movdi_internal}
     (nil))
(insn 583 582 1133 77 (set (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3240 [0xfffffffffffff358])) [0 in_file+8 S8 A64])
        (reg/f:DI 127 [ D.24553 ])) ge2fitman.cpp:297 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 127 [ D.24553 ])
        (nil)))
(jump_insn 1133 583 1134 77 (set (pc)
        (label_ref 671)) 636 {jump}
     (nil)
 -> 671)
;;  succ:       87 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1134 1133 586)
;; basic block 78, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 77, next block 79, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       75
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 128 129 313 314 315 316 317 318 319 320 321
(code_label 586 1134 587 78 37 "" [1 uses])
(note 587 586 588 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(insn 588 587 589 78 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x2b084e6f17b8 *.LC6>)) ge2fitman.cpp:303 89 {*movdi_internal}
     (nil))
(call_insn 589 588 590 78 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b084d0c2900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:303 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 590 589 591 78 (set (reg/f:DI 128 [ D.24553 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3240 [0xfffffffffffff358])) [0 in_file+8 S8 A64])) ge2fitman.cpp:307 89 {*movdi_internal}
     (nil))
(insn 591 590 592 78 (parallel [
            (set (reg:DI 313)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3120 [0xfffffffffffff3d0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:307 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 592 591 593 78 (parallel [
            (set (reg:DI 314)
                (plus:DI (reg:DI 313)
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:307 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 313)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 593 592 594 78 (parallel [
            (set (reg:DI 315)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3232 [0xfffffffffffff360])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:307 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 594 593 595 78 (parallel [
            (set (reg:DI 316)
                (plus:DI (reg:DI 315)
                    (const_int 20 [0x14])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:307 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 315)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 595 594 596 78 (parallel [
            (set (reg:DI 317)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3375 [0xfffffffffffff2d1])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:307 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 596 595 597 78 (parallel [
            (set (reg:DI 318)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:307 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 597 596 598 78 (parallel [
            (set (reg:DI 319)
                (plus:DI (reg:DI 318)
                    (const_int 1280 [0x500])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:307 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 318)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 598 597 599 78 (parallel [
            (set (reg:DI 320)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -2832 [0xfffffffffffff4f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:307 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 599 598 600 78 (parallel [
            (set (reg:DI 321)
                (plus:DI (reg:DI 320)
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:307 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 320)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 600 599 601 78 (set (reg:DI 38 r9)
        (reg:DI 314)) ge2fitman.cpp:307 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 314)
        (nil)))
(insn 601 600 602 78 (set (reg:DI 37 r8)
        (reg:DI 316)) ge2fitman.cpp:307 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 316)
        (nil)))
(insn 602 601 603 78 (set (reg:DI 2 cx)
        (reg:DI 317)) ge2fitman.cpp:307 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 317)
        (nil)))
(insn 603 602 604 78 (set (reg:DI 1 dx)
        (reg/f:DI 128 [ D.24553 ])) ge2fitman.cpp:307 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 128 [ D.24553 ])
        (nil)))
(insn 604 603 605 78 (set (reg:DI 4 si)
        (reg:DI 319)) ge2fitman.cpp:307 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 319)
        (nil)))
(insn 605 604 606 78 (set (reg:DI 5 di)
        (reg:DI 321)) ge2fitman.cpp:307 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 321)
        (nil)))
(call_insn 606 605 607 78 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z12read_procparP12Procpar_infoPcP8_IO_FILEPbP13InFile_structP16Data_file_header") [flags 0x41]  <function_decl 0x2b084e65d500 read_procpar>) [0 read_procpar S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:307 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 607 606 608 78 (set (reg:SI 129 [ D.24548 ])
        (reg:SI 0 ax)) ge2fitman.cpp:307 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 608 607 609 78 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
        (reg:SI 129 [ D.24548 ])) ge2fitman.cpp:307 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 129 [ D.24548 ])
        (nil)))
(insn 609 608 610 78 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int 0 [0]))) ge2fitman.cpp:308 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 610 609 611 78 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 653)
            (pc))) ge2fitman.cpp:308 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (nil))
 -> 653)
;;  succ:       79 (FALLTHRU)
;;              85
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 79, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 78, next block 80, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       78 (FALLTHRU)
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 611 610 612 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(insn 612 611 613 79 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int -1 [0xffffffffffffffff]))) ge2fitman.cpp:309 7 {*cmpsi_1}
     (nil))
(jump_insn 613 612 614 79 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 623)
            (pc))) ge2fitman.cpp:309 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 623)
;;  succ:       80 (FALLTHRU)
;;              81
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 80, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 79, next block 81, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       79 (FALLTHRU)
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 322 323 324
(note 614 613 615 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(insn 615 614 616 80 (parallel [
            (set (reg:DI 322)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:311 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 616 615 617 80 (parallel [
            (set (reg:DI 323)
                (plus:DI (reg:DI 322)
                    (const_int 1280 [0x500])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:311 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 322)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 617 616 618 80 (parallel [
            (set (reg:DI 324)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:311 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 618 617 619 80 (set (reg:DI 4 si)
        (reg:DI 323)) ge2fitman.cpp:311 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 323)
        (nil)))
(insn 619 618 620 80 (set (reg:DI 5 di)
        (reg:DI 324)) ge2fitman.cpp:311 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 324)
        (nil)))
(call_insn 620 619 1135 80 (call (mem:QI (symbol_ref:DI ("_Z7exit_07PP8_IO_FILEPc") [flags 0x41]  <function_decl 0x2b084e687a00 exit_07>) [0 exit_07 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:311 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(jump_insn 1135 620 1136 80 (set (pc)
        (label_ref 653)) 636 {jump}
     (nil)
 -> 653)
;;  succ:       85 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1136 1135 623)
;; basic block 81, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 80, next block 82, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       79
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 623 1136 624 81 40 "" [1 uses])
(note 624 623 625 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(insn 625 624 626 81 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int -2 [0xfffffffffffffffe]))) ge2fitman.cpp:312 7 {*cmpsi_1}
     (nil))
(jump_insn 626 625 627 81 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 639)
            (pc))) ge2fitman.cpp:312 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 639)
;;  succ:       82 (FALLTHRU)
;;              83
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 82, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 81, next block 83, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       81 (FALLTHRU)
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 325 326 327 328 329
(note 627 626 628 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(insn 628 627 629 82 (parallel [
            (set (reg:DI 325)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3232 [0xfffffffffffff360])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:314 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 629 628 630 82 (parallel [
            (set (reg:DI 326)
                (plus:DI (reg:DI 325)
                    (const_int 20 [0x14])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:314 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 325)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 630 629 631 82 (parallel [
            (set (reg:DI 327)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:314 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 631 630 632 82 (parallel [
            (set (reg:DI 328)
                (plus:DI (reg:DI 327)
                    (const_int 1280 [0x500])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:314 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 327)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 632 631 633 82 (parallel [
            (set (reg:DI 329)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:314 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 633 632 634 82 (set (reg:DI 1 dx)
        (reg:DI 326)) ge2fitman.cpp:314 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 326)
        (nil)))
(insn 634 633 635 82 (set (reg:DI 4 si)
        (reg:DI 328)) ge2fitman.cpp:314 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 328)
        (nil)))
(insn 635 634 636 82 (set (reg:DI 5 di)
        (reg:DI 329)) ge2fitman.cpp:314 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 329)
        (nil)))
(call_insn 636 635 1137 82 (call (mem:QI (symbol_ref:DI ("_Z7exit_09PP8_IO_FILEPcP13InFile_struct") [flags 0x41]  <function_decl 0x2b084e687c00 exit_09>) [0 exit_09 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:314 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(jump_insn 1137 636 1138 82 (set (pc)
        (label_ref 653)) 636 {jump}
     (nil)
 -> 653)
;;  succ:       85 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1138 1137 639)
;; basic block 83, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 82, next block 84, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       81
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 639 1138 640 83 41 "" [1 uses])
(note 640 639 641 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(insn 641 640 642 83 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3352 [0xfffffffffffff2e8])) [0 exit_code+0 S4 A32])
            (const_int -3 [0xfffffffffffffffd]))) ge2fitman.cpp:315 7 {*cmpsi_1}
     (nil))
(jump_insn 642 641 643 83 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 653)
            (pc))) ge2fitman.cpp:315 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 653)
;;  succ:       84 (FALLTHRU)
;;              85
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 84, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 83, next block 85, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       83 (FALLTHRU)
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 330 331 332 333 334
(note 643 642 644 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(insn 644 643 645 84 (parallel [
            (set (reg:DI 330)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3232 [0xfffffffffffff360])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:317 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 645 644 646 84 (parallel [
            (set (reg:DI 331)
                (plus:DI (reg:DI 330)
                    (const_int 20 [0x14])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:317 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 330)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 646 645 647 84 (parallel [
            (set (reg:DI 332)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:317 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 647 646 648 84 (parallel [
            (set (reg:DI 333)
                (plus:DI (reg:DI 332)
                    (const_int 1280 [0x500])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:317 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 332)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 648 647 649 84 (parallel [
            (set (reg:DI 334)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:317 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 649 648 650 84 (set (reg:DI 1 dx)
        (reg:DI 331)) ge2fitman.cpp:317 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 331)
        (nil)))
(insn 650 649 651 84 (set (reg:DI 4 si)
        (reg:DI 333)) ge2fitman.cpp:317 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 333)
        (nil)))
(insn 651 650 652 84 (set (reg:DI 5 di)
        (reg:DI 334)) ge2fitman.cpp:317 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 334)
        (nil)))
(call_insn 652 651 653 84 (call (mem:QI (symbol_ref:DI ("_Z7exit_10PP8_IO_FILEPcP13InFile_struct") [flags 0x41]  <function_decl 0x2b084e687d00 exit_10>) [0 exit_10 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:317 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       85 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 85, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 84, next block 86, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       78
;;              80 [100.0%] 
;;              83
;;              84 (FALLTHRU)
;;              82 [100.0%] 
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 130
(code_label 653 652 654 85 39 "" [4 uses])
(note 654 653 655 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(insn 655 654 656 85 (set (reg:QI 130 [ D.24552 ])
        (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -3374 [0xfffffffffffff2d2])) [0 verbose+0 S1 A16])) ge2fitman.cpp:323 93 {*movqi_internal}
     (nil))
(insn 656 655 657 85 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 130 [ D.24552 ])
            (const_int 0 [0]))) ge2fitman.cpp:323 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 130 [ D.24552 ])
        (nil)))
(jump_insn 657 656 658 85 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 671)
            (pc))) ge2fitman.cpp:323 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 671)
;;  succ:       86 (FALLTHRU)
;;              87
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 86, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 85, next block 87, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       85 (FALLTHRU)
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 335 336 337 338 339 340
(note 658 657 659 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
(insn 659 658 660 86 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x2b084e6f1850 *.LC7>)) ge2fitman.cpp:324 89 {*movdi_internal}
     (nil))
(call_insn 660 659 661 86 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b084d0c2900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:324 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 661 660 662 86 (parallel [
            (set (reg:DI 335)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3120 [0xfffffffffffff3d0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:325 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 662 661 663 86 (parallel [
            (set (reg:DI 336)
                (plus:DI (reg:DI 335)
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:325 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 335)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 663 662 664 86 (parallel [
            (set (reg:DI 337)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3232 [0xfffffffffffff360])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:325 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 664 663 665 86 (parallel [
            (set (reg:DI 338)
                (plus:DI (reg:DI 337)
                    (const_int 20 [0x14])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:325 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 337)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 665 664 666 86 (parallel [
            (set (reg:DI 339)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -2832 [0xfffffffffffff4f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:325 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 666 665 667 86 (parallel [
            (set (reg:DI 340)
                (plus:DI (reg:DI 339)
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:325 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 339)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 667 666 668 86 (set (reg:DI 1 dx)
        (reg:DI 336)) ge2fitman.cpp:325 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 336)
        (nil)))
(insn 668 667 669 86 (set (reg:DI 4 si)
        (reg:DI 338)) ge2fitman.cpp:325 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 338)
        (nil)))
(insn 669 668 670 86 (set (reg:DI 5 di)
        (reg:DI 340)) ge2fitman.cpp:325 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 340)
        (nil)))
(call_insn 670 669 671 86 (call (mem:QI (symbol_ref:DI ("_Z12infile_statsP12Procpar_infoP13InFile_structP16Data_file_header") [flags 0x41]  <function_decl 0x2b084e684f00 infile_stats>) [0 infile_stats S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:325 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       87 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 87, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 86, next block 88, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       76
;;              85
;;              86 (FALLTHRU)
;;              77 [100.0%] 
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 131 132 133 134 135 136 137 138 139 140 341 342 343 344 345 346 347 348
(code_label 671 670 672 87 38 "" [3 uses])
(note 672 671 673 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(insn 673 672 674 87 (set (reg:QI 131 [ D.24552 ])
        (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -3374 [0xfffffffffffff2d2])) [0 verbose+0 S1 A16])) ge2fitman.cpp:335 93 {*movqi_internal}
     (nil))
(insn 674 673 675 87 (set (reg:SI 132 [ D.24548 ])
        (zero_extend:SI (reg:QI 131 [ D.24552 ]))) ge2fitman.cpp:335 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 131 [ D.24552 ])
        (nil)))
(insn 675 674 676 87 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:335 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
            (nil))))
(insn 676 675 677 87 (parallel [
            (set (reg:DI 341)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -2832 [0xfffffffffffff4f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:335 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 677 676 678 87 (parallel [
            (set (reg:DI 342)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3372 [0xfffffffffffff2d4])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:335 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 678 677 679 87 (parallel [
            (set (reg:DI 343)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -2992 [0xfffffffffffff450])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:335 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 679 678 680 87 (parallel [
            (set (reg:DI 344)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3232 [0xfffffffffffff360])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:335 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 680 679 681 87 (parallel [
            (set (reg:DI 345)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:335 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 681 680 682 87 (parallel [
            (set (reg:DI 346)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3364 [0xfffffffffffff2dc])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:335 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 682 681 683 87 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg:DI 346)) ge2fitman.cpp:335 65 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 346)
        (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
            (nil))))
(insn 683 682 684 87 (set (reg:DI 38 r9)
        (reg:DI 341)) ge2fitman.cpp:335 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 341)
        (nil)))
(insn 684 683 685 87 (set (reg:SI 37 r8)
        (reg:SI 132 [ D.24548 ])) ge2fitman.cpp:335 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 132 [ D.24548 ])
        (nil)))
(insn 685 684 686 87 (set (reg:DI 2 cx)
        (reg:DI 342)) ge2fitman.cpp:335 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 342)
        (nil)))
(insn 686 685 687 87 (set (reg:DI 1 dx)
        (reg:DI 343)) ge2fitman.cpp:335 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 343)
        (nil)))
(insn 687 686 688 87 (set (reg:DI 4 si)
        (reg:DI 344)) ge2fitman.cpp:335 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 344)
        (nil)))
(insn 688 687 689 87 (set (reg:DI 5 di)
        (reg:DI 345)) ge2fitman.cpp:335 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 345)
        (nil)))
(call_insn 689 688 690 87 (call (mem:QI (symbol_ref:DI ("_Z15filter_zero_setPP8_IO_FILEP13InFile_structP10PreprocessPibP12Procpar_infoS6_") [flags 0x41]  <function_decl 0x2b084e687300 filter_zero_set>) [0 filter_zero_set S1 A8])
        (const_int 16 [0x10])) ge2fitman.cpp:335 642 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 690 689 691 87 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:335 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 691 690 692 87 (set (reg:SI 133 [ D.24548 ])
        (mem/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -2000 [0xfffffffffffff830])) [0 procpar_info[1].num_transients+0 S4 A64])) ge2fitman.cpp:338 90 {*movsi_internal}
     (nil))
(insn 692 691 693 87 (set (reg:SI 134 [ D.24548 ])
        (mem/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3208 [0xfffffffffffff378])) [0 infile_struct[1].num_unsup_sets+0 S4 A64])) ge2fitman.cpp:338 90 {*movsi_internal}
     (nil))
(insn 693 692 694 87 (parallel [
            (set (reg:SI 135 [ D.24548 ])
                (mult:SI (reg:SI 133 [ D.24548 ])
                    (reg:SI 134 [ D.24548 ])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:338 306 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 134 [ D.24548 ])
        (expr_list:REG_DEAD (reg:SI 133 [ D.24548 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 694 693 695 87 (set (reg:SI 136 [ D.24548 ])
        (mem/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3212 [0xfffffffffffff374])) [0 infile_struct[1].num_datasets+0 S4 A32])) ge2fitman.cpp:339 90 {*movsi_internal}
     (nil))
(insn 695 694 696 87 (set (reg:SI 137 [ D.24548 ])
        (mem/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3208 [0xfffffffffffff378])) [0 infile_struct[1].num_unsup_sets+0 S4 A64])) ge2fitman.cpp:339 90 {*movsi_internal}
     (nil))
(insn 696 695 697 87 (parallel [
            (set (reg:SI 138 [ D.24548 ])
                (minus:SI (reg:SI 136 [ D.24548 ])
                    (reg:SI 137 [ D.24548 ])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:339 263 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 137 [ D.24548 ])
        (expr_list:REG_DEAD (reg:SI 136 [ D.24548 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 697 696 698 87 (parallel [
            (set (reg:SI 347)
                (div:SI (reg:SI 135 [ D.24548 ])
                    (reg:SI 138 [ D.24548 ])))
            (set (reg:SI 348)
                (mod:SI (reg:SI 135 [ D.24548 ])
                    (reg:SI 138 [ D.24548 ])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:338 338 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 138 [ D.24548 ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.24548 ])
            (expr_list:REG_UNUSED (reg:SI 348)
                (expr_list:REG_UNUSED (reg:CC 17 flags)
                    (nil))))))
(insn 698 697 699 87 (set (reg:SI 139 [ D.24548 ])
        (reg:SI 347)) ge2fitman.cpp:338 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 347)
        (nil)))
(insn 699 698 700 87 (set (mem/j/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -2000 [0xfffffffffffff830])) [0 procpar_info[1].num_transients+0 S4 A64])
        (reg:SI 139 [ D.24548 ])) ge2fitman.cpp:339 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 139 [ D.24548 ])
        (nil)))
(insn 700 699 701 87 (set (reg:QI 140 [ D.24552 ])
        (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -3374 [0xfffffffffffff2d2])) [0 verbose+0 S1 A16])) ge2fitman.cpp:342 93 {*movqi_internal}
     (nil))
(insn 701 700 702 87 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 140 [ D.24552 ])
            (const_int 0 [0]))) ge2fitman.cpp:342 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 140 [ D.24552 ])
        (nil)))
(jump_insn 702 701 703 87 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 706)
            (pc))) ge2fitman.cpp:342 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 706)
;;  succ:       88 (FALLTHRU)
;;              89
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 88, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 87, next block 89, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       87 (FALLTHRU)
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(note 703 702 704 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(insn 704 703 705 88 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x2b084e6f18e8 *.LC8>)) ge2fitman.cpp:343 89 {*movdi_internal}
     (nil))
(call_insn 705 704 706 88 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b084d0c2900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:343 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       89 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 89, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 88, next block 90, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       87
;;              88 (FALLTHRU)
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 141 142 143 144 349 350 351 352 353 354 355 356 357 358 359 360
(code_label 706 705 707 89 42 "" [1 uses])
(note 707 706 708 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(insn 708 707 709 89 (set (reg:QI 141 [ D.24552 ])
        (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -3374 [0xfffffffffffff2d2])) [0 verbose+0 S1 A16])) ge2fitman.cpp:346 93 {*movqi_internal}
     (nil))
(insn 709 708 710 89 (set (reg:SI 142 [ D.24548 ])
        (zero_extend:SI (reg:QI 141 [ D.24552 ]))) ge2fitman.cpp:346 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 141 [ D.24552 ])
        (nil)))
(insn 710 709 711 89 (set (reg:QI 143 [ D.24552 ])
        (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -3375 [0xfffffffffffff2d1])) [0 swap_bytes+0 S1 A8])) ge2fitman.cpp:346 93 {*movqi_internal}
     (nil))
(insn 711 710 712 89 (set (reg:SI 144 [ D.24548 ])
        (zero_extend:SI (reg:QI 143 [ D.24552 ]))) ge2fitman.cpp:346 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 143 [ D.24552 ])
        (nil)))
(insn 712 711 713 89 (parallel [
            (set (reg:DI 349)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3296 [0xfffffffffffff320])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:346 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 713 712 714 89 (parallel [
            (set (reg:DI 350)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3184 [0xfffffffffffff390])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:346 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 714 713 715 89 (parallel [
            (set (reg:DI 351)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3120 [0xfffffffffffff3d0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:346 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 715 714 716 89 (parallel [
            (set (reg:DI 352)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:346 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 716 715 717 89 (parallel [
            (set (reg:DI 353)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -2992 [0xfffffffffffff450])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:346 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 717 716 718 89 (parallel [
            (set (reg:DI 354)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3372 [0xfffffffffffff2d4])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:346 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 718 717 719 89 (set (mem:SI (pre_modify:DI (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8]))) [0  S4 A32])
        (reg:SI 142 [ D.24548 ])) ge2fitman.cpp:346 69 {*pushsi2_rex64}
     (expr_list:REG_DEAD (reg:SI 142 [ D.24548 ])
        (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
            (nil))))
(insn 719 718 720 89 (parallel [
            (set (reg:DI 355)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3232 [0xfffffffffffff360])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:346 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 720 719 721 89 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg:DI 355)) ge2fitman.cpp:346 65 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 355)
        (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
            (nil))))
(insn 721 720 722 89 (set (mem:SI (pre_modify:DI (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8]))) [0  S4 A32])
        (reg:SI 144 [ D.24548 ])) ge2fitman.cpp:346 69 {*pushsi2_rex64}
     (expr_list:REG_DEAD (reg:SI 144 [ D.24548 ])
        (expr_list:REG_ARGS_SIZE (const_int 24 [0x18])
            (nil))))
(insn 722 721 723 89 (parallel [
            (set (reg:DI 356)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3264 [0xfffffffffffff340])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:346 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 723 722 724 89 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg:DI 356)) ge2fitman.cpp:346 65 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 356)
        (expr_list:REG_ARGS_SIZE (const_int 32 [0x20])
            (nil))))
(insn 724 723 725 89 (parallel [
            (set (reg:DI 357)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:346 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 725 724 726 89 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg:DI 357)) ge2fitman.cpp:346 65 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 357)
        (expr_list:REG_ARGS_SIZE (const_int 40 [0x28])
            (nil))))
(insn 726 725 727 89 (parallel [
            (set (reg:DI 358)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3312 [0xfffffffffffff310])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:346 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 727 726 728 89 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg:DI 358)) ge2fitman.cpp:346 65 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 358)
        (expr_list:REG_ARGS_SIZE (const_int 48 [0x30])
            (nil))))
(insn 728 727 729 89 (parallel [
            (set (reg:DI 359)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -2832 [0xfffffffffffff4f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:346 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 729 728 730 89 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg:DI 359)) ge2fitman.cpp:346 65 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 359)
        (expr_list:REG_ARGS_SIZE (const_int 56 [0x38])
            (nil))))
(insn 730 729 731 89 (parallel [
            (set (reg:DI 360)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3248 [0xfffffffffffff350])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:346 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 731 730 732 89 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg:DI 360)) ge2fitman.cpp:346 65 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 360)
        (expr_list:REG_ARGS_SIZE (const_int 64 [0x40])
            (nil))))
(insn 732 731 733 89 (set (reg:DI 38 r9)
        (reg:DI 349)) ge2fitman.cpp:346 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 349)
        (nil)))
(insn 733 732 734 89 (set (reg:DI 37 r8)
        (reg:DI 350)) ge2fitman.cpp:346 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 350)
        (nil)))
(insn 734 733 735 89 (set (reg:DI 2 cx)
        (reg:DI 351)) ge2fitman.cpp:346 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 351)
        (nil)))
(insn 735 734 736 89 (set (reg:DI 1 dx)
        (reg:DI 352)) ge2fitman.cpp:346 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 352)
        (nil)))
(insn 736 735 737 89 (set (reg:DI 4 si)
        (reg:DI 353)) ge2fitman.cpp:346 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 353)
        (nil)))
(insn 737 736 738 89 (set (reg:DI 5 di)
        (reg:DI 354)) ge2fitman.cpp:346 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 354)
        (nil)))
(call_insn 738 737 739 89 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z9read_dataPiP10PreprocessP7IOFilesP16Data_file_headerP17Data_block_headerP10Precision2PP8_IO_FILEP12Procpar_infoP10Precision1PPfSI_iP13InFile_structb") [flags 0x41]  <function_decl 0x2b084e65d700 read_data>) [0 read_data S1 A8])
            (const_int 64 [0x40]))) ge2fitman.cpp:346 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:DI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (expr_list:REG_UNUSED (reg:SI 0 ax)
                                (nil))))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 739 738 740 89 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:346 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 740 739 1139 89 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3360 [0xfffffffffffff2e0])) [0 i+0 S4 A32])
        (const_int 0 [0])) ge2fitman.cpp:352 90 {*movsi_internal}
     (nil))
(jump_insn 1139 740 1140 89 (set (pc)
        (label_ref 797)) ge2fitman.cpp:352 636 {jump}
     (nil)
 -> 797)
;;  succ:       94 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1140 1139 800)
;; basic block 90, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 89, next block 91, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       94
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 800 1140 743 90 46 "" [1 uses])
(note 743 800 744 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
(insn 744 743 1141 90 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3356 [0xfffffffffffff2e4])) [0 j+0 S4 A32])
        (const_int 0 [0])) ge2fitman.cpp:353 90 {*movsi_internal}
     (nil))
(jump_insn 1141 744 1142 90 (set (pc)
        (label_ref 781)) ge2fitman.cpp:353 636 {jump}
     (nil)
 -> 781)
;;  succ:       92 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1142 1141 792)
;; basic block 91, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 90, next block 92, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       92
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 361 362 363 364 365 366 367 368 369 370 371 372
(code_label 792 1142 747 91 45 "" [1 uses])
(note 747 792 748 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
(insn 748 747 749 91 (set (reg:SI 362)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3360 [0xfffffffffffff2e0])) [0 i+0 S4 A32])) ge2fitman.cpp:355 90 {*movsi_internal}
     (nil))
(insn 749 748 750 91 (set (reg:DI 361)
        (sign_extend:DI (reg:SI 362))) ge2fitman.cpp:355 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 362)
        (nil)))
(insn 750 749 751 91 (set (reg/f:DI 149 [ D.24555 ])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 361)
                        (const_int 8 [0x8]))
                    (reg/f:DI 20 frame))
                (const_int -3280 [0xfffffffffffff330])) [0 out_data S8 A64])) ge2fitman.cpp:355 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 361)
        (nil)))
(insn 751 750 752 91 (set (reg:SI 363)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3356 [0xfffffffffffff2e4])) [0 j+0 S4 A32])) ge2fitman.cpp:355 90 {*movsi_internal}
     (nil))
(insn 752 751 753 91 (set (reg:DI 150 [ D.24549 ])
        (sign_extend:DI (reg:SI 363))) ge2fitman.cpp:355 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 363)
        (nil)))
(insn 753 752 754 91 (parallel [
            (set (reg:DI 151 [ D.24549 ])
                (ashift:DI (reg:DI 150 [ D.24549 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:355 497 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 150 [ D.24549 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 754 753 755 91 (parallel [
            (set (reg/f:DI 152 [ D.24555 ])
                (plus:DI (reg/f:DI 149 [ D.24555 ])
                    (reg:DI 151 [ D.24549 ])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:355 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 151 [ D.24549 ])
        (expr_list:REG_DEAD (reg/f:DI 149 [ D.24555 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 755 754 756 91 (set (reg:SI 365)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3360 [0xfffffffffffff2e0])) [0 i+0 S4 A32])) ge2fitman.cpp:355 90 {*movsi_internal}
     (nil))
(insn 756 755 757 91 (set (reg:DI 364)
        (sign_extend:DI (reg:SI 365))) ge2fitman.cpp:355 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 365)
        (nil)))
(insn 757 756 758 91 (set (reg/f:DI 153 [ D.24555 ])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 364)
                        (const_int 8 [0x8]))
                    (reg/f:DI 20 frame))
                (const_int -3296 [0xfffffffffffff320])) [0 switch_data[i_1].fl+0 S8 A64])) ge2fitman.cpp:355 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 364)
        (nil)))
(insn 758 757 759 91 (set (reg:SI 366)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3356 [0xfffffffffffff2e4])) [0 j+0 S4 A32])) ge2fitman.cpp:355 90 {*movsi_internal}
     (nil))
(insn 759 758 760 91 (set (reg:DI 154 [ D.24549 ])
        (sign_extend:DI (reg:SI 366))) ge2fitman.cpp:355 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 366)
        (nil)))
(insn 760 759 761 91 (parallel [
            (set (reg:DI 155 [ D.24549 ])
                (ashift:DI (reg:DI 154 [ D.24549 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:355 497 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 154 [ D.24549 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 761 760 762 91 (parallel [
            (set (reg/f:DI 156 [ D.24555 ])
                (plus:DI (reg/f:DI 153 [ D.24555 ])
                    (reg:DI 155 [ D.24549 ])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:355 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 155 [ D.24549 ])
        (expr_list:REG_DEAD (reg/f:DI 153 [ D.24555 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 762 761 763 91 (set (reg:SF 157 [ D.24556 ])
        (mem:SF (reg/f:DI 156 [ D.24555 ]) [0 *_93+0 S4 A32])) ge2fitman.cpp:355 129 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 156 [ D.24555 ])
        (nil)))
(insn 763 762 764 91 (set (mem:SF (reg/f:DI 152 [ D.24555 ]) [0 *_89+0 S4 A32])
        (reg:SF 157 [ D.24556 ])) ge2fitman.cpp:355 129 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 157 [ D.24556 ])
        (expr_list:REG_DEAD (reg/f:DI 152 [ D.24555 ])
            (nil))))
(insn 764 763 765 91 (set (reg:SI 368)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3360 [0xfffffffffffff2e0])) [0 i+0 S4 A32])) ge2fitman.cpp:356 90 {*movsi_internal}
     (nil))
(insn 765 764 766 91 (set (reg:DI 367)
        (sign_extend:DI (reg:SI 368))) ge2fitman.cpp:356 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 368)
        (nil)))
(insn 766 765 767 91 (set (reg/f:DI 158 [ D.24555 ])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 367)
                        (const_int 8 [0x8]))
                    (reg/f:DI 20 frame))
                (const_int -3264 [0xfffffffffffff340])) [0 scratch_data S8 A64])) ge2fitman.cpp:356 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 367)
        (nil)))
(insn 767 766 768 91 (set (reg:SI 369)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3356 [0xfffffffffffff2e4])) [0 j+0 S4 A32])) ge2fitman.cpp:356 90 {*movsi_internal}
     (nil))
(insn 768 767 769 91 (set (reg:DI 159 [ D.24549 ])
        (sign_extend:DI (reg:SI 369))) ge2fitman.cpp:356 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 369)
        (nil)))
(insn 769 768 770 91 (parallel [
            (set (reg:DI 160 [ D.24549 ])
                (ashift:DI (reg:DI 159 [ D.24549 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:356 497 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 159 [ D.24549 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 770 769 771 91 (parallel [
            (set (reg/f:DI 161 [ D.24555 ])
                (plus:DI (reg/f:DI 158 [ D.24555 ])
                    (reg:DI 160 [ D.24549 ])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:356 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 160 [ D.24549 ])
        (expr_list:REG_DEAD (reg/f:DI 158 [ D.24555 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 771 770 772 91 (set (reg:SI 371)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3360 [0xfffffffffffff2e0])) [0 i+0 S4 A32])) ge2fitman.cpp:356 90 {*movsi_internal}
     (nil))
(insn 772 771 773 91 (set (reg:DI 370)
        (sign_extend:DI (reg:SI 371))) ge2fitman.cpp:356 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 371)
        (nil)))
(insn 773 772 774 91 (set (reg/f:DI 162 [ D.24555 ])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 370)
                        (const_int 8 [0x8]))
                    (reg/f:DI 20 frame))
                (const_int -3296 [0xfffffffffffff320])) [0 switch_data[i_1].fl+0 S8 A64])) ge2fitman.cpp:356 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 370)
        (nil)))
(insn 774 773 775 91 (set (reg:SI 372)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3356 [0xfffffffffffff2e4])) [0 j+0 S4 A32])) ge2fitman.cpp:356 90 {*movsi_internal}
     (nil))
(insn 775 774 776 91 (set (reg:DI 163 [ D.24549 ])
        (sign_extend:DI (reg:SI 372))) ge2fitman.cpp:356 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 372)
        (nil)))
(insn 776 775 777 91 (parallel [
            (set (reg:DI 164 [ D.24549 ])
                (ashift:DI (reg:DI 163 [ D.24549 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:356 497 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 163 [ D.24549 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 777 776 778 91 (parallel [
            (set (reg/f:DI 165 [ D.24555 ])
                (plus:DI (reg/f:DI 162 [ D.24555 ])
                    (reg:DI 164 [ D.24549 ])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:356 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 164 [ D.24549 ])
        (expr_list:REG_DEAD (reg/f:DI 162 [ D.24555 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 778 777 779 91 (set (reg:SF 166 [ D.24556 ])
        (mem:SF (reg/f:DI 165 [ D.24555 ]) [0 *_102+0 S4 A32])) ge2fitman.cpp:356 129 {*movsf_internal}
     (expr_list:REG_DEAD (reg/f:DI 165 [ D.24555 ])
        (nil)))
(insn 779 778 780 91 (set (mem:SF (reg/f:DI 161 [ D.24555 ]) [0 *_98+0 S4 A32])
        (reg:SF 166 [ D.24556 ])) ge2fitman.cpp:356 129 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 166 [ D.24556 ])
        (expr_list:REG_DEAD (reg/f:DI 161 [ D.24555 ])
            (nil))))
(insn 780 779 781 91 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -3356 [0xfffffffffffff2e4])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -3356 [0xfffffffffffff2e4])) [0 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:353 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       92 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 92, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 91, next block 93, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       91 (FALLTHRU,DFS_BACK)
;;              90 [100.0%] 
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 146 147 148 373 374 375 376 377 378
(code_label 781 780 782 92 44 "" [1 uses])
(note 782 781 783 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(insn 783 782 784 92 (set (reg:SI 373)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3356 [0xfffffffffffff2e4])) [0 j+0 S4 A32])) ge2fitman.cpp:353 90 {*movsi_internal}
     (nil))
(insn 784 783 785 92 (set (reg:DI 146 [ D.24554 ])
        (sign_extend:DI (reg:SI 373))) ge2fitman.cpp:353 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 373)
        (nil)))
(insn 785 784 786 92 (set (reg:SI 375)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3360 [0xfffffffffffff2e0])) [0 i+0 S4 A32])) ge2fitman.cpp:353 90 {*movsi_internal}
     (nil))
(insn 786 785 787 92 (set (reg:DI 374)
        (sign_extend:DI (reg:SI 375))) ge2fitman.cpp:353 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 375)
        (nil)))
(insn 787 786 788 92 (parallel [
            (set (reg:DI 376)
                (ashift:DI (reg:DI 374)
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:353 497 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 374)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 788 787 789 92 (parallel [
            (set (reg:DI 377)
                (plus:DI (reg/f:DI 20 frame)
                    (reg:DI 376)))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:353 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 376)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 789 788 790 92 (parallel [
            (set (reg/f:DI 378)
                (plus:DI (reg:DI 377)
                    (const_int -3104 [0xfffffffffffff3e0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:353 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 377)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 790 789 791 92 (set (reg:DI 147 [ D.24554 ])
        (mem/j:DI (reg/f:DI 378) [0 main_header[i_1].np.number+0 S8 A64])) ge2fitman.cpp:353 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 378)
        (nil)))
(insn 791 790 793 92 (parallel [
            (set (reg:DI 148 [ D.24554 ])
                (ashift:DI (reg:DI 147 [ D.24554 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:353 497 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 147 [ D.24554 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 793 791 794 92 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 146 [ D.24554 ])
            (reg:DI 148 [ D.24554 ]))) ge2fitman.cpp:353 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 148 [ D.24554 ])
        (expr_list:REG_DEAD (reg:DI 146 [ D.24554 ])
            (nil))))
(jump_insn 794 793 795 92 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 792)
            (pc))) ge2fitman.cpp:353 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 792)
;;  succ:       91
;;              93 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 93, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 92, next block 94, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       92 (FALLTHRU)
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 795 794 796 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(insn 796 795 797 93 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -3360 [0xfffffffffffff2e0])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -3360 [0xfffffffffffff2e0])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:352 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       94 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 94, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 93, next block 95, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       93 (FALLTHRU,DFS_BACK)
;;              89 [100.0%] 
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 145
(code_label 797 796 798 94 43 "" [1 uses])
(note 798 797 799 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
(insn 799 798 801 94 (set (reg:SI 145 [ D.24548 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3372 [0xfffffffffffff2d4])) [0 fid+0 S4 A32])) ge2fitman.cpp:352 90 {*movsi_internal}
     (nil))
(insn 801 799 802 94 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3360 [0xfffffffffffff2e0])) [0 i+0 S4 A32])
            (reg:SI 145 [ D.24548 ]))) ge2fitman.cpp:352 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 145 [ D.24548 ])
        (nil)))
(jump_insn 802 801 803 94 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 800)
            (pc))) ge2fitman.cpp:352 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 800)
;;  succ:       90
;;              95 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 95, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 94, next block 96, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       94 (FALLTHRU)
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 167
(note 803 802 804 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
(insn 804 803 805 95 (set (reg:QI 167 [ D.24552 ])
        (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -3374 [0xfffffffffffff2d2])) [0 verbose+0 S1 A16])) ge2fitman.cpp:367 93 {*movqi_internal}
     (nil))
(insn 805 804 806 95 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 167 [ D.24552 ])
            (const_int 0 [0]))) ge2fitman.cpp:367 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 167 [ D.24552 ])
        (nil)))
(jump_insn 806 805 807 95 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 810)
            (pc))) ge2fitman.cpp:367 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 810)
;;  succ:       96 (FALLTHRU)
;;              97
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 96, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 95, next block 97, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       95 (FALLTHRU)
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(note 807 806 808 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
(insn 808 807 809 96 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x2b084e6f1980 *.LC9>)) ge2fitman.cpp:368 89 {*movdi_internal}
     (nil))
(call_insn 809 808 810 96 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b084d0c2900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:368 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       97 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 97, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 96, next block 98, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       95
;;              96 (FALLTHRU)
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 379 380 381 382 383
(code_label 810 809 811 97 47 "" [1 uses])
(note 811 810 812 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
(insn 812 811 813 97 (parallel [
            (set (reg:DI 379)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3264 [0xfffffffffffff340])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:370 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 813 812 814 97 (parallel [
            (set (reg:DI 380)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3280 [0xfffffffffffff330])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:370 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 814 813 815 97 (parallel [
            (set (reg:DI 381)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -2832 [0xfffffffffffff4f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:370 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 815 814 816 97 (parallel [
            (set (reg:DI 382)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -2992 [0xfffffffffffff450])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:370 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 816 815 817 97 (parallel [
            (set (reg:DI 383)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3372 [0xfffffffffffff2d4])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:370 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 817 816 818 97 (set (reg:DI 37 r8)
        (reg:DI 379)) ge2fitman.cpp:370 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 379)
        (nil)))
(insn 818 817 819 97 (set (reg:DI 2 cx)
        (reg:DI 380)) ge2fitman.cpp:370 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 380)
        (nil)))
(insn 819 818 820 97 (set (reg:DI 1 dx)
        (reg:DI 381)) ge2fitman.cpp:370 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 381)
        (nil)))
(insn 820 819 821 97 (set (reg:DI 4 si)
        (reg:DI 382)) ge2fitman.cpp:370 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 382)
        (nil)))
(insn 821 820 822 97 (set (reg:DI 5 di)
        (reg:DI 383)) ge2fitman.cpp:370 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 383)
        (nil)))
(call_insn 822 821 823 97 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z11pre_processPiP10PreprocessP12Procpar_infoPPfS5_") [flags 0x41]  <function_decl 0x2b084e65db00 pre_process>) [0 pre_process S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:370 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 37 r8)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_DEAD (reg:DI 2 cx)
                    (expr_list:REG_DEAD (reg:DI 1 dx)
                        (expr_list:REG_UNUSED (reg:SI 0 ax)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
(insn 823 822 824 97 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x2b084e6f1a18 *.LC10>)) ge2fitman.cpp:373 89 {*movdi_internal}
     (nil))
(call_insn 824 823 825 97 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b084d0c2900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:373 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 825 824 1143 97 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3360 [0xfffffffffffff2e0])) [0 i+0 S4 A32])
        (const_int 0 [0])) ge2fitman.cpp:376 90 {*movsi_internal}
     (nil))
(jump_insn 1143 825 1144 97 (set (pc)
        (label_ref 850)) ge2fitman.cpp:376 636 {jump}
     (nil)
 -> 850)
;;  succ:       102 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1144 1143 853)
;; basic block 98, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 97, next block 99, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       102
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 853 1144 828 98 51 "" [1 uses])
(note 828 853 829 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
(insn 829 828 1145 98 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3356 [0xfffffffffffff2e4])) [0 j+0 S4 A32])
        (const_int 0 [0])) ge2fitman.cpp:378 90 {*movsi_internal}
     (nil))
(jump_insn 1145 829 1146 98 (set (pc)
        (label_ref 834)) ge2fitman.cpp:378 636 {jump}
     (nil)
 -> 834)
;;  succ:       100 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1146 1145 845)
;; basic block 99, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 98, next block 100, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       100
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 845 1146 832 99 50 "" [1 uses])
(note 832 845 833 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
(insn 833 832 834 99 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -3356 [0xfffffffffffff2e4])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -3356 [0xfffffffffffff2e4])) [0 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:378 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       100 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 100, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 99, next block 101, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       99 (FALLTHRU,DFS_BACK)
;;              98 [100.0%] 
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 169 170 171 384 385 386 387 388 389
(code_label 834 833 835 100 49 "" [1 uses])
(note 835 834 836 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
(insn 836 835 837 100 (set (reg:SI 384)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3356 [0xfffffffffffff2e4])) [0 j+0 S4 A32])) ge2fitman.cpp:378 90 {*movsi_internal}
     (nil))
(insn 837 836 838 100 (set (reg:DI 169 [ D.24554 ])
        (sign_extend:DI (reg:SI 384))) ge2fitman.cpp:378 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 384)
        (nil)))
(insn 838 837 839 100 (set (reg:SI 386)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3360 [0xfffffffffffff2e0])) [0 i+0 S4 A32])) ge2fitman.cpp:378 90 {*movsi_internal}
     (nil))
(insn 839 838 840 100 (set (reg:DI 385)
        (sign_extend:DI (reg:SI 386))) ge2fitman.cpp:378 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 386)
        (nil)))
(insn 840 839 841 100 (parallel [
            (set (reg:DI 387)
                (ashift:DI (reg:DI 385)
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:378 497 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 385)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 841 840 842 100 (parallel [
            (set (reg:DI 388)
                (plus:DI (reg/f:DI 20 frame)
                    (reg:DI 387)))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:378 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 387)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 842 841 843 100 (parallel [
            (set (reg/f:DI 389)
                (plus:DI (reg:DI 388)
                    (const_int -3104 [0xfffffffffffff3e0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:378 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 388)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 843 842 844 100 (set (reg:DI 170 [ D.24554 ])
        (mem/j:DI (reg/f:DI 389) [0 main_header[i_2].np.number+0 S8 A64])) ge2fitman.cpp:378 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 389)
        (nil)))
(insn 844 843 846 100 (parallel [
            (set (reg:DI 171 [ D.24554 ])
                (ashift:DI (reg:DI 170 [ D.24554 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:378 497 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 170 [ D.24554 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 846 844 847 100 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:DI 169 [ D.24554 ])
            (reg:DI 171 [ D.24554 ]))) ge2fitman.cpp:378 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 171 [ D.24554 ])
        (expr_list:REG_DEAD (reg:DI 169 [ D.24554 ])
            (nil))))
(jump_insn 847 846 848 100 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 845)
            (pc))) ge2fitman.cpp:378 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 845)
;;  succ:       99
;;              101 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 101, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 100, next block 102, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       100 (FALLTHRU)
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 848 847 849 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
(insn 849 848 850 101 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -3360 [0xfffffffffffff2e0])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -3360 [0xfffffffffffff2e0])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:376 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       102 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 102, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 101, next block 103, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       101 (FALLTHRU,DFS_BACK)
;;              97 [100.0%] 
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 168
(code_label 850 849 851 102 48 "" [1 uses])
(note 851 850 852 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
(insn 852 851 854 102 (set (reg:SI 168 [ D.24548 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3372 [0xfffffffffffff2d4])) [0 fid+0 S4 A32])) ge2fitman.cpp:376 90 {*movsi_internal}
     (nil))
(insn 854 852 855 102 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3360 [0xfffffffffffff2e0])) [0 i+0 S4 A32])
            (reg:SI 168 [ D.24548 ]))) ge2fitman.cpp:376 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 168 [ D.24548 ])
        (nil)))
(jump_insn 855 854 856 102 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 853)
            (pc))) ge2fitman.cpp:376 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 853)
;;  succ:       98
;;              103 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 103, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 102, next block 104, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       102 (FALLTHRU)
;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 172
(note 856 855 857 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
(insn 857 856 858 103 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x2b084e6f1ab0 *.LC11>)) ge2fitman.cpp:399 89 {*movdi_internal}
     (nil))
(call_insn 858 857 859 103 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b084d0c2900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:399 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 859 858 860 103 (set (reg:QI 172 [ D.24552 ])
        (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -3374 [0xfffffffffffff2d2])) [0 verbose+0 S1 A16])) ge2fitman.cpp:402 93 {*movqi_internal}
     (nil))
(insn 860 859 861 103 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 172 [ D.24552 ])
            (const_int 0 [0]))) ge2fitman.cpp:402 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 172 [ D.24552 ])
        (nil)))
(jump_insn 861 860 862 103 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 865)
            (pc))) ge2fitman.cpp:402 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 865)
;;  succ:       104 (FALLTHRU)
;;              105
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 104, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 103, next block 105, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       103 (FALLTHRU)
;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(note 862 861 863 104 [bb 104] NOTE_INSN_BASIC_BLOCK)
(insn 863 862 864 104 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC12") [flags 0x2]  <var_decl 0x2b084e6f1b48 *.LC12>)) ge2fitman.cpp:403 89 {*movdi_internal}
     (nil))
(call_insn 864 863 865 104 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b084d0c2900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:403 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       105 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 105, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 104, next block 106, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       103
;;              104 (FALLTHRU)
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 173
(code_label 865 864 866 105 52 "" [1 uses])
(note 866 865 867 105 [bb 105] NOTE_INSN_BASIC_BLOCK)
(insn 867 866 868 105 (set (reg:QI 173 [ D.24552 ])
        (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -3374 [0xfffffffffffff2d2])) [0 verbose+0 S1 A16])) ge2fitman.cpp:407 93 {*movqi_internal}
     (nil))
(insn 868 867 869 105 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 173 [ D.24552 ])
            (const_int 0 [0]))) ge2fitman.cpp:407 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 173 [ D.24552 ])
        (nil)))
(jump_insn 869 868 870 105 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 873)
            (pc))) ge2fitman.cpp:407 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 873)
;;  succ:       106 (FALLTHRU)
;;              107
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 106, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 105, next block 107, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       105 (FALLTHRU)
;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(note 870 869 871 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
(insn 871 870 872 106 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC13") [flags 0x2]  <var_decl 0x2b084e6f1be0 *.LC13>)) ge2fitman.cpp:408 89 {*movdi_internal}
     (nil))
(call_insn 872 871 873 106 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b084d0c2900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:408 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       107 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 107, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 106, next block 108, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       105
;;              106 (FALLTHRU)
;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 174
(code_label 873 872 874 107 53 "" [1 uses])
(note 874 873 875 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
(insn 875 874 876 107 (set (reg:SI 174 [ D.24548 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3364 [0xfffffffffffff2dc])) [0 s_u_out+0 S4 A32])) ge2fitman.cpp:414 90 {*movsi_internal}
     (nil))
(insn 876 875 877 107 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 174 [ D.24548 ])
            (const_int 0 [0]))) ge2fitman.cpp:414 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 174 [ D.24548 ])
        (nil)))
(jump_insn 877 876 878 107 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 882)
            (pc))) ge2fitman.cpp:414 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 882)
;;  succ:       109
;;              108 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 108, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 107, next block 109, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       107 (FALLTHRU)
;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 175
(note 878 877 879 108 [bb 108] NOTE_INSN_BASIC_BLOCK)
(insn 879 878 880 108 (set (reg:SI 175 [ D.24548 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3364 [0xfffffffffffff2dc])) [0 s_u_out+0 S4 A32])) ge2fitman.cpp:414 90 {*movsi_internal}
     (nil))
(insn 880 879 881 108 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 175 [ D.24548 ])
            (const_int 1 [0x1]))) ge2fitman.cpp:414 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 175 [ D.24548 ])
        (nil)))
(jump_insn 881 880 882 108 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 911)
            (pc))) ge2fitman.cpp:414 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 911)
;;  succ:       109 (FALLTHRU)
;;              111
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 109, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 108, next block 110, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       107
;;              108 (FALLTHRU)
;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 176 177 390 391 392 393 394 395
(code_label 882 881 883 109 54 "" [1 uses])
(note 883 882 884 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
(insn 884 883 885 109 (set (reg/f:DI 176 [ D.24555 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3280 [0xfffffffffffff330])) [0 out_data+0 S8 A64])) ge2fitman.cpp:417 89 {*movdi_internal}
     (nil))
(insn 885 884 886 109 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:417 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
            (nil))))
(insn 886 885 887 109 (parallel [
            (set (reg:DI 390)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -2832 [0xfffffffffffff4f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:417 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 887 886 888 109 (parallel [
            (set (reg:DI 391)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3184 [0xfffffffffffff390])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:417 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 888 887 889 109 (parallel [
            (set (reg:DI 392)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3120 [0xfffffffffffff3d0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:417 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 889 888 890 109 (parallel [
            (set (reg:DI 393)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:417 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 890 889 891 109 (parallel [
            (set (reg:DI 394)
                (plus:DI (reg:DI 393)
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:417 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 393)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 891 890 892 109 (parallel [
            (set (reg:DI 395)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -2992 [0xfffffffffffff450])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:417 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 892 891 893 109 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg:DI 395)) ge2fitman.cpp:417 65 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 395)
        (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
            (nil))))
(insn 893 892 894 109 (set (reg:DI 38 r9)
        (reg:DI 390)) ge2fitman.cpp:417 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 390)
        (nil)))
(insn 894 893 895 109 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) ge2fitman.cpp:417 90 {*movsi_internal}
     (nil))
(insn 895 894 896 109 (set (reg:DI 2 cx)
        (reg:DI 391)) ge2fitman.cpp:417 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 391)
        (nil)))
(insn 896 895 897 109 (set (reg:DI 1 dx)
        (reg:DI 392)) ge2fitman.cpp:417 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 392)
        (nil)))
(insn 897 896 898 109 (set (reg:DI 4 si)
        (reg/f:DI 176 [ D.24555 ])) ge2fitman.cpp:417 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 176 [ D.24555 ])
        (nil)))
(insn 898 897 899 109 (set (reg:DI 5 di)
        (reg:DI 394)) ge2fitman.cpp:417 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 394)
        (nil)))
(call_insn 899 898 900 109 (call (mem:QI (symbol_ref:DI ("_Z10fwrite_ascPcPfP16Data_file_headerP17Data_block_headeriP12Procpar_infoP10Preprocess") [flags 0x41]  <function_decl 0x2b084e65d800 fwrite_asc>) [0 fwrite_asc S1 A8])
        (const_int 16 [0x10])) ge2fitman.cpp:417 642 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 900 899 901 109 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:417 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 901 900 902 109 (set (reg:QI 177 [ D.24552 ])
        (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -3374 [0xfffffffffffff2d2])) [0 verbose+0 S1 A16])) ge2fitman.cpp:418 93 {*movqi_internal}
     (nil))
(insn 902 901 903 109 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 177 [ D.24552 ])
            (const_int 0 [0]))) ge2fitman.cpp:418 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 177 [ D.24552 ])
        (nil)))
(jump_insn 903 902 904 109 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 911)
            (pc))) ge2fitman.cpp:418 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 911)
;;  succ:       110 (FALLTHRU)
;;              111
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 110, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 109, next block 111, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       109 (FALLTHRU)
;; bb 110 artificial_defs: { }
;; bb 110 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 396 397
(note 904 903 905 110 [bb 110] NOTE_INSN_BASIC_BLOCK)
(insn 905 904 906 110 (parallel [
            (set (reg:DI 396)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:419 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 906 905 907 110 (parallel [
            (set (reg:DI 397)
                (plus:DI (reg:DI 396)
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:419 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 396)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 907 906 908 110 (set (reg:DI 4 si)
        (reg:DI 397)) ge2fitman.cpp:419 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 397)
        (nil)))
(insn 908 907 909 110 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC14") [flags 0x2]  <var_decl 0x2b084e6f1c78 *.LC14>)) ge2fitman.cpp:419 89 {*movdi_internal}
     (nil))
(insn 909 908 910 110 (set (reg:QI 0 ax)
        (const_int 0 [0])) ge2fitman.cpp:419 93 {*movqi_internal}
     (nil))
(call_insn 910 909 911 110 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x2b084d0bfe00 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:419 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
;;  succ:       111 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 111, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 110, next block 112, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       108
;;              109
;;              110 (FALLTHRU)
;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 178
(code_label 911 910 912 111 55 "" [2 uses])
(note 912 911 913 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
(insn 913 912 914 111 (set (reg:SI 178 [ D.24548 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3364 [0xfffffffffffff2dc])) [0 s_u_out+0 S4 A32])) ge2fitman.cpp:422 90 {*movsi_internal}
     (nil))
(insn 914 913 915 111 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 178 [ D.24548 ])
            (const_int 0 [0]))) ge2fitman.cpp:422 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 178 [ D.24548 ])
        (nil)))
(jump_insn 915 914 916 111 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 920)
            (pc))) ge2fitman.cpp:422 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 920)
;;  succ:       113
;;              112 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 112, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 111, next block 113, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       111 (FALLTHRU)
;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 179
(note 916 915 917 112 [bb 112] NOTE_INSN_BASIC_BLOCK)
(insn 917 916 918 112 (set (reg:SI 179 [ D.24548 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3364 [0xfffffffffffff2dc])) [0 s_u_out+0 S4 A32])) ge2fitman.cpp:422 90 {*movsi_internal}
     (nil))
(insn 918 917 919 112 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 179 [ D.24548 ])
            (const_int 2 [0x2]))) ge2fitman.cpp:422 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 179 [ D.24548 ])
        (nil)))
(jump_insn 919 918 920 112 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 953)
            (pc))) ge2fitman.cpp:422 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 953)
;;  succ:       113 (FALLTHRU)
;;              115
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 113, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 112, next block 114, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       111
;;              112 (FALLTHRU)
;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 180 181 398 399 400 401 402 403 404 405 406 407
(code_label 920 919 921 113 56 "" [1 uses])
(note 921 920 922 113 [bb 113] NOTE_INSN_BASIC_BLOCK)
(insn 922 921 923 113 (set (reg/f:DI 180 [ D.24555 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3272 [0xfffffffffffff338])) [0 out_data+8 S8 A64])) ge2fitman.cpp:425 89 {*movdi_internal}
     (nil))
(insn 923 922 924 113 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:425 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
            (nil))))
(insn 924 923 925 113 (parallel [
            (set (reg:DI 398)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -2832 [0xfffffffffffff4f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:425 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 925 924 926 113 (parallel [
            (set (reg:DI 399)
                (plus:DI (reg:DI 398)
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:425 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 398)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 926 925 927 113 (parallel [
            (set (reg:DI 400)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3184 [0xfffffffffffff390])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:425 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 927 926 928 113 (parallel [
            (set (reg:DI 401)
                (plus:DI (reg:DI 400)
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:425 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 400)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 928 927 929 113 (parallel [
            (set (reg:DI 402)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -3120 [0xfffffffffffff3d0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:425 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 929 928 930 113 (parallel [
            (set (reg:DI 403)
                (plus:DI (reg:DI 402)
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:425 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 402)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 930 929 931 113 (parallel [
            (set (reg:DI 404)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:425 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 931 930 932 113 (parallel [
            (set (reg:DI 405)
                (plus:DI (reg:DI 404)
                    (const_int 768 [0x300])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:425 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 404)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 932 931 933 113 (parallel [
            (set (reg:DI 406)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -2992 [0xfffffffffffff450])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:425 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 933 932 934 113 (parallel [
            (set (reg:DI 407)
                (plus:DI (reg:DI 406)
                    (const_int 76 [0x4c])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:425 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 406)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 934 933 935 113 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (reg:DI 407)) ge2fitman.cpp:425 65 {*pushdi2_rex64}
     (expr_list:REG_DEAD (reg:DI 407)
        (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
            (nil))))
(insn 935 934 936 113 (set (reg:DI 38 r9)
        (reg:DI 399)) ge2fitman.cpp:425 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 399)
        (nil)))
(insn 936 935 937 113 (set (reg:SI 37 r8)
        (const_int 1 [0x1])) ge2fitman.cpp:425 90 {*movsi_internal}
     (nil))
(insn 937 936 938 113 (set (reg:DI 2 cx)
        (reg:DI 401)) ge2fitman.cpp:425 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 401)
        (nil)))
(insn 938 937 939 113 (set (reg:DI 1 dx)
        (reg:DI 403)) ge2fitman.cpp:425 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 403)
        (nil)))
(insn 939 938 940 113 (set (reg:DI 4 si)
        (reg/f:DI 180 [ D.24555 ])) ge2fitman.cpp:425 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 180 [ D.24555 ])
        (nil)))
(insn 940 939 941 113 (set (reg:DI 5 di)
        (reg:DI 405)) ge2fitman.cpp:425 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 405)
        (nil)))
(call_insn 941 940 942 113 (call (mem:QI (symbol_ref:DI ("_Z10fwrite_ascPcPfP16Data_file_headerP17Data_block_headeriP12Procpar_infoP10Preprocess") [flags 0x41]  <function_decl 0x2b084e65d800 fwrite_asc>) [0 fwrite_asc S1 A8])
        (const_int 16 [0x10])) ge2fitman.cpp:425 642 {*call}
     (expr_list:REG_DEAD (reg:DI 38 r9)
        (expr_list:REG_DEAD (reg:SI 37 r8)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_DEAD (reg:DI 4 si)
                    (expr_list:REG_DEAD (reg:DI 2 cx)
                        (expr_list:REG_DEAD (reg:DI 1 dx)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 942 941 943 113 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:425 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 943 942 944 113 (set (reg:QI 181 [ D.24552 ])
        (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -3374 [0xfffffffffffff2d2])) [0 verbose+0 S1 A16])) ge2fitman.cpp:426 93 {*movqi_internal}
     (nil))
(insn 944 943 945 113 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 181 [ D.24552 ])
            (const_int 0 [0]))) ge2fitman.cpp:426 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 181 [ D.24552 ])
        (nil)))
(jump_insn 945 944 946 113 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 953)
            (pc))) ge2fitman.cpp:426 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 953)
;;  succ:       114 (FALLTHRU)
;;              115
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 114, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 113, next block 115, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       113 (FALLTHRU)
;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 408 409
(note 946 945 947 114 [bb 114] NOTE_INSN_BASIC_BLOCK)
(insn 947 946 948 114 (parallel [
            (set (reg:DI 408)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:427 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 948 947 949 114 (parallel [
            (set (reg:DI 409)
                (plus:DI (reg:DI 408)
                    (const_int 768 [0x300])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:427 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 408)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 949 948 950 114 (set (reg:DI 4 si)
        (reg:DI 409)) ge2fitman.cpp:427 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 409)
        (nil)))
(insn 950 949 951 114 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC15") [flags 0x2]  <var_decl 0x2b084e6f1d10 *.LC15>)) ge2fitman.cpp:427 89 {*movdi_internal}
     (nil))
(insn 951 950 952 114 (set (reg:QI 0 ax)
        (const_int 0 [0])) ge2fitman.cpp:427 93 {*movqi_internal}
     (nil))
(call_insn 952 951 953 114 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x2b084d0bfe00 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:427 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (nil))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
;;  succ:       115 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 115, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 114, next block 116, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       112
;;              113
;;              114 (FALLTHRU)
;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(code_label 953 952 954 115 57 "" [2 uses])
(note 954 953 955 115 [bb 115] NOTE_INSN_BASIC_BLOCK)
(insn 955 954 956 115 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC16") [flags 0x2]  <var_decl 0x2b084e6f1da8 *.LC16>)) ge2fitman.cpp:431 89 {*movdi_internal}
     (nil))
(call_insn 956 955 957 115 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x2b084d0c2900 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:431 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 957 956 1147 115 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3360 [0xfffffffffffff2e0])) [0 i+0 S4 A32])
        (const_int 0 [0])) ge2fitman.cpp:434 90 {*movsi_internal}
     (nil))
(jump_insn 1147 957 1148 115 (set (pc)
        (label_ref 986)) ge2fitman.cpp:434 636 {jump}
     (nil)
 -> 986)
;;  succ:       120 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 1148 1147 988)
;; basic block 116, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 115, next block 117, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       120
;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 182 410 411
(code_label 988 1148 960 116 60 "" [1 uses])
(note 960 988 961 116 [bb 116] NOTE_INSN_BASIC_BLOCK)
(insn 961 960 962 116 (set (reg:SI 411)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3360 [0xfffffffffffff2e0])) [0 i+0 S4 A32])) ge2fitman.cpp:435 90 {*movsi_internal}
     (nil))
(insn 962 961 963 116 (set (reg:DI 410)
        (sign_extend:DI (reg:SI 411))) ge2fitman.cpp:435 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 411)
        (nil)))
(insn 963 962 964 116 (set (reg/f:DI 182 [ D.24553 ])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 410)
                        (const_int 8 [0x8]))
                    (reg/f:DI 20 frame))
                (const_int -3248 [0xfffffffffffff350])) [0 in_file S8 A64])) ge2fitman.cpp:435 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 410)
        (nil)))
(insn 964 963 965 116 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 182 [ D.24553 ])
            (const_int 0 [0]))) ge2fitman.cpp:435 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg/f:DI 182 [ D.24553 ])
        (nil)))
(jump_insn 965 964 966 116 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 983)
            (pc))) ge2fitman.cpp:435 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 983)
;;  succ:       117 (FALLTHRU)
;;              119
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 117, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 116, next block 118, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       116 (FALLTHRU)
;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 183 184 412 413 414 415 416
(note 966 965 967 117 [bb 117] NOTE_INSN_BASIC_BLOCK)
(insn 967 966 968 117 (set (reg:SI 413)
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3360 [0xfffffffffffff2e0])) [0 i+0 S4 A32])) ge2fitman.cpp:436 90 {*movsi_internal}
     (nil))
(insn 968 967 969 117 (set (reg:DI 412)
        (sign_extend:DI (reg:SI 413))) ge2fitman.cpp:436 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 413)
        (nil)))
(insn 969 968 970 117 (set (reg/f:DI 183 [ D.24553 ])
        (mem/f/j:DI (plus:DI (plus:DI (mult:DI (reg:DI 412)
                        (const_int 8 [0x8]))
                    (reg/f:DI 20 frame))
                (const_int -3248 [0xfffffffffffff350])) [0 in_file S8 A64])) ge2fitman.cpp:436 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 412)
        (nil)))
(insn 970 969 971 117 (set (reg:DI 5 di)
        (reg/f:DI 183 [ D.24553 ])) ge2fitman.cpp:436 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 183 [ D.24553 ])
        (nil)))
(call_insn 971 970 972 117 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fclose") [flags 0x41]  <function_decl 0x2b084d2dfb00 fclose>) [0 fclose S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:436 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 972 971 973 117 (parallel [
            (set (reg:DI 414)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:438 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 973 972 974 117 (parallel [
            (set (reg:DI 415)
                (plus:DI (reg:DI 414)
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:438 221 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 414)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 974 973 975 117 (parallel [
            (set (reg:DI 416)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1808 [0xfffffffffffff8f0])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:438 221 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 975 974 976 117 (set (reg:DI 4 si)
        (reg:DI 415)) ge2fitman.cpp:438 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 415)
        (nil)))
(insn 976 975 977 117 (set (reg:DI 5 di)
        (reg:DI 416)) ge2fitman.cpp:438 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 416)
        (nil)))
(call_insn/i 977 976 978 117 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x2b084d0b5300 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) ge2fitman.cpp:438 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 978 977 979 117 (set (reg:SI 184 [ D.24548 ])
        (reg:SI 0 ax)) ge2fitman.cpp:438 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 979 978 980 117 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 184 [ D.24548 ])
            (const_int 0 [0]))) ge2fitman.cpp:438 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 184 [ D.24548 ])
        (nil)))
(jump_insn 980 979 981 117 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 983)
            (pc))) ge2fitman.cpp:438 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 983)
;;  succ:       118 (FALLTHRU)
;;              119
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 118, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 117, next block 119, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       117 (FALLTHRU)
;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 981 980 982 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
(insn 982 981 983 118 (set (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3240 [0xfffffffffffff358])) [0 in_file+8 S8 A64])
        (const_int 0 [0])) ge2fitman.cpp:439 89 {*movdi_internal}
     (nil))
;;  succ:       119 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 119, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 118, next block 120, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       116
;;              118 (FALLTHRU)
;;              117
;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 983 982 984 119 59 "" [2 uses])
(note 984 983 985 119 [bb 119] NOTE_INSN_BASIC_BLOCK)
(insn 985 984 986 119 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                        (const_int -3360 [0xfffffffffffff2e0])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                            (const_int -3360 [0xfffffffffffff2e0])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ge2fitman.cpp:434 220 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       120 (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 120, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 119, next block 121, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       119 (FALLTHRU,DFS_BACK)
;;              115 [100.0%] 
;; bb 120 artificial_defs: { }
;; bb 120 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 986 985 987 120 58 "" [1 uses])
(note 987 986 989 120 [bb 120] NOTE_INSN_BASIC_BLOCK)
(insn 989 987 990 120 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -3360 [0xfffffffffffff2e0])) [0 i+0 S4 A32])
            (const_int 1 [0x1]))) ge2fitman.cpp:434 7 {*cmpsi_1}
     (nil))
(jump_insn 990 989 991 120 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 988)
            (pc))) ge2fitman.cpp:434 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 988)
;;  succ:       116
;;              121 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 121, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 120, next block 122, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       120 (FALLTHRU)
;; bb 121 artificial_defs: { }
;; bb 121 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 185
(note 991 990 992 121 [bb 121] NOTE_INSN_BASIC_BLOCK)
(insn 992 991 993 121 (set (reg/f:DI 185 [ D.24557 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3312 [0xfffffffffffff310])) [0 in_data[0].lo+0 S8 A64])) ge2fitman.cpp:444 89 {*movdi_internal}
     (nil))
(insn 993 992 994 121 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 185 [ D.24557 ])
            (const_int 0 [0]))) ge2fitman.cpp:444 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg/f:DI 185 [ D.24557 ])
        (nil)))
(jump_insn 994 993 995 121 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 999)
            (pc))) ge2fitman.cpp:444 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 999)
;;  succ:       122 (FALLTHRU)
;;              123
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 122, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 121, next block 123, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       121 (FALLTHRU)
;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 186
(note 995 994 996 122 [bb 122] NOTE_INSN_BASIC_BLOCK)
(insn 996 995 997 122 (set (reg/f:DI 186 [ D.24557 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3312 [0xfffffffffffff310])) [0 in_data[0].lo+0 S8 A64])) ge2fitman.cpp:445 89 {*movdi_internal}
     (nil))
(insn 997 996 998 122 (set (reg:DI 5 di)
        (reg/f:DI 186 [ D.24557 ])) ge2fitman.cpp:445 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 186 [ D.24557 ])
        (nil)))
(call_insn 998 997 999 122 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2b084d0df000 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:445 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       123 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 123, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 122, next block 124, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       121
;;              122 (FALLTHRU)
;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 187
(code_label 999 998 1000 123 61 "" [1 uses])
(note 1000 999 1001 123 [bb 123] NOTE_INSN_BASIC_BLOCK)
(insn 1001 1000 1002 123 (set (reg/f:DI 187 [ D.24557 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3296 [0xfffffffffffff320])) [0 switch_data[0].lo+0 S8 A64])) ge2fitman.cpp:446 89 {*movdi_internal}
     (nil))
(insn 1002 1001 1003 123 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 187 [ D.24557 ])
            (const_int 0 [0]))) ge2fitman.cpp:446 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg/f:DI 187 [ D.24557 ])
        (nil)))
(jump_insn 1003 1002 1004 123 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1008)
            (pc))) ge2fitman.cpp:446 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 1008)
;;  succ:       124 (FALLTHRU)
;;              125
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 124, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 123, next block 125, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       123 (FALLTHRU)
;; bb 124 artificial_defs: { }
;; bb 124 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 188
(note 1004 1003 1005 124 [bb 124] NOTE_INSN_BASIC_BLOCK)
(insn 1005 1004 1006 124 (set (reg/f:DI 188 [ D.24557 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3296 [0xfffffffffffff320])) [0 switch_data[0].lo+0 S8 A64])) ge2fitman.cpp:447 89 {*movdi_internal}
     (nil))
(insn 1006 1005 1007 124 (set (reg:DI 5 di)
        (reg/f:DI 188 [ D.24557 ])) ge2fitman.cpp:447 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 188 [ D.24557 ])
        (nil)))
(call_insn 1007 1006 1008 124 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2b084d0df000 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:447 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       125 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 125, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 124, next block 126, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       123
;;              124 (FALLTHRU)
;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 189
(code_label 1008 1007 1009 125 62 "" [1 uses])
(note 1009 1008 1010 125 [bb 125] NOTE_INSN_BASIC_BLOCK)
(insn 1010 1009 1011 125 (set (reg/f:DI 189 [ D.24555 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3280 [0xfffffffffffff330])) [0 out_data+0 S8 A64])) ge2fitman.cpp:448 89 {*movdi_internal}
     (nil))
(insn 1011 1010 1012 125 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 189 [ D.24555 ])
            (const_int 0 [0]))) ge2fitman.cpp:448 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg/f:DI 189 [ D.24555 ])
        (nil)))
(jump_insn 1012 1011 1013 125 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1017)
            (pc))) ge2fitman.cpp:448 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 1017)
;;  succ:       126 (FALLTHRU)
;;              127
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 126, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 125, next block 127, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       125 (FALLTHRU)
;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 190
(note 1013 1012 1014 126 [bb 126] NOTE_INSN_BASIC_BLOCK)
(insn 1014 1013 1015 126 (set (reg/f:DI 190 [ D.24555 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3280 [0xfffffffffffff330])) [0 out_data+0 S8 A64])) ge2fitman.cpp:449 89 {*movdi_internal}
     (nil))
(insn 1015 1014 1016 126 (set (reg:DI 5 di)
        (reg/f:DI 190 [ D.24555 ])) ge2fitman.cpp:449 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 190 [ D.24555 ])
        (nil)))
(call_insn 1016 1015 1017 126 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2b084d0df000 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:449 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       127 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 127, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 126, next block 128, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       125
;;              126 (FALLTHRU)
;; bb 127 artificial_defs: { }
;; bb 127 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 191
(code_label 1017 1016 1018 127 63 "" [1 uses])
(note 1018 1017 1019 127 [bb 127] NOTE_INSN_BASIC_BLOCK)
(insn 1019 1018 1020 127 (set (reg/f:DI 191 [ D.24555 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3264 [0xfffffffffffff340])) [0 scratch_data+0 S8 A64])) ge2fitman.cpp:450 89 {*movdi_internal}
     (nil))
(insn 1020 1019 1021 127 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 191 [ D.24555 ])
            (const_int 0 [0]))) ge2fitman.cpp:450 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg/f:DI 191 [ D.24555 ])
        (nil)))
(jump_insn 1021 1020 1022 127 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1026)
            (pc))) ge2fitman.cpp:450 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 1026)
;;  succ:       128 (FALLTHRU)
;;              129
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 128, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 127, next block 129, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       127 (FALLTHRU)
;; bb 128 artificial_defs: { }
;; bb 128 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 192
(note 1022 1021 1023 128 [bb 128] NOTE_INSN_BASIC_BLOCK)
(insn 1023 1022 1024 128 (set (reg/f:DI 192 [ D.24555 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3264 [0xfffffffffffff340])) [0 scratch_data+0 S8 A64])) ge2fitman.cpp:451 89 {*movdi_internal}
     (nil))
(insn 1024 1023 1025 128 (set (reg:DI 5 di)
        (reg/f:DI 192 [ D.24555 ])) ge2fitman.cpp:451 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 192 [ D.24555 ])
        (nil)))
(call_insn 1025 1024 1026 128 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2b084d0df000 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:451 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       129 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 129, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 128, next block 130, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       127
;;              128 (FALLTHRU)
;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 193
(code_label 1026 1025 1027 129 64 "" [1 uses])
(note 1027 1026 1028 129 [bb 129] NOTE_INSN_BASIC_BLOCK)
(insn 1028 1027 1029 129 (set (reg:SI 193 [ D.24548 ])
        (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -3372 [0xfffffffffffff2d4])) [0 fid+0 S4 A32])) ge2fitman.cpp:453 90 {*movsi_internal}
     (nil))
(insn 1029 1028 1030 129 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 193 [ D.24548 ])
            (const_int 1 [0x1]))) ge2fitman.cpp:453 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 193 [ D.24548 ])
        (nil)))
(jump_insn 1030 1029 1031 129 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1066)
            (pc))) ge2fitman.cpp:453 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 1066)
;;  succ:       130 (FALLTHRU)
;;              138
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 130, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 129, next block 131, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       129 (FALLTHRU)
;; bb 130 artificial_defs: { }
;; bb 130 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 194
(note 1031 1030 1032 130 [bb 130] NOTE_INSN_BASIC_BLOCK)
(insn 1032 1031 1033 130 (set (reg/f:DI 194 [ D.24557 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3304 [0xfffffffffffff318])) [0 in_data[1].lo+0 S8 A64])) ge2fitman.cpp:454 89 {*movdi_internal}
     (nil))
(insn 1033 1032 1034 130 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 194 [ D.24557 ])
            (const_int 0 [0]))) ge2fitman.cpp:454 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg/f:DI 194 [ D.24557 ])
        (nil)))
(jump_insn 1034 1033 1035 130 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1039)
            (pc))) ge2fitman.cpp:454 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 1039)
;;  succ:       131 (FALLTHRU)
;;              132
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 131, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 130, next block 132, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       130 (FALLTHRU)
;; bb 131 artificial_defs: { }
;; bb 131 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 195
(note 1035 1034 1036 131 [bb 131] NOTE_INSN_BASIC_BLOCK)
(insn 1036 1035 1037 131 (set (reg/f:DI 195 [ D.24557 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3304 [0xfffffffffffff318])) [0 in_data[1].lo+0 S8 A64])) ge2fitman.cpp:455 89 {*movdi_internal}
     (nil))
(insn 1037 1036 1038 131 (set (reg:DI 5 di)
        (reg/f:DI 195 [ D.24557 ])) ge2fitman.cpp:455 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 195 [ D.24557 ])
        (nil)))
(call_insn 1038 1037 1039 131 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2b084d0df000 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:455 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       132 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 132, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 131, next block 133, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       130
;;              131 (FALLTHRU)
;; bb 132 artificial_defs: { }
;; bb 132 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 196
(code_label 1039 1038 1040 132 66 "" [1 uses])
(note 1040 1039 1041 132 [bb 132] NOTE_INSN_BASIC_BLOCK)
(insn 1041 1040 1042 132 (set (reg/f:DI 196 [ D.24557 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3288 [0xfffffffffffff328])) [0 switch_data[1].lo+0 S8 A64])) ge2fitman.cpp:456 89 {*movdi_internal}
     (nil))
(insn 1042 1041 1043 132 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 196 [ D.24557 ])
            (const_int 0 [0]))) ge2fitman.cpp:456 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg/f:DI 196 [ D.24557 ])
        (nil)))
(jump_insn 1043 1042 1044 132 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1048)
            (pc))) ge2fitman.cpp:456 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 1048)
;;  succ:       133 (FALLTHRU)
;;              134
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 133, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 132, next block 134, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       132 (FALLTHRU)
;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 197
(note 1044 1043 1045 133 [bb 133] NOTE_INSN_BASIC_BLOCK)
(insn 1045 1044 1046 133 (set (reg/f:DI 197 [ D.24557 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3288 [0xfffffffffffff328])) [0 switch_data[1].lo+0 S8 A64])) ge2fitman.cpp:457 89 {*movdi_internal}
     (nil))
(insn 1046 1045 1047 133 (set (reg:DI 5 di)
        (reg/f:DI 197 [ D.24557 ])) ge2fitman.cpp:457 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 197 [ D.24557 ])
        (nil)))
(call_insn 1047 1046 1048 133 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2b084d0df000 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:457 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       134 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 134, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 133, next block 135, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       132
;;              133 (FALLTHRU)
;; bb 134 artificial_defs: { }
;; bb 134 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 198
(code_label 1048 1047 1049 134 67 "" [1 uses])
(note 1049 1048 1050 134 [bb 134] NOTE_INSN_BASIC_BLOCK)
(insn 1050 1049 1051 134 (set (reg/f:DI 198 [ D.24555 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3272 [0xfffffffffffff338])) [0 out_data+8 S8 A64])) ge2fitman.cpp:458 89 {*movdi_internal}
     (nil))
(insn 1051 1050 1052 134 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 198 [ D.24555 ])
            (const_int 0 [0]))) ge2fitman.cpp:458 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg/f:DI 198 [ D.24555 ])
        (nil)))
(jump_insn 1052 1051 1053 134 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1057)
            (pc))) ge2fitman.cpp:458 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 1057)
;;  succ:       135 (FALLTHRU)
;;              136
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 135, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 134, next block 136, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       134 (FALLTHRU)
;; bb 135 artificial_defs: { }
;; bb 135 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 199
(note 1053 1052 1054 135 [bb 135] NOTE_INSN_BASIC_BLOCK)
(insn 1054 1053 1055 135 (set (reg/f:DI 199 [ D.24555 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3272 [0xfffffffffffff338])) [0 out_data+8 S8 A64])) ge2fitman.cpp:459 89 {*movdi_internal}
     (nil))
(insn 1055 1054 1056 135 (set (reg:DI 5 di)
        (reg/f:DI 199 [ D.24555 ])) ge2fitman.cpp:459 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 199 [ D.24555 ])
        (nil)))
(call_insn 1056 1055 1057 135 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2b084d0df000 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:459 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       136 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 136, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 135, next block 137, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       134
;;              135 (FALLTHRU)
;; bb 136 artificial_defs: { }
;; bb 136 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 200
(code_label 1057 1056 1058 136 68 "" [1 uses])
(note 1058 1057 1059 136 [bb 136] NOTE_INSN_BASIC_BLOCK)
(insn 1059 1058 1060 136 (set (reg/f:DI 200 [ D.24555 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3256 [0xfffffffffffff348])) [0 scratch_data+8 S8 A64])) ge2fitman.cpp:460 89 {*movdi_internal}
     (nil))
(insn 1060 1059 1061 136 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 200 [ D.24555 ])
            (const_int 0 [0]))) ge2fitman.cpp:460 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg/f:DI 200 [ D.24555 ])
        (nil)))
(jump_insn 1061 1060 1062 136 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1066)
            (pc))) ge2fitman.cpp:460 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 1066)
;;  succ:       137 (FALLTHRU)
;;              138
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 137, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 136, next block 138, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       136 (FALLTHRU)
;; bb 137 artificial_defs: { }
;; bb 137 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 201
(note 1062 1061 1063 137 [bb 137] NOTE_INSN_BASIC_BLOCK)
(insn 1063 1062 1064 137 (set (reg/f:DI 201 [ D.24555 ])
        (mem/f/j/c:DI (plus:DI (reg/f:DI 20 frame)
                (const_int -3256 [0xfffffffffffff348])) [0 scratch_data+8 S8 A64])) ge2fitman.cpp:461 89 {*movdi_internal}
     (nil))
(insn 1064 1063 1065 137 (set (reg:DI 5 di)
        (reg/f:DI 201 [ D.24555 ])) ge2fitman.cpp:461 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 201 [ D.24555 ])
        (nil)))
(call_insn 1065 1064 1066 137 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2b084d0df000 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:461 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       138 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 138, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 137, next block 139, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       129
;;              137 (FALLTHRU)
;;              136
;; bb 138 artificial_defs: { }
;; bb 138 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 17 [flags] 202 203
(code_label 1066 1065 1067 138 65 "" [2 uses])
(note 1067 1066 1068 138 [bb 138] NOTE_INSN_BASIC_BLOCK)
(insn 1068 1067 1071 138 (set (reg:SI 202 [ D.24548 ])
        (const_int 0 [0])) ge2fitman.cpp:464 90 {*movsi_internal}
     (nil))
(insn 1071 1068 1075 138 (set (reg:SI 203 [ <retval> ])
        (reg:SI 202 [ D.24548 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 202 [ D.24548 ])
        (nil)))
(insn 1075 1071 1076 138 (set (reg/i:SI 0 ax)
        (reg:SI 203 [ <retval> ])) ge2fitman.cpp:466 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 203 [ <retval> ])
        (nil)))
(insn 1076 1075 1077 138 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.24558+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) ge2fitman.cpp:466 968 {stack_tls_protect_test_di}
     (nil))
(jump_insn 1077 1076 1083 138 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1080)
            (pc))) ge2fitman.cpp:466 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 1080)
;;  succ:       140
;;              139 (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 139, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 138, next block 140, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       138 (FALLTHRU)
;; bb 139 artificial_defs: { }
;; bb 139 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(note 1083 1077 1078 139 [bb 139] NOTE_INSN_BASIC_BLOCK)
(call_insn 1078 1083 1079 139 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x2b084e6ddb00 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:466 642 {*call}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]

(barrier 1079 1078 1080)
;; basic block 140, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 139, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       138
;; bb 140 artificial_defs: { }
;; bb 140 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 1080 1079 1084 140 70 "" [1 uses])
(note 1084 1080 1081 140 [bb 140] NOTE_INSN_BASIC_BLOCK)
(insn 1081 1084 0 140 (use (reg/i:SI 0 ax)) ge2fitman.cpp:466 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void __static_initialization_and_destruction_0(int, int) (_Z41__static_initialization_and_destruction_0ii, funcdef_no=1021, decl_uid=24213, symbol_order=251)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 7 count 6 (    1)
Building IRA IR
verify found no changes in insn with uid = 14.
verify found no changes in insn with uid = 18.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs



   Insn 18(l0): point = 1
   Insn 17(l0): point = 3
   Insn 16(l0): point = 5
   Insn 15(l0): point = 7
   Insn 14(l0): point = 9
   Insn 13(l0): point = 11
   Insn 11(l0): point = 14
   Insn 10(l0): point = 16
   Insn 8(l0): point = 19
   Insn 7(l0): point = 21
   Insn 3(l0): point = 23
   Insn 2(l0): point = 25
Compressing live ranges: from 28 to 0 - 0%
Ranges after the compression:
  regions=1, blocks=6, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0
Disposition:
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


void __static_initialization_and_destruction_0(int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={3d} r1={4d,1u} r2={3d} r4={4d,2u} r5={5d,3u} r6={1d,5u} r7={1d,7u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,4u} r17={4d,2u} r18={2d} r19={2d} r20={1d,9u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} 
;;    total ref usage 194{161d,33u,0e} in 12{10 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 __initialize_p+0 S4 A32])
        (reg:SI 5 di [ __initialize_p ])) ge2fitman.cpp:466 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di [ __initialize_p ])
        (nil)))
(insn 3 2 4 2 (set (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 __priority+0 S4 A32])
        (reg:SI 4 si [ __priority ])) ge2fitman.cpp:466 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ __priority ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 __initialize_p+0 S4 A32])
            (const_int 1 [0x1]))) ge2fitman.cpp:466 7 {*cmpsi_1}
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 21)
            (pc))) ge2fitman.cpp:466 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 21)
;;  succ:       3 (FALLTHRU)
;;              5
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 10 9 11 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 __priority+0 S4 A32])
            (const_int 65535 [0xffff]))) ge2fitman.cpp:466 7 {*cmpsi_1}
     (nil))
(jump_insn 11 10 12 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 21)
            (pc))) ge2fitman.cpp:466 596 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 21)
;;  succ:       4 (FALLTHRU)
;;              5
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 0x2b084e65c000 __ioinit>)) /usr/include/c++/4.9/iostream:74 89 {*movdi_internal}
     (nil))
(call_insn 14 13 15 4 (call (mem:QI (symbol_ref:DI ("_ZNSt8ios_base4InitC1Ev") [flags 0x41]  <function_decl 0x2b084e1b5500 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) /usr/include/c++/4.9/iostream:74 642 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 15 14 16 4 (set (reg:DI 1 dx)
        (symbol_ref:DI ("__dso_handle") [flags 0x42]  <var_decl 0x2b084e695558 __dso_handle>)) /usr/include/c++/4.9/iostream:74 89 {*movdi_internal}
     (nil))
(insn 16 15 17 4 (set (reg:DI 4 si)
        (symbol_ref:DI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 0x2b084e65c000 __ioinit>)) /usr/include/c++/4.9/iostream:74 89 {*movdi_internal}
     (nil))
(insn 17 16 18 4 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZNSt8ios_base4InitD1Ev") [flags 0x41]  <function_decl 0x2b084e1b5700 __comp_dtor >)) /usr/include/c++/4.9/iostream:74 89 {*movdi_internal}
     (nil))
(call_insn 18 17 21 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__cxa_atexit") [flags 0x41]  <function_decl 0x2b084e690c00 __cxa_atexit>) [0 __cxa_atexit S1 A8])
            (const_int 0 [0]))) /usr/include/c++/4.9/iostream:74 649 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
;;  succ:       5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;;              2
;;              3
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 21 18 22 5 71 "" [2 uses])
(note 22 21 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function (static initializers for ge2fitman.cpp) (_GLOBAL__sub_I_main, funcdef_no=1022, decl_uid=24219, symbol_order=360)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
verify found no changes in insn with uid = 7.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs



   Insn 7(l0): point = 0
   Insn 6(l0): point = 2
   Insn 5(l0): point = 4
Compressing live ranges: from 7 to 0 - 0%
Ranges after the compression:
  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0
Disposition:
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


(static initializers for ge2fitman.cpp)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 4[si] 5[di] 6[bp] 7[sp]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={3d,1u} r5={3d,1u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} 
;;    total ref usage 99{89d,10u,0e} in 3{2 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 []
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 4 si)
        (const_int 65535 [0xffff])) ge2fitman.cpp:466 90 {*movsi_internal}
     (nil))
(insn 6 5 7 2 (set (reg:SI 5 di)
        (const_int 1 [0x1])) ge2fitman.cpp:466 90 {*movsi_internal}
     (nil))
(call_insn 7 6 0 2 (call (mem:QI (symbol_ref:DI ("_Z41__static_initialization_and_destruction_0ii") [flags 0x3]  <function_decl 0x2b084e690b00 __static_initialization_and_destruction_0>) [0 __static_initialization_and_destruction_0 S1 A8])
        (const_int 0 [0])) ge2fitman.cpp:466 642 {*call}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

