# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CCSDS_Stack_Projekt.srcs/sources_1/new/FIFO_Stack.vhd" \
"../../../../CCSDS_Stack_Projekt.srcs/sim_1/new/tb_FIFO_Stack.vhd" \

# Do not sort compile order
nosort
