Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct  6 23:06:29 2022
| Host         : DESKTOP-OJM4LJN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             268 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+---------------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+---------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                      |                           |                2 |              4 |
|  clk_IBUF_BUFG | datapath_inst/CO[0]                  | rst_IBUF                  |                4 |             28 |
|  clk_IBUF_BUFG | controller_inst/Csel                 | datapath_inst/cntr_j/RstC |                5 |             40 |
|  clk_IBUF_BUFG | controller_inst/Csel                 | datapath_inst/cntr_j/RstD |                5 |             40 |
|  clk_IBUF_BUFG | controller_inst/output_reg[0][0]     | rst_IBUF                  |                8 |             40 |
|  clk_IBUF_BUFG | controller_inst/E[0]                 | rst_IBUF                  |                6 |             40 |
|  clk_IBUF_BUFG | controller_inst/temp_reg[19]_0       | rst_IBUF                  |                5 |             40 |
|  clk_IBUF_BUFG | datapath_inst/cntr_i/temp[0]_i_1_n_0 | rst_IBUF                  |                5 |             40 |
|  clk_IBUF_BUFG | controller_inst/output_reg[19]       |                           |               20 |            160 |
|  clk_IBUF_BUFG | controller_inst/output_reg[0]_1      |                           |               20 |            160 |
|  clk_IBUF_BUFG | controller_inst/output_reg[19]_0     |                           |               20 |            160 |
|  clk_IBUF_BUFG | controller_inst/output_reg[0]_0      |                           |               20 |            160 |
+----------------+--------------------------------------+---------------------------+------------------+----------------+


