# VSDBabySoC Overview ğŸ’»

**VSDBabySoC** is a compact, educational **System-on-Chip (SoC)** built around a **RISC-V processor (RVMYTH)**. It integrates a **PLL (Phase-Locked Loop)** for stable clock generation and a **10-bit DAC (Digital-to-Analog Converter)** for analog output. The design provides a hands-on platform to learn **SoC design, simulation, and digital-to-analog interfacing**.

---

## Key Components âš™ï¸

| Module         | Purpose                                                | Inputs                               | Outputs                |
| -------------- | ------------------------------------------------------ | ------------------------------------ | ---------------------- |
| **RVMYTH CPU** | Performs computation and generates 10-bit digital data | `CLK`, `reset`                       | `OUT[9:0]`             |
| **PLL**        | Generates a stable clock signal                        | `VCO_IN`, `ENb_CP`, `ENb_VCO`, `REF` | `CLK`                  |
| **DAC**        | Converts digital signals from CPU to analog voltage    | `D[9:0]`, `VREFH`                    | `OUT` (analog voltage) |

---

## Educational Objectives ğŸ“

* **Hands-on SoC Integration**: Combine CPU, PLL, and DAC modules.
* **Clock and Signal Management**: Learn how PLLs stabilize clocks.
* **Digital-to-Analog Conversion**: Convert binary outputs to analog signals.
* **Simulation and Verification**: Use **Icarus Verilog** and **GTKWave** for pre- and post-synthesis validation.

---

## Project Structure ğŸ“‚

```
/home/designer/VSDBabySoC
â”œâ”€â”€ LICENSE
â”œâ”€â”€ Makefile
â”œâ”€â”€ README.md
â”œâ”€â”€ compiled_rvmyth.v
â”œâ”€â”€ compiled_rvmyth_gen.v
â”œâ”€â”€ images
â”‚Â Â  â”œâ”€â”€ centralized_avsddac.png
â”‚Â Â  â”œâ”€â”€ inside_dac.png
â”‚Â Â  â”œâ”€â”€ inside_pll.png
â”‚Â Â  â”œâ”€â”€ openlane_flow.png
â”‚Â Â  â”œâ”€â”€ physical_design.png
â”‚Â Â  â”œâ”€â”€ post_routing_sim.png
â”‚Â Â  â”œâ”€â”€ post_synth_sim.png
â”‚Â Â  â”œâ”€â”€ pre_synth_sim.png
â”‚Â Â  â”œâ”€â”€ rvmyth_layout.png
â”‚Â Â  â”œâ”€â”€ selected_dac.png
â”‚Â Â  â”œâ”€â”€ selected_pll.png
â”‚Â Â  â”œâ”€â”€ vsdbabysoc_block_diagram.png
â”‚Â Â  â””â”€â”€ vsdbabysoc_layout.png
â”œâ”€â”€ out
â”œâ”€â”€ output
â”‚Â Â  â”œâ”€â”€ compiled_tlv
â”‚Â Â  â”‚Â Â  â””â”€â”€ rvmyth.v
â”‚Â Â  â”œâ”€â”€ post_synth_sim
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ post_synth_sim.out
â”‚Â Â  â”‚Â Â  â””â”€â”€ post_synth_sim.vcd
â”‚Â Â  â”œâ”€â”€ pre_synth_sim
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ pre_synth_sim.out
â”‚Â Â  â”‚Â Â  â””â”€â”€ pre_synth_sim.vcd
â”‚Â Â  â””â”€â”€ synth
â”‚Â Â      â”œâ”€â”€ synth.log
â”‚Â Â      â””â”€â”€ vsdbabysoc.synth.v
â””â”€â”€ src
    â”œâ”€â”€ gds
    â”‚Â Â  â”œâ”€â”€ avsddac.gds
    â”‚Â Â  â””â”€â”€ avsdpll.gds
    â”œâ”€â”€ gls_model
    â”‚Â Â  â”œâ”€â”€ primitives.v
    â”‚Â Â  â””â”€â”€ sky130_fd_sc_hd.v
    â”œâ”€â”€ include
    â”‚Â Â  â”œâ”€â”€ sandpiper.vh
    â”‚Â Â  â”œâ”€â”€ sandpiper_gen.vh
    â”‚Â Â  â”œâ”€â”€ sp_default.vh
    â”‚Â Â  â””â”€â”€ sp_verilog.vh
    â”œâ”€â”€ layout_conf
    â”‚Â Â  â”œâ”€â”€ rvmyth
    â”‚Â Â  â”‚Â Â  â”œâ”€â”€ config.tcl
    â”‚Â Â  â”‚Â Â  â””â”€â”€ pin_order.cfg
    â”‚Â Â  â””â”€â”€ vsdbabysoc
    â”‚Â Â      â”œâ”€â”€ config.tcl
    â”‚Â Â      â”œâ”€â”€ macro.cfg
    â”‚Â Â      â””â”€â”€ pin_order.cfg
    â”œâ”€â”€ lef
    â”‚Â Â  â”œâ”€â”€ avsddac.lef
    â”‚Â Â  â””â”€â”€ avsdpll.lef
    â”œâ”€â”€ lib
    â”‚Â Â  â”œâ”€â”€ avsddac.lib
    â”‚Â Â  â”œâ”€â”€ avsdpll.lib
    â”‚Â Â  â””â”€â”€ sky130_fd_sc_hd__tt_025C_1v80.lib
    â”œâ”€â”€ module
    â”‚Â Â  â”œâ”€â”€ avsddac.v
    â”‚Â Â  â”œâ”€â”€ avsdpll.v
    â”‚Â Â  â”œâ”€â”€ clk_gate.v
    â”‚Â Â  â”œâ”€â”€ pseudo_rand.sv
    â”‚Â Â  â”œâ”€â”€ pseudo_rand_gen.sv
    â”‚Â Â  â”œâ”€â”€ rvmyth.tlv
    â”‚Â Â  â”œâ”€â”€ rvmyth.v
    â”‚Â Â  â”œâ”€â”€ rvmyth_gen.v
    â”‚Â Â  â”œâ”€â”€ testbench.rvmyth.post-routing.v
    â”‚Â Â  â”œâ”€â”€ testbench.v
    â”‚Â Â  â””â”€â”€ vsdbabysoc.v
    â”œâ”€â”€ script
    â”‚Â Â  â”œâ”€â”€ sta.conf
    â”‚Â Â  â”œâ”€â”€ verilog_to_lib.pl
    â”‚Â Â  â””â”€â”€ yosys.ys
    â””â”€â”€ sdc
        â”œâ”€â”€ vsdbabysoc_layout.sdc
        â””â”€â”€ vsdbabysoc_synthesis.sdc

```

---

## Step-by-Step VSDBabySoC Modeling Walkthrough âš¡

This section demonstrates **how to simulate and observe the VSDBabySoC behavior**. We will modify digital values, feed them to the DAC, and monitor the analog output. These instructions are **tested on Ubuntu 18.04.5 (Bionic)**.

---

### 1. Install Required Tools

First, install all necessary packages:

```bash
sudo apt update
sudo apt install make python3 python3-pip git iverilog gtkwave docker.io
sudo chmod 666 /var/run/docker.sock
```

Next, install Python packages:

```bash
pip3 install pyyaml click sandpiper-saas
```

These tools allow you to **compile, simulate, and visualize waveforms**.

---

### 2. Clone the Project Repository

Choose a working directory (e.g., home directory) and clone the repository:

```bash
cd ~
git clone https://github.com/manili/VSDBabySoC.git
cd VSDBabySoC
```

You now have all source files and scripts needed for simulation.

---

## Quick TipğŸ’¡

The `rvmyth.v` and `rvmyth_gen.v` files are initially **generated in the `output/` directory**. Once generated, they can be easily moved to the source modules folder using the `mv` command:

```bash
mv output/rvmyth.v src/module/
mv output/rvmyth_gen.v src/module/
```
This keeps the workflow clean and organized for integration into the VSDBabySoC project.

---

Hereâ€™s a polished, professional version of your section:

---

### 3. Run Pre-Synthesis Simulation âš¡

To compile and simulate the SoC **before synthesis**, execute:

```bash
make pre_synth_sim
```

* This generates a **waveform file** in VCD format:

```
output/pre_synth_sim/pre_synth_sim.vcd
```

* The simulation allows you to verify module functionality and signal behavior prior to synthesis.

---

Hereâ€™s a fully **polished, professional version** of that section with the **corrected `iverilog` command**, explanation, and GTKWave instructions integrated smoothly:

---

### 3. Run Pre-Synthesis Simulation âš¡

To compile and simulate the VSDBabySoC **before synthesis**, use the following command:

```bash
iverilog -o output/pre_synth_sim/pre_synth_sim.out -DPRE_SYNTH_SIM \
    -I src/include -I src/module \
    src/module/testbench.v
```

**Explanation:**

* The `-DPRE_SYNTH_SIM` flag defines a macro for **conditional compilation** in the testbench.
* `-I src/include -I src/module` adds the include paths for headers and Verilog modules.


Running this command generates the **pre-synthesis waveform**:

```
output/pre_synth_sim/pre_synth_sim.vcd
```

---

### 4. Visualize Waveforms ğŸ“Š

Open the waveform in GTKWave:

```bash
gtkwave output/pre_synth_sim/pre_synth_sim.vcd
```

Focus on the **two key signals**:

* `CLK` â†’ Clock signal generated by the PLL.
* `OUT` â†’ DAC output, reflecting the conversion of digital signals to analog voltage.

By modifying the digital values in the RVMYTH core, you can **observe the DAC output change in real time**.

---

### 5. Interpreting the Results ğŸ“

* **CLK** ensures that all SoC modules operate **synchronously**.
* **OUT** demonstrates the **digital-to-analog conversion**, showing how data flows through the system.

This workflow provides **hands-on learning** of digital-to-analog interfacing and RISC-V SoC operation, bridging theory and practical observation.

---




