// Seed: 1716671927
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3
    , id_16,
    input tri id_4,
    input wand id_5,
    output wire id_6,
    input uwire id_7,
    input uwire id_8,
    input uwire id_9,
    output supply0 id_10,
    input tri id_11,
    output logic id_12,
    input tri id_13,
    output supply1 id_14
);
  wire id_17;
  module_0(
      id_17, id_17, id_17, id_17, id_16, id_17, id_16, id_17
  );
  wire id_18;
  always @(negedge 1) begin
    id_12 = 1;
    id_12 <= #1 1;
  end
  assign id_0 = id_4;
endmodule
