<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Champsim-map: branch/bimodal/bimodal.cc File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Champsim-map
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_adbfc39968258094b6504d03d76a585f.html">branch</a></li><li class="navelem"><a class="el" href="dir_6515896ae4e2b45b999e4b88fd948c28.html">bimodal</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">bimodal.cc File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;map&gt;</code><br />
<code>#include &quot;<a class="el" href="ooo__cpu_8h_source.html">ooo_cpu.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for bimodal.cc:</div>
<div class="dyncontent">
<div class="center"><img src="bimodal_8cc__incl.png" border="0" usemap="#branch_2bimodal_2bimodal_8cc" alt=""/></div>
<map name="branch_2bimodal_2bimodal_8cc" id="branch_2bimodal_2bimodal_8cc">
<area shape="rect" title=" " alt="" coords="323,5,522,32"/>
<area shape="rect" title=" " alt="" coords="351,80,401,107"/>
<area shape="rect" href="ooo__cpu_8h.html" title=" " alt="" coords="425,80,513,107"/>
<area shape="rect" title=" " alt="" coords="5,379,61,405"/>
<area shape="rect" title=" " alt="" coords="182,155,269,181"/>
<area shape="rect" title=" " alt="" coords="293,155,355,181"/>
<area shape="rect" href="block_8h.html" title=" " alt="" coords="655,229,724,256"/>
<area shape="rect" href="instruction_8h.html" title=" " alt="" coords="595,304,698,331"/>
<area shape="rect" href="champsim_8h.html" title=" " alt="" coords="191,229,294,256"/>
<area shape="rect" href="delay__queue_8hpp.html" title=" " alt="" coords="1119,304,1252,331"/>
<area shape="rect" href="memory__class_8h.html" title=" " alt="" coords="533,155,662,181"/>
<area shape="rect" href="operable_8h.html" title=" " alt="" coords="367,229,457,256"/>
<area shape="rect" href="ooo__cpu__modules_8inc.html" title=" " alt="" coords="799,155,961,181"/>
<area shape="rect" title=" " alt="" coords="953,379,1039,405"/>
<area shape="rect" title=" " alt="" coords="885,453,947,480"/>
<area shape="rect" href="champsim__constants_8h.html" title=" " alt="" coords="234,304,406,331"/>
<area shape="rect" href="circular__buffer_8hpp.html" title=" " alt="" coords="1113,379,1257,405"/>
<area shape="rect" href="util_8h.html" title=" " alt="" coords="293,379,347,405"/>
<area shape="rect" title=" " alt="" coords="287,453,353,480"/>
<area shape="rect" title=" " alt="" coords="1151,453,1220,480"/>
<area shape="rect" title=" " alt="" coords="556,453,636,480"/>
<area shape="rect" title=" " alt="" coords="1267,453,1338,480"/>
<area shape="rect" title=" " alt="" coords="693,453,752,480"/>
<area shape="rect" title=" " alt="" coords="1373,453,1465,480"/>
<area shape="rect" href="trace__instruction_8h.html" title=" " alt="" coords="685,379,827,405"/>
<area shape="rect" title=" " alt="" coords="71,304,158,331"/>
<area shape="rect" title=" " alt="" coords="1282,379,1342,405"/>
</map>
</div>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a02df8638a2e1f36e01e44fa3faca94d2"><td class="memItemLeft" align="right" valign="top">constexpr std::size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bimodal_8cc.html#a02df8638a2e1f36e01e44fa3faca94d2">BIMODAL_TABLE_SIZE</a> = 16384</td></tr>
<tr class="separator:a02df8638a2e1f36e01e44fa3faca94d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcdf62da9e212268661f560956f016a0"><td class="memItemLeft" align="right" valign="top">constexpr std::size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bimodal_8cc.html#adcdf62da9e212268661f560956f016a0">BIMODAL_PRIME</a> = 16381</td></tr>
<tr class="separator:adcdf62da9e212268661f560956f016a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4fc8cf92d38ec62e506f85b486c6475"><td class="memItemLeft" align="right" valign="top">constexpr std::size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bimodal_8cc.html#aa4fc8cf92d38ec62e506f85b486c6475">COUNTER_BITS</a> = 2</td></tr>
<tr class="separator:aa4fc8cf92d38ec62e506f85b486c6475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aa0451868241ef2b5c329209a5903fe"><td class="memItemLeft" align="right" valign="top">std::map&lt; <a class="el" href="classO3__CPU.html">O3_CPU</a> *, std::array&lt; int, <a class="el" href="bimodal_8cc.html#a02df8638a2e1f36e01e44fa3faca94d2">BIMODAL_TABLE_SIZE</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bimodal_8cc.html#a8aa0451868241ef2b5c329209a5903fe">bimodal_table</a></td></tr>
<tr class="separator:a8aa0451868241ef2b5c329209a5903fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Variable Documentation</h2>
<a id="adcdf62da9e212268661f560956f016a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcdf62da9e212268661f560956f016a0">&#9670;&nbsp;</a></span>BIMODAL_PRIME</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::size_t BIMODAL_PRIME = 16381</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8aa0451868241ef2b5c329209a5903fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aa0451868241ef2b5c329209a5903fe">&#9670;&nbsp;</a></span>bimodal_table</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;<a class="el" href="classO3__CPU.html">O3_CPU</a>*, std::array&lt;int, <a class="el" href="bimodal_8cc.html#a02df8638a2e1f36e01e44fa3faca94d2">BIMODAL_TABLE_SIZE</a>&gt; &gt; bimodal_table</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02df8638a2e1f36e01e44fa3faca94d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02df8638a2e1f36e01e44fa3faca94d2">&#9670;&nbsp;</a></span>BIMODAL_TABLE_SIZE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::size_t BIMODAL_TABLE_SIZE = 16384</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4fc8cf92d38ec62e506f85b486c6475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4fc8cf92d38ec62e506f85b486c6475">&#9670;&nbsp;</a></span>COUNTER_BITS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr std::size_t COUNTER_BITS = 2</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<div class="ttc" id="aclassCacheBus_html_a7bf76521c10bf773f660fac15a06da47"><div class="ttname"><a href="classCacheBus.html#a7bf76521c10bf773f660fac15a06da47">CacheBus::return_data</a></div><div class="ttdeci">void return_data(PACKET *packet)</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:1133</div></div>
<div class="ttc" id="astructchampsim_1_1deprecated__clock__cycle_html_a734cde6ea7c5ced9a0e70aa12b7eb440"><div class="ttname"><a href="structchampsim_1_1deprecated__clock__cycle.html#a734cde6ea7c5ced9a0e70aa12b7eb440">champsim::deprecated_clock_cycle::operator[]</a></div><div class="ttdeci">uint64_t operator[](std::size_t cpu_idx)</div><div class="ttdef"><b>Definition:</b> main.cc:38</div></div>
<div class="ttc" id="astructooo__model__instr_html_ac542b7328d4549cfdb95c0fc9c162b9c"><div class="ttname"><a href="structooo__model__instr.html#ac542b7328d4549cfdb95c0fc9c162b9c">ooo_model_instr::is_memory</a></div><div class="ttdeci">bool is_memory</div><div class="ttdef"><b>Definition:</b> instruction.h:31</div></div>
<div class="ttc" id="aclassO3__CPU_html"><div class="ttname"><a href="classO3__CPU.html">O3_CPU</a></div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:28</div></div>
<div class="ttc" id="aclasschampsim_1_1delay__queue_html_a685e92a33f848518ef53fd1bcd5a6272"><div class="ttname"><a href="classchampsim_1_1delay__queue.html#a685e92a33f848518ef53fd1bcd5a6272">champsim::delay_queue::full</a></div><div class="ttdeci">bool full() const noexcept</div><div class="ttdef"><b>Definition:</b> delay_queue.hpp:93</div></div>
<div class="ttc" id="adrrip_8cc_html_ae65427ff0d7835d486235cb30e1f74c0"><div class="ttname"><a href="drrip_8cc.html#ae65427ff0d7835d486235cb30e1f74c0">rand_sets</a></div><div class="ttdeci">std::map&lt; CACHE *, std::vector&lt; std::size_t &gt; &gt; rand_sets</div><div class="ttdef"><b>Definition:</b> drrip.cc:17</div></div>
<div class="ttc" id="aclasstracereader_html_a09ec0ebb3427660e85e5489453489db5"><div class="ttname"><a href="classtracereader.html#a09ec0ebb3427660e85e5489453489db5">tracereader::cpu</a></div><div class="ttdeci">uint8_t cpu</div><div class="ttdef"><b>Definition:</b> tracereader.h:10</div></div>
<div class="ttc" id="amain_8cc_html_a42598f6b609c9b775cc2daa4da35e053"><div class="ttname"><a href="main_8cc.html#a42598f6b609c9b775cc2daa4da35e053">warmup_instructions</a></div><div class="ttdeci">uint64_t warmup_instructions</div><div class="ttdef"><b>Definition:</b> main.cc:23</div></div>
<div class="ttc" id="aclassCACHE_html_ad260815a222293fd65e5cea9ed5f8851"><div class="ttname"><a href="classCACHE.html#ad260815a222293fd65e5cea9ed5f8851">CACHE::PQ_MERGED</a></div><div class="ttdeci">uint64_t PQ_MERGED</div><div class="ttdef"><b>Definition:</b> cache.h:50</div></div>
<div class="ttc" id="aclassCACHE_html_ab1d55261a8d0cf765fd90115c9a59679"><div class="ttname"><a href="classCACHE.html#ab1d55261a8d0cf765fd90115c9a59679">CACHE::NUM_WAY</a></div><div class="ttdeci">const uint32_t NUM_WAY</div><div class="ttdef"><b>Definition:</b> cache.h:25</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_afdbd1761877336aa4d10ca5bd6fe4420"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#afdbd1761877336aa4d10ca5bd6fe4420">MEMORY_CONTROLLER::dram_get_row</a></div><div class="ttdeci">uint32_t dram_get_row(uint64_t address)</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:217</div></div>
<div class="ttc" id="aclassCACHE_html_aa56725f82dd678c756f681939f550008"><div class="ttname"><a href="classCACHE.html#aa56725f82dd678c756f681939f550008">CACHE::readlike_hit</a></div><div class="ttdeci">void readlike_hit(std::size_t set, std::size_t way, PACKET &amp;handle_pkt)</div><div class="ttdef"><b>Definition:</b> cache.cc:165</div></div>
<div class="ttc" id="aclassO3__CPU_html_ace76d4c4bb699ef5ac00805dcad6d4d9"><div class="ttname"><a href="classO3__CPU.html#ace76d4c4bb699ef5ac00805dcad6d4d9">O3_CPU::add_store_queue</a></div><div class="ttdeci">void add_store_queue(champsim::circular_buffer&lt; ooo_model_instr &gt;::iterator rob_index, uint32_t data_index)</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:725</div></div>
<div class="ttc" id="amain_8cc_html_aaebeec0b6e8068c7851c2224f5c84dda"><div class="ttname"><a href="main_8cc.html#aaebeec0b6e8068c7851c2224f5c84dda">reset_cache_stats</a></div><div class="ttdeci">void reset_cache_stats(uint32_t cpu, CACHE *cache)</div><div class="ttdef"><b>Definition:</b> main.cc:227</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a989b8b579d9bf6d09c9c8e4121802168"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a989b8b579d9bf6d09c9c8e4121802168">MEMORY_CONTROLLER::dram_get_bank</a></div><div class="ttdeci">uint32_t dram_get_bank(uint64_t address)</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:199</div></div>
<div class="ttc" id="aclassPACKET_html_a56ebefa0bd34b301f93bd11b2cd59aa8"><div class="ttname"><a href="classPACKET.html#a56ebefa0bd34b301f93bd11b2cd59aa8">PACKET::asid</a></div><div class="ttdeci">uint8_t asid[2]</div><div class="ttdef"><b>Definition:</b> block.h:20</div></div>
<div class="ttc" id="ainstruction_8h_html_a4c5d46219c3489fefbabe1fcba800bad"><div class="ttname"><a href="instruction_8h.html#a4c5d46219c3489fefbabe1fcba800bad">REG_FLAGS</a></div><div class="ttdeci">#define REG_FLAGS</div><div class="ttdef"><b>Definition:</b> instruction.h:15</div></div>
<div class="ttc" id="aclassPageTableWalker_html_a380a24f7cddb508e06cac7480e861378"><div class="ttname"><a href="classPageTableWalker.html#a380a24f7cddb508e06cac7480e861378">PageTableWalker::MSHR</a></div><div class="ttdeci">std::list&lt; PACKET &gt; MSHR</div><div class="ttdef"><b>Definition:</b> ptw.h:43</div></div>
<div class="ttc" id="aptw_8h_html"><div class="ttname"><a href="ptw_8h.html">ptw.h</a></div></div>
<div class="ttc" id="aclassBLOCK_html_a7d4fd549ede854f564aa5e4ccb23ac46"><div class="ttname"><a href="classBLOCK.html#a7d4fd549ede854f564aa5e4ccb23ac46">BLOCK::address</a></div><div class="ttdeci">uint64_t address</div><div class="ttdef"><b>Definition:</b> memory_class.h:22</div></div>
<div class="ttc" id="ava__ampm__lite_8cc_html_ab56ba6619019f3561fc6133ca63f86fc"><div class="ttname"><a href="va__ampm__lite_8cc.html#ab56ba6619019f3561fc6133ca63f86fc">l2c_prefetch</a></div><div class="ttdeci">int l2c_prefetch(CACHE *cache, uint64_t ip, uint64_t base_addr, uint64_t pf_addr, int pf_fill_level, int pf_metadata)</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:17</div></div>
<div class="ttc" id="aclasstracereader_html_a8ec39bd95e3ee0a0c2bca8b1786cb84a"><div class="ttname"><a href="classtracereader.html#a8ec39bd95e3ee0a0c2bca8b1786cb84a">tracereader::close</a></div><div class="ttdeci">void close()</div><div class="ttdef"><b>Definition:</b> tracereader.cc:76</div></div>
<div class="ttc" id="aclassCACHE_html_a7392b3637a6a7a3baf73d35b0bfdf208"><div class="ttname"><a href="classCACHE.html#a7392b3637a6a7a3baf73d35b0bfdf208">CACHE::roi_hit</a></div><div class="ttdeci">uint64_t roi_hit[NUM_CPUS][NUM_TYPES]</div><div class="ttdef"><b>Definition:</b> cache.h:48</div></div>
<div class="ttc" id="aclassPagingStructureCache_html_aeed4571a05bba21c656d4371f27fdb4a"><div class="ttname"><a href="classPagingStructureCache.html#aeed4571a05bba21c656d4371f27fdb4a">PagingStructureCache::level</a></div><div class="ttdeci">const std::size_t level</div><div class="ttdef"><b>Definition:</b> ptw.h:27</div></div>
<div class="ttc" id="aclasstracereader_html_accf840347080a26838e2769daace1970"><div class="ttname"><a href="classtracereader.html#accf840347080a26838e2769daace1970">tracereader::open</a></div><div class="ttdeci">void open(std::string trace_string)</div><div class="ttdef"><b>Definition:</b> tracereader.cc:65</div></div>
<div class="ttc" id="aclassO3__CPU_html_a2b8bd68c624870540139dea5654028be"><div class="ttname"><a href="classO3__CPU.html#a2b8bd68c624870540139dea5654028be">O3_CPU::LQ_WIDTH</a></div><div class="ttdeci">const unsigned LQ_WIDTH</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:59</div></div>
<div class="ttc" id="amain_8cc_html_ab4fed54274903225c5f3de0058bea6b9"><div class="ttname"><a href="main_8cc.html#ab4fed54274903225c5f3de0058bea6b9">warmup_complete</a></div><div class="ttdeci">uint8_t warmup_complete[NUM_CPUS]</div><div class="ttdef"><b>Definition:</b> main.cc:20</div></div>
<div class="ttc" id="aclassCACHE_html_af6b71afe039044ac21f6260bf1c2b68f"><div class="ttname"><a href="classCACHE.html#af6b71afe039044ac21f6260bf1c2b68f">CACHE::writes_available_this_cycle</a></div><div class="ttdeci">uint32_t writes_available_this_cycle</div><div class="ttdef"><b>Definition:</b> cache.h:29</div></div>
<div class="ttc" id="adrrip_8cc_html_a6afba9fdb9405a75fc47917265ce51a3"><div class="ttname"><a href="drrip_8cc.html#a6afba9fdb9405a75fc47917265ce51a3">maxRRPV</a></div><div class="ttdeci">#define maxRRPV</div><div class="ttdef"><b>Definition:</b> drrip.cc:7</div></div>
<div class="ttc" id="aclassCACHE_html_a23bf52339906579eb6b7c5c4deccc24e"><div class="ttname"><a href="classCACHE.html#a23bf52339906579eb6b7c5c4deccc24e">CACHE::RQ_MERGED</a></div><div class="ttdeci">uint64_t RQ_MERGED</div><div class="ttdef"><b>Definition:</b> cache.h:50</div></div>
<div class="ttc" id="astructlru__comparator_html"><div class="ttname"><a href="structlru__comparator.html">lru_comparator</a></div><div class="ttdef"><b>Definition:</b> util.h:85</div></div>
<div class="ttc" id="aclassPACKET_html_a7f6bed4669ce6b8b8429a01f38b21b5f"><div class="ttname"><a href="classPACKET.html#a7f6bed4669ce6b8b8429a01f38b21b5f">PACKET::lq_index_depend_on_me</a></div><div class="ttdeci">std::vector&lt; std::vector&lt; LSQ_ENTRY &gt;::iterator &gt; lq_index_depend_on_me</div><div class="ttdef"><b>Definition:</b> block.h:27</div></div>
<div class="ttc" id="aclassO3__CPU_html_ac082e3ec61c631118c12ab15916b1fef"><div class="ttname"><a href="classO3__CPU.html#ac082e3ec61c631118c12ab15916b1fef">O3_CPU::do_sq_forward_to_lq</a></div><div class="ttdeci">void do_sq_forward_to_lq(LSQ_ENTRY &amp;sq_entry, LSQ_ENTRY &amp;lq_entry)</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:646</div></div>
<div class="ttc" id="astructis__valid_3_01PACKET_01_4_html"><div class="ttname"><a href="structis__valid_3_01PACKET_01_4.html">is_valid&lt; PACKET &gt;</a></div><div class="ttdef"><b>Definition:</b> block.h:35</div></div>
<div class="ttc" id="astructooo__model__instr_html_a3c41dca2123d4ec1ed636431bc8a4d99"><div class="ttname"><a href="structooo__model__instr.html#a3c41dca2123d4ec1ed636431bc8a4d99">ooo_model_instr::event_cycle</a></div><div class="ttdeci">uint64_t event_cycle</div><div class="ttdef"><b>Definition:</b> instruction.h:29</div></div>
<div class="ttc" id="astructooo__model__instr_html_a27f3bddcff63bc91201c58fcf2cc1e60"><div class="ttname"><a href="structooo__model__instr.html#a27f3bddcff63bc91201c58fcf2cc1e60">ooo_model_instr::source_registers</a></div><div class="ttdeci">uint8_t source_registers[NUM_INSTR_SOURCES]</div><div class="ttdef"><b>Definition:</b> instruction.h:44</div></div>
<div class="ttc" id="aclassO3__CPU_html_a6166320b7886c2d9a97808de48163ed1"><div class="ttname"><a href="classO3__CPU.html#a6166320b7886c2d9a97808de48163ed1">O3_CPU::decode_instruction</a></div><div class="ttdeci">void decode_instruction()</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:410</div></div>
<div class="ttc" id="aclassCACHE_html_a66af82424902e6fa5294cc83f88694d2"><div class="ttname"><a href="classCACHE.html#a66af82424902e6fa5294cc83f88694d2">CACHE::handle_prefetch</a></div><div class="ttdeci">void handle_prefetch()</div><div class="ttdef"><b>Definition:</b> cache.cc:138</div></div>
<div class="ttc" id="aclassO3__CPU_html_ae7c6dce372e0cf8e64de3994157f3256"><div class="ttname"><a href="classO3__CPU.html#ae7c6dce372e0cf8e64de3994157f3256">O3_CPU::instrs_to_read_this_cycle</a></div><div class="ttdeci">uint64_t instrs_to_read_this_cycle</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:35</div></div>
<div class="ttc" id="aclassPageTableWalker_html_a69532ba8f17a1049a9bb01dde9295477"><div class="ttname"><a href="classPageTableWalker.html#a69532ba8f17a1049a9bb01dde9295477">PageTableWalker::PSCL2</a></div><div class="ttdeci">PagingStructureCache PSCL2</div><div class="ttdef"><b>Definition:</b> ptw.h:47</div></div>
<div class="ttc" id="astructinstr__mem__will__produce_html"><div class="ttname"><a href="structinstr__mem__will__produce.html">instr_mem_will_produce</a></div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:668</div></div>
<div class="ttc" id="aclassCACHE_html_a1de38964a4af2d0af3f1dfe029da93c7"><div class="ttname"><a href="classCACHE.html#a1de38964a4af2d0af3f1dfe029da93c7">CACHE::pref_activate_mask</a></div><div class="ttdeci">const unsigned pref_activate_mask</div><div class="ttdef"><b>Definition:</b> cache.h:34</div></div>
<div class="ttc" id="aship_8cc_html_ae65427ff0d7835d486235cb30e1f74c0"><div class="ttname"><a href="ship_8cc.html#ae65427ff0d7835d486235cb30e1f74c0">rand_sets</a></div><div class="ttdeci">std::map&lt; CACHE *, std::vector&lt; std::size_t &gt; &gt; rand_sets</div><div class="ttdef"><b>Definition:</b> ship.cc:26</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a8be6a032392352cebbfad7f13de547f3"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a8be6a032392352cebbfad7f13de547f3">MEMORY_CONTROLLER::dram_get_channel</a></div><div class="ttdeci">uint32_t dram_get_channel(uint64_t address)</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:193</div></div>
<div class="ttc" id="astructooo__model__instr_html_af59a31df36595cb26771fc7af55f37b0"><div class="ttname"><a href="structooo__model__instr.html#af59a31df36595cb26771fc7af55f37b0">ooo_model_instr::destination_registers</a></div><div class="ttdeci">uint8_t destination_registers[NUM_INSTR_DESTINATIONS_SPARC]</div><div class="ttdef"><b>Definition:</b> instruction.h:42</div></div>
<div class="ttc" id="aclassSAMPLER__class_html_a50abc8da585b3c595abc21000ba69cae"><div class="ttname"><a href="classSAMPLER__class.html#a50abc8da585b3c595abc21000ba69cae">SAMPLER_class::ip</a></div><div class="ttdeci">uint64_t ip</div><div class="ttdef"><b>Definition:</b> ship.cc:21</div></div>
<div class="ttc" id="amain_8cc_html_afbeba368b5ccbdac870b9052c15950f6"><div class="ttname"><a href="main_8cc.html#afbeba368b5ccbdac870b9052c15950f6">knob_low_bandwidth</a></div><div class="ttdeci">uint8_t knob_low_bandwidth</div><div class="ttdef"><b>Definition:</b> main.cc:21</div></div>
<div class="ttc" id="aclassPACKET_html_a2b64f47d77545551c38a8931b75ff0b6"><div class="ttname"><a href="classPACKET.html#a2b64f47d77545551c38a8931b75ff0b6">PACKET::translation_level</a></div><div class="ttdeci">uint8_t translation_level</div><div class="ttdef"><b>Definition:</b> block.h:31</div></div>
<div class="ttc" id="aclassCACHE_html_ad23c22d2243f6f1f599a244a2661f69b"><div class="ttname"><a href="classCACHE.html#ad23c22d2243f6f1f599a244a2661f69b">CACHE::virtual_prefetch</a></div><div class="ttdeci">const bool virtual_prefetch</div><div class="ttdef"><b>Definition:</b> cache.h:32</div></div>
<div class="ttc" id="aclassCACHE_html_aec5b9d020e8448036f0b1afa318c06c0"><div class="ttname"><a href="classCACHE.html#aec5b9d020e8448036f0b1afa318c06c0">CACHE::PQ</a></div><div class="ttdeci">champsim::delay_queue&lt; PACKET &gt; PQ</div><div class="ttdef"><b>Definition:</b> cache.h:41</div></div>
<div class="ttc" id="aclassSAMPLER__class_html_a6b66c5dbc55472401dec03106d069ebc"><div class="ttname"><a href="classSAMPLER__class.html#a6b66c5dbc55472401dec03106d069ebc">SAMPLER_class::lru</a></div><div class="ttdeci">uint32_t lru</div><div class="ttdef"><b>Definition:</b> ship.cc:22</div></div>
<div class="ttc" id="astructLSQ__ENTRY_html"><div class="ttname"><a href="structLSQ__ENTRY.html">LSQ_ENTRY</a></div><div class="ttdef"><b>Definition:</b> block.h:51</div></div>
<div class="ttc" id="achampsim_8h_html_a5aae9c2bd0c8ac30fab6fb7fbd9cc911"><div class="ttname"><a href="champsim_8h.html#a5aae9c2bd0c8ac30fab6fb7fbd9cc911">INFLIGHT</a></div><div class="ttdeci">#define INFLIGHT</div><div class="ttdef"><b>Definition:</b> champsim.h:25</div></div>
<div class="ttc" id="ava__ampm__lite_8cc_html_a7498e2e8da93873a55f5854c1627a929"><div class="ttname"><a href="va__ampm__lite_8cc.html#a7498e2e8da93873a55f5854c1627a929">L2C_VA_AMPM_LITE_MAX_DISTANCE</a></div><div class="ttdeci">#define L2C_VA_AMPM_LITE_MAX_DISTANCE</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:4</div></div>
<div class="ttc" id="aclassCACHE_html_a14aa24dc8af479d80a39ae8f903ebde0"><div class="ttname"><a href="classCACHE.html#a14aa24dc8af479d80a39ae8f903ebde0">CACHE::sim_miss</a></div><div class="ttdeci">uint64_t sim_miss[NUM_CPUS][NUM_TYPES]</div><div class="ttdef"><b>Definition:</b> cache.h:47</div></div>
<div class="ttc" id="aclasschampsim_1_1circular__buffer_html_ac42408ef45fda69289f5d9426a54539a"><div class="ttname"><a href="classchampsim_1_1circular__buffer.html#ac42408ef45fda69289f5d9426a54539a">champsim::circular_buffer::end</a></div><div class="ttdeci">iterator end() noexcept</div><div class="ttdef"><b>Definition:</b> circular_buffer.hpp:153</div></div>
<div class="ttc" id="aclassO3__CPU_html_abba892d7e79a7679d74afc80d01a6946"><div class="ttname"><a href="classO3__CPU.html#abba892d7e79a7679d74afc80d01a6946">O3_CPU::do_execution</a></div><div class="ttdeci">void do_execution(champsim::circular_buffer&lt; ooo_model_instr &gt;::iterator rob_it)</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:559</div></div>
<div class="ttc" id="aclassO3__CPU_html_a6a0fca8e9f5754bb50eb3c23d41b5609"><div class="ttname"><a href="classO3__CPU.html#a6a0fca8e9f5754bb50eb3c23d41b5609">O3_CPU::total_rob_occupancy_at_branch_mispredict</a></div><div class="ttdeci">uint64_t total_rob_occupancy_at_branch_mispredict</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:79</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a2dc7e699fa828c39b3d99eda8803740f"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a2dc7e699fa828c39b3d99eda8803740f">MEMORY_CONTROLLER::get_size</a></div><div class="ttdeci">uint32_t get_size(uint8_t queue_type, uint64_t address) override</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:236</div></div>
<div class="ttc" id="aclassSAMPLER__class_html_a77bf287739769f9035566b3ce8356ffe"><div class="ttname"><a href="classSAMPLER__class.html#a77bf287739769f9035566b3ce8356ffe">SAMPLER_class::address</a></div><div class="ttdeci">uint64_t address</div><div class="ttdef"><b>Definition:</b> ship.cc:21</div></div>
<div class="ttc" id="achampsim__constants_8h_html_a100bd04b6cdc499458e359b64543037d"><div class="ttname"><a href="champsim__constants_8h.html#a100bd04b6cdc499458e359b64543037d">DRAM_IO_FREQ</a></div><div class="ttdeci">#define DRAM_IO_FREQ</div><div class="ttdef"><b>Definition:</b> champsim_constants.h:17</div></div>
<div class="ttc" id="aclassCACHE_html_a4318191092e1ed708905b3258e73ee72"><div class="ttname"><a href="classCACHE.html#a4318191092e1ed708905b3258e73ee72">CACHE::WQ_FULL</a></div><div class="ttdeci">uint64_t WQ_FULL</div><div class="ttdef"><b>Definition:</b> cache.h:51</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a328c9b59f568b231a8d19c2202945780"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a328c9b59f568b231a8d19c2202945780">MEMORY_CONTROLLER::dram_get_rank</a></div><div class="ttdeci">uint32_t dram_get_rank(uint64_t address)</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:211</div></div>
<div class="ttc" id="atrace__instruction_8h_html_a64023e08ebb6f5a2e4a44bc006fcf22f"><div class="ttname"><a href="trace__instruction_8h.html#a64023e08ebb6f5a2e4a44bc006fcf22f">NUM_INSTR_DESTINATIONS_SPARC</a></div><div class="ttdeci">constexpr std::size_t NUM_INSTR_DESTINATIONS_SPARC</div><div class="ttdef"><b>Definition:</b> trace_instruction.h:7</div></div>
<div class="ttc" id="ava__ampm__lite_8cc_html_a7d6aef07b2dc718cb910122ff3d9a237"><div class="ttname"><a href="va__ampm__lite_8cc.html#a7d6aef07b2dc718cb910122ff3d9a237">va_ampm_reset_access</a></div><div class="ttdeci">void va_ampm_reset_access(int region_index, int region_offset)</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:87</div></div>
<div class="ttc" id="aclassCACHE_html_a27f929e7499b4380bb1eb137789ecc15"><div class="ttname"><a href="classCACHE.html#a27f929e7499b4380bb1eb137789ecc15">CACHE::NUM_SET</a></div><div class="ttdeci">const uint32_t NUM_SET</div><div class="ttdef"><b>Definition:</b> cache.h:25</div></div>
<div class="ttc" id="aclassO3__CPU_html_a31b447d69eb4de2d64379455eaf9ef59"><div class="ttname"><a href="classO3__CPU.html#a31b447d69eb4de2d64379455eaf9ef59">O3_CPU::SCHEDULING_LATENCY</a></div><div class="ttdeci">const unsigned SCHEDULING_LATENCY</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:60</div></div>
<div class="ttc" id="aclassPACKET_html_a6a7ceafb4d60bd55c70aef9299ff7f70"><div class="ttname"><a href="classPACKET.html#a6a7ceafb4d60bd55c70aef9299ff7f70">PACKET::to_return</a></div><div class="ttdeci">std::vector&lt; MemoryRequestProducer * &gt; to_return</div><div class="ttdef"><b>Definition:</b> block.h:29</div></div>
<div class="ttc" id="amain_8cc_html_a03a4d89b4e4d2cc7ba4f98bf58e7f35b"><div class="ttname"><a href="main_8cc.html#a03a4d89b4e4d2cc7ba4f98bf58e7f35b">record_roi_stats</a></div><div class="ttdeci">void record_roi_stats(uint32_t cpu, CACHE *cache)</div><div class="ttdef"><b>Definition:</b> main.cc:49</div></div>
<div class="ttc" id="aclassCACHE_html_aaaca7212d61d2887bfd6738c096dedf2"><div class="ttname"><a href="classCACHE.html#aaaca7212d61d2887bfd6738c096dedf2">CACHE::PQ_ACCESS</a></div><div class="ttdeci">uint64_t PQ_ACCESS</div><div class="ttdef"><b>Definition:</b> cache.h:50</div></div>
<div class="ttc" id="aclasschampsim_1_1circular__buffer_html_a354eab4358f5d1a63fb8178e0711c087"><div class="ttname"><a href="classchampsim_1_1circular__buffer.html#a354eab4358f5d1a63fb8178e0711c087">champsim::circular_buffer::empty</a></div><div class="ttdeci">bool empty() const noexcept</div><div class="ttdef"><b>Definition:</b> circular_buffer.hpp:143</div></div>
<div class="ttc" id="aclassMemoryRequestProducer_html"><div class="ttname"><a href="classMemoryRequestProducer.html">MemoryRequestProducer</a></div><div class="ttdef"><b>Definition:</b> memory_class.h:51</div></div>
<div class="ttc" id="aooo__cpu_8cc_html_a3311c0092a6c8dcbf1b903cdc6a8c51f"><div class="ttname"><a href="ooo__cpu_8cc.html#a3311c0092a6c8dcbf1b903cdc6a8c51f">MAX_INSTR_DESTINATIONS</a></div><div class="ttdeci">uint8_t MAX_INSTR_DESTINATIONS</div><div class="ttdef"><b>Definition:</b> main.cc:21</div></div>
<div class="ttc" id="aclassO3__CPU_html_afc1678357873313e77e63577b8ba8ec4"><div class="ttname"><a href="classO3__CPU.html#afc1678357873313e77e63577b8ba8ec4">O3_CPU::EXEC_LATENCY</a></div><div class="ttdeci">const unsigned EXEC_LATENCY</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:60</div></div>
<div class="ttc" id="adrrip_8cc_html_adbdccbcfb51275102f59212295b9fb12"><div class="ttname"><a href="drrip_8cc.html#adbdccbcfb51275102f59212295b9fb12">NUM_POLICY</a></div><div class="ttdeci">#define NUM_POLICY</div><div class="ttdef"><b>Definition:</b> drrip.cc:8</div></div>
<div class="ttc" id="ava__ampm__lite_8cc_html_a3b8816b16612fe4e5526e6af52518dcd"><div class="ttname"><a href="va__ampm__lite_8cc.html#a3b8816b16612fe4e5526e6af52518dcd">va_ampm_reset_prefetch</a></div><div class="ttdeci">void va_ampm_reset_prefetch(int region_index, int region_offset)</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:97</div></div>
<div class="ttc" id="adrrip_8cc_html_a3ce0d5b10a490007564efc00967437b3"><div class="ttname"><a href="drrip_8cc.html#a3ce0d5b10a490007564efc00967437b3">PSEL_MAX</a></div><div class="ttdeci">#define PSEL_MAX</div><div class="ttdef"><b>Definition:</b> drrip.cc:13</div></div>
<div class="ttc" id="amain_8cc_html_aacd80d75dde79f0992fcf4bed0ad781a"><div class="ttname"><a href="main_8cc.html#aacd80d75dde79f0992fcf4bed0ad781a">finish_warmup</a></div><div class="ttdeci">void finish_warmup()</div><div class="ttdef"><b>Definition:</b> main.cc:254</div></div>
<div class="ttc" id="acore__inst_8cc_html_a456ef8548a68093504f3a696e544c74f"><div class="ttname"><a href="core__inst_8cc.html#a456ef8548a68093504f3a696e544c74f">cpu0_ITLB</a></div><div class="ttdeci">CACHE cpu0_ITLB(&quot;cpu0_ITLB&quot;, 1.0, 1, 16, 4, 16, 16, 0, 8, 0, 1, 2, 2, LOG2_PAGE_SIZE, 0, 1, 1, 5, &amp;cpu0_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru)</div></div>
<div class="ttc" id="atracereader_8cc_html_a106f1d4e8d44a96b4abd626c9920790c"><div class="ttname"><a href="tracereader_8cc.html#a106f1d4e8d44a96b4abd626c9920790c">get_tracereader</a></div><div class="ttdeci">tracereader * get_tracereader(std::string fname, uint8_t cpu, bool is_cloudsuite)</div><div class="ttdef"><b>Definition:</b> tracereader.cc:133</div></div>
<div class="ttc" id="aclassCACHE_html_a17729b4e8ffb820fc4dcd6874efee39e"><div class="ttname"><a href="classCACHE.html#a17729b4e8ffb820fc4dcd6874efee39e">CACHE::PQ_TO_CACHE</a></div><div class="ttdeci">uint64_t PQ_TO_CACHE</div><div class="ttdef"><b>Definition:</b> cache.h:50</div></div>
<div class="ttc" id="aclassSAMPLER__class_html_ac985db14bad09bb580b8440aca8e2b69"><div class="ttname"><a href="classSAMPLER__class.html#ac985db14bad09bb580b8440aca8e2b69">SAMPLER_class::cl_addr</a></div><div class="ttdeci">uint64_t cl_addr</div><div class="ttdef"><b>Definition:</b> ship.cc:21</div></div>
<div class="ttc" id="aclassCACHE_html_a7020a909a094c75de3f5e32e6b865df3"><div class="ttname"><a href="classCACHE.html#a7020a909a094c75de3f5e32e6b865df3">CACHE::operate_reads</a></div><div class="ttdeci">void operate_reads()</div><div class="ttdef"><b>Definition:</b> cache.cc:377</div></div>
<div class="ttc" id="amain_8cc_html_a8a6c2db12a8111f1cac02e52c83e8a39"><div class="ttname"><a href="main_8cc.html#a8a6c2db12a8111f1cac02e52c83e8a39">all_simulation_complete</a></div><div class="ttdeci">uint8_t all_simulation_complete</div><div class="ttdef"><b>Definition:</b> main.cc:20</div></div>
<div class="ttc" id="aclassO3__CPU_html_a64a065f3f1ac20acefb3bcc84d83d26b"><div class="ttname"><a href="classO3__CPU.html#a64a065f3f1ac20acefb3bcc84d83d26b">O3_CPU::DISPATCH_WIDTH</a></div><div class="ttdeci">const unsigned DISPATCH_WIDTH</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:59</div></div>
<div class="ttc" id="aclasstracereader_html_a1444c9963a96f8e1cb94e8a7f731d121"><div class="ttname"><a href="classtracereader.html#a1444c9963a96f8e1cb94e8a7f731d121">tracereader::decomp_program</a></div><div class="ttdeci">std::string decomp_program</div><div class="ttdef"><b>Definition:</b> tracereader.h:12</div></div>
<div class="ttc" id="aclassO3__CPU_html_a56cea10300643fc8fe1bb370bf4e01f0"><div class="ttname"><a href="classO3__CPU.html#a56cea10300643fc8fe1bb370bf4e01f0">O3_CPU::dib_window</a></div><div class="ttdeci">const std::size_t dib_window</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:47</div></div>
<div class="ttc" id="aclassO3__CPU_html_a8daeb8803e3c8ed905673a342abcbc64"><div class="ttname"><a href="classO3__CPU.html#a8daeb8803e3c8ed905673a342abcbc64">O3_CPU::ready_to_execute</a></div><div class="ttdeci">std::queue&lt; champsim::circular_buffer&lt; ooo_model_instr &gt;::iterator &gt; ready_to_execute</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:67</div></div>
<div class="ttc" id="aclassCACHE_html_ae6b581ad4663846cbc617519edb17d55"><div class="ttname"><a href="classCACHE.html#ae6b581ad4663846cbc617519edb17d55">CACHE::handle_fill</a></div><div class="ttdeci">void handle_fill()</div><div class="ttdef"><b>Definition:</b> cache.cc:18</div></div>
<div class="ttc" id="aclassCACHE_html_aaab1fd23d8a1c4dafab1d69c6c9f46b2"><div class="ttname"><a href="classCACHE.html#aaab1fd23d8a1c4dafab1d69c6c9f46b2">CACHE::print_deadlock</a></div><div class="ttdeci">void print_deadlock() override</div><div class="ttdef"><b>Definition:</b> cache.cc:703</div></div>
<div class="ttc" id="aclassPACKET_html_a6d71bcb1051f0342d809311919f3fa84"><div class="ttname"><a href="classPACKET.html#a6d71bcb1051f0342d809311919f3fa84">PACKET::type</a></div><div class="ttdeci">uint8_t type</div><div class="ttdef"><b>Definition:</b> block.h:20</div></div>
<div class="ttc" id="astructooo__model__instr_html_a010e6d832c34a26a7649d043cac44556"><div class="ttname"><a href="structooo__model__instr.html#a010e6d832c34a26a7649d043cac44556">ooo_model_instr::branch_target</a></div><div class="ttdeci">uint64_t branch_target</div><div class="ttdef"><b>Definition:</b> instruction.h:37</div></div>
<div class="ttc" id="aclassO3__CPU_html_aaa6f3db1ef7b2e60fb1d0919715f72f7"><div class="ttname"><a href="classO3__CPU.html#aaa6f3db1ef7b2e60fb1d0919715f72f7">O3_CPU::cpu</a></div><div class="ttdeci">uint32_t cpu</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:31</div></div>
<div class="ttc" id="aclassO3__CPU_html_aebe8bb6f864763e071b74eb30209194b"><div class="ttname"><a href="classO3__CPU.html#aebe8bb6f864763e071b74eb30209194b">O3_CPU::do_scheduling</a></div><div class="ttdeci">void do_scheduling(champsim::circular_buffer&lt; ooo_model_instr &gt;::iterator rob_it)</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:523</div></div>
<div class="ttc" id="aclassCACHE_html_a325a750f80cf63e2a9ce709c2a4372c0"><div class="ttname"><a href="classCACHE.html#a325a750f80cf63e2a9ce709c2a4372c0">CACHE::WQ_ACCESS</a></div><div class="ttdeci">uint64_t WQ_ACCESS</div><div class="ttdef"><b>Definition:</b> cache.h:50</div></div>
<div class="ttc" id="aptw_8cc_html_a27bc99bc899255d210a545263135c2b2"><div class="ttname"><a href="ptw_8cc.html#a27bc99bc899255d210a545263135c2b2">vmem</a></div><div class="ttdeci">VirtualMemory vmem</div></div>
<div class="ttc" id="aclasschampsim_1_1delay__queue_html_ab844aab9cffc5b0784a6f29a906ced0c"><div class="ttname"><a href="classchampsim_1_1delay__queue.html#ab844aab9cffc5b0784a6f29a906ced0c">champsim::delay_queue::has_ready</a></div><div class="ttdeci">bool has_ready() const noexcept</div><div class="ttdef"><b>Definition:</b> delay_queue.hpp:94</div></div>
<div class="ttc" id="aclassO3__CPU_html_a7b241d79056d9723cc0097a1dd2308df"><div class="ttname"><a href="classO3__CPU.html#a7b241d79056d9723cc0097a1dd2308df">O3_CPU::L1I_bus</a></div><div class="ttdeci">CacheBus L1I_bus</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:84</div></div>
<div class="ttc" id="acore__inst_8cc_html_a94f5399bbe3109df7b8b6f57cfd4803d"><div class="ttname"><a href="core__inst_8cc.html#a94f5399bbe3109df7b8b6f57cfd4803d">operables</a></div><div class="ttdeci">std::array&lt; champsim::operable *, NUM_OPERABLES &gt; operables</div><div class="ttdef"><b>Definition:</b> core_inst.cc:34</div></div>
<div class="ttc" id="aclassO3__CPU_html_a2ff16a32d0cf1875605f8b3703b06eaf"><div class="ttname"><a href="classO3__CPU.html#a2ff16a32d0cf1875605f8b3703b06eaf">O3_CPU::DIB</a></div><div class="ttdeci">dib_t DIB</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:48</div></div>
<div class="ttc" id="aclassCACHE_html_a7d6fb71450903486c409ce93fef148cd"><div class="ttname"><a href="classCACHE.html#a7d6fb71450903486c409ce93fef148cd">CACHE::sim_access</a></div><div class="ttdeci">uint64_t sim_access[NUM_CPUS][NUM_TYPES]</div><div class="ttdef"><b>Definition:</b> cache.h:47</div></div>
<div class="ttc" id="ava__ampm__lite_8cc_html_af66493a5683c8627f00317d7f5240d14"><div class="ttname"><a href="va__ampm__lite_8cc.html#af66493a5683c8627f00317d7f5240d14">l2c_va_ampm_lite_regions</a></div><div class="ttdeci">l2c_va_ampm_lite_region_t l2c_va_ampm_lite_regions[L2C_VA_AMPM_LITE_REGION_COUNT]</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:14</div></div>
<div class="ttc" id="aclassBLOCK_html"><div class="ttname"><a href="classBLOCK.html">BLOCK</a></div><div class="ttdef"><b>Definition:</b> memory_class.h:17</div></div>
<div class="ttc" id="achampsim__constants_8h_html_af2f0ea3ae57b18b09b66ff4795992d90"><div class="ttname"><a href="champsim__constants_8h.html#af2f0ea3ae57b18b09b66ff4795992d90">LOG2_BLOCK_SIZE</a></div><div class="ttdeci">#define LOG2_BLOCK_SIZE</div><div class="ttdef"><b>Definition:</b> champsim_constants.h:10</div></div>
<div class="ttc" id="avmem_8h_html_af23a44526c27d82ad4501bc2462be851"><div class="ttname"><a href="vmem_8h.html#af23a44526c27d82ad4501bc2462be851">PTE_BYTES</a></div><div class="ttdeci">#define PTE_BYTES</div><div class="ttdef"><b>Definition:</b> vmem.h:11</div></div>
<div class="ttc" id="adrrip_8cc_html_a9112498b2c771aea64793074315f86a8"><div class="ttname"><a href="drrip_8cc.html#a9112498b2c771aea64793074315f86a8">SDM_SIZE</a></div><div class="ttdeci">#define SDM_SIZE</div><div class="ttdef"><b>Definition:</b> drrip.cc:9</div></div>
<div class="ttc" id="aclassCACHE_html_a13e065d074bb30fdc57411b6bbfb14a1"><div class="ttname"><a href="classCACHE.html#a13e065d074bb30fdc57411b6bbfb14a1">CACHE::add_wq</a></div><div class="ttdeci">int add_wq(PACKET *packet) override</div><div class="ttdef"><b>Definition:</b> cache.cc:473</div></div>
<div class="ttc" id="aclassCACHE_html_a84357f9a6e8a376207f901111e859ec2"><div class="ttname"><a href="classCACHE.html#a84357f9a6e8a376207f901111e859ec2">CACHE::WQ_TO_CACHE</a></div><div class="ttdeci">uint64_t WQ_TO_CACHE</div><div class="ttdef"><b>Definition:</b> cache.h:51</div></div>
<div class="ttc" id="aclassPageTableWalker_html_a2861ebea95f1da63d11f995c084941eb"><div class="ttname"><a href="classPageTableWalker.html#a2861ebea95f1da63d11f995c084941eb">PageTableWalker::MAX_READ</a></div><div class="ttdeci">const uint32_t MAX_READ</div><div class="ttdef"><b>Definition:</b> ptw.h:39</div></div>
<div class="ttc" id="aclassO3__CPU_html_a4ad0b7b3ef4399260ac384659c653b52"><div class="ttname"><a href="classO3__CPU.html#a4ad0b7b3ef4399260ac384659c653b52">O3_CPU::dispatch_instruction</a></div><div class="ttdeci">void dispatch_instruction()</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:466</div></div>
<div class="ttc" id="achampsim_8h_html"><div class="ttname"><a href="champsim_8h.html">champsim.h</a></div></div>
<div class="ttc" id="acache_8cc_html_ab4fed54274903225c5f3de0058bea6b9"><div class="ttname"><a href="cache_8cc.html#ab4fed54274903225c5f3de0058bea6b9">warmup_complete</a></div><div class="ttdeci">uint8_t warmup_complete[NUM_CPUS]</div><div class="ttdef"><b>Definition:</b> main.cc:20</div></div>
<div class="ttc" id="aclasschampsim_1_1circular__buffer_html_a49c52938d296faec5f6b470765cbd791"><div class="ttname"><a href="classchampsim_1_1circular__buffer.html#a49c52938d296faec5f6b470765cbd791">champsim::circular_buffer::pop_front</a></div><div class="ttdeci">void pop_front()</div><div class="ttdef"><b>Definition:</b> circular_buffer.hpp:179</div></div>
<div class="ttc" id="astructLSQ__ENTRY_html_ab903ea059f2c76195f40f6060422af1f"><div class="ttname"><a href="structLSQ__ENTRY.html#ab903ea059f2c76195f40f6060422af1f">LSQ_ENTRY::fetched</a></div><div class="ttdeci">uint8_t fetched</div><div class="ttdef"><b>Definition:</b> block.h:56</div></div>
<div class="ttc" id="aclassSAMPLER__class_html_a64d4e528905cfc900ea38abde39dc761"><div class="ttname"><a href="classSAMPLER__class.html#a64d4e528905cfc900ea38abde39dc761">SAMPLER_class::valid</a></div><div class="ttdeci">bool valid</div><div class="ttdef"><b>Definition:</b> ship.cc:19</div></div>
<div class="ttc" id="aclassPagingStructureCache_html_ab2803014394bd3eb6138ca41b3fea4df"><div class="ttname"><a href="classPagingStructureCache.html#ab2803014394bd3eb6138ca41b3fea4df">PagingStructureCache::check_hit</a></div><div class="ttdeci">std::optional&lt; uint64_t &gt; check_hit(uint64_t address)</div><div class="ttdef"><b>Definition:</b> ptw.cc:231</div></div>
<div class="ttc" id="aclassCACHE_html_ae730fa75d6aa15bfa41b2e48e1b9fd69"><div class="ttname"><a href="classCACHE.html#ae730fa75d6aa15bfa41b2e48e1b9fd69">CACHE::prefetch_as_load</a></div><div class="ttdeci">const bool prefetch_as_load</div><div class="ttdef"><b>Definition:</b> cache.h:30</div></div>
<div class="ttc" id="aclassPACKET_html_a925c2d8b5bc38dcc5480ee188d42f347"><div class="ttname"><a href="classPACKET.html#a925c2d8b5bc38dcc5480ee188d42f347">PACKET::sq_index_depend_on_me</a></div><div class="ttdeci">std::vector&lt; std::vector&lt; LSQ_ENTRY &gt;::iterator &gt; sq_index_depend_on_me</div><div class="ttdef"><b>Definition:</b> block.h:27</div></div>
<div class="ttc" id="aclassO3__CPU_html_a44386c4d07d8d8a3b88a5d9d8e8f8f42"><div class="ttname"><a href="classO3__CPU.html#a44386c4d07d8d8a3b88a5d9d8e8f8f42">O3_CPU::branch_type_misses</a></div><div class="ttdeci">uint64_t branch_type_misses[8]</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:82</div></div>
<div class="ttc" id="ainstruction_8h_html_adc9cf1aefba55aed0e7cacc006d08cbd"><div class="ttname"><a href="instruction_8h.html#adc9cf1aefba55aed0e7cacc006d08cbd">BRANCH_OTHER</a></div><div class="ttdeci">#define BRANCH_OTHER</div><div class="ttdef"><b>Definition:</b> instruction.h:26</div></div>
<div class="ttc" id="astructooo__model__instr_html_adee00e8f2b132d4dad40d9b3949fe6c3"><div class="ttname"><a href="structooo__model__instr.html#adee00e8f2b132d4dad40d9b3949fe6c3">ooo_model_instr::ip</a></div><div class="ttdeci">uint64_t ip</div><div class="ttdef"><b>Definition:</b> instruction.h:29</div></div>
<div class="ttc" id="aclassMemoryRequestConsumer_html_a644b9e3366e45e6db2dafbf19720bdea"><div class="ttname"><a href="classMemoryRequestConsumer.html#a644b9e3366e45e6db2dafbf19720bdea">MemoryRequestConsumer::get_size</a></div><div class="ttdeci">virtual uint32_t get_size(uint8_t queue_type, uint64_t address)=0</div></div>
<div class="ttc" id="aclassO3__CPU_html_abbc4f703628f2a1435a054b7a5eee309"><div class="ttname"><a href="classO3__CPU.html#abbc4f703628f2a1435a054b7a5eee309">O3_CPU::STA</a></div><div class="ttdeci">std::queue&lt; uint64_t &gt; STA</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:64</div></div>
<div class="ttc" id="aclassO3__CPU_html_a1d9e14a1cd644d4e1ed20e1f225d4b6f"><div class="ttname"><a href="classO3__CPU.html#a1d9e14a1cd644d4e1ed20e1f225d4b6f">O3_CPU::RTS0</a></div><div class="ttdeci">std::queue&lt; std::vector&lt; LSQ_ENTRY &gt;::iterator &gt; RTS0</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:73</div></div>
<div class="ttc" id="aclassCACHE_html_a052d842999abee6649db42e641bf9d85"><div class="ttname"><a href="classCACHE.html#a052d842999abee6649db42e641bf9d85">CACHE::RQ_ACCESS</a></div><div class="ttdeci">uint64_t RQ_ACCESS</div><div class="ttdef"><b>Definition:</b> cache.h:50</div></div>
<div class="ttc" id="aclassBLOCK_html_af363c9a9b9ab197bf538baa352cf879d"><div class="ttname"><a href="classBLOCK.html#af363c9a9b9ab197bf538baa352cf879d">BLOCK::cpu</a></div><div class="ttdeci">uint64_t cpu</div><div class="ttdef"><b>Definition:</b> memory_class.h:22</div></div>
<div class="ttc" id="aclasstracereader_html_ab0071cb2a45dde87419ca8121ffc5217"><div class="ttname"><a href="classtracereader.html#ab0071cb2a45dde87419ca8121ffc5217">tracereader::cmd_fmtstr</a></div><div class="ttdeci">std::string cmd_fmtstr</div><div class="ttdef"><b>Definition:</b> tracereader.h:11</div></div>
<div class="ttc" id="aclassCACHE_html_aa8da1ad44a6f9b21421e21742844caf9"><div class="ttname"><a href="classCACHE.html#aa8da1ad44a6f9b21421e21742844caf9">CACHE::WQ_MERGED</a></div><div class="ttdeci">uint64_t WQ_MERGED</div><div class="ttdef"><b>Definition:</b> cache.h:50</div></div>
<div class="ttc" id="aclassVirtualMemory_html_a13be2e2f1b8f859ef67174d692030f3f"><div class="ttname"><a href="classVirtualMemory.html#a13be2e2f1b8f859ef67174d692030f3f">VirtualMemory::VirtualMemory</a></div><div class="ttdeci">VirtualMemory(uint64_t capacity, uint64_t pg_size, uint32_t page_table_levels, uint64_t random_seed, uint64_t minor_fault_penalty)</div><div class="ttdef"><b>Definition:</b> vmem.cc:12</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a777b7bc61dcbec23fdde5b6c06ed49dc"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a777b7bc61dcbec23fdde5b6c06ed49dc">MEMORY_CONTROLLER::add_wq</a></div><div class="ttdeci">int add_wq(PACKET *packet) override</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:161</div></div>
<div class="ttc" id="aclassO3__CPU_html_afccd4eb948411e41b9f88946774122d0"><div class="ttname"><a href="classO3__CPU.html#afccd4eb948411e41b9f88946774122d0">O3_CPU::do_complete_execution</a></div><div class="ttdeci">void do_complete_execution(champsim::circular_buffer&lt; ooo_model_instr &gt;::iterator rob_it)</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:916</div></div>
<div class="ttc" id="astructLSQ__ENTRY_html_a78344ead03777424cceece783b3ae751"><div class="ttname"><a href="structLSQ__ENTRY.html#a78344ead03777424cceece783b3ae751">LSQ_ENTRY::instr_id</a></div><div class="ttdeci">uint64_t instr_id</div><div class="ttdef"><b>Definition:</b> block.h:52</div></div>
<div class="ttc" id="aclasschampsim_1_1circular__buffer_html_a4284d993f93c809284de9fc5808f02f4"><div class="ttname"><a href="classchampsim_1_1circular__buffer.html#a4284d993f93c809284de9fc5808f02f4">champsim::circular_buffer::begin</a></div><div class="ttdeci">iterator begin() noexcept</div><div class="ttdef"><b>Definition:</b> circular_buffer.hpp:152</div></div>
<div class="ttc" id="atrace__instruction_8h_html_a0e0288f38894fdce596a5c80a3bce3de"><div class="ttname"><a href="trace__instruction_8h.html#a0e0288f38894fdce596a5c80a3bce3de">NUM_INSTR_SOURCES</a></div><div class="ttdeci">constexpr std::size_t NUM_INSTR_SOURCES</div><div class="ttdef"><b>Definition:</b> trace_instruction.h:9</div></div>
<div class="ttc" id="adram__controller_8cc_html_a288edcff66ad3c6f62ce2bf7219e2239"><div class="ttname"><a href="dram__controller_8cc.html#a288edcff66ad3c6f62ce2bf7219e2239">all_warmup_complete</a></div><div class="ttdeci">uint8_t all_warmup_complete</div><div class="ttdef"><b>Definition:</b> main.cc:20</div></div>
<div class="ttc" id="aclassCACHE_html_a38fe7953311799afcab00b2dd926ab28"><div class="ttname"><a href="classCACHE.html#a38fe7953311799afcab00b2dd926ab28">CACHE::RQ</a></div><div class="ttdeci">champsim::delay_queue&lt; PACKET &gt; RQ</div><div class="ttdef"><b>Definition:</b> cache.h:40</div></div>
<div class="ttc" id="aclassO3__CPU_html_ab971ee3a75071bb5ff5a3267e281ac4d"><div class="ttname"><a href="classO3__CPU.html#ab971ee3a75071bb5ff5a3267e281ac4d">O3_CPU::complete_inflight_instruction</a></div><div class="ttdeci">void complete_inflight_instruction()</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:943</div></div>
<div class="ttc" id="ainstruction_8h_html_aba68d78e9db676804bfabae8881e0008"><div class="ttname"><a href="instruction_8h.html#aba68d78e9db676804bfabae8881e0008">BRANCH_INDIRECT_CALL</a></div><div class="ttdeci">#define BRANCH_INDIRECT_CALL</div><div class="ttdef"><b>Definition:</b> instruction.h:24</div></div>
<div class="ttc" id="aooo__cpu_8cc_html_ab4fed54274903225c5f3de0058bea6b9"><div class="ttname"><a href="ooo__cpu_8cc.html#ab4fed54274903225c5f3de0058bea6b9">warmup_complete</a></div><div class="ttdeci">uint8_t warmup_complete[NUM_CPUS]</div><div class="ttdef"><b>Definition:</b> main.cc:20</div></div>
<div class="ttc" id="astructis__valid_html"><div class="ttname"><a href="structis__valid.html">is_valid</a></div><div class="ttdef"><b>Definition:</b> util.h:13</div></div>
<div class="ttc" id="aclasschampsim_1_1delay__queue_html_ab3eb47d6c14dfeb11ba322e95033a8a4"><div class="ttname"><a href="classchampsim_1_1delay__queue.html#ab3eb47d6c14dfeb11ba322e95033a8a4">champsim::delay_queue::push_back</a></div><div class="ttdeci">void push_back(const T &amp;item)</div><div class="ttdef"><b>Definition:</b> delay_queue.hpp:134</div></div>
<div class="ttc" id="aclassO3__CPU_html_a80d01da310133393c7cc0e4eec950e7f"><div class="ttname"><a href="classO3__CPU.html#a80d01da310133393c7cc0e4eec950e7f">O3_CPU::add_load_queue</a></div><div class="ttdeci">void add_load_queue(champsim::circular_buffer&lt; ooo_model_instr &gt;::iterator rob_index, uint32_t data_index)</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:688</div></div>
<div class="ttc" id="aclassPageTableWalker_html_ab412d979bde2212190e1b688fae3a13f"><div class="ttname"><a href="classPageTableWalker.html#ab412d979bde2212190e1b688fae3a13f">PageTableWalker::handle_fill</a></div><div class="ttdeci">void handle_fill()</div><div class="ttdef"><b>Definition:</b> ptw.cc:72</div></div>
<div class="ttc" id="ava__ampm__lite_8cc_html_a2ffff20dad3f834860a6b26bc959fd9f"><div class="ttname"><a href="va__ampm__lite_8cc.html#a2ffff20dad3f834860a6b26bc959fd9f">va_ampm_set_access</a></div><div class="ttdeci">void va_ampm_set_access(int region_index, int region_offset)</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:81</div></div>
<div class="ttc" id="aclassO3__CPU_html_a8ebefcc91509fa3edc6c63940e8acbe9"><div class="ttname"><a href="classO3__CPU.html#a8ebefcc91509fa3edc6c63940e8acbe9">O3_CPU::DISPATCH_BUFFER</a></div><div class="ttdeci">champsim::delay_queue&lt; ooo_model_instr &gt; DISPATCH_BUFFER</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:52</div></div>
<div class="ttc" id="aclasschampsim_1_1delay__queue_html_a2c608acaa1dc059cfeae0516674935a8"><div class="ttname"><a href="classchampsim_1_1delay__queue.html#a2c608acaa1dc059cfeae0516674935a8">champsim::delay_queue::size</a></div><div class="ttdeci">constexpr size_type size() const noexcept</div><div class="ttdef"><b>Definition:</b> delay_queue.hpp:89</div></div>
<div class="ttc" id="astructLSQ__ENTRY_html_aef4c795dad6ee53acb73989f12238cb1"><div class="ttname"><a href="structLSQ__ENTRY.html#aef4c795dad6ee53acb73989f12238cb1">LSQ_ENTRY::translated</a></div><div class="ttdeci">uint8_t translated</div><div class="ttdef"><b>Definition:</b> block.h:56</div></div>
<div class="ttc" id="aclassinput__tracereader_html_ad56bd71b1cb8cfcec5198b94bba884ed"><div class="ttname"><a href="classinput__tracereader.html#ad56bd71b1cb8cfcec5198b94bba884ed">input_tracereader::input_tracereader</a></div><div class="ttdeci">input_tracereader(uint8_t cpu, std::string _tn)</div><div class="ttdef"><b>Definition:</b> tracereader.cc:114</div></div>
<div class="ttc" id="aclassMemoryRequestConsumer_html_a44af5bdfa7aa133c0b9f167a5c1c5797"><div class="ttname"><a href="classMemoryRequestConsumer.html#a44af5bdfa7aa133c0b9f167a5c1c5797">MemoryRequestConsumer::get_occupancy</a></div><div class="ttdeci">virtual uint32_t get_occupancy(uint8_t queue_type, uint64_t address)=0</div></div>
<div class="ttc" id="aclassPagingStructureCache_html_ad9f9bd938414419b590ec27e56b50a68"><div class="ttname"><a href="classPagingStructureCache.html#ad9f9bd938414419b590ec27e56b50a68">PagingStructureCache::fill_cache</a></div><div class="ttdeci">void fill_cache(uint64_t next_level_paddr, uint64_t vaddr)</div><div class="ttdef"><b>Definition:</b> ptw.cc:220</div></div>
<div class="ttc" id="aclassO3__CPU_html_adb6782601106060a495dbd8823c00bb1"><div class="ttname"><a href="classO3__CPU.html#adb6782601106060a495dbd8823c00bb1">O3_CPU::operate_lsq</a></div><div class="ttdeci">void operate_lsq()</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:753</div></div>
<div class="ttc" id="aclassPageTableWalker_html_ab9fee4027d1e730177b3c1443c005c64"><div class="ttname"><a href="classPageTableWalker.html#ab9fee4027d1e730177b3c1443c005c64">PageTableWalker::get_size</a></div><div class="ttdeci">uint32_t get_size(uint8_t queue_type, uint64_t address) override</div><div class="ttdef"><b>Definition:</b> ptw.cc:211</div></div>
<div class="ttc" id="ava__ampm__lite_8cc_html_a8235dd7be04e702ef79bbe8622ee78b1"><div class="ttname"><a href="va__ampm__lite_8cc.html#a8235dd7be04e702ef79bbe8622ee78b1">va_ampm_check_cl_prefetch</a></div><div class="ttdeci">bool va_ampm_check_cl_prefetch(uint64_t v_addr)</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:144</div></div>
<div class="ttc" id="aclassO3__CPU_html_a5b3a2e73abbbce8bb2a1fdcf51086425"><div class="ttname"><a href="classO3__CPU.html#a5b3a2e73abbbce8bb2a1fdcf51086425">O3_CPU::inflight_reg_executions</a></div><div class="ttdeci">uint32_t inflight_reg_executions</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:37</div></div>
<div class="ttc" id="aclassO3__CPU_html_a526a30ee6327c03d4520572ba08f852f"><div class="ttname"><a href="classO3__CPU.html#a526a30ee6327c03d4520572ba08f852f">O3_CPU::BRANCH_MISPREDICT_PENALTY</a></div><div class="ttdeci">const unsigned BRANCH_MISPREDICT_PENALTY</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:60</div></div>
<div class="ttc" id="achampsim__constants_8h_html_a7d467c1d283fdfa1f2081ba1e0d01b6e"><div class="ttname"><a href="champsim__constants_8h.html#a7d467c1d283fdfa1f2081ba1e0d01b6e">PAGE_SIZE</a></div><div class="ttdeci">#define PAGE_SIZE</div><div class="ttdef"><b>Definition:</b> champsim_constants.h:11</div></div>
<div class="ttc" id="aclasscloudsuite__tracereader_html_ab9265c89b405c10f33713437718a40ca"><div class="ttname"><a href="classcloudsuite__tracereader.html#ab9265c89b405c10f33713437718a40ca">cloudsuite_tracereader::get</a></div><div class="ttdeci">ooo_model_instr get()</div><div class="ttdef"><b>Definition:</b> tracereader.cc:91</div></div>
<div class="ttc" id="amemory__class_8h_html_a0b674752cca6d434a1a69f40877eb2be"><div class="ttname"><a href="memory__class_8h.html#a0b674752cca6d434a1a69f40877eb2be">LOAD</a></div><div class="ttdeci">#define LOAD</div><div class="ttdef"><b>Definition:</b> memory_class.h:9</div></div>
<div class="ttc" id="aclassSAMPLER__class_html"><div class="ttname"><a href="classSAMPLER__class.html">SAMPLER_class</a></div><div class="ttdef"><b>Definition:</b> ship.cc:16</div></div>
<div class="ttc" id="aclassPageTableWalker_html_a1bf6d71f0955cdc829f2727c7092b272"><div class="ttname"><a href="classPageTableWalker.html#a1bf6d71f0955cdc829f2727c7092b272">PageTableWalker::PageTableWalker</a></div><div class="ttdeci">PageTableWalker(std::string v1, uint32_t cpu, unsigned fill_level, uint32_t v2, uint32_t v3, uint32_t v4, uint32_t v5, uint32_t v6, uint32_t v7, uint32_t v8, uint32_t v9, uint32_t v10, uint32_t v11, uint32_t v12, uint32_t v13, unsigned latency, MemoryRequestConsumer *ll)</div><div class="ttdef"><b>Definition:</b> ptw.cc:10</div></div>
<div class="ttc" id="aclasscloudsuite__tracereader_html"><div class="ttname"><a href="classcloudsuite__tracereader.html">cloudsuite_tracereader</a></div><div class="ttdef"><b>Definition:</b> tracereader.cc:83</div></div>
<div class="ttc" id="acore__inst_8cc_html_a1c4ae209403f4808719a39e5ca5706e3"><div class="ttname"><a href="core__inst_8cc.html#a1c4ae209403f4808719a39e5ca5706e3">DRAM</a></div><div class="ttdeci">MEMORY_CONTROLLER DRAM(1.25)</div></div>
<div class="ttc" id="aclassCACHE_html_a5a5f2ddc6f778a119179cc2758656e2b"><div class="ttname"><a href="classCACHE.html#a5a5f2ddc6f778a119179cc2758656e2b">CACHE::RQ_FULL</a></div><div class="ttdeci">uint64_t RQ_FULL</div><div class="ttdef"><b>Definition:</b> cache.h:50</div></div>
<div class="ttc" id="amemory__class_8h_html_ae7974e3868b215ddfacebd5a128733a1"><div class="ttname"><a href="memory__class_8h.html#ae7974e3868b215ddfacebd5a128733a1">NUM_TYPES</a></div><div class="ttdeci">#define NUM_TYPES</div><div class="ttdef"><b>Definition:</b> memory_class.h:14</div></div>
<div class="ttc" id="astructooo__model__instr_html"><div class="ttname"><a href="structooo__model__instr.html">ooo_model_instr</a></div><div class="ttdef"><b>Definition:</b> instruction.h:28</div></div>
<div class="ttc" id="amain_8cc_html_a65063ae5fa0ce59d41ef68ba677ea0f7"><div class="ttname"><a href="main_8cc.html#a65063ae5fa0ce59d41ef68ba677ea0f7">print_branch_stats</a></div><div class="ttdeci">void print_branch_stats()</div><div class="ttdef"><b>Definition:</b> main.cc:136</div></div>
<div class="ttc" id="aclassCACHE_html_ac5b9971fdf875afd79fad7586982fec4"><div class="ttname"><a href="classCACHE.html#ac5b9971fdf875afd79fad7586982fec4">CACHE::operate_writes</a></div><div class="ttdeci">void operate_writes()</div><div class="ttdef"><b>Definition:</b> cache.cc:367</div></div>
<div class="ttc" id="ava__ampm__lite_8cc_html_ac3e396303e4203ad7279bfdf1835267e"><div class="ttname"><a href="va__ampm__lite_8cc.html#ac3e396303e4203ad7279bfdf1835267e">va_ampm_allocate_region</a></div><div class="ttdeci">void va_ampm_allocate_region(int region_index, uint64_t allocate_vpn)</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:34</div></div>
<div class="ttc" id="astructchampsim_1_1deprecated__clock__cycle_html"><div class="ttname"><a href="structchampsim_1_1deprecated__clock__cycle.html">champsim::deprecated_clock_cycle</a></div><div class="ttdef"><b>Definition:</b> champsim.h:45</div></div>
<div class="ttc" id="astructooo__model__instr_html_a0f6b971bcbee1855b8b453172dad26ed"><div class="ttname"><a href="structooo__model__instr.html#a0f6b971bcbee1855b8b453172dad26ed">ooo_model_instr::executed</a></div><div class="ttdeci">uint8_t executed</div><div class="ttdef"><b>Definition:</b> instruction.h:39</div></div>
<div class="ttc" id="aclassPageTableWalker_html_ae7d756362d70a293621b120b4e5c8f7d"><div class="ttname"><a href="classPageTableWalker.html#ae7d756362d70a293621b120b4e5c8f7d">PageTableWalker::PSCL4</a></div><div class="ttdeci">PagingStructureCache PSCL4</div><div class="ttdef"><b>Definition:</b> ptw.h:47</div></div>
<div class="ttc" id="achampsim__constants_8h_html_ae861cec33a7751d712036456764678b8"><div class="ttname"><a href="champsim__constants_8h.html#ae861cec33a7751d712036456764678b8">DRAM_ROWS</a></div><div class="ttdeci">#define DRAM_ROWS</div><div class="ttdef"><b>Definition:</b> champsim_constants.h:21</div></div>
<div class="ttc" id="astructLSQ__ENTRY_html_aaf04cfdd9dad9a6c638391d565ebda4b"><div class="ttname"><a href="structLSQ__ENTRY.html#aaf04cfdd9dad9a6c638391d565ebda4b">LSQ_ENTRY::rob_index</a></div><div class="ttdeci">champsim::circular_buffer&lt; ooo_model_instr &gt;::iterator rob_index</div><div class="ttdef"><b>Definition:</b> block.h:54</div></div>
<div class="ttc" id="ava__ampm__lite_8cc_html_aecba0f0e86835ad7effef64e4272aa4e"><div class="ttname"><a href="va__ampm__lite_8cc.html#aecba0f0e86835ad7effef64e4272aa4e">va_ampm_get_lru_region</a></div><div class="ttdeci">int va_ampm_get_lru_region()</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:65</div></div>
<div class="ttc" id="aclassMemoryRequestConsumer_html_a1af8f6159f3f318bf204926269e2d07e"><div class="ttname"><a href="classMemoryRequestConsumer.html#a1af8f6159f3f318bf204926269e2d07e">MemoryRequestConsumer::add_wq</a></div><div class="ttdeci">virtual int add_wq(PACKET *packet)=0</div></div>
<div class="ttc" id="aclassO3__CPU_html_a988f621c2fd97da2be8135bd8b5ef9ad"><div class="ttname"><a href="classO3__CPU.html#a988f621c2fd97da2be8135bd8b5ef9ad">O3_CPU::do_translate_store</a></div><div class="ttdeci">int do_translate_store(std::vector&lt; LSQ_ENTRY &gt;::iterator sq_it)</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:801</div></div>
<div class="ttc" id="aclassPageTableWalker_html_a9f32fa30172209516109ceb0e15f6caa"><div class="ttname"><a href="classPageTableWalker.html#a9f32fa30172209516109ceb0e15f6caa">PageTableWalker::PSCL3</a></div><div class="ttdeci">PagingStructureCache PSCL3</div><div class="ttdef"><b>Definition:</b> ptw.h:47</div></div>
<div class="ttc" id="ava__ampm__lite_8cc_html_a40eba05aa24018c91ad306ad8fa5157a"><div class="ttname"><a href="va__ampm__lite_8cc.html#a40eba05aa24018c91ad306ad8fa5157a">va_ampm_check_access</a></div><div class="ttdeci">bool va_ampm_check_access(int region_index, int region_offset)</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:79</div></div>
<div class="ttc" id="astructis__unscheduled_html_a457d263148560a6c1d9e866eacadf7f8"><div class="ttname"><a href="structis__unscheduled.html#a457d263148560a6c1d9e866eacadf7f8">is_unscheduled::operator()</a></div><div class="ttdeci">bool operator()(const PACKET &amp;lhs)</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:11</div></div>
<div class="ttc" id="aclassCACHE_html_ab4c484a28040fc1b90195aac33bc5c6b"><div class="ttname"><a href="classCACHE.html#ab4c484a28040fc1b90195aac33bc5c6b">CACHE::pf_useful</a></div><div class="ttdeci">uint64_t pf_useful</div><div class="ttdef"><b>Definition:</b> cache.h:37</div></div>
<div class="ttc" id="aclassO3__CPU_html_ae6f95b13c4cb811e753f30ebb960e673"><div class="ttname"><a href="classO3__CPU.html#ae6f95b13c4cb811e753f30ebb960e673">O3_CPU::RTL0</a></div><div class="ttdeci">std::queue&lt; std::vector&lt; LSQ_ENTRY &gt;::iterator &gt; RTL0</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:70</div></div>
<div class="ttc" id="aclasschampsim_1_1circular__buffer_html_a38da70ed64d16f89aec6717de670a79d"><div class="ttname"><a href="classchampsim_1_1circular__buffer.html#a38da70ed64d16f89aec6717de670a79d">champsim::circular_buffer::full</a></div><div class="ttdeci">bool full() const noexcept</div><div class="ttdef"><b>Definition:</b> circular_buffer.hpp:144</div></div>
<div class="ttc" id="astructooo__model__instr_html_a15687625d88bef5513fc2847eed4028b"><div class="ttname"><a href="structooo__model__instr.html#a15687625d88bef5513fc2847eed4028b">ooo_model_instr::branch_taken</a></div><div class="ttdeci">bool branch_taken</div><div class="ttdef"><b>Definition:</b> instruction.h:31</div></div>
<div class="ttc" id="aclassO3__CPU_html_a1e79867bbae46bb880c7a7aaa669c647"><div class="ttname"><a href="classO3__CPU.html#a1e79867bbae46bb880c7a7aaa669c647">O3_CPU::schedule_memory_instruction</a></div><div class="ttdeci">void schedule_memory_instruction()</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:573</div></div>
<div class="ttc" id="astructl2c__va__ampm__lite__region__t_html_ab52d87e60a2dbfa7f7ba47501741ba9a"><div class="ttname"><a href="structl2c__va__ampm__lite__region__t.html#ab52d87e60a2dbfa7f7ba47501741ba9a">l2c_va_ampm_lite_region_t::prefetch_map</a></div><div class="ttdeci">uint64_t prefetch_map</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:10</div></div>
<div class="ttc" id="aclassPACKET_html_ac8ff4f89dc6cd060d6be63ed9056cb12"><div class="ttname"><a href="classPACKET.html#ac8ff4f89dc6cd060d6be63ed9056cb12">PACKET::instr_id</a></div><div class="ttdeci">uint64_t instr_id</div><div class="ttdef"><b>Definition:</b> block.h:25</div></div>
<div class="ttc" id="aclassO3__CPU_html_ad138173fbfedf55c6a2dd6f15ca2ac2a"><div class="ttname"><a href="classO3__CPU.html#ad138173fbfedf55c6a2dd6f15ca2ac2a">O3_CPU::translate_fetch</a></div><div class="ttdeci">void translate_fetch()</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:293</div></div>
<div class="ttc" id="amemory__class_8h_html_a03a738e51969ac24b6c0cd685169d3aa"><div class="ttname"><a href="memory__class_8h.html#a03a738e51969ac24b6c0cd685169d3aa">TRANSLATION</a></div><div class="ttdeci">#define TRANSLATION</div><div class="ttdef"><b>Definition:</b> memory_class.h:13</div></div>
<div class="ttc" id="aclassO3__CPU_html_a672d6845de1502b1e89a9f453fe1c12d"><div class="ttname"><a href="classO3__CPU.html#a672d6845de1502b1e89a9f453fe1c12d">O3_CPU::check_dib</a></div><div class="ttdeci">void check_dib()</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:261</div></div>
<div class="ttc" id="aclassPACKET_html_a6399f4d2d0560035b596342b913d31fa"><div class="ttname"><a href="classPACKET.html#a6399f4d2d0560035b596342b913d31fa">PACKET::scheduled</a></div><div class="ttdeci">bool scheduled</div><div class="ttdef"><b>Definition:</b> block.h:18</div></div>
<div class="ttc" id="aclassVirtualMemory_html_ae44f73d5347bb64b35babb9b3e0327c8"><div class="ttname"><a href="classVirtualMemory.html#ae44f73d5347bb64b35babb9b3e0327c8">VirtualMemory::get_offset</a></div><div class="ttdeci">uint64_t get_offset(uint64_t vaddr, uint32_t level) const</div><div class="ttdef"><b>Definition:</b> vmem.cc:32</div></div>
<div class="ttc" id="aclassPageTableWalker_html_a1cddba75a09119d2dab74e01cd79b98f"><div class="ttname"><a href="classPageTableWalker.html#a1cddba75a09119d2dab74e01cd79b98f">PageTableWalker::RQ</a></div><div class="ttdeci">champsim::delay_queue&lt; PACKET &gt; RQ</div><div class="ttdef"><b>Definition:</b> ptw.h:41</div></div>
<div class="ttc" id="aship_8cc_html_aef35d1b4ababa1a67198b37095bd5d32"><div class="ttname"><a href="ship_8cc.html#aef35d1b4ababa1a67198b37095bd5d32">sampler</a></div><div class="ttdeci">std::map&lt; CACHE *, std::vector&lt; SAMPLER_class &gt; &gt; sampler</div><div class="ttdef"><b>Definition:</b> ship.cc:27</div></div>
<div class="ttc" id="astructooo__model__instr_html_a38aa4837a733384f58e186e235487632"><div class="ttname"><a href="structooo__model__instr.html#a38aa4837a733384f58e186e235487632">ooo_model_instr::num_reg_ops</a></div><div class="ttdeci">int num_reg_ops</div><div class="ttdef"><b>Definition:</b> instruction.h:40</div></div>
<div class="ttc" id="aclassCACHE_html_ae7f717267bbc7fd73c7a442ca8dd398a"><div class="ttname"><a href="classCACHE.html#ae7f717267bbc7fd73c7a442ca8dd398a">CACHE::RQ_TO_CACHE</a></div><div class="ttdeci">uint64_t RQ_TO_CACHE</div><div class="ttdef"><b>Definition:</b> cache.h:50</div></div>
<div class="ttc" id="astructooo__model__instr_html_a30efbb0958ad22698d02b8bde02eb799"><div class="ttname"><a href="structooo__model__instr.html#a30efbb0958ad22698d02b8bde02eb799">ooo_model_instr::is_branch</a></div><div class="ttdeci">bool is_branch</div><div class="ttdef"><b>Definition:</b> instruction.h:31</div></div>
<div class="ttc" id="aclassCACHE_html_a91073baf7efb407f68b2ded06ecaa717"><div class="ttname"><a href="classCACHE.html#a91073baf7efb407f68b2ded06ecaa717">CACHE::get_occupancy</a></div><div class="ttdeci">uint32_t get_occupancy(uint8_t queue_type, uint64_t address) override</div><div class="ttdef"><b>Definition:</b> cache.cc:673</div></div>
<div class="ttc" id="atrace__instruction_8h_html_a27b4eb73b09fa14bcceccab20c4d4051"><div class="ttname"><a href="trace__instruction_8h.html#a27b4eb73b09fa14bcceccab20c4d4051">NUM_INSTR_DESTINATIONS</a></div><div class="ttdeci">constexpr std::size_t NUM_INSTR_DESTINATIONS</div><div class="ttdef"><b>Definition:</b> trace_instruction.h:8</div></div>
<div class="ttc" id="ainstruction_8h_html"><div class="ttname"><a href="instruction_8h.html">instruction.h</a></div></div>
<div class="ttc" id="ava__ampm__lite_8cc_html_ab8b0f1fc9fe2702957b50a5d8ffdc91d"><div class="ttname"><a href="va__ampm__lite_8cc.html#ab8b0f1fc9fe2702957b50a5d8ffdc91d">va_ampm_set_cl_prefetch</a></div><div class="ttdeci">void va_ampm_set_cl_prefetch(uint64_t v_addr)</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:157</div></div>
<div class="ttc" id="aclassO3__CPU_html_af70efa747a49539e2e20dafb2cf7dca7"><div class="ttname"><a href="classO3__CPU.html#af70efa747a49539e2e20dafb2cf7dca7">O3_CPU::SCHEDULER_SIZE</a></div><div class="ttdeci">const unsigned SCHEDULER_SIZE</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:59</div></div>
<div class="ttc" id="adram__controller_8h_html"><div class="ttname"><a href="dram__controller_8h.html">dram_controller.h</a></div></div>
<div class="ttc" id="aclassO3__CPU_html_a6b1b86f1cb0448a12da692f65ada15dc"><div class="ttname"><a href="classO3__CPU.html#a6b1b86f1cb0448a12da692f65ada15dc">O3_CPU::do_translate_fetch</a></div><div class="ttdeci">void do_translate_fetch(champsim::circular_buffer&lt; ooo_model_instr &gt;::iterator begin, champsim::circular_buffer&lt; ooo_model_instr &gt;::iterator end)</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:308</div></div>
<div class="ttc" id="aclassCACHE_html_a5301b353df5e0885a4ad27cad5ea944c"><div class="ttname"><a href="classCACHE.html#a5301b353df5e0885a4ad27cad5ea944c">CACHE::roi_access</a></div><div class="ttdeci">uint64_t roi_access[NUM_CPUS][NUM_TYPES]</div><div class="ttdef"><b>Definition:</b> cache.h:47</div></div>
<div class="ttc" id="aclassO3__CPU_html_a67f0f8a2f48da27efe504c5f6958bf2d"><div class="ttname"><a href="classO3__CPU.html#a67f0f8a2f48da27efe504c5f6958bf2d">O3_CPU::LQ</a></div><div class="ttdeci">std::vector&lt; LSQ_ENTRY &gt; LQ</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:55</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html"><div class="ttname"><a href="classMEMORY__CONTROLLER.html">MEMORY_CONTROLLER</a></div><div class="ttdef"><b>Definition:</b> dram_controller.h:51</div></div>
<div class="ttc" id="aoperable_8h_html"><div class="ttname"><a href="operable_8h.html">operable.h</a></div></div>
<div class="ttc" id="aclassBLOCK_html_a7c28eb9ffd0cc46376e5ba6df906ab36"><div class="ttname"><a href="classBLOCK.html#a7c28eb9ffd0cc46376e5ba6df906ab36">BLOCK::instr_id</a></div><div class="ttdeci">uint64_t instr_id</div><div class="ttdef"><b>Definition:</b> memory_class.h:22</div></div>
<div class="ttc" id="aclasschampsim_1_1delay__queue_html_a6f379e60606da1ecfeb2494a709fdb12"><div class="ttname"><a href="classchampsim_1_1delay__queue.html#a6f379e60606da1ecfeb2494a709fdb12">champsim::delay_queue::empty</a></div><div class="ttdeci">bool empty() const noexcept</div><div class="ttdef"><b>Definition:</b> delay_queue.hpp:92</div></div>
<div class="ttc" id="aclassVirtualMemory_html"><div class="ttname"><a href="classVirtualMemory.html">VirtualMemory</a></div><div class="ttdef"><b>Definition:</b> vmem.h:13</div></div>
<div class="ttc" id="aclassO3__CPU_html_ae86a79d5f864e58975d34a2b07b57cfc"><div class="ttname"><a href="classO3__CPU.html#ae86a79d5f864e58975d34a2b07b57cfc">O3_CPU::RTS1</a></div><div class="ttdeci">std::queue&lt; std::vector&lt; LSQ_ENTRY &gt;::iterator &gt; RTS1</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:73</div></div>
<div class="ttc" id="ainstruction_8h_html_acab3e612e7bdd4d87724c22d18aeff41"><div class="ttname"><a href="instruction_8h.html#acab3e612e7bdd4d87724c22d18aeff41">BRANCH_INDIRECT</a></div><div class="ttdeci">#define BRANCH_INDIRECT</div><div class="ttdef"><b>Definition:</b> instruction.h:21</div></div>
<div class="ttc" id="aclassPageTableWalker_html_af4b3ae0728fb5f1a8d7139f5b0256fca"><div class="ttname"><a href="classPageTableWalker.html#af4b3ae0728fb5f1a8d7139f5b0256fca">PageTableWalker::PSCL5</a></div><div class="ttdeci">PagingStructureCache PSCL5</div><div class="ttdef"><b>Definition:</b> ptw.h:47</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a3de6be61df6326fef91e62046be94914"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a3de6be61df6326fef91e62046be94914">MEMORY_CONTROLLER::tCAS</a></div><div class="ttdeci">const static uint64_t tCAS</div><div class="ttdef"><b>Definition:</b> dram_controller.h:57</div></div>
<div class="ttc" id="aclassO3__CPU_html_aa641eb22e198a5548bdc5b0a652859b2"><div class="ttname"><a href="classO3__CPU.html#aa641eb22e198a5548bdc5b0a652859b2">O3_CPU::do_dib_update</a></div><div class="ttdeci">void do_dib_update(const ooo_model_instr &amp;instr)</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:446</div></div>
<div class="ttc" id="aclassO3__CPU_html_adafa0416d19e6d76896af93758d63051"><div class="ttname"><a href="classO3__CPU.html#adafa0416d19e6d76896af93758d63051">O3_CPU::init_instruction</a></div><div class="ttdeci">void init_instruction(ooo_model_instr instr)</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:45</div></div>
<div class="ttc" id="aclassBLOCK_html_ad26c65813a24bd8bc1775124ebae5f94"><div class="ttname"><a href="classBLOCK.html#ad26c65813a24bd8bc1775124ebae5f94">BLOCK::lru</a></div><div class="ttdeci">uint32_t lru</div><div class="ttdef"><b>Definition:</b> memory_class.h:25</div></div>
<div class="ttc" id="aclassCACHE_html_ad6464835424d8e7484450399e9d8cba6"><div class="ttname"><a href="classCACHE.html#ad6464835424d8e7484450399e9d8cba6">CACHE::sim_hit</a></div><div class="ttdeci">uint64_t sim_hit[NUM_CPUS][NUM_TYPES]</div><div class="ttdef"><b>Definition:</b> cache.h:47</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a59af84462837d52f109f11f953a33950"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a59af84462837d52f109f11f953a33950">MEMORY_CONTROLLER::DRAM_DBUS_RETURN_TIME</a></div><div class="ttdeci">const static uint64_t DRAM_DBUS_RETURN_TIME</div><div class="ttdef"><b>Definition:</b> dram_controller.h:59</div></div>
<div class="ttc" id="adrrip_8cc_html_a96c49d6d9b85c113f051600155c49433"><div class="ttname"><a href="drrip_8cc.html#a96c49d6d9b85c113f051600155c49433">PSEL_THRS</a></div><div class="ttdeci">#define PSEL_THRS</div><div class="ttdef"><b>Definition:</b> drrip.cc:14</div></div>
<div class="ttc" id="aclassPACKET_html_a32be12de09cf5f841c8c59e2627ad548"><div class="ttname"><a href="classPACKET.html#a32be12de09cf5f841c8c59e2627ad548">PACKET::cpu</a></div><div class="ttdeci">uint32_t cpu</div><div class="ttdef"><b>Definition:</b> block.h:23</div></div>
<div class="ttc" id="aclassO3__CPU_html_af61af253457f9165a25f269be680c24d"><div class="ttname"><a href="classO3__CPU.html#af61af253457f9165a25f269be680c24d">O3_CPU::inflight_mem_executions</a></div><div class="ttdeci">uint32_t inflight_mem_executions</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:37</div></div>
<div class="ttc" id="aclassVirtualMemory_html_a236aabe5ffe2e23b3c5906c798ab5106"><div class="ttname"><a href="classVirtualMemory.html#a236aabe5ffe2e23b3c5906c798ab5106">VirtualMemory::page_size</a></div><div class="ttdeci">const uint32_t page_size</div><div class="ttdef"><b>Definition:</b> vmem.h:24</div></div>
<div class="ttc" id="ainstruction_8h_html_a345abd58b1e5158e207bb47e06a5c995"><div class="ttname"><a href="instruction_8h.html#a345abd58b1e5158e207bb47e06a5c995">REG_INSTRUCTION_POINTER</a></div><div class="ttdeci">#define REG_INSTRUCTION_POINTER</div><div class="ttdef"><b>Definition:</b> instruction.h:16</div></div>
<div class="ttc" id="amemory__class_8h_html_ae67678ad8fbc344d0f0cba2366a567a6"><div class="ttname"><a href="memory__class_8h.html#ae67678ad8fbc344d0f0cba2366a567a6">RFO</a></div><div class="ttdeci">#define RFO</div><div class="ttdef"><b>Definition:</b> memory_class.h:10</div></div>
<div class="ttc" id="astructooo__model__instr_html_a5bb3dca8dac45274093019c0fb97e326"><div class="ttname"><a href="structooo__model__instr.html#a5bb3dca8dac45274093019c0fb97e326">ooo_model_instr::branch_mispredicted</a></div><div class="ttdeci">bool branch_mispredicted</div><div class="ttdef"><b>Definition:</b> instruction.h:31</div></div>
<div class="ttc" id="aclassCACHE_html_aa64044841983110bb83e1823c77e4ca5"><div class="ttname"><a href="classCACHE.html#aa64044841983110bb83e1823c77e4ca5">CACHE::prefetch_line</a></div><div class="ttdeci">int prefetch_line(uint64_t pf_addr, bool fill_this_level, uint32_t prefetch_metadata)</div><div class="ttdef"><b>Definition:</b> cache.cc:516</div></div>
<div class="ttc" id="aclassCACHE_html_ae6823a6535c32c57bb88efb77e027241"><div class="ttname"><a href="classCACHE.html#ae6823a6535c32c57bb88efb77e027241">CACHE::block</a></div><div class="ttdeci">std::vector&lt; BLOCK &gt; block</div><div class="ttdef"><b>Definition:</b> cache.h:27</div></div>
<div class="ttc" id="aclassPageTableWalker_html_aacd471bf55e06b98f309dd3805b31f9c"><div class="ttname"><a href="classPageTableWalker.html#aacd471bf55e06b98f309dd3805b31f9c">PageTableWalker::NAME</a></div><div class="ttdeci">const std::string NAME</div><div class="ttdef"><b>Definition:</b> ptw.h:37</div></div>
<div class="ttc" id="aclassCACHE_html"><div class="ttname"><a href="classCACHE.html">CACHE</a></div><div class="ttdef"><b>Definition:</b> cache.h:20</div></div>
<div class="ttc" id="astructooo__model__instr_html_af7595b61b8d0a15212361b509c05ef57"><div class="ttname"><a href="structooo__model__instr.html#af7595b61b8d0a15212361b509c05ef57">ooo_model_instr::source_memory</a></div><div class="ttdeci">uint64_t source_memory[NUM_INSTR_SOURCES]</div><div class="ttdef"><b>Definition:</b> instruction.h:52</div></div>
<div class="ttc" id="adram__controller_8h_html_ad2fbb18704ed59577e0b567683fb294b"><div class="ttname"><a href="dram__controller_8h.html#ad2fbb18704ed59577e0b567683fb294b">DRAM_WRITE_LOW_WM</a></div><div class="ttdeci">constexpr std::size_t DRAM_WRITE_LOW_WM</div><div class="ttdef"><b>Definition:</b> dram_controller.h:15</div></div>
<div class="ttc" id="aclassPageTableWalker_html_a10b2a3d34169b8a2e037e1bf32ea5f76"><div class="ttname"><a href="classPageTableWalker.html#a10b2a3d34169b8a2e037e1bf32ea5f76">PageTableWalker::MSHR_SIZE</a></div><div class="ttdeci">const uint32_t MSHR_SIZE</div><div class="ttdef"><b>Definition:</b> ptw.h:39</div></div>
<div class="ttc" id="astructeq__addr_html"><div class="ttname"><a href="structeq__addr.html">eq_addr</a></div><div class="ttdef"><b>Definition:</b> util.h:20</div></div>
<div class="ttc" id="achampsim__constants_8h_html_a33ae4161e09f4660d999cc15f5f02fa8"><div class="ttname"><a href="champsim__constants_8h.html#a33ae4161e09f4660d999cc15f5f02fa8">DRAM_BANKS</a></div><div class="ttdeci">#define DRAM_BANKS</div><div class="ttdef"><b>Definition:</b> champsim_constants.h:20</div></div>
<div class="ttc" id="aclassCacheBus_html_a2c0403b4f9d8f26176571ae1cc838786"><div class="ttname"><a href="classCacheBus.html#a2c0403b4f9d8f26176571ae1cc838786">CacheBus::PROCESSED</a></div><div class="ttdeci">champsim::circular_buffer&lt; PACKET &gt; PROCESSED</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:22</div></div>
<div class="ttc" id="aclassPageTableWalker_html_a583d22e9dec2b9dad6703d7e0e7e6431"><div class="ttname"><a href="classPageTableWalker.html#a583d22e9dec2b9dad6703d7e0e7e6431">PageTableWalker::total_miss_latency</a></div><div class="ttdeci">uint64_t total_miss_latency</div><div class="ttdef"><b>Definition:</b> ptw.h:45</div></div>
<div class="ttc" id="achampsim__constants_8h_html_a94eae09aae0d0da4f0eb410184bf5f91"><div class="ttname"><a href="champsim__constants_8h.html#a94eae09aae0d0da4f0eb410184bf5f91">DRAM_COLUMNS</a></div><div class="ttdeci">#define DRAM_COLUMNS</div><div class="ttdef"><b>Definition:</b> champsim_constants.h:22</div></div>
<div class="ttc" id="aclassPageTableWalker_html_a0c8e005b4248acf660ee4b67b8c6087a"><div class="ttname"><a href="classPageTableWalker.html#a0c8e005b4248acf660ee4b67b8c6087a">PageTableWalker::return_data</a></div><div class="ttdeci">void return_data(PACKET *packet) override</div><div class="ttdef"><b>Definition:</b> ptw.cc:181</div></div>
<div class="ttc" id="aclassPageTableWalker_html_ab93c537f9e7ae059b2247d811f528425"><div class="ttname"><a href="classPageTableWalker.html#ab93c537f9e7ae059b2247d811f528425">PageTableWalker::get_occupancy</a></div><div class="ttdeci">uint32_t get_occupancy(uint8_t queue_type, uint64_t address) override</div><div class="ttdef"><b>Definition:</b> ptw.cc:202</div></div>
<div class="ttc" id="astructinstr__reg__will__produce_html"><div class="ttname"><a href="structinstr__reg__will__produce.html">instr_reg_will_produce</a></div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:512</div></div>
<div class="ttc" id="aclassCACHE_html_a677946ec359a5d63efb5fca5d8f796cd"><div class="ttname"><a href="classCACHE.html#a677946ec359a5d63efb5fca5d8f796cd">CACHE::NAME</a></div><div class="ttdeci">const std::string NAME</div><div class="ttdef"><b>Definition:</b> cache.h:24</div></div>
<div class="ttc" id="astructsq__will__forward_html_a23f6a3d304150dd0088275a87b39d273"><div class="ttname"><a href="structsq__will__forward.html#a23f6a3d304150dd0088275a87b39d273">sq_will_forward::operator()</a></div><div class="ttdeci">bool operator()(const LSQ_ENTRY &amp;sq_test) const</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:682</div></div>
<div class="ttc" id="aclassCACHE_html_ac09b33824cb45e284bc218f77acdeefd"><div class="ttname"><a href="classCACHE.html#ac09b33824cb45e284bc218f77acdeefd">CACHE::invalidate_entry</a></div><div class="ttdeci">int invalidate_entry(uint64_t inval_addr)</div><div class="ttdef"><b>Definition:</b> cache.cc:399</div></div>
<div class="ttc" id="astructooo__model__instr_html_ae35b638774a17bf44fcae408899b7bfa"><div class="ttname"><a href="structooo__model__instr.html#ae35b638774a17bf44fcae408899b7bfa">ooo_model_instr::destination_memory</a></div><div class="ttdeci">uint64_t destination_memory[NUM_INSTR_DESTINATIONS_SPARC]</div><div class="ttdef"><b>Definition:</b> instruction.h:51</div></div>
<div class="ttc" id="aooo__cpu_8cc_html_ad0a78b71cf2a8f88b901a1a532efd2ab"><div class="ttname"><a href="ooo__cpu_8cc.html#ad0a78b71cf2a8f88b901a1a532efd2ab">DEADLOCK_CYCLE</a></div><div class="ttdeci">#define DEADLOCK_CYCLE</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:10</div></div>
<div class="ttc" id="amain_8cc_html_a8d7b8ab8c868a509bb3348202f21ff96"><div class="ttname"><a href="main_8cc.html#a8d7b8ab8c868a509bb3348202f21ff96">simulation_instructions</a></div><div class="ttdeci">uint64_t simulation_instructions</div><div class="ttdef"><b>Definition:</b> main.cc:23</div></div>
<div class="ttc" id="aship_8cc_html_af60a3acf726439d06b1b440425315670"><div class="ttname"><a href="ship_8cc.html#af60a3acf726439d06b1b440425315670">SHCT_PRIME</a></div><div class="ttdeci">#define SHCT_PRIME</div><div class="ttdef"><b>Definition:</b> ship.cc:11</div></div>
<div class="ttc" id="aclassSAMPLER__class_html_a4b9b287db612dabb0c8e2981efb44795"><div class="ttname"><a href="classSAMPLER__class.html#a4b9b287db612dabb0c8e2981efb44795">SAMPLER_class::used</a></div><div class="ttdeci">uint8_t used</div><div class="ttdef"><b>Definition:</b> ship.cc:20</div></div>
<div class="ttc" id="acore__inst_8cc_html_ab55ff3558a3ce237383504e6ebd37e28"><div class="ttname"><a href="core__inst_8cc.html#ab55ff3558a3ce237383504e6ebd37e28">cpu0_PTW</a></div><div class="ttdeci">PageTableWalker cpu0_PTW(&quot;cpu0_PTW&quot;, 0, 3, 1, 2, 1, 4, 2, 4, 4, 8, 16, 5, 2, 2, 0, &amp;cpu0_L1D)</div></div>
<div class="ttc" id="astructchampsim_1_1deadlock_html"><div class="ttname"><a href="structchampsim_1_1deadlock.html">champsim::deadlock</a></div><div class="ttdef"><b>Definition:</b> champsim.h:40</div></div>
<div class="ttc" id="aclassVirtualMemory_html_a5856345acd48848c8a12bac61cf80032"><div class="ttname"><a href="classVirtualMemory.html#a5856345acd48848c8a12bac61cf80032">VirtualMemory::pt_levels</a></div><div class="ttdeci">const uint32_t pt_levels</div><div class="ttdef"><b>Definition:</b> vmem.h:23</div></div>
<div class="ttc" id="aclassO3__CPU_html_ac8b41ff25d0260a8f871d66d4140b6e7"><div class="ttname"><a href="classO3__CPU.html#ac8b41ff25d0260a8f871d66d4140b6e7">O3_CPU::L1D_bus</a></div><div class="ttdeci">CacheBus L1D_bus</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:84</div></div>
<div class="ttc" id="aclasschampsim_1_1circular__buffer_html_a4f06fcd7c3d27ac390d9ce5a6958b90e"><div class="ttname"><a href="classchampsim_1_1circular__buffer.html#a4f06fcd7c3d27ac390d9ce5a6958b90e">champsim::circular_buffer::rend</a></div><div class="ttdeci">reverse_iterator rend() noexcept</div><div class="ttdef"><b>Definition:</b> circular_buffer.hpp:160</div></div>
<div class="ttc" id="aclassPageTableWalker_html_a8dc8ccc81450f800780735a46bc93261"><div class="ttname"><a href="classPageTableWalker.html#a8dc8ccc81450f800780735a46bc93261">PageTableWalker::operate</a></div><div class="ttdeci">void operate() override</div><div class="ttdef"><b>Definition:</b> ptw.cc:155</div></div>
<div class="ttc" id="amain_8cc_html_af71f2597b67c620b85fe19c7ea98e521"><div class="ttname"><a href="main_8cc.html#af71f2597b67c620b85fe19c7ea98e521">print_sim_stats</a></div><div class="ttdeci">void print_sim_stats(uint32_t cpu, CACHE *cache)</div><div class="ttdef"><b>Definition:</b> main.cc:104</div></div>
<div class="ttc" id="aclassCACHE_html_a3e709d395e143ac6024c65c2621bcd7a"><div class="ttname"><a href="classCACHE.html#a3e709d395e143ac6024c65c2621bcd7a">CACHE::total_miss_latency</a></div><div class="ttdeci">uint64_t total_miss_latency</div><div class="ttdef"><b>Definition:</b> cache.h:53</div></div>
<div class="ttc" id="aclassO3__CPU_html_aec7cac9a55aa9a83fbb2a13504f3e033"><div class="ttname"><a href="classO3__CPU.html#aec7cac9a55aa9a83fbb2a13504f3e033">O3_CPU::fetch_resume_cycle</a></div><div class="ttdeci">uint64_t fetch_resume_cycle</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:77</div></div>
<div class="ttc" id="aclassCACHE_html_a6f9cf6550ce9d1e04754349b327aebf0"><div class="ttname"><a href="classCACHE.html#a6f9cf6550ce9d1e04754349b327aebf0">CACHE::PQ_FULL</a></div><div class="ttdeci">uint64_t PQ_FULL</div><div class="ttdef"><b>Definition:</b> cache.h:50</div></div>
<div class="ttc" id="achampsim__constants_8h_html_af3565986a6e8300d3ef7c6f1c0680eed"><div class="ttname"><a href="champsim__constants_8h.html#af3565986a6e8300d3ef7c6f1c0680eed">LOG2_PAGE_SIZE</a></div><div class="ttdeci">#define LOG2_PAGE_SIZE</div><div class="ttdef"><b>Definition:</b> champsim_constants.h:12</div></div>
<div class="ttc" id="aclassPageTableWalker_html"><div class="ttname"><a href="classPageTableWalker.html">PageTableWalker</a></div><div class="ttdef"><b>Definition:</b> ptw.h:34</div></div>
<div class="ttc" id="amain_8cc_html_a27bc99bc899255d210a545263135c2b2"><div class="ttname"><a href="main_8cc.html#a27bc99bc899255d210a545263135c2b2">vmem</a></div><div class="ttdeci">VirtualMemory vmem</div></div>
<div class="ttc" id="astructis__valid_3_01LSQ__ENTRY_01_4_html"><div class="ttname"><a href="structis__valid_3_01LSQ__ENTRY_01_4.html">is_valid&lt; LSQ_ENTRY &gt;</a></div><div class="ttdef"><b>Definition:</b> block.h:60</div></div>
<div class="ttc" id="aclassPACKET_html_ae2c03124070d4fc1fb01568ad71d2395"><div class="ttname"><a href="classPACKET.html#ae2c03124070d4fc1fb01568ad71d2395">PACKET::instr_depend_on_me</a></div><div class="ttdeci">std::vector&lt; champsim::circular_buffer&lt; ooo_model_instr &gt;::iterator &gt; instr_depend_on_me</div><div class="ttdef"><b>Definition:</b> block.h:28</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a5e3c2229a8b5a258b58f455601a7602e"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a5e3c2229a8b5a258b58f455601a7602e">MEMORY_CONTROLLER::channels</a></div><div class="ttdeci">std::array&lt; DRAM_CHANNEL, DRAM_CHANNELS &gt; channels</div><div class="ttdef"><b>Definition:</b> dram_controller.h:61</div></div>
<div class="ttc" id="aclassCACHE_html_ae2ccabdb54408cb3a759a519a45ae9ab"><div class="ttname"><a href="classCACHE.html#ae2ccabdb54408cb3a759a519a45ae9ab">CACHE::MSHR</a></div><div class="ttdeci">std::list&lt; PACKET &gt; MSHR</div><div class="ttdef"><b>Definition:</b> cache.h:45</div></div>
<div class="ttc" id="aclassO3__CPU_html_af752debe13c09a7e2730fb1dca112b9f"><div class="ttname"><a href="classO3__CPU.html#af752debe13c09a7e2730fb1dca112b9f">O3_CPU::DTLB_bus</a></div><div class="ttdeci">CacheBus DTLB_bus</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:84</div></div>
<div class="ttc" id="aclassO3__CPU_html_a12eca07a6d1b4c68802d0560ed9521ac"><div class="ttname"><a href="classO3__CPU.html#a12eca07a6d1b4c68802d0560ed9521ac">O3_CPU::num_branch</a></div><div class="ttdeci">uint64_t num_branch</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:78</div></div>
<div class="ttc" id="aclassO3__CPU_html_a11fb535781516d64b61c94419400bbd4"><div class="ttname"><a href="classO3__CPU.html#a11fb535781516d64b61c94419400bbd4">O3_CPU::execute_store</a></div><div class="ttdeci">void execute_store(std::vector&lt; LSQ_ENTRY &gt;::iterator sq_it)</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:829</div></div>
<div class="ttc" id="astructinvalid__is__maximal_html"><div class="ttname"><a href="structinvalid__is__maximal.html">invalid_is_maximal</a></div><div class="ttdef"><b>Definition:</b> util.h:48</div></div>
<div class="ttc" id="aclassCACHE_html_a454c927d233980dfd687da97c304963b"><div class="ttname"><a href="classCACHE.html#a454c927d233980dfd687da97c304963b">CACHE::add_pq</a></div><div class="ttdeci">int add_pq(PACKET *packet) override</div><div class="ttdef"><b>Definition:</b> cache.cc:580</div></div>
<div class="ttc" id="aclasstracereader_html_af300cc187e4a8aa1ae0e4cb0b7534c69"><div class="ttname"><a href="classtracereader.html#af300cc187e4a8aa1ae0e4cb0b7534c69">tracereader::~tracereader</a></div><div class="ttdeci">~tracereader()</div><div class="ttdef"><b>Definition:</b> tracereader.cc:44</div></div>
<div class="ttc" id="acache_8cc_html_a27bc99bc899255d210a545263135c2b2"><div class="ttname"><a href="cache_8cc.html#a27bc99bc899255d210a545263135c2b2">vmem</a></div><div class="ttdeci">VirtualMemory vmem</div></div>
<div class="ttc" id="aclasschampsim_1_1delay__queue_html_a851751302a46c88c57424357efa4915d"><div class="ttname"><a href="classchampsim_1_1delay__queue.html#a851751302a46c88c57424357efa4915d">champsim::delay_queue::push_back_ready</a></div><div class="ttdeci">void push_back_ready(const T &amp;item)</div><div class="ttdef"><b>Definition:</b> delay_queue.hpp:160</div></div>
<div class="ttc" id="aclasschampsim_1_1by__next__operate_html"><div class="ttname"><a href="classchampsim_1_1by__next__operate.html">champsim::by_next_operate</a></div><div class="ttdef"><b>Definition:</b> operable.h:37</div></div>
<div class="ttc" id="aclassCACHE_html_a509a435087471248275eeb782eb36b17"><div class="ttname"><a href="classCACHE.html#a509a435087471248275eeb782eb36b17">CACHE::WQ_FORWARD</a></div><div class="ttdeci">uint64_t WQ_FORWARD</div><div class="ttdef"><b>Definition:</b> cache.h:51</div></div>
<div class="ttc" id="astructooo__model__instr_html_a1668314797c4d0a2baa293c5e3738b07"><div class="ttname"><a href="structooo__model__instr.html#a1668314797c4d0a2baa293c5e3738b07">ooo_model_instr::instr_id</a></div><div class="ttdeci">uint64_t instr_id</div><div class="ttdef"><b>Definition:</b> instruction.h:29</div></div>
<div class="ttc" id="aooo__cpu_8h_html"><div class="ttname"><a href="ooo__cpu_8h.html">ooo_cpu.h</a></div></div>
<div class="ttc" id="aclassO3__CPU_html_a0760ed97b7df5e1779fe5774e6fcfcba"><div class="ttname"><a href="classO3__CPU.html#a0760ed97b7df5e1779fe5774e6fcfcba">O3_CPU::retire_rob</a></div><div class="ttdeci">void retire_rob()</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:1085</div></div>
<div class="ttc" id="aclassCACHE_html_a36243c97144bd3465539d20c1e573772"><div class="ttname"><a href="classCACHE.html#a36243c97144bd3465539d20c1e573772">CACHE::return_data</a></div><div class="ttdeci">void return_data(PACKET *packet) override</div><div class="ttdef"><b>Definition:</b> cache.cc:639</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a493a889c57e872d3f3af97de6eeabfc5"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a493a889c57e872d3f3af97de6eeabfc5">MEMORY_CONTROLLER::get_occupancy</a></div><div class="ttdeci">uint32_t get_occupancy(uint8_t queue_type, uint64_t address) override</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:223</div></div>
<div class="ttc" id="aclasschampsim_1_1delay__queue_html_ac806a291f9ae6ceba544376a695fefec"><div class="ttname"><a href="classchampsim_1_1delay__queue.html#ac806a291f9ae6ceba544376a695fefec">champsim::delay_queue::front</a></div><div class="ttdeci">reference front()</div><div class="ttdef"><b>Definition:</b> delay_queue.hpp:100</div></div>
<div class="ttc" id="amain_8cc_html_a3c04138a5bfe5d72780bb7e82a18e627"><div class="ttname"><a href="main_8cc.html#a3c04138a5bfe5d72780bb7e82a18e627">main</a></div><div class="ttdeci">int main(int argc, char **argv)</div><div class="ttdef"><b>Definition:</b> main.cc:306</div></div>
<div class="ttc" id="aclassCACHE_html_a1fe14de255f47173f84d1f82b0078bd9"><div class="ttname"><a href="classCACHE.html#a1fe14de255f47173f84d1f82b0078bd9">CACHE::MSHR_SIZE</a></div><div class="ttdeci">const uint32_t MSHR_SIZE</div><div class="ttdef"><b>Definition:</b> cache.h:25</div></div>
<div class="ttc" id="aclasschampsim_1_1delay__queue_html_af16e6a18929504107111b8f6c39324bf"><div class="ttname"><a href="classchampsim_1_1delay__queue.html#af16e6a18929504107111b8f6c39324bf">champsim::delay_queue::end</a></div><div class="ttdeci">iterator end() noexcept</div><div class="ttdef"><b>Definition:</b> delay_queue.hpp:110</div></div>
<div class="ttc" id="aclassO3__CPU_html_aedae329cc566e5110b3d331d41869f51"><div class="ttname"><a href="classO3__CPU.html#aedae329cc566e5110b3d331d41869f51">O3_CPU::completed_executions</a></div><div class="ttdeci">uint64_t completed_executions</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:34</div></div>
<div class="ttc" id="aclasschampsim_1_1circular__buffer__iterator_html"><div class="ttname"><a href="classchampsim_1_1circular__buffer__iterator.html">champsim::circular_buffer_iterator</a></div><div class="ttdef"><b>Definition:</b> circular_buffer.hpp:16</div></div>
<div class="ttc" id="amain_8cc_html_a3fd44c1a0fdadcb0499307952b226c94"><div class="ttname"><a href="main_8cc.html#a3fd44c1a0fdadcb0499307952b226c94">caches</a></div><div class="ttdeci">std::array&lt; CACHE *, NUM_CACHES &gt; caches</div><div class="ttdef"><b>Definition:</b> core_inst.cc:31</div></div>
<div class="ttc" id="aship_8cc_html_a2a7a5829db0d200d4d8704fc95c4a3a7"><div class="ttname"><a href="ship_8cc.html#a2a7a5829db0d200d4d8704fc95c4a3a7">SHCT</a></div><div class="ttdeci">std::map&lt; std::pair&lt; CACHE *, std::size_t &gt;, std::array&lt; unsigned, SHCT_SIZE &gt; &gt; SHCT</div><div class="ttdef"><b>Definition:</b> ship.cc:30</div></div>
<div class="ttc" id="ablock_8h_html_a6d2f74a9d6e3bc4de1dda18cb8aba222"><div class="ttname"><a href="block_8h.html#a6d2f74a9d6e3bc4de1dda18cb8aba222">packet_dep_merge</a></div><div class="ttdeci">void packet_dep_merge(LIST &amp;dest, LIST &amp;src)</div><div class="ttdef"><b>Definition:</b> block.h:40</div></div>
<div class="ttc" id="aclassO3__CPU_html_a7bc34824747b6b3a1c756560804cebde"><div class="ttname"><a href="classO3__CPU.html#a7bc34824747b6b3a1c756560804cebde">O3_CPU::do_check_dib</a></div><div class="ttdeci">void do_check_dib(ooo_model_instr &amp;instr)</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:270</div></div>
<div class="ttc" id="achampsim__constants_8h_html_ab5f50d0fbfd22b9e7056c72689fd4844"><div class="ttname"><a href="champsim__constants_8h.html#ab5f50d0fbfd22b9e7056c72689fd4844">DRAM_CHANNEL_WIDTH</a></div><div class="ttdeci">#define DRAM_CHANNEL_WIDTH</div><div class="ttdef"><b>Definition:</b> champsim_constants.h:23</div></div>
<div class="ttc" id="aclasstracereader_html_a666b5becac199274f786edf6825395ac"><div class="ttname"><a href="classtracereader.html#a666b5becac199274f786edf6825395ac">tracereader::trace_file</a></div><div class="ttdeci">FILE * trace_file</div><div class="ttdef"><b>Definition:</b> tracereader.h:9</div></div>
<div class="ttc" id="aclasschampsim_1_1operable_html_a7c01174851f4ac835de1063844a335b6"><div class="ttname"><a href="classchampsim_1_1operable.html#a7c01174851f4ac835de1063844a335b6">champsim::operable::current_cycle</a></div><div class="ttdeci">uint64_t current_cycle</div><div class="ttdef"><b>Definition:</b> operable.h:15</div></div>
<div class="ttc" id="amain_8cc_html_a3e16b39c5b82afc11abc8caab955c75a"><div class="ttname"><a href="main_8cc.html#a3e16b39c5b82afc11abc8caab955c75a">print_roi_stats</a></div><div class="ttdeci">void print_roi_stats(uint32_t cpu, CACHE *cache)</div><div class="ttdef"><b>Definition:</b> main.cc:58</div></div>
<div class="ttc" id="astructl2c__va__ampm__lite__region__t_html"><div class="ttname"><a href="structl2c__va__ampm__lite__region__t.html">l2c_va_ampm_lite_region_t</a></div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:7</div></div>
<div class="ttc" id="ainstruction_8h_html_ae9e421dfd5976a9e4d179e1d4f9475f6"><div class="ttname"><a href="instruction_8h.html#ae9e421dfd5976a9e4d179e1d4f9475f6">BRANCH_RETURN</a></div><div class="ttdeci">#define BRANCH_RETURN</div><div class="ttdef"><b>Definition:</b> instruction.h:25</div></div>
<div class="ttc" id="aclassO3__CPU_html_af038f22c02b6f1dabc6de5319faf5aea"><div class="ttname"><a href="classO3__CPU.html#af038f22c02b6f1dabc6de5319faf5aea">O3_CPU::num_retired</a></div><div class="ttdeci">uint64_t num_retired</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:36</div></div>
<div class="ttc" id="aclasschampsim_1_1circular__buffer_html_a6cdfcacd729c60ff35017b5566dc3026"><div class="ttname"><a href="classchampsim_1_1circular__buffer.html#a6cdfcacd729c60ff35017b5566dc3026">champsim::circular_buffer::occupancy</a></div><div class="ttdeci">size_type occupancy() const noexcept</div><div class="ttdef"><b>Definition:</b> circular_buffer.hpp:142</div></div>
<div class="ttc" id="aclassCACHE_html_a099df667e7b83c3503aa7b39b6628344"><div class="ttname"><a href="classCACHE.html#a099df667e7b83c3503aa7b39b6628344">CACHE::match_offset_bits</a></div><div class="ttdeci">const bool match_offset_bits</div><div class="ttdef"><b>Definition:</b> cache.h:31</div></div>
<div class="ttc" id="aclassCACHE_html_a32aac4199089c53fc42aaf5789bcf6c4"><div class="ttname"><a href="classCACHE.html#a32aac4199089c53fc42aaf5789bcf6c4">CACHE::FILL_LATENCY</a></div><div class="ttdeci">const uint32_t FILL_LATENCY</div><div class="ttdef"><b>Definition:</b> cache.h:26</div></div>
<div class="ttc" id="achampsim__constants_8h_html_a328b2f12c52082a0026bd74dfa7c825b"><div class="ttname"><a href="champsim__constants_8h.html#a328b2f12c52082a0026bd74dfa7c825b">STAT_PRINTING_PERIOD</a></div><div class="ttdeci">#define STAT_PRINTING_PERIOD</div><div class="ttdef"><b>Definition:</b> champsim_constants.h:13</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a80d4d3398bcc387fc315cc24b09e9fd8"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a80d4d3398bcc387fc315cc24b09e9fd8">MEMORY_CONTROLLER::DRAM_DBUS_TURN_AROUND_TIME</a></div><div class="ttdeci">const static uint64_t DRAM_DBUS_TURN_AROUND_TIME</div><div class="ttdef"><b>Definition:</b> dram_controller.h:58</div></div>
<div class="ttc" id="aclassPACKET_html_ada0975a032502fb99095fbc480cad3c9"><div class="ttname"><a href="classPACKET.html#ada0975a032502fb99095fbc480cad3c9">PACKET::init_translation_level</a></div><div class="ttdeci">uint8_t init_translation_level</div><div class="ttdef"><b>Definition:</b> block.h:31</div></div>
<div class="ttc" id="ava__ampm__lite_8cc_html_afe5d91d24109f4ef07f216473d048fdd"><div class="ttname"><a href="va__ampm__lite_8cc.html#afe5d91d24109f4ef07f216473d048fdd">va_ampm_set_prefetch</a></div><div class="ttdeci">void va_ampm_set_prefetch(int region_index, int region_offset)</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:91</div></div>
<div class="ttc" id="aclassPageTableWalker_html_a61571e96026d03a847d7ca37544e790d"><div class="ttname"><a href="classPageTableWalker.html#a61571e96026d03a847d7ca37544e790d">PageTableWalker::MAX_FILL</a></div><div class="ttdeci">const uint32_t MAX_FILL</div><div class="ttdef"><b>Definition:</b> ptw.h:39</div></div>
<div class="ttc" id="aclassMemoryRequestConsumer_html_a64d59e661926c0150ad3041626c10fa2"><div class="ttname"><a href="classMemoryRequestConsumer.html#a64d59e661926c0150ad3041626c10fa2">MemoryRequestConsumer::add_pq</a></div><div class="ttdeci">virtual int add_pq(PACKET *packet)=0</div></div>
<div class="ttc" id="aclasschampsim_1_1circular__buffer_html_a405fa12dbcaf0564dda4987257b21654"><div class="ttname"><a href="classchampsim_1_1circular__buffer.html#a405fa12dbcaf0564dda4987257b21654">champsim::circular_buffer::size</a></div><div class="ttdeci">constexpr size_type size() const noexcept</div><div class="ttdef"><b>Definition:</b> circular_buffer.hpp:141</div></div>
<div class="ttc" id="aclassO3__CPU_html_a295716a13e5d23dd8627fb1bc0c88dd9"><div class="ttname"><a href="classO3__CPU.html#a295716a13e5d23dd8627fb1bc0c88dd9">O3_CPU::branch_mispredictions</a></div><div class="ttdeci">uint64_t branch_mispredictions</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:78</div></div>
<div class="ttc" id="aclassCACHE_html_a612820c707474e3d36f0e906e9ab6bc2"><div class="ttname"><a href="classCACHE.html#a612820c707474e3d36f0e906e9ab6bc2">CACHE::filllike_miss</a></div><div class="ttdeci">bool filllike_miss(std::size_t set, std::size_t way, PACKET &amp;handle_pkt)</div><div class="ttdef"><b>Definition:</b> cache.cc:280</div></div>
<div class="ttc" id="aship_8cc_html_a6afba9fdb9405a75fc47917265ce51a3"><div class="ttname"><a href="ship_8cc.html#a6afba9fdb9405a75fc47917265ce51a3">maxRRPV</a></div><div class="ttdeci">#define maxRRPV</div><div class="ttdef"><b>Definition:</b> ship.cc:9</div></div>
<div class="ttc" id="acore__inst_8cc_html_a1df4c71ff773abad0405fa68f863062d"><div class="ttname"><a href="core__inst_8cc.html#a1df4c71ff773abad0405fa68f863062d">cpu0_DTLB</a></div><div class="ttdeci">CACHE cpu0_DTLB(&quot;cpu0_DTLB&quot;, 1.0, 1, 16, 4, 16, 16, 0, 8, 0, 1, 2, 2, LOG2_PAGE_SIZE, 0, 1, 0, 5, &amp;cpu0_STLB, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru)</div></div>
<div class="ttc" id="adrrip_8cc_html_a3723f6af2fbfaa67fd54909ce5942487"><div class="ttname"><a href="drrip_8cc.html#a3723f6af2fbfaa67fd54909ce5942487">bip_counter</a></div><div class="ttdeci">std::map&lt; CACHE *, unsigned &gt; bip_counter</div><div class="ttdef"><b>Definition:</b> drrip.cc:16</div></div>
<div class="ttc" id="astructooo__model__instr_html_a2cf0be4cb76f77cbc597bc23380e5f2c"><div class="ttname"><a href="structooo__model__instr.html#a2cf0be4cb76f77cbc597bc23380e5f2c">ooo_model_instr::branch_type</a></div><div class="ttdeci">uint8_t branch_type</div><div class="ttdef"><b>Definition:</b> instruction.h:36</div></div>
<div class="ttc" id="aclassPACKET_html_a17e471f05a8f4fa9a636c067a7e35d96"><div class="ttname"><a href="classPACKET.html#a17e471f05a8f4fa9a636c067a7e35d96">PACKET::v_address</a></div><div class="ttdeci">uint64_t v_address</div><div class="ttdef"><b>Definition:</b> block.h:25</div></div>
<div class="ttc" id="acore__inst_8cc_html_aa8bcff71bfb8ad26e2aefe5d0bdee3d8"><div class="ttname"><a href="core__inst_8cc.html#aa8bcff71bfb8ad26e2aefe5d0bdee3d8">vmem</a></div><div class="ttdeci">VirtualMemory vmem(8589934592, 1&lt;&lt; 12, 5, 1, 200)</div></div>
<div class="ttc" id="aclassCACHE_html_adf224173f8b35bc386945586b9f3b972"><div class="ttname"><a href="classCACHE.html#adf224173f8b35bc386945586b9f3b972">CACHE::add_rq</a></div><div class="ttdeci">int add_rq(PACKET *packet) override</div><div class="ttdef"><b>Definition:</b> cache.cc:410</div></div>
<div class="ttc" id="atracereader_8h_html"><div class="ttname"><a href="tracereader_8h.html">tracereader.h</a></div></div>
<div class="ttc" id="amain_8cc_html_a8f0e86d63f158621b9df4dcff0713417"><div class="ttname"><a href="main_8cc.html#a8f0e86d63f158621b9df4dcff0713417">knob_cloudsuite</a></div><div class="ttdeci">uint8_t knob_cloudsuite</div><div class="ttdef"><b>Definition:</b> main.cc:21</div></div>
<div class="ttc" id="aclassCACHE_html_a34669fff18abc8d277e4c14d14b3c03b"><div class="ttname"><a href="classCACHE.html#a34669fff18abc8d277e4c14d14b3c03b">CACHE::MAX_WRITE</a></div><div class="ttdeci">const uint32_t MAX_WRITE</div><div class="ttdef"><b>Definition:</b> cache.h:28</div></div>
<div class="ttc" id="acore__inst_8cc_html_ab82aaf2c3740aa8ae228e595a4060c82"><div class="ttname"><a href="core__inst_8cc.html#ab82aaf2c3740aa8ae228e595a4060c82">cpu0</a></div><div class="ttdeci">O3_CPU cpu0(0, 1.0, 32, 8, 16, 64, 32, 32, 352, 128, 72, 6, 6, 6, 128, 4, 2, 2, 5, 1, 1, 1, 0, 0, &amp;cpu0_ITLB, &amp;cpu0_DTLB, &amp;cpu0_L1I, &amp;cpu0_L1D, O3_CPU::bpred_t::bbranchDbimodal, O3_CPU::btb_t::bbtbDbasic_btb, O3_CPU::ipref_t::pprefetcherDno_instr)</div></div>
<div class="ttc" id="aclassPageTableWalker_html_ac6f7bb5eb607cab1e558587e831c8159"><div class="ttname"><a href="classPageTableWalker.html#ac6f7bb5eb607cab1e558587e831c8159">PageTableWalker::handle_read</a></div><div class="ttdeci">void handle_read()</div><div class="ttdef"><b>Definition:</b> ptw.cc:21</div></div>
<div class="ttc" id="aclassCACHE_html_aae591712183e816bf2d2c4c1ae540cab"><div class="ttname"><a href="classCACHE.html#aae591712183e816bf2d2c4c1ae540cab">CACHE::get_set</a></div><div class="ttdeci">uint32_t get_set(uint64_t address)</div><div class="ttdef"><b>Definition:</b> cache.cc:390</div></div>
<div class="ttc" id="aclassO3__CPU_html_ab6b2fcb74679cc34ed5c11507b398e7d"><div class="ttname"><a href="classO3__CPU.html#ab6b2fcb74679cc34ed5c11507b398e7d">O3_CPU::do_memory_scheduling</a></div><div class="ttdeci">void do_memory_scheduling(champsim::circular_buffer&lt; ooo_model_instr &gt;::iterator rob_it)</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:587</div></div>
<div class="ttc" id="aclassCACHE_html_aff5c662edde640ae7dab1d486c0017a9"><div class="ttname"><a href="classCACHE.html#aff5c662edde640ae7dab1d486c0017a9">CACHE::MAX_READ</a></div><div class="ttdeci">const uint32_t MAX_READ</div><div class="ttdef"><b>Definition:</b> cache.h:28</div></div>
<div class="ttc" id="adrrip_8cc_html_a2c1fe9aad197e28cd3aa2b971dda82c1"><div class="ttname"><a href="drrip_8cc.html#a2c1fe9aad197e28cd3aa2b971dda82c1">TOTAL_SDM_SETS</a></div><div class="ttdeci">#define TOTAL_SDM_SETS</div><div class="ttdef"><b>Definition:</b> drrip.cc:10</div></div>
<div class="ttc" id="ava__ampm__lite_8cc_html_acd619704a97dc3853d52602eecf1eb72"><div class="ttname"><a href="va__ampm__lite_8cc.html#acd619704a97dc3853d52602eecf1eb72">va_ampm_set_cl_access</a></div><div class="ttdeci">void va_ampm_set_cl_access(uint64_t v_addr)</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:112</div></div>
<div class="ttc" id="anamespacechampsim_html"><div class="ttname"><a href="namespacechampsim.html">champsim</a></div><div class="ttdef"><b>Definition:</b> champsim.h:38</div></div>
<div class="ttc" id="amain_8cc_html_a3311c0092a6c8dcbf1b903cdc6a8c51f"><div class="ttname"><a href="main_8cc.html#a3311c0092a6c8dcbf1b903cdc6a8c51f">MAX_INSTR_DESTINATIONS</a></div><div class="ttdeci">uint8_t MAX_INSTR_DESTINATIONS</div><div class="ttdef"><b>Definition:</b> main.cc:21</div></div>
<div class="ttc" id="aclassO3__CPU_html_a2e889fdd220d5e8b90bf3e370bc2acaf"><div class="ttname"><a href="classO3__CPU.html#a2e889fdd220d5e8b90bf3e370bc2acaf">O3_CPU::dib_way</a></div><div class="ttdeci">const std::size_t dib_way</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:47</div></div>
<div class="ttc" id="aclassO3__CPU_html_acbae80d70f8026086125e172c1644f2d"><div class="ttname"><a href="classO3__CPU.html#acbae80d70f8026086125e172c1644f2d">O3_CPU::initialize_core</a></div><div class="ttdeci">void initialize_core()</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:38</div></div>
<div class="ttc" id="aclassVirtualMemory_html_ace0b225c0c12d1eefd4dc7a08afe85ff"><div class="ttname"><a href="classVirtualMemory.html#ace0b225c0c12d1eefd4dc7a08afe85ff">VirtualMemory::shamt</a></div><div class="ttdeci">uint64_t shamt(uint32_t level) const</div><div class="ttdef"><b>Definition:</b> vmem.cc:30</div></div>
<div class="ttc" id="aclasschampsim_1_1circular__buffer_html_ac77d97fc2ea51f0ec1fdcce6ffe17b1c"><div class="ttname"><a href="classchampsim_1_1circular__buffer.html#ac77d97fc2ea51f0ec1fdcce6ffe17b1c">champsim::circular_buffer::front</a></div><div class="ttdeci">reference front()</div><div class="ttdef"><b>Definition:</b> circular_buffer.hpp:147</div></div>
<div class="ttc" id="acache_8h_html"><div class="ttname"><a href="cache_8h.html">cache.h</a></div></div>
<div class="ttc" id="astructsq__will__forward_html_a8e5fa956d6f4e2d23b9bbeaaf8d845f5"><div class="ttname"><a href="structsq__will__forward.html#a8e5fa956d6f4e2d23b9bbeaaf8d845f5">sq_will_forward::sq_will_forward</a></div><div class="ttdeci">sq_will_forward(uint64_t id, uint64_t addr)</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:681</div></div>
<div class="ttc" id="aclassCACHE_html_a0300c159747594f9aee26e7eadb91cb1"><div class="ttname"><a href="classCACHE.html#a0300c159747594f9aee26e7eadb91cb1">CACHE::operate</a></div><div class="ttdeci">void operate() override</div><div class="ttdef"><b>Definition:</b> cache.cc:359</div></div>
<div class="ttc" id="astructinstr__reg__will__produce_html_acd6c69d41791ebeb02193e58bb1d021c"><div class="ttname"><a href="structinstr__reg__will__produce.html#acd6c69d41791ebeb02193e58bb1d021c">instr_reg_will_produce::operator()</a></div><div class="ttdeci">bool operator()(const ooo_model_instr &amp;test) const</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:515</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_aa5407d75476b7758e1efdcb5869e8828"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#aa5407d75476b7758e1efdcb5869e8828">MEMORY_CONTROLLER::tRP</a></div><div class="ttdeci">const static uint64_t tRP</div><div class="ttdef"><b>Definition:</b> dram_controller.h:55</div></div>
<div class="ttc" id="astructinstr__mem__will__produce_html_ab7e98d4cbf531149cfeecae40c355f86"><div class="ttname"><a href="structinstr__mem__will__produce.html#ab7e98d4cbf531149cfeecae40c355f86">instr_mem_will_produce::operator()</a></div><div class="ttdeci">bool operator()(const ooo_model_instr &amp;test) const</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:671</div></div>
<div class="ttc" id="aclassPACKET_html_a6b758cb3dda6c3108c5d78b39200129b"><div class="ttname"><a href="classPACKET.html#a6b758cb3dda6c3108c5d78b39200129b">PACKET::ip</a></div><div class="ttdeci">uint64_t ip</div><div class="ttdef"><b>Definition:</b> block.h:25</div></div>
<div class="ttc" id="ava__ampm__lite_8cc_html_a1bb4100d39b217e031dd70cc713a372f"><div class="ttname"><a href="va__ampm__lite_8cc.html#a1bb4100d39b217e031dd70cc713a372f">va_ampm_check_cl_access</a></div><div class="ttdeci">bool va_ampm_check_cl_access(uint64_t v_addr)</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:99</div></div>
<div class="ttc" id="aclassO3__CPU_html_a4d96337387dbe96c6e7265c16e234848"><div class="ttname"><a href="classO3__CPU.html#a4d96337387dbe96c6e7265c16e234848">O3_CPU::execute_instruction</a></div><div class="ttdeci">void execute_instruction()</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:547</div></div>
<div class="ttc" id="aptw_8cc_html_ab4fed54274903225c5f3de0058bea6b9"><div class="ttname"><a href="ptw_8cc.html#ab4fed54274903225c5f3de0058bea6b9">warmup_complete</a></div><div class="ttdeci">uint8_t warmup_complete[NUM_CPUS]</div><div class="ttdef"><b>Definition:</b> main.cc:20</div></div>
<div class="ttc" id="aclassO3__CPU_html_abb63841c61a7ea49b2e3f55b1f875c8b"><div class="ttname"><a href="classO3__CPU.html#abb63841c61a7ea49b2e3f55b1f875c8b">O3_CPU::operate</a></div><div class="ttdeci">void operate()</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:15</div></div>
<div class="ttc" id="ava__ampm__lite_8cc_html_adf7296eb26ff1c0891fcfc081c005896"><div class="ttname"><a href="va__ampm__lite_8cc.html#adf7296eb26ff1c0891fcfc081c005896">va_ampm_reset_cl_prefetch</a></div><div class="ttdeci">void va_ampm_reset_cl_prefetch(uint64_t v_addr)</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:174</div></div>
<div class="ttc" id="autil_8h_html_a4b3c4034ed558e4d0fd0ec0c4b7e4daf"><div class="ttname"><a href="util_8h.html#a4b3c4034ed558e4d0fd0ec0c4b7e4daf">lg2</a></div><div class="ttdeci">constexpr unsigned lg2(uint64_t n)</div><div class="ttdef"><b>Definition:</b> util.h:6</div></div>
<div class="ttc" id="aclassCACHE_html_a47b6221eeddd0332c2cc1698cdb2f777"><div class="ttname"><a href="classCACHE.html#a47b6221eeddd0332c2cc1698cdb2f777">CACHE::handle_read</a></div><div class="ttdeci">void handle_read()</div><div class="ttdef"><b>Definition:</b> cache.cc:106</div></div>
<div class="ttc" id="aclassO3__CPU_html_a07d7b3f7aca13ef04c1336e1de22259e"><div class="ttname"><a href="classO3__CPU.html#a07d7b3f7aca13ef04c1336e1de22259e">O3_CPU::EXEC_WIDTH</a></div><div class="ttdeci">const unsigned EXEC_WIDTH</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:59</div></div>
<div class="ttc" id="aclassCACHE_html_a95c49295093926a4faa8b3bc922ec13a"><div class="ttname"><a href="classCACHE.html#a95c49295093926a4faa8b3bc922ec13a">CACHE::ever_seen_data</a></div><div class="ttdeci">bool ever_seen_data</div><div class="ttdef"><b>Definition:</b> cache.h:33</div></div>
<div class="ttc" id="ava__ampm__lite_8cc_html_ac3f0bd514d33cd4fa05a853a408fd421"><div class="ttname"><a href="va__ampm__lite_8cc.html#ac3f0bd514d33cd4fa05a853a408fd421">L2C_VA_AMPM_LITE_PREFETCH_DEGREE</a></div><div class="ttdeci">#define L2C_VA_AMPM_LITE_PREFETCH_DEGREE</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:5</div></div>
<div class="ttc" id="aclassCACHE_html_a281dc7cf458f51dfc4212e8b36bb2741"><div class="ttname"><a href="classCACHE.html#a281dc7cf458f51dfc4212e8b36bb2741">CACHE::WQ</a></div><div class="ttdeci">champsim::delay_queue&lt; PACKET &gt; WQ</div><div class="ttdef"><b>Definition:</b> cache.h:43</div></div>
<div class="ttc" id="aclassPACKET_html_a64f61e6c2d73a56d5aa621e84bd889ca"><div class="ttname"><a href="classPACKET.html#a64f61e6c2d73a56d5aa621e84bd889ca">PACKET::cycle_enqueued</a></div><div class="ttdeci">uint64_t cycle_enqueued</div><div class="ttdef"><b>Definition:</b> block.h:25</div></div>
<div class="ttc" id="astructsq__will__forward_html_a8a20572ae50c74ad06fb06e0d3ff85c3"><div class="ttname"><a href="structsq__will__forward.html#a8a20572ae50c74ad06fb06e0d3ff85c3">sq_will_forward::match_id</a></div><div class="ttdeci">const uint64_t match_id</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:680</div></div>
<div class="ttc" id="aclassCACHE_html_aa33e09ded50f809c3bb1ae5d55fd0ef0"><div class="ttname"><a href="classCACHE.html#aa33e09ded50f809c3bb1ae5d55fd0ef0">CACHE::va_translate_prefetches</a></div><div class="ttdeci">void va_translate_prefetches()</div><div class="ttdef"><b>Definition:</b> cache.cc:562</div></div>
<div class="ttc" id="amain_8cc_html_a1e0301e172253aa713cf238f07e3102d"><div class="ttname"><a href="main_8cc.html#a1e0301e172253aa713cf238f07e3102d">DRAM</a></div><div class="ttdeci">MEMORY_CONTROLLER DRAM</div></div>
<div class="ttc" id="amemory__class_8h_html_a59e87faf077b439e224c9fb08a2eaa52"><div class="ttname"><a href="memory__class_8h.html#a59e87faf077b439e224c9fb08a2eaa52">PREFETCH</a></div><div class="ttdeci">#define PREFETCH</div><div class="ttdef"><b>Definition:</b> memory_class.h:11</div></div>
<div class="ttc" id="astructinstr__reg__will__produce_html_afc409f58c387bf0194807d821d384a86"><div class="ttname"><a href="structinstr__reg__will__produce.html#afc409f58c387bf0194807d821d384a86">instr_reg_will_produce::match_reg</a></div><div class="ttdeci">const uint8_t match_reg</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:513</div></div>
<div class="ttc" id="aclassO3__CPU_html_afb4b5a8c687fec475a870e00e43c6d10"><div class="ttname"><a href="classO3__CPU.html#afb4b5a8c687fec475a870e00e43c6d10">O3_CPU::handle_memory_return</a></div><div class="ttdeci">void handle_memory_return()</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:971</div></div>
<div class="ttc" id="ainstruction_8h_html_a1be56476a94c113afd8db79cc5868d2c"><div class="ttname"><a href="instruction_8h.html#a1be56476a94c113afd8db79cc5868d2c">BRANCH_CONDITIONAL</a></div><div class="ttdeci">#define BRANCH_CONDITIONAL</div><div class="ttdef"><b>Definition:</b> instruction.h:22</div></div>
<div class="ttc" id="aclasscloudsuite__tracereader_html_a26eb5b562df3037100ce384804e73c5b"><div class="ttname"><a href="classcloudsuite__tracereader.html#a26eb5b562df3037100ce384804e73c5b">cloudsuite_tracereader::cloudsuite_tracereader</a></div><div class="ttdeci">cloudsuite_tracereader(uint8_t cpu, std::string _tn)</div><div class="ttdef"><b>Definition:</b> tracereader.cc:89</div></div>
<div class="ttc" id="ainstruction_8h_html_ad8757c9d88c41c541647c6e462d91251"><div class="ttname"><a href="instruction_8h.html#ad8757c9d88c41c541647c6e462d91251">REG_STACK_POINTER</a></div><div class="ttdeci">#define REG_STACK_POINTER</div><div class="ttdef"><b>Definition:</b> instruction.h:14</div></div>
<div class="ttc" id="aclassMemoryRequestProducer_html_ad4d0776586120db11a31377dd8d5c485"><div class="ttname"><a href="classMemoryRequestProducer.html#ad4d0776586120db11a31377dd8d5c485">MemoryRequestProducer::lower_level</a></div><div class="ttdeci">MemoryRequestConsumer * lower_level</div><div class="ttdef"><b>Definition:</b> memory_class.h:54</div></div>
<div class="ttc" id="aclassCACHE_html_aa61b69d86ad499d6a49ce1f230e27742"><div class="ttname"><a href="classCACHE.html#aa61b69d86ad499d6a49ce1f230e27742">CACHE::pf_issued</a></div><div class="ttdeci">uint64_t pf_issued</div><div class="ttdef"><b>Definition:</b> cache.h:37</div></div>
<div class="ttc" id="aclassO3__CPU_html_a8d924a30dbe9ffb3cbdbee347076a03f"><div class="ttname"><a href="classO3__CPU.html#a8d924a30dbe9ffb3cbdbee347076a03f">O3_CPU::prefetch_code_line</a></div><div class="ttdeci">int prefetch_code_line(uint64_t pf_v_addr)</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:486</div></div>
<div class="ttc" id="ava__ampm__lite_8cc_html_af05eb5556ec784844c31cac028dcf82d"><div class="ttname"><a href="va__ampm__lite_8cc.html#af05eb5556ec784844c31cac028dcf82d">L2C_VA_AMPM_LITE_REGION_COUNT</a></div><div class="ttdeci">#define L2C_VA_AMPM_LITE_REGION_COUNT</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:3</div></div>
<div class="ttc" id="aclassVirtualMemory_html_aad676e49e348cc88d9158da21b0a9f13"><div class="ttname"><a href="classVirtualMemory.html#aad676e49e348cc88d9158da21b0a9f13">VirtualMemory::va_to_pa</a></div><div class="ttdeci">std::pair&lt; uint64_t, bool &gt; va_to_pa(uint32_t cpu_num, uint64_t vaddr)</div><div class="ttdef"><b>Definition:</b> vmem.cc:34</div></div>
<div class="ttc" id="astructLSQ__ENTRY_html_ab3a1aeb6ac0e7bb4c1d20b2eaba6ff6f"><div class="ttname"><a href="structLSQ__ENTRY.html#ab3a1aeb6ac0e7bb4c1d20b2eaba6ff6f">LSQ_ENTRY::physical_address</a></div><div class="ttdeci">uint64_t physical_address</div><div class="ttdef"><b>Definition:</b> block.h:52</div></div>
<div class="ttc" id="amain_8cc_html_ae79d771c5e4a335205a8e6ba68677e2f"><div class="ttname"><a href="main_8cc.html#ae79d771c5e4a335205a8e6ba68677e2f">start_time</a></div><div class="ttdeci">auto start_time</div><div class="ttdef"><b>Definition:</b> main.cc:25</div></div>
<div class="ttc" id="achampsim__constants_8h_html_a34669e5de56bed50463044926485978a"><div class="ttname"><a href="champsim__constants_8h.html#a34669e5de56bed50463044926485978a">DRAM_RANKS</a></div><div class="ttdeci">#define DRAM_RANKS</div><div class="ttdef"><b>Definition:</b> champsim_constants.h:19</div></div>
<div class="ttc" id="aclassSAMPLER__class_html_abd2c93e1dbbf02ef8dab42d321c186bc"><div class="ttname"><a href="classSAMPLER__class.html#abd2c93e1dbbf02ef8dab42d321c186bc">SAMPLER_class::type</a></div><div class="ttdeci">uint8_t type</div><div class="ttdef"><b>Definition:</b> ship.cc:20</div></div>
<div class="ttc" id="aclassO3__CPU_html_a866df264abfea3e097722a8b3af9d5a5"><div class="ttname"><a href="classO3__CPU.html#a866df264abfea3e097722a8b3af9d5a5">O3_CPU::ITLB_bus</a></div><div class="ttdeci">CacheBus ITLB_bus</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:84</div></div>
<div class="ttc" id="aclassO3__CPU_html_a23c296fb6bbd6ab1a639b4c092901200"><div class="ttname"><a href="classO3__CPU.html#a23c296fb6bbd6ab1a639b4c092901200">O3_CPU::fetch_instruction</a></div><div class="ttdeci">void fetch_instruction()</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:337</div></div>
<div class="ttc" id="astructinstr__mem__will__produce_html_a0d3e1bff3979323e5d091ddf3801c319"><div class="ttname"><a href="structinstr__mem__will__produce.html#a0d3e1bff3979323e5d091ddf3801c319">instr_mem_will_produce::instr_mem_will_produce</a></div><div class="ttdeci">instr_mem_will_produce(uint64_t mem)</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:670</div></div>
<div class="ttc" id="aclassO3__CPU_html_a0b51101e5765592b1395f732d3f6fb91"><div class="ttname"><a href="classO3__CPU.html#a0b51101e5765592b1395f732d3f6fb91">O3_CPU::do_fetch_instruction</a></div><div class="ttdeci">void do_fetch_instruction(champsim::circular_buffer&lt; ooo_model_instr &gt;::iterator begin, champsim::circular_buffer&lt; ooo_model_instr &gt;::iterator end)</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:362</div></div>
<div class="ttc" id="achampsim_8h_html_a15e8e68a2f2c8fbaba6a69d98b7fdbbe"><div class="ttname"><a href="champsim_8h.html#a15e8e68a2f2c8fbaba6a69d98b7fdbbe">FILL_L2</a></div><div class="ttdeci">#define FILL_L2</div><div class="ttdef"><b>Definition:</b> champsim.h:29</div></div>
<div class="ttc" id="astructinstr__mem__will__produce_html_a91b65cbdd0953d3e31ff02c99896037e"><div class="ttname"><a href="structinstr__mem__will__produce.html#a91b65cbdd0953d3e31ff02c99896037e">instr_mem_will_produce::match_mem</a></div><div class="ttdeci">const uint64_t match_mem</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:669</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a821681d21c4e9efc8c0980fe4a1ac6ed"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a821681d21c4e9efc8c0980fe4a1ac6ed">MEMORY_CONTROLLER::add_pq</a></div><div class="ttdeci">int add_pq(PACKET *packet) override</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:186</div></div>
<div class="ttc" id="astructooo__model__instr_html_aa953f3b1a5e8685f24fd952de0ed8b9e"><div class="ttname"><a href="structooo__model__instr.html#aa953f3b1a5e8685f24fd952de0ed8b9e">ooo_model_instr::num_mem_ops</a></div><div class="ttdeci">int num_mem_ops</div><div class="ttdef"><b>Definition:</b> instruction.h:40</div></div>
<div class="ttc" id="astructl2c__va__ampm__lite__region__t_html_abda14c5c6d888e88369fa81fbcc7cc4e"><div class="ttname"><a href="structl2c__va__ampm__lite__region__t.html#abda14c5c6d888e88369fa81fbcc7cc4e">l2c_va_ampm_lite_region_t::lru</a></div><div class="ttdeci">uint64_t lru</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:11</div></div>
<div class="ttc" id="aclassCACHE_html_a5d228455b4c729f711f8ec495fbb0436"><div class="ttname"><a href="classCACHE.html#a5d228455b4c729f711f8ec495fbb0436">CACHE::handle_writeback</a></div><div class="ttdeci">void handle_writeback()</div><div class="ttdef"><b>Definition:</b> cache.cc:53</div></div>
<div class="ttc" id="aclassO3__CPU_html_aace886b690c10b7f50a3367bb6a31746"><div class="ttname"><a href="classO3__CPU.html#aace886b690c10b7f50a3367bb6a31746">O3_CPU::IFETCH_BUFFER</a></div><div class="ttdeci">champsim::circular_buffer&lt; ooo_model_instr &gt; IFETCH_BUFFER</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:51</div></div>
<div class="ttc" id="achampsim_8h_html_a93da83c487798ebfe350423670ff05b3"><div class="ttname"><a href="champsim_8h.html#a93da83c487798ebfe350423670ff05b3">FILL_LLC</a></div><div class="ttdeci">#define FILL_LLC</div><div class="ttdef"><b>Definition:</b> champsim.h:30</div></div>
<div class="ttc" id="aclassBLOCK_html_a33675beaf63f81546441572bbffd8b70"><div class="ttname"><a href="classBLOCK.html#a33675beaf63f81546441572bbffd8b70">BLOCK::prefetch</a></div><div class="ttdeci">bool prefetch</div><div class="ttdef"><b>Definition:</b> memory_class.h:20</div></div>
<div class="ttc" id="astructsq__will__forward_html_accee4e133e64882f6723501604b5c85d"><div class="ttname"><a href="structsq__will__forward.html#accee4e133e64882f6723501604b5c85d">sq_will_forward::match_addr</a></div><div class="ttdeci">const uint64_t match_addr</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:680</div></div>
<div class="ttc" id="aclassinput__tracereader_html_a1b1867fec2ba0028ada124a50f658e78"><div class="ttname"><a href="classinput__tracereader.html#a1b1867fec2ba0028ada124a50f658e78">input_tracereader::get</a></div><div class="ttdeci">ooo_model_instr get()</div><div class="ttdef"><b>Definition:</b> tracereader.cc:116</div></div>
<div class="ttc" id="aclassBLOCK_html_a2f2faa5ce062a2be6b8ecb0c072c8e06"><div class="ttname"><a href="classBLOCK.html#a2f2faa5ce062a2be6b8ecb0c072c8e06">BLOCK::v_address</a></div><div class="ttdeci">uint64_t v_address</div><div class="ttdef"><b>Definition:</b> memory_class.h:22</div></div>
<div class="ttc" id="achampsim_8h_html_a22c88fdadb7d8f8417a92cdcc6232786"><div class="ttname"><a href="champsim_8h.html#a22c88fdadb7d8f8417a92cdcc6232786">COMPLETED</a></div><div class="ttdeci">#define COMPLETED</div><div class="ttdef"><b>Definition:</b> champsim.h:26</div></div>
<div class="ttc" id="aclassCACHE_html_a79d4f504febc11491ec320242b877812"><div class="ttname"><a href="classCACHE.html#a79d4f504febc11491ec320242b877812">CACHE::pf_requested</a></div><div class="ttdeci">uint64_t pf_requested</div><div class="ttdef"><b>Definition:</b> cache.h:37</div></div>
<div class="ttc" id="aclassO3__CPU_html_a6ecb62d6fd8772cdd65977f86803df69"><div class="ttname"><a href="classO3__CPU.html#a6ecb62d6fd8772cdd65977f86803df69">O3_CPU::schedule_instruction</a></div><div class="ttdeci">void schedule_instruction()</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:488</div></div>
<div class="ttc" id="aclassO3__CPU_html_adced3f033b0ea489cffd3e94dacc8f5f"><div class="ttname"><a href="classO3__CPU.html#adced3f033b0ea489cffd3e94dacc8f5f">O3_CPU::do_translate_load</a></div><div class="ttdeci">int do_translate_load(std::vector&lt; LSQ_ENTRY &gt;::iterator sq_it)</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:865</div></div>
<div class="ttc" id="aclassPACKET_html_a5c8591a9a118438204e07361c193882a"><div class="ttname"><a href="classPACKET.html#a5c8591a9a118438204e07361c193882a">PACKET::pf_metadata</a></div><div class="ttdeci">uint32_t pf_metadata</div><div class="ttdef"><b>Definition:</b> block.h:22</div></div>
<div class="ttc" id="aclassO3__CPU_html_a31bdfc38be3aaefe313225956fad0a7e"><div class="ttname"><a href="classO3__CPU.html#a31bdfc38be3aaefe313225956fad0a7e">O3_CPU::execute_load</a></div><div class="ttdeci">int execute_load(std::vector&lt; LSQ_ENTRY &gt;::iterator lq_it)</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:892</div></div>
<div class="ttc" id="adram__controller_8h_html_a8fea2266cc8f2917d2c84e9ca2f2d0dd"><div class="ttname"><a href="dram__controller_8h.html#a8fea2266cc8f2917d2c84e9ca2f2d0dd">DRAM_WRITE_HIGH_WM</a></div><div class="ttdeci">constexpr std::size_t DRAM_WRITE_HIGH_WM</div><div class="ttdef"><b>Definition:</b> dram_controller.h:14</div></div>
<div class="ttc" id="acore__inst_8cc_html_a620dc65af72634227c96672473282c60"><div class="ttname"><a href="core__inst_8cc.html#a620dc65af72634227c96672473282c60">cpu0_L1I</a></div><div class="ttdeci">CACHE cpu0_L1I(&quot;cpu0_L1I&quot;, 1.0, 1, 64, 8, 64, 64, 32, 8, 3, 1, 2, 2, LOG2_BLOCK_SIZE, 0, 1, 1, 5, &amp;cpu0_L2C, CACHE::pref_t::CPU_REDIRECT_pprefetcherDno_instr_, CACHE::repl_t::rreplacementDlru)</div></div>
<div class="ttc" id="adrrip_8cc_html_af1429bb51ced643c3b5170915b78d4b0"><div class="ttname"><a href="drrip_8cc.html#af1429bb51ced643c3b5170915b78d4b0">PSEL</a></div><div class="ttdeci">std::map&lt; std::pair&lt; CACHE *, std::size_t &gt;, unsigned &gt; PSEL</div><div class="ttdef"><b>Definition:</b> drrip.cc:18</div></div>
<div class="ttc" id="amain_8cc_html_a3b527c56ed133ee6815bfbc625e757af"><div class="ttname"><a href="main_8cc.html#a3b527c56ed133ee6815bfbc625e757af">signal_handler</a></div><div class="ttdeci">void signal_handler(int signal)</div><div class="ttdef"><b>Definition:</b> main.cc:300</div></div>
<div class="ttc" id="astructooo__model__instr_html_aa7457a995366ce46847ad5c4229faaff"><div class="ttname"><a href="structooo__model__instr.html#aa7457a995366ce46847ad5c4229faaff">ooo_model_instr::fetched</a></div><div class="ttdeci">uint8_t fetched</div><div class="ttdef"><b>Definition:</b> instruction.h:39</div></div>
<div class="ttc" id="aclasschampsim_1_1circular__buffer_html_aa7b5ff6facba0486daebe230943a3dda"><div class="ttname"><a href="classchampsim_1_1circular__buffer.html#aa7b5ff6facba0486daebe230943a3dda">champsim::circular_buffer::push_back</a></div><div class="ttdeci">void push_back(const T &amp;item)</div><div class="ttdef"><b>Definition:</b> circular_buffer.hpp:167</div></div>
<div class="ttc" id="aclassO3__CPU_html_a3763172287417060c1fe6f4d16476692"><div class="ttname"><a href="classO3__CPU.html#a3763172287417060c1fe6f4d16476692">O3_CPU::fetch_stall</a></div><div class="ttdeci">uint8_t fetch_stall</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:76</div></div>
<div class="ttc" id="asrrip_8cc_html_a6afba9fdb9405a75fc47917265ce51a3"><div class="ttname"><a href="srrip_8cc.html#a6afba9fdb9405a75fc47917265ce51a3">maxRRPV</a></div><div class="ttdeci">#define maxRRPV</div><div class="ttdef"><b>Definition:</b> srrip.cc:3</div></div>
<div class="ttc" id="aclassO3__CPU_html_af99704b4e1bc5c9831b24c79afc2c56b"><div class="ttname"><a href="classO3__CPU.html#af99704b4e1bc5c9831b24c79afc2c56b">O3_CPU::FETCH_WIDTH</a></div><div class="ttdeci">const unsigned FETCH_WIDTH</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:59</div></div>
<div class="ttc" id="aclassO3__CPU_html_a60fa349f274b200538f19f498f2ae3c5"><div class="ttname"><a href="classO3__CPU.html#a60fa349f274b200538f19f498f2ae3c5">O3_CPU::dib_set</a></div><div class="ttdeci">const std::size_t dib_set</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:47</div></div>
<div class="ttc" id="avmem_8h_html_a7fae124fd5fa6956f8bfe49f28ddd7a2"><div class="ttname"><a href="vmem_8h.html#a7fae124fd5fa6956f8bfe49f28ddd7a2">VMEM_RESERVE_CAPACITY</a></div><div class="ttdeci">#define VMEM_RESERVE_CAPACITY</div><div class="ttdef"><b>Definition:</b> vmem.h:9</div></div>
<div class="ttc" id="astructooo__model__instr_html_ad473765c5108771022e78f1cb3b78143"><div class="ttname"><a href="structooo__model__instr.html#ad473765c5108771022e78f1cb3b78143">ooo_model_instr::decoded</a></div><div class="ttdeci">uint8_t decoded</div><div class="ttdef"><b>Definition:</b> instruction.h:39</div></div>
<div class="ttc" id="aclassCACHE_html_a7b98ff3839fac101b8577e4d9eb26019"><div class="ttname"><a href="classCACHE.html#a7b98ff3839fac101b8577e4d9eb26019">CACHE::pf_useless</a></div><div class="ttdeci">uint64_t pf_useless</div><div class="ttdef"><b>Definition:</b> cache.h:37</div></div>
<div class="ttc" id="aclassCACHE_html_a9a3820862d6bca2e4420ce19fefa4f72"><div class="ttname"><a href="classCACHE.html#a9a3820862d6bca2e4420ce19fefa4f72">CACHE::reads_available_this_cycle</a></div><div class="ttdeci">uint32_t reads_available_this_cycle</div><div class="ttdef"><b>Definition:</b> cache.h:29</div></div>
<div class="ttc" id="aclassPageTableWalker_html_ac898f14d9b8b6cd2c2ebfba73ced68b0"><div class="ttname"><a href="classPageTableWalker.html#ac898f14d9b8b6cd2c2ebfba73ced68b0">PageTableWalker::print_deadlock</a></div><div class="ttdeci">void print_deadlock() override</div><div class="ttdef"><b>Definition:</b> ptw.cc:244</div></div>
<div class="ttc" id="aclassVirtualMemory_html_a59183ff8efa9073dca9c09be54673f8a"><div class="ttname"><a href="classVirtualMemory.html#a59183ff8efa9073dca9c09be54673f8a">VirtualMemory::get_pte_pa</a></div><div class="ttdeci">std::pair&lt; uint64_t, bool &gt; get_pte_pa(uint32_t cpu_num, uint64_t vaddr, uint32_t level)</div><div class="ttdef"><b>Definition:</b> vmem.cc:45</div></div>
<div class="ttc" id="aclassPACKET_html_ae037bad00dadd5921e7c3925e1706b84"><div class="ttname"><a href="classPACKET.html#ae037bad00dadd5921e7c3925e1706b84">PACKET::fill_level</a></div><div class="ttdeci">uint8_t fill_level</div><div class="ttdef"><b>Definition:</b> block.h:20</div></div>
<div class="ttc" id="aclasschampsim_1_1delay__queue_html_acfaf6cfe8d267dd20aab8ba61db17b86"><div class="ttname"><a href="classchampsim_1_1delay__queue.html#acfaf6cfe8d267dd20aab8ba61db17b86">champsim::delay_queue::operate</a></div><div class="ttdeci">void operate()</div><div class="ttdef"><b>Definition:</b> delay_queue.hpp:174</div></div>
<div class="ttc" id="astructis__unscheduled_html"><div class="ttname"><a href="structis__unscheduled.html">is_unscheduled</a></div><div class="ttdef"><b>Definition:</b> dram_controller.cc:10</div></div>
<div class="ttc" id="aclassCACHE_html_a9e9fcbb666d65d6df9d88581a7b9db41"><div class="ttname"><a href="classCACHE.html#a9e9fcbb666d65d6df9d88581a7b9db41">CACHE::pf_fill</a></div><div class="ttdeci">uint64_t pf_fill</div><div class="ttdef"><b>Definition:</b> cache.h:37</div></div>
<div class="ttc" id="aclasschampsim_1_1delay__queue_html_a366e56d56432dafd550dd2955df8caf4"><div class="ttname"><a href="classchampsim_1_1delay__queue.html#a366e56d56432dafd550dd2955df8caf4">champsim::delay_queue::occupancy</a></div><div class="ttdeci">size_type occupancy() const noexcept</div><div class="ttdef"><b>Definition:</b> delay_queue.hpp:90</div></div>
<div class="ttc" id="aclassPageTableWalker_html_ad10de6aa809849302ab366ac8c600927"><div class="ttname"><a href="classPageTableWalker.html#ad10de6aa809849302ab366ac8c600927">PageTableWalker::CR3_addr</a></div><div class="ttdeci">const uint64_t CR3_addr</div><div class="ttdef"><b>Definition:</b> ptw.h:49</div></div>
<div class="ttc" id="astructl2c__va__ampm__lite__region__t_html_a4c1c95f086d0dbc19633340e0d625868"><div class="ttname"><a href="structl2c__va__ampm__lite__region__t.html#a4c1c95f086d0dbc19633340e0d625868">l2c_va_ampm_lite_region_t::access_map</a></div><div class="ttdeci">uint64_t access_map</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:9</div></div>
<div class="ttc" id="aclassO3__CPU_html_af59ebc94ae9d1805c1b778622e4b4113"><div class="ttname"><a href="classO3__CPU.html#af59ebc94ae9d1805c1b778622e4b4113">O3_CPU::ROB</a></div><div class="ttdeci">champsim::circular_buffer&lt; ooo_model_instr &gt; ROB</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:54</div></div>
<div class="ttc" id="astructmin__event__cycle_html"><div class="ttname"><a href="structmin__event__cycle.html">min_event_cycle</a></div><div class="ttdef"><b>Definition:</b> util.h:65</div></div>
<div class="ttc" id="ainstruction_8h_html_a268b60517363c10bd9ecfdb6870e0f67"><div class="ttname"><a href="instruction_8h.html#a268b60517363c10bd9ecfdb6870e0f67">BRANCH_DIRECT_CALL</a></div><div class="ttdeci">#define BRANCH_DIRECT_CALL</div><div class="ttdef"><b>Definition:</b> instruction.h:23</div></div>
<div class="ttc" id="aship_8cc_html_a13eac0b9f6e450e367483abeaaae623f"><div class="ttname"><a href="ship_8cc.html#a13eac0b9f6e450e367483abeaaae623f">SAMPLER_SET</a></div><div class="ttdeci">#define SAMPLER_SET</div><div class="ttdef"><b>Definition:</b> ship.cc:12</div></div>
<div class="ttc" id="achampsim__constants_8h_html"><div class="ttname"><a href="champsim__constants_8h.html">champsim_constants.h</a></div></div>
<div class="ttc" id="astructl2c__va__ampm__lite__region__t_html_af6e0066cc7231aa471d198fdd1f3c1ee"><div class="ttname"><a href="structl2c__va__ampm__lite__region__t.html#af6e0066cc7231aa471d198fdd1f3c1ee">l2c_va_ampm_lite_region_t::vpn</a></div><div class="ttdeci">uint64_t vpn</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:8</div></div>
<div class="ttc" id="achampsim__constants_8h_html_ad51ded0bbd705f02f73fc60c0b721ced"><div class="ttname"><a href="champsim__constants_8h.html#ad51ded0bbd705f02f73fc60c0b721ced">BLOCK_SIZE</a></div><div class="ttdeci">#define BLOCK_SIZE</div><div class="ttdef"><b>Definition:</b> champsim_constants.h:9</div></div>
<div class="ttc" id="aclasstracereader_html_a07c1fc97759d50f2436d1aea552a86f1"><div class="ttname"><a href="classtracereader.html#a07c1fc97759d50f2436d1aea552a86f1">tracereader::trace_string</a></div><div class="ttdeci">std::string trace_string</div><div class="ttdef"><b>Definition:</b> tracereader.h:13</div></div>
<div class="ttc" id="ava__ampm__lite_8cc_html_ac6478bb7c2e7f3fe15b1d43f7f759ed7"><div class="ttname"><a href="va__ampm__lite_8cc.html#ac6478bb7c2e7f3fe15b1d43f7f759ed7">va_ampm_find_region</a></div><div class="ttdeci">int va_ampm_find_region(uint64_t search_vpn)</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:43</div></div>
<div class="ttc" id="aclassO3__CPU_html_ade866fbd63b7a892b70521dfa6d2409b"><div class="ttname"><a href="classO3__CPU.html#ade866fbd63b7a892b70521dfa6d2409b">O3_CPU::DECODE_BUFFER</a></div><div class="ttdeci">champsim::delay_queue&lt; ooo_model_instr &gt; DECODE_BUFFER</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:53</div></div>
<div class="ttc" id="aclassO3__CPU_html_a1cde4d45f29b6f676c393edf64ab0b28"><div class="ttname"><a href="classO3__CPU.html#a1cde4d45f29b6f676c393edf64ab0b28">O3_CPU::promote_to_decode</a></div><div class="ttdeci">void promote_to_decode()</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:390</div></div>
<div class="ttc" id="aclassCACHE_html_a6a36d5bdaf6dd5664d936cb7156b4320"><div class="ttname"><a href="classCACHE.html#a6a36d5bdaf6dd5664d936cb7156b4320">CACHE::get_size</a></div><div class="ttdeci">uint32_t get_size(uint8_t queue_type, uint64_t address) override</div><div class="ttdef"><b>Definition:</b> cache.cc:687</div></div>
<div class="ttc" id="autil_8h_html_aecac423e42bb915bc189fe74b7cb0d68"><div class="ttname"><a href="util_8h.html#aecac423e42bb915bc189fe74b7cb0d68">splice_bits</a></div><div class="ttdeci">constexpr uint64_t splice_bits(uint64_t upper, uint64_t lower, std::size_t bits)</div><div class="ttdef"><b>Definition:</b> util.h:10</div></div>
<div class="ttc" id="aclassO3__CPU_html_a1abc2dc1642902fd35290184ccb25ede"><div class="ttname"><a href="classO3__CPU.html#a1abc2dc1642902fd35290184ccb25ede">O3_CPU::total_branch_types</a></div><div class="ttdeci">uint64_t total_branch_types[8]</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:81</div></div>
<div class="ttc" id="amain_8cc_html_a69502d7cd64325f2d275b0e0d80bdeea"><div class="ttname"><a href="main_8cc.html#a69502d7cd64325f2d275b0e0d80bdeea">traces</a></div><div class="ttdeci">std::vector&lt; tracereader * &gt; traces</div><div class="ttdef"><b>Definition:</b> main.cc:36</div></div>
<div class="ttc" id="astructLSQ__ENTRY_html_a8dddcebafa71f0020fb39b4bdb34c34c"><div class="ttname"><a href="structLSQ__ENTRY.html#a8dddcebafa71f0020fb39b4bdb34c34c">LSQ_ENTRY::virtual_address</a></div><div class="ttdeci">uint64_t virtual_address</div><div class="ttdef"><b>Definition:</b> block.h:52</div></div>
<div class="ttc" id="astructooo__model__instr_html_ad09ed28c7f68bfd63d74829f078ab882"><div class="ttname"><a href="structooo__model__instr.html#ad09ed28c7f68bfd63d74829f078ab882">ooo_model_instr::translated</a></div><div class="ttdeci">uint8_t translated</div><div class="ttdef"><b>Definition:</b> instruction.h:39</div></div>
<div class="ttc" id="avmem_8h_html"><div class="ttname"><a href="vmem_8h.html">vmem.h</a></div></div>
<div class="ttc" id="aclasstracereader_html_ad990e15fec4e973addb74c0a57d36fce"><div class="ttname"><a href="classtracereader.html#ad990e15fec4e973addb74c0a57d36fce">tracereader::read_single_instr</a></div><div class="ttdeci">ooo_model_instr read_single_instr()</div><div class="ttdef"><b>Definition:</b> tracereader.cc:47</div></div>
<div class="ttc" id="aclassBLOCK_html_a86b86e47a1b22d856cb5d6e8e2174f1d"><div class="ttname"><a href="classBLOCK.html#a86b86e47a1b22d856cb5d6e8e2174f1d">BLOCK::data</a></div><div class="ttdeci">uint64_t data</div><div class="ttdef"><b>Definition:</b> memory_class.h:22</div></div>
<div class="ttc" id="achampsim__constants_8h_html_a10ab6205988725c33b329ce86f65f69a"><div class="ttname"><a href="champsim__constants_8h.html#a10ab6205988725c33b329ce86f65f69a">DRAM_CHANNELS</a></div><div class="ttdeci">#define DRAM_CHANNELS</div><div class="ttdef"><b>Definition:</b> champsim_constants.h:18</div></div>
<div class="ttc" id="acore__inst_8cc_html_a30818f7144f8ea07a8844017e68a98ee"><div class="ttname"><a href="core__inst_8cc.html#a30818f7144f8ea07a8844017e68a98ee">ooo_cpu</a></div><div class="ttdeci">std::array&lt; O3_CPU *, NUM_CPUS &gt; ooo_cpu</div><div class="ttdef"><b>Definition:</b> core_inst.cc:28</div></div>
<div class="ttc" id="ava__ampm__lite_8cc_html_a762a99698e12622cf66bafb8e69c54d1"><div class="ttname"><a href="va__ampm__lite_8cc.html#a762a99698e12622cf66bafb8e69c54d1">l2c_va_ampm_lite_region_lru</a></div><div class="ttdeci">uint64_t l2c_va_ampm_lite_region_lru</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:15</div></div>
<div class="ttc" id="aclasschampsim_1_1delay__queue_html_ad01ac40e6fc982c6c691de14d65f9d79"><div class="ttname"><a href="classchampsim_1_1delay__queue.html#ad01ac40e6fc982c6c691de14d65f9d79">champsim::delay_queue::pop_front</a></div><div class="ttdeci">void pop_front()</div><div class="ttdef"><b>Definition:</b> delay_queue.hpp:150</div></div>
<div class="ttc" id="aclassPACKET_html_a43d5f59f72845c799eeef5960ccbeb95"><div class="ttname"><a href="classPACKET.html#a43d5f59f72845c799eeef5960ccbeb95">PACKET::pf_origin_level</a></div><div class="ttdeci">uint8_t pf_origin_level</div><div class="ttdef"><b>Definition:</b> block.h:20</div></div>
<div class="ttc" id="aclassPageTableWalker_html_a5addb4e1e3ce4fa0973c988ad8690013"><div class="ttname"><a href="classPageTableWalker.html#a5addb4e1e3ce4fa0973c988ad8690013">PageTableWalker::add_rq</a></div><div class="ttdeci">int add_rq(PACKET *packet) override</div><div class="ttdef"><b>Definition:</b> ptw.cc:162</div></div>
<div class="ttc" id="ava__ampm__lite_8cc_html_a2a031441020e701b172134a42db3043d"><div class="ttname"><a href="va__ampm__lite_8cc.html#a2a031441020e701b172134a42db3043d">va_ampm_reset_cl_access</a></div><div class="ttdeci">void va_ampm_reset_cl_access(uint64_t v_addr)</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:129</div></div>
<div class="ttc" id="aclassO3__CPU_html_a9e571955e501c8826bdd1634b4d04065"><div class="ttname"><a href="classO3__CPU.html#a9e571955e501c8826bdd1634b4d04065">O3_CPU::RTL1</a></div><div class="ttdeci">std::queue&lt; std::vector&lt; LSQ_ENTRY &gt;::iterator &gt; RTL1</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:70</div></div>
<div class="ttc" id="amain_8cc_html_a288edcff66ad3c6f62ce2bf7219e2239"><div class="ttname"><a href="main_8cc.html#a288edcff66ad3c6f62ce2bf7219e2239">all_warmup_complete</a></div><div class="ttdeci">uint8_t all_warmup_complete</div><div class="ttdef"><b>Definition:</b> main.cc:20</div></div>
<div class="ttc" id="acore__inst_8cc_html_a7d7ee9057e095d6495a8e638c74c00b3"><div class="ttname"><a href="core__inst_8cc.html#a7d7ee9057e095d6495a8e638c74c00b3">cpu0_L2C</a></div><div class="ttdeci">CACHE cpu0_L2C(&quot;cpu0_L2C&quot;, 1.0, 5, 1024, 8, 32, 32, 16, 32, 9, 1, 1, 1, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &amp;LLC, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru)</div></div>
<div class="ttc" id="aclassO3__CPU_html_acfff33a4ec76a21a761f878d0115e617"><div class="ttname"><a href="classO3__CPU.html#acfff33a4ec76a21a761f878d0115e617">O3_CPU::DECODE_WIDTH</a></div><div class="ttdeci">const unsigned DECODE_WIDTH</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:59</div></div>
<div class="ttc" id="aclassPACKET_html_a8183d6e80421014dea1c040d4269cfc8"><div class="ttname"><a href="classPACKET.html#a8183d6e80421014dea1c040d4269cfc8">PACKET::data</a></div><div class="ttdeci">uint64_t data</div><div class="ttdef"><b>Definition:</b> block.h:25</div></div>
<div class="ttc" id="acore__inst_8cc_html_a3fd44c1a0fdadcb0499307952b226c94"><div class="ttname"><a href="core__inst_8cc.html#a3fd44c1a0fdadcb0499307952b226c94">caches</a></div><div class="ttdeci">std::array&lt; CACHE *, NUM_CACHES &gt; caches</div><div class="ttdef"><b>Definition:</b> core_inst.cc:31</div></div>
<div class="ttc" id="aclassCACHE_html_a1ac7b91e4071e6c1c915fc12f9065c65"><div class="ttname"><a href="classCACHE.html#a1ac7b91e4071e6c1c915fc12f9065c65">CACHE::readlike_miss</a></div><div class="ttdeci">bool readlike_miss(PACKET &amp;handle_pkt)</div><div class="ttdef"><b>Definition:</b> cache.cc:204</div></div>
<div class="ttc" id="aclassBLOCK_html_aea7c1e659fc14add5568fccf56aab9ee"><div class="ttname"><a href="classBLOCK.html#aea7c1e659fc14add5568fccf56aab9ee">BLOCK::dirty</a></div><div class="ttdeci">bool dirty</div><div class="ttdef"><b>Definition:</b> memory_class.h:20</div></div>
<div class="ttc" id="astructnext__schedule_html"><div class="ttname"><a href="structnext__schedule.html">next_schedule</a></div><div class="ttdef"><b>Definition:</b> dram_controller.cc:14</div></div>
<div class="ttc" id="aclassO3__CPU_html_aac2005537541566406ed5860a7ad2d8c"><div class="ttname"><a href="classO3__CPU.html#aac2005537541566406ed5860a7ad2d8c">O3_CPU::SQ_WIDTH</a></div><div class="ttdeci">const unsigned SQ_WIDTH</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:59</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a065e8e2f9312e84bb6d7e43d0897ab7a"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a065e8e2f9312e84bb6d7e43d0897ab7a">MEMORY_CONTROLLER::tRCD</a></div><div class="ttdeci">const static uint64_t tRCD</div><div class="ttdef"><b>Definition:</b> dram_controller.h:56</div></div>
<div class="ttc" id="aclassCACHE_html_ad191ea9eb7baedb56e4c592b490300df"><div class="ttname"><a href="classCACHE.html#ad191ea9eb7baedb56e4c592b490300df">CACHE::OFFSET_BITS</a></div><div class="ttdeci">const uint32_t OFFSET_BITS</div><div class="ttdef"><b>Definition:</b> cache.h:26</div></div>
<div class="ttc" id="aclassCACHE_html_a9d2d82232a16029062ccfee5ccd85edc"><div class="ttname"><a href="classCACHE.html#a9d2d82232a16029062ccfee5ccd85edc">CACHE::should_activate_prefetcher</a></div><div class="ttdeci">bool should_activate_prefetcher(int type)</div><div class="ttdef"><b>Definition:</b> cache.cc:701</div></div>
<div class="ttc" id="astructlru__updater_html"><div class="ttname"><a href="structlru__updater.html">lru_updater</a></div><div class="ttdef"><b>Definition:</b> util.h:99</div></div>
<div class="ttc" id="autil_8h_html"><div class="ttname"><a href="util_8h.html">util.h</a></div></div>
<div class="ttc" id="amain_8cc_html_a94f5399bbe3109df7b8b6f57cfd4803d"><div class="ttname"><a href="main_8cc.html#a94f5399bbe3109df7b8b6f57cfd4803d">operables</a></div><div class="ttdeci">std::array&lt; champsim::operable *, NUM_OPERABLES &gt; operables</div><div class="ttdef"><b>Definition:</b> core_inst.cc:34</div></div>
<div class="ttc" id="amemory__class_8h_html_a973016ed9f4fcee58ec1ae95d320c71c"><div class="ttname"><a href="memory__class_8h.html#a973016ed9f4fcee58ec1ae95d320c71c">WRITEBACK</a></div><div class="ttdeci">#define WRITEBACK</div><div class="ttdef"><b>Definition:</b> memory_class.h:12</div></div>
<div class="ttc" id="aclassPACKET_html_a3177231e8dcdd53f30ca5f37a958a0c0"><div class="ttname"><a href="classPACKET.html#a3177231e8dcdd53f30ca5f37a958a0c0">PACKET::event_cycle</a></div><div class="ttdeci">uint64_t event_cycle</div><div class="ttdef"><b>Definition:</b> block.h:25</div></div>
<div class="ttc" id="acore__inst_8cc_html_a55b89a911ac2466f5ef998f23cb1362d"><div class="ttname"><a href="core__inst_8cc.html#a55b89a911ac2466f5ef998f23cb1362d">LLC</a></div><div class="ttdeci">CACHE LLC(&quot;LLC&quot;, 1.0, 6, 2048, 16, 32, 32, 32, 64, 19, 1, 1, 1, LOG2_BLOCK_SIZE, 0, 0, 0, 5, &amp;DRAM, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru)</div></div>
<div class="ttc" id="astructord__event__cycle_html"><div class="ttname"><a href="structord__event__cycle.html">ord_event_cycle</a></div><div class="ttdef"><b>Definition:</b> util.h:118</div></div>
<div class="ttc" id="aclasstracereader_html_ab668ea34c00bd5722d5400fa2d5d00de"><div class="ttname"><a href="classtracereader.html#ab668ea34c00bd5722d5400fa2d5d00de">tracereader::tracereader</a></div><div class="ttdeci">tracereader(const tracereader &amp;other)=delete</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_ae40d9cbe416cd01fa5a67e5ce9813513"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#ae40d9cbe416cd01fa5a67e5ce9813513">MEMORY_CONTROLLER::dram_get_column</a></div><div class="ttdeci">uint32_t dram_get_column(uint64_t address)</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:205</div></div>
<div class="ttc" id="aclassCACHE_html_aec33bb7b8e388006786ace5dbaf3ff98"><div class="ttname"><a href="classCACHE.html#aec33bb7b8e388006786ace5dbaf3ff98">CACHE::roi_miss</a></div><div class="ttdeci">uint64_t roi_miss[NUM_CPUS][NUM_TYPES]</div><div class="ttdef"><b>Definition:</b> cache.h:48</div></div>
<div class="ttc" id="aclassCACHE_html_ab2144316cc36de8e17cfd9f67f21bc86"><div class="ttname"><a href="classCACHE.html#ab2144316cc36de8e17cfd9f67f21bc86">CACHE::get_way</a></div><div class="ttdeci">uint32_t get_way(uint64_t address, uint32_t set)</div><div class="ttdef"><b>Definition:</b> cache.cc:392</div></div>
<div class="ttc" id="aclasschampsim_1_1circular__buffer_html_ae18b63b53b1972e87eaa0e409e4d138e"><div class="ttname"><a href="classchampsim_1_1circular__buffer.html#ae18b63b53b1972e87eaa0e409e4d138e">champsim::circular_buffer::reverse_iterator</a></div><div class="ttdeci">std::reverse_iterator&lt; iterator &gt; reverse_iterator</div><div class="ttdef"><b>Definition:</b> circular_buffer.hpp:118</div></div>
<div class="ttc" id="aclassMemoryRequestConsumer_html_a93263647de08b7203dab91693de2bcd7"><div class="ttname"><a href="classMemoryRequestConsumer.html#a93263647de08b7203dab91693de2bcd7">MemoryRequestConsumer::fill_level</a></div><div class="ttdeci">const unsigned fill_level</div><div class="ttdef"><b>Definition:</b> memory_class.h:41</div></div>
<div class="ttc" id="aclasstracereader_html"><div class="ttname"><a href="classtracereader.html">tracereader</a></div><div class="ttdef"><b>Definition:</b> tracereader.h:6</div></div>
<div class="ttc" id="astructinstr__reg__will__produce_html_ad0a11bc048654a920bf05289c161cb6e"><div class="ttname"><a href="structinstr__reg__will__produce.html#ad0a11bc048654a920bf05289c161cb6e">instr_reg_will_produce::instr_reg_will_produce</a></div><div class="ttdeci">instr_reg_will_produce(uint8_t reg)</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:514</div></div>
<div class="ttc" id="aclassO3__CPU_html_ab765bf0ebbe3254cb58eb9d8c8859a27"><div class="ttname"><a href="classO3__CPU.html#ab765bf0ebbe3254cb58eb9d8c8859a27">O3_CPU::SQ</a></div><div class="ttdeci">std::vector&lt; LSQ_ENTRY &gt; SQ</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:56</div></div>
<div class="ttc" id="achampsim__constants_8h_html_aa061b51fb2d77d7721a3882edf5cd84a"><div class="ttname"><a href="champsim__constants_8h.html#aa061b51fb2d77d7721a3882edf5cd84a">NUM_CPUS</a></div><div class="ttdeci">#define NUM_CPUS</div><div class="ttdef"><b>Definition:</b> champsim_constants.h:14</div></div>
<div class="ttc" id="aclassCACHE_html_a87b90ab65ad1ac0fb1c25d24e71bfdb3"><div class="ttname"><a href="classCACHE.html#a87b90ab65ad1ac0fb1c25d24e71bfdb3">CACHE::cpu</a></div><div class="ttdeci">uint32_t cpu</div><div class="ttdef"><b>Definition:</b> cache.h:23</div></div>
<div class="ttc" id="aclassCACHE_html_ae7f77cf1c9fe6a9892697d4f3c17eb0a"><div class="ttname"><a href="classCACHE.html#ae7f77cf1c9fe6a9892697d4f3c17eb0a">CACHE::VAPQ</a></div><div class="ttdeci">champsim::delay_queue&lt; PACKET &gt; VAPQ</div><div class="ttdef"><b>Definition:</b> cache.h:42</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_a2706f6755d4ededc12ac6e72f8155821"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#a2706f6755d4ededc12ac6e72f8155821">MEMORY_CONTROLLER::add_rq</a></div><div class="ttdeci">int add_rq(PACKET *packet) override</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:117</div></div>
<div class="ttc" id="aclassO3__CPU_html_a0e520b3006a88b885e4b048cc04f66b3"><div class="ttname"><a href="classO3__CPU.html#a0e520b3006a88b885e4b048cc04f66b3">O3_CPU::instr_unique_id</a></div><div class="ttdeci">uint64_t instr_unique_id</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:34</div></div>
<div class="ttc" id="amain_8cc_html_a1a4fea00fe004ad1ef53f486c417cc5e"><div class="ttname"><a href="main_8cc.html#a1a4fea00fe004ad1ef53f486c417cc5e">current_core_cycle</a></div><div class="ttdeci">champsim::deprecated_clock_cycle current_core_cycle</div><div class="ttdef"><b>Definition:</b> main.cc:28</div></div>
<div class="ttc" id="aclassVirtualMemory_html_af27b8103c6bfb1d9947d663fc45368c8"><div class="ttname"><a href="classVirtualMemory.html#af27b8103c6bfb1d9947d663fc45368c8">VirtualMemory::minor_fault_penalty</a></div><div class="ttdeci">const uint64_t minor_fault_penalty</div><div class="ttdef"><b>Definition:</b> vmem.h:22</div></div>
<div class="ttc" id="autil_8h_html_a57caafc23f9c592454e36584dee2b92a"><div class="ttname"><a href="util_8h.html#a57caafc23f9c592454e36584dee2b92a">bitmask</a></div><div class="ttdeci">constexpr uint64_t bitmask(std::size_t begin, std::size_t end=0)</div><div class="ttdef"><b>Definition:</b> util.h:8</div></div>
<div class="ttc" id="aship_8cc_html_a9fb7f1b6a17bb9ac131baabc2c1b4455"><div class="ttname"><a href="ship_8cc.html#a9fb7f1b6a17bb9ac131baabc2c1b4455">SHCT_MAX</a></div><div class="ttdeci">#define SHCT_MAX</div><div class="ttdef"><b>Definition:</b> ship.cc:13</div></div>
<div class="ttc" id="aclassVirtualMemory_html_a060cf245f2db4342d45e980436deb62a"><div class="ttname"><a href="classVirtualMemory.html#a060cf245f2db4342d45e980436deb62a">VirtualMemory::ppage_free_list</a></div><div class="ttdeci">std::deque&lt; uint64_t &gt; ppage_free_list</div><div class="ttdef"><b>Definition:</b> vmem.h:25</div></div>
<div class="ttc" id="aclassMemoryRequestConsumer_html_adffc84de8306e1e78f595c312ff8edfd"><div class="ttname"><a href="classMemoryRequestConsumer.html#adffc84de8306e1e78f595c312ff8edfd">MemoryRequestConsumer::add_rq</a></div><div class="ttdeci">virtual int add_rq(PACKET *packet)=0</div></div>
<div class="ttc" id="aclasschampsim_1_1delay__queue_html_abe6a4658ec0a6987ae9610f9b87fab19"><div class="ttname"><a href="classchampsim_1_1delay__queue.html#abe6a4658ec0a6987ae9610f9b87fab19">champsim::delay_queue::begin</a></div><div class="ttdeci">iterator begin() noexcept</div><div class="ttdef"><b>Definition:</b> delay_queue.hpp:109</div></div>
<div class="ttc" id="aclassinput__tracereader_html"><div class="ttname"><a href="classinput__tracereader.html">input_tracereader</a></div><div class="ttdef"><b>Definition:</b> tracereader.cc:108</div></div>
<div class="ttc" id="amain_8cc_html_a020519d99b79c00341f7a5c03f7e4654"><div class="ttname"><a href="main_8cc.html#a020519d99b79c00341f7a5c03f7e4654">print_dram_stats</a></div><div class="ttdeci">void print_dram_stats()</div><div class="ttdef"><b>Definition:</b> main.cc:183</div></div>
<div class="ttc" id="aclassBLOCK_html_a9fbb57e87147cb7342e1dbbba26969b6"><div class="ttname"><a href="classBLOCK.html#a9fbb57e87147cb7342e1dbbba26969b6">BLOCK::ip</a></div><div class="ttdeci">uint64_t ip</div><div class="ttdef"><b>Definition:</b> memory_class.h:22</div></div>
<div class="ttc" id="aclasschampsim_1_1delay__queue_html_a407f8e061417d251a153a3c587551e69"><div class="ttname"><a href="classchampsim_1_1delay__queue.html#a407f8e061417d251a153a3c587551e69">champsim::delay_queue::iterator</a></div><div class="ttdeci">typename buffer_t&lt; value_type &gt;::iterator iterator</div><div class="ttdef"><b>Definition:</b> delay_queue.hpp:84</div></div>
<div class="ttc" id="aclassPageTableWalker_html_a32df35993a8e02927e2dbcee1ac36933"><div class="ttname"><a href="classPageTableWalker.html#a32df35993a8e02927e2dbcee1ac36933">PageTableWalker::cpu</a></div><div class="ttdeci">const uint32_t cpu</div><div class="ttdef"><b>Definition:</b> ptw.h:38</div></div>
<div class="ttc" id="ainstruction_8h_html_a8ad5cbc0c0555bc7bc8028a62960ffc2"><div class="ttname"><a href="instruction_8h.html#a8ad5cbc0c0555bc7bc8028a62960ffc2">BRANCH_DIRECT_JUMP</a></div><div class="ttdeci">#define BRANCH_DIRECT_JUMP</div><div class="ttdef"><b>Definition:</b> instruction.h:20</div></div>
<div class="ttc" id="acore__inst_8cc_html_a868ee0debd0939dd11f9044506bdf940"><div class="ttname"><a href="core__inst_8cc.html#a868ee0debd0939dd11f9044506bdf940">cpu0_L1D</a></div><div class="ttdeci">CACHE cpu0_L1D(&quot;cpu0_L1D&quot;, 1.0, 4, 64, 12, 64, 64, 8, 16, 4, 1, 2, 2, LOG2_BLOCK_SIZE, 0, 1, 0, 5, &amp;cpu0_L2C, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru)</div></div>
<div class="ttc" id="ava__ampm__lite_8cc_html_ac386b967bf334d2b5c9662bd4026e797"><div class="ttname"><a href="va__ampm__lite_8cc.html#ac386b967bf334d2b5c9662bd4026e797">va_ampm_check_prefetch</a></div><div class="ttdeci">bool va_ampm_check_prefetch(int region_index, int region_offset)</div><div class="ttdef"><b>Definition:</b> va_ampm_lite.cc:89</div></div>
<div class="ttc" id="aclassMEMORY__CONTROLLER_html_afe96384cc0b0ca0604e09593fa109213"><div class="ttname"><a href="classMEMORY__CONTROLLER.html#afe96384cc0b0ca0604e09593fa109213">MEMORY_CONTROLLER::operate</a></div><div class="ttdeci">void operate() override</div><div class="ttdef"><b>Definition:</b> dram_controller.cc:17</div></div>
<div class="ttc" id="aclassBLOCK_html_aac904e3ccf418c61760c68598cf0effe"><div class="ttname"><a href="classBLOCK.html#aac904e3ccf418c61760c68598cf0effe">BLOCK::valid</a></div><div class="ttdeci">bool valid</div><div class="ttdef"><b>Definition:</b> memory_class.h:20</div></div>
<div class="ttc" id="astructsq__will__forward_html"><div class="ttname"><a href="structsq__will__forward.html">sq_will_forward</a></div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:679</div></div>
<div class="ttc" id="aclassPACKET_html"><div class="ttname"><a href="classPACKET.html">PACKET</a></div><div class="ttdef"><b>Definition:</b> block.h:15</div></div>
<div class="ttc" id="aclassMemoryRequestConsumer_html"><div class="ttname"><a href="classMemoryRequestConsumer.html">MemoryRequestConsumer</a></div><div class="ttdef"><b>Definition:</b> memory_class.h:28</div></div>
<div class="ttc" id="aclassPACKET_html_a6c8129856f7bde5f3b3d3340bb4b2740"><div class="ttname"><a href="classPACKET.html#a6c8129856f7bde5f3b3d3340bb4b2740">PACKET::address</a></div><div class="ttdeci">uint64_t address</div><div class="ttdef"><b>Definition:</b> block.h:25</div></div>
<div class="ttc" id="achampsim_8h_html_ad318491593a53b4c93f2cd401c2ec199"><div class="ttname"><a href="champsim_8h.html#ad318491593a53b4c93f2cd401c2ec199">DP</a></div><div class="ttdeci">#define DP(x)</div><div class="ttdef"><b>Definition:</b> champsim.h:21</div></div>
<div class="ttc" id="amain_8cc_html_a30818f7144f8ea07a8844017e68a98ee"><div class="ttname"><a href="main_8cc.html#a30818f7144f8ea07a8844017e68a98ee">ooo_cpu</a></div><div class="ttdeci">std::array&lt; O3_CPU *, NUM_CPUS &gt; ooo_cpu</div><div class="ttdef"><b>Definition:</b> core_inst.cc:28</div></div>
<div class="ttc" id="amain_8cc_html_a99d4241617bbe65cc308537d90093185"><div class="ttname"><a href="main_8cc.html#a99d4241617bbe65cc308537d90093185">simulation_complete</a></div><div class="ttdeci">uint8_t simulation_complete[NUM_CPUS]</div><div class="ttdef"><b>Definition:</b> main.cc:20</div></div>
<div class="ttc" id="aclassO3__CPU_html_a870685d72745c31f6b6928fbac7ed1b2"><div class="ttname"><a href="classO3__CPU.html#a870685d72745c31f6b6928fbac7ed1b2">O3_CPU::RETIRE_WIDTH</a></div><div class="ttdeci">const unsigned RETIRE_WIDTH</div><div class="ttdef"><b>Definition:</b> ooo_cpu.h:59</div></div>
<div class="ttc" id="aclassO3__CPU_html_ab0ccd72a6b7cc16f69924f70cf24ac69"><div class="ttname"><a href="classO3__CPU.html#ab0ccd72a6b7cc16f69924f70cf24ac69">O3_CPU::print_deadlock</a></div><div class="ttdeci">void print_deadlock() override</div><div class="ttdef"><b>Definition:</b> ooo_cpu.cc:1140</div></div>
<div class="ttc" id="acore__inst_8cc_html_af3575ba058b9e0f78d11590a57d2508e"><div class="ttname"><a href="core__inst_8cc.html#af3575ba058b9e0f78d11590a57d2508e">cpu0_STLB</a></div><div class="ttdeci">CACHE cpu0_STLB(&quot;cpu0_STLB&quot;, 1.0, 2, 128, 12, 32, 32, 0, 16, 7, 1, 1, 1, LOG2_PAGE_SIZE, 0, 0, 0, 5, &amp;cpu0_PTW, CACHE::pref_t::pprefetcherDno, CACHE::repl_t::rreplacementDlru)</div></div>
<div class="ttc" id="adrrip_8cc_html_adf022421a581930e2233760fcd2cc8fc"><div class="ttname"><a href="drrip_8cc.html#adf022421a581930e2233760fcd2cc8fc">BIP_MAX</a></div><div class="ttdeci">#define BIP_MAX</div><div class="ttdef"><b>Definition:</b> drrip.cc:11</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
