var group__CPU__REGISTERS =
[
    [ "cpu_registers", "structcpu__registers.html", [
      [ "gbr", "structcpu__registers.html#a3a4b905b7d95c681f8e54ac2cc796a78", null ],
      [ "mach", "structcpu__registers.html#a5fe152f8e5d0f4d6aa906ebc28e9de2f", null ],
      [ "macl", "structcpu__registers.html#a9f8860e10ff3b3e67490a7fd3c42f3ce", null ],
      [ "pc", "structcpu__registers.html#a5bf0f4c5ce29ede04315b3b21cd9963d", null ],
      [ "pr", "structcpu__registers.html#acffad4fb777cd737865c4a5c5b88bee8", null ],
      [ "r", "structcpu__registers.html#a6f956317d36cc87e28381154cb4039da", null ],
      [ "sp", "structcpu__registers.html#a264e1a8cbf4224fda3e3b5f21c128fdf", null ],
      [ "sr", "structcpu__registers.html#a8af81cac0f0eb4d1c394bc743e63288b", null ],
      [ "vbr", "structcpu__registers.html#a1f73f7cca28543bc15b4b09f2720864e", null ]
    ] ],
    [ "CPU_SR_I_BITS_MASK", "group__CPU__REGISTERS.html#gaaad2c8295a2578b178750308eab38f76", null ],
    [ "CPU_SR_M_BIT_MASK", "group__CPU__REGISTERS.html#ga40581c85372020540c8d3ac3d5e99a5a", null ],
    [ "CPU_SR_Q_BIT_MASK", "group__CPU__REGISTERS.html#ga54e7e0ca305bd41e1234b5e03b282dfd", null ],
    [ "CPU_SR_S_BIT_MASK", "group__CPU__REGISTERS.html#gac52049ea86e4314b2a3444c60a2fc023", null ],
    [ "CPU_SR_T_BIT_MASK", "group__CPU__REGISTERS.html#ga947c390d9ee4c40173b9cfd60aac4b4c", null ],
    [ "cpu_registers_t", "group__CPU__REGISTERS.html#gaf1d459c6962a5eae2393f9853095fcdf", null ],
    [ "cpu_reg_fp_get", "group__CPU__REGISTERS.html#ga04bddaf287b5e8c40bad25d20cf868fc", null ],
    [ "cpu_reg_gbr_get", "group__CPU__REGISTERS.html#gaaf1f159d141f9187ccbc84e900055fde", null ],
    [ "cpu_reg_gbr_set", "group__CPU__REGISTERS.html#ga0c4d0a064d63439a2aa883deaa7156bf", null ],
    [ "cpu_reg_mach_get", "group__CPU__REGISTERS.html#gac54071d8c961df3a9b501c963f698f8a", null ],
    [ "cpu_reg_mach_set", "group__CPU__REGISTERS.html#ga05b296e12b397ca7c56a786e65227146", null ],
    [ "cpu_reg_macl_get", "group__CPU__REGISTERS.html#ga4bf496606b9cde31087803b87042f0a4", null ],
    [ "cpu_reg_macl_set", "group__CPU__REGISTERS.html#gac981758eacfb2dcd1a14fff5dc010faa", null ],
    [ "cpu_reg_pr_get", "group__CPU__REGISTERS.html#ga14b4fc6003f17e45c2195b94f2880781", null ],
    [ "cpu_reg_pr_set", "group__CPU__REGISTERS.html#gaab1674f503b5de2f2115fcc773677899", null ],
    [ "cpu_reg_sp_get", "group__CPU__REGISTERS.html#gad2ff8d2fc0cc2d527c785f3669ade49a", null ],
    [ "cpu_reg_sr_get", "group__CPU__REGISTERS.html#ga0cf7f3c900c4aa638085fa27639bc8dc", null ],
    [ "cpu_reg_sr_set", "group__CPU__REGISTERS.html#ga03c662e3d6562ec3f13a2b4aae93a5ee", null ],
    [ "cpu_reg_vbr_get", "group__CPU__REGISTERS.html#ga91d8d1473b36be328d6132fed36150d6", null ],
    [ "cpu_reg_vbr_set", "group__CPU__REGISTERS.html#gaee5d0455c38ca1d50e7f000ff3058396", null ]
];