<!DOCTYPE html>
<html>
	<head>
		<title>yosys-share - Details</title>
		<link rel="stylesheet" href="../../assets/css/bootstrap.min.css">
		<link rel="stylesheet" href="../../assets/css/main.css">
		<link href="https://apps.fedoraproject.org/global/fedora-bootstrap-fonts/open-sans.css" type="text/css" rel="stylesheet" />
		<meta name="viewport" content="width=device-width, initial-scale=1.0">
	</head>
	<body>
		<div class="container">
			<div>
				<div class="row">
					<a href="/" class="col-md-6">
						<div>
							<img src="../../../assets/images/logo.png" style="margin-top: -30px;">
						</div>
					</a>
					<div class="col-md-6">
						
					</div>
				</div>
			</div>

			<hr />

			<h1>
				yosys-share
				<small class="text-muted"> in Fedora 32</small>
			</h1>
			<p>
			This page displays detailed information for a specific version of yosys-share. You might
			want go back to <a href=".">the main page of yosys-share</a>.
			</p>

			<h2>Changelog</h2>
			<table class="table table-striped table-borderless">
				<thead>
					<tr>
						<th scope="col">Date</th>
						<th scope="col">Author</th>
						<th scope="col">Change</th>
					</tr>
				</thead>
				
				<tr scope="row">
					<td>2020-01-31</td>
					<td>Fedora Release Engineering <releng at fedoraproject dot org> - 0.9-2</td>
					<td>- Rebuilt for https://fedoraproject.org/wiki/Fedora_32_Mass_Rebuild</td>
				</tr>
				
				<tr scope="row">
					<td>2019-08-26</td>
					<td>Gabriel Somlo <gsomlo at gmail dot com> - 0.9-1</td>
					<td>- Update to latest release
- Spec file cleanup</td>
				</tr>
				
				<tr scope="row">
					<td>2019-07-27</td>
					<td>Fedora Release Engineering <releng at fedoraproject dot org> - 0.8-5</td>
					<td>- Rebuilt for https://fedoraproject.org/wiki/Fedora_31_Mass_Rebuild</td>
				</tr>
				
				<tr scope="row">
					<td>2019-02-17</td>
					<td>Igor Gnatenko <ignatenkobrain at fedoraproject dot org> - 0.8-4</td>
					<td>- Rebuild for readline 8.0</td>
				</tr>
				
				<tr scope="row">
					<td>2019-02-03</td>
					<td>Fedora Release Engineering <releng at fedoraproject dot org> - 0.8-3</td>
					<td>- Rebuilt for https://fedoraproject.org/wiki/Fedora_30_Mass_Rebuild</td>
				</tr>
				
				<tr scope="row">
					<td>2018-10-28</td>
					<td>Jon Burgess <jburgess777 at gmail dot com> - 0.8-2</td>
					<td>- Add buildreq for g++</td>
				</tr>
				
				<tr scope="row">
					<td>2018-10-27</td>
					<td>Jon Burgess <jburgess777 at gmail dot com> - 0.8-1</td>
					<td>- Updated to latest upstream release
- Make sure package built with Fedora compile flags
- Fix assert while running tests
- Fixes FTBFS #1606769</td>
				</tr>
				
				<tr scope="row">
					<td>2018-07-14</td>
					<td>Fedora Release Engineering <releng at fedoraproject dot org> - 0.7-10</td>
					<td>- Rebuilt for https://fedoraproject.org/wiki/Fedora_29_Mass_Rebuild</td>
				</tr>
				
				<tr scope="row">
					<td>2018-04-10</td>
					<td>Filipe Rosset <rosset dot filipe at gmail dot com> - 0.7-9</td>
					<td>- rebuilt due new iverilog</td>
				</tr>
				
				<tr scope="row">
					<td>2018-02-09</td>
					<td>Fedora Release Engineering <releng at fedoraproject dot org> - 0.7-8</td>
					<td>- Rebuilt for https://fedoraproject.org/wiki/Fedora_28_Mass_Rebuild</td>
				</tr>
				
				<tbody>
				</tbody>
			</table>

			<h2>Files</h2>

			<table class="table table-striped table-borderless">
				<thead>
					<tr>
						<th scope="col">Type</th>
						<th scope="col">Path</th>
					</tr>
				</thead>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/achronix/speedster22i/cells_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/achronix/speedster22i/cells_sim.v</td>
				</tr>
				
				<tr scope="row">
					<td>d</td>
					<td>/usr/share/yosys/intel/a10gx</td>
				</tr>
				
				<tr scope="row">
					<td>d</td>
					<td>/usr/share/yosys/intel/common</td>
				</tr>
				
				<tr scope="row">
					<td>d</td>
					<td>/usr/share/yosys/intel/cyclone10</td>
				</tr>
				
				<tr scope="row">
					<td>d</td>
					<td>/usr/share/yosys/intel/cycloneiv</td>
				</tr>
				
				<tr scope="row">
					<td>d</td>
					<td>/usr/share/yosys/intel/cycloneive</td>
				</tr>
				
				<tr scope="row">
					<td>d</td>
					<td>/usr/share/yosys/intel/cyclonev</td>
				</tr>
				
				<tr scope="row">
					<td>d</td>
					<td>/usr/share/yosys/intel/max10</td>
				</tr>
				
				<tr scope="row">
					<td>d</td>
					<td>/usr/share/yosys/achronix/speedster22i</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/intel/cycloneiv/cells_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/intel/cycloneiv/cells_sim.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/coolrunner2/cells_latch.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/coolrunner2/cells_sim.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/coolrunner2/tff_extract.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/coolrunner2/xc2_dff.lib</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/xilinx/arith_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/xilinx/brams.txt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/xilinx/brams_bb.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/xilinx/brams_init_16.vh</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/xilinx/brams_init_18.vh</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/xilinx/brams_init_32.vh</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/xilinx/brams_init_36.vh</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/xilinx/brams_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/xilinx/cells_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/xilinx/cells_sim.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/xilinx/cells_xtra.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/xilinx/drams.txt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/xilinx/drams_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/xilinx/ff_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/xilinx/lut_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/intel/cyclonev/cells_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/intel/cyclonev/cells_sim.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/intel/a10gx/cells_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/intel/a10gx/cells_sim.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/sf2/arith_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/sf2/cells_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/sf2/cells_sim.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/intel/common/altpll_bb.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/intel/common/brams.txt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/intel/common/brams_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/intel/common/m9k_bb.v</td>
				</tr>
				
				<tr scope="row">
					<td>d</td>
					<td>/usr/share/yosys</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/gowin/arith_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/gowin/bram.txt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/gowin/brams_init3.vh</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/gowin/brams_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/gowin/cells_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/gowin/cells_sim.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/gowin/dram.txt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/gowin/drams_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/anlogic/arith_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/anlogic/cells_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/anlogic/cells_sim.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/anlogic/dram_init_16x4.vh</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/anlogic/drams.txt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/anlogic/drams_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/anlogic/eagle_bb.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/greenpak4/cells_blackbox.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/greenpak4/cells_latch.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/greenpak4/cells_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/greenpak4/cells_sim.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/greenpak4/cells_sim_ams.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/greenpak4/cells_sim_digital.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/greenpak4/cells_sim_wip.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/greenpak4/gp_dff.lib</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/intel/max10/cells_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/intel/max10/cells_sim.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/intel/cycloneive/cells_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/intel/cycloneive/cells_sim.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/python3/smtio.py</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ecp5/arith_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ecp5/bram.txt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ecp5/bram_conn_1.vh</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ecp5/bram_conn_18.vh</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ecp5/bram_conn_2.vh</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ecp5/bram_conn_4.vh</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ecp5/bram_conn_9.vh</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ecp5/bram_init_1_2_4.vh</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ecp5/bram_init_9_18_36.vh</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ecp5/brams_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ecp5/cells_bb.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ecp5/cells_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ecp5/cells_sim.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ecp5/dram.txt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ecp5/drams_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ecp5/latches_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>d</td>
					<td>/usr/share/yosys/achronix</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/adff2dff.v</td>
				</tr>
				
				<tr scope="row">
					<td>d</td>
					<td>/usr/share/yosys/anlogic</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/cells.lib</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/cmp2lut.v</td>
				</tr>
				
				<tr scope="row">
					<td>d</td>
					<td>/usr/share/yosys/coolrunner2</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/dff2ff.v</td>
				</tr>
				
				<tr scope="row">
					<td>d</td>
					<td>/usr/share/yosys/ecp5</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/gate2lut.v</td>
				</tr>
				
				<tr scope="row">
					<td>d</td>
					<td>/usr/share/yosys/gowin</td>
				</tr>
				
				<tr scope="row">
					<td>d</td>
					<td>/usr/share/yosys/greenpak4</td>
				</tr>
				
				<tr scope="row">
					<td>d</td>
					<td>/usr/share/yosys/ice40</td>
				</tr>
				
				<tr scope="row">
					<td>d</td>
					<td>/usr/share/yosys/intel</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/pmux2mux.v</td>
				</tr>
				
				<tr scope="row">
					<td>d</td>
					<td>/usr/share/yosys/python3</td>
				</tr>
				
				<tr scope="row">
					<td>d</td>
					<td>/usr/share/yosys/sf2</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/simcells.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/simlib.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/techmap.v</td>
				</tr>
				
				<tr scope="row">
					<td>d</td>
					<td>/usr/share/yosys/xilinx</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ice40/arith_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ice40/brams.txt</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ice40/brams_init1.vh</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ice40/brams_init2.vh</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ice40/brams_init3.vh</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ice40/brams_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ice40/cells_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ice40/cells_sim.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/ice40/latches_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/intel/cyclone10/cells_map.v</td>
				</tr>
				
				<tr scope="row">
					<td>f</td>
					<td>/usr/share/yosys/intel/cyclone10/cells_sim.v</td>
				</tr>
				
				<tbody>
		</div>
	</body>
</html>