// Seed: 4040876782
module module_0;
  wire id_1;
  wire id_2;
  wire id_3;
  id_5(
      .id_0(), .id_1(1'h0 | 1)
  );
  wire id_6;
  module_2 modCall_1 (
      id_1,
      id_3
  );
  wire  id_7;
  wor   id_8;
  wire  id_9;
  uwire id_10 = id_4 & 1 - -1 & id_8 & id_4;
  wire  id_11;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1
);
  wire id_3;
  wire id_4;
  wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic [7:0]
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22;
  wire id_23;
  assign id_11[1] = id_7;
endmodule
