The following files were generated for 'dIV' in directory
C:\Users\Ivan\Documents\git\TSI_FPGA\Exam_task\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * dIV.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * dIV.ngc
   * dIV.vhd
   * dIV.vho

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * dIV.vho

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * dIV.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * dIV.sym

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * dIV_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * dIV.gise
   * dIV.xise

Deliver Readme:
   Readme file for the IP.

   * dIV_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * dIV_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

