# Reading C:/questasim64_10.2c/tcl/vsim/pref.tcl 
# //  Questa Sim-64
# //  Version 10.2c Unknown Platform Jul 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -gui -novopt work.read_write_TSR 
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.read_write_TSR
# Loading work.read_write_TSR
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.timer_tb
# Loading work.timer_tb
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.timer
# Loading work.timer
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.registor_control
# Loading work.registor_control
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.decoder
# Loading work.decoder
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.registor
# Loading work.registor
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.encoder
# Loading work.encoder
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.timer_pready
# Loading work.timer_pready
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.select_clock
# Loading work.select_clock
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.counter
# Loading work.counter
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.overflow_detect
# Loading work.overflow_detect
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.underflow_detect
# Loading work.underflow_detect
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.CPU_model
# Loading work.CPU_model
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.system_signal
# Loading work.system_signal
# ** Warning: (vsim-3015) ../rtl/timer.v(73): [PCDPC] - Port size (1 or 1) does not match connection size (8) for port 'last_counter'. The port definition is at: ../rtl/overflow_detect.v(4).
# 
#         Region: /read_write_TSR/top/dut/ovf_detect
# ** Warning: (vsim-3015) ../rtl/timer.v(73): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'up_down'. The port definition is at: ../rtl/overflow_detect.v(6).
# 
#         Region: /read_write_TSR/top/dut/ovf_detect
add wave -position insertpoint sim:/read_write_TSR/top/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: LENOVO  Hostname: DESKTOP-AN1R3ON  ProcessID: 24240
# 
#           Attempting to use alternate WLF file "./wlft9bk7bn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft9bk7bn
# 
run -all
# ==============================================================================
# ============================TSR_read_write_test_begin=========================
# ==============================================================================
# TEST NO .01
# 
# at 190 start write data = 'hfc to address = 'h2
# at 200 acces phase of writing data
# write 8'b1111_1100 to TSR at 215
# at 230 start to read data at address 'h2
# at 265 end of read transfer
# at 265 wdata=252 rdata=0
# ====================================PASS=============================
# TEST NO .02
# 
# at 450 start write data = 'hfd to address = 'h2
# at 460 acces phase of writing data
# write 8'b1111_1101 to TSR at 475
# at 490 start to read data at address 'h2
# at 525 end of read transfer
# at 525 wdata=253 rdata=0
# ====================================PASS=============================
# TEST NO .03
# 
# at 810 start write data = 'hfe to address = 'h2
# at 820 acces phase of writing data
# write 8'b1111_1110 to TSR at 835
# at 850 start to read data at address 'h2
# at 885 end of read transfer
# at 885 wdata=254 rdata=2
# ====================================FAIL=============================
# TEST NO .04
# 
# at 1070 start write data = 'hff to address = 'h2
# at 1080 acces phase of writing data
# write 8'b1111_1111 to TSR at 1095
# at 1110 start to read data at address 'h2
# at 1145 end of read transfer
# at 1145 wdata=255 rdata=0
# ====================================PASS=============================
# ===================================
# ================PASS===============
# ===================================
# 1
# Break in Module read_write_TSR at ../testcase/read_write_TSR.v line 135
