Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Jul 22 14:34:48 2020
| Host         : l2study running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file fpga_serial_mem_tester_timing_summary_routed.rpt -pb fpga_serial_mem_tester_timing_summary_routed.pb -rpx fpga_serial_mem_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_serial_mem_tester
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.195        0.000                      0                 4712        0.033        0.000                      0                 4712        3.000        0.000                       0                  1841  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)           Period(ns)      Frequency(MHz)
-----                  ------------           ----------      --------------
sys_clk_pin            {0.000 5.000}          10.000          100.000         
  CLKFBIN              {0.000 25.000}         50.000          20.000          
  s_clk_40mhz          {0.000 12.500}         25.000          40.000          
    genclk5mhz         {0.000 100.000}        200.000         5.000           
    genclk625khz       {0.000 800.000}        1600.000        0.625           
  s_clk_7_37mhz        {0.000 67.816}         135.632         7.373           
wiz_40mhz_virt_in      {0.000 12.500}         25.000          40.000          
wiz_40mhz_virt_out     {0.000 12.500}         25.000          40.000          
wiz_7_373mhz_virt_in   {0.000 67.816}         135.632         7.373           
wiz_7_373mhz_virt_out  {0.000 67.816}         135.632         7.373           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                         48.751        0.000                       0                     2  
  s_clk_40mhz          3.195        0.000                      0                 4604        0.033        0.000                      0                 4604       12.000        0.000                       0                  1799  
  s_clk_7_37mhz      131.825        0.000                      0                   69        0.131        0.000                      0                   69       67.316        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
genclk5mhz            s_clk_40mhz                22.695        0.000                      0                    2        0.348        0.000                      0                    2  
genclk625khz          s_clk_40mhz                22.156        0.000                      0                    2        0.416        0.000                      0                    2  
wiz_40mhz_virt_in     s_clk_40mhz                 9.961        0.000                      0                   12        5.738        0.000                      0                   12  
s_clk_40mhz           wiz_40mhz_virt_in           6.498        0.000                      0                   25        3.040        0.000                      0                   25  
s_clk_7_37mhz         wiz_7_373mhz_virt_in      107.085        0.000                      0                    1        1.320        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s_clk_40mhz        s_clk_40mhz             17.479        0.000                      0                    1        2.672        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_40mhz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack        3.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.195ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        21.643ns  (logic 8.175ns (37.772%)  route 13.468ns (62.228%))
  Logic Levels:           27  (CARRY4=13 LUT3=5 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 30.906 - 25.000 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.629     6.248    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X28Y79         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     6.704 f  u_sf_tester_fsm/s_err_count_aux_reg[6]/Q
                         net (fo=151, routed)         1.796     8.499    u_sf_testing_to_ascii/i_error_count[6]
    SLICE_X47Y86         LUT3 (Prop_lut3_I2_O)        0.152     8.651 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_224/O
                         net (fo=1, routed)           0.639     9.291    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_224_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    10.006 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.006    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_173_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.340 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_131/O[1]
                         net (fo=3, routed)           0.964    11.303    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_131_n_6
    SLICE_X42Y84         LUT3 (Prop_lut3_I0_O)        0.332    11.635 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_123/O
                         net (fo=1, routed)           0.641    12.277    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_123_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.605    12.882 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.882    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_56_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.996 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.996    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_23_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.110 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.110    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_6_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.224 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.224    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_2_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.338 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.338    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.651 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25/O[3]
                         net (fo=19, routed)          0.873    14.523    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25_n_4
    SLICE_X38Y91         LUT3 (Prop_lut3_I0_O)        0.328    14.851 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_246/O
                         net (fo=1, routed)           0.778    15.629    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_246_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    16.218 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199/CO[3]
                         net (fo=1, routed)           0.000    16.218    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000    16.332    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.666 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_108/O[1]
                         net (fo=3, routed)           1.018    17.684    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_108_n_6
    SLICE_X41Y94         LUT3 (Prop_lut3_I0_O)        0.331    18.015 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_39/O
                         net (fo=1, routed)           0.619    18.634    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_39_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.798    19.432 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15/O[3]
                         net (fo=3, routed)           0.822    20.255    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15_n_4
    SLICE_X42Y95         LUT4 (Prop_lut4_I1_O)        0.306    20.561 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_20/O
                         net (fo=1, routed)           0.000    20.561    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_20_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    21.053 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4/CO[1]
                         net (fo=13, routed)          0.485    21.538    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4_n_2
    SLICE_X41Y96         LUT3 (Prop_lut3_I2_O)        0.326    21.864 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9/O
                         net (fo=10, routed)          0.836    22.699    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.326    23.025 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_45/O
                         net (fo=3, routed)           1.116    24.141    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_45_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.124    24.265 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_29/O
                         net (fo=3, routed)           0.489    24.754    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_29_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.124    24.878 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_26/O
                         net (fo=3, routed)           0.420    25.298    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_26_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I4_O)        0.124    25.422 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_14/O
                         net (fo=3, routed)           0.329    25.751    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_14_n_0
    SLICE_X38Y95         LUT6 (Prop_lut6_I4_O)        0.124    25.875 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11/O
                         net (fo=3, routed)           0.638    26.512    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11_n_0
    SLICE_X38Y95         LUT6 (Prop_lut6_I4_O)        0.124    26.636 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_6/O
                         net (fo=4, routed)           0.513    27.150    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_6_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I4_O)        0.124    27.274 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_4/O
                         net (fo=3, routed)           0.493    27.767    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_4_n_0
    SLICE_X37Y96         LUT6 (Prop_lut6_I0_O)        0.124    27.891 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[1]_i_1/O
                         net (fo=1, routed)           0.000    27.891    u_sf_testing_to_ascii/s_sf3_err_count_divide4[1]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.519    30.906    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X37Y96         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[1]/C
                         clock pessimism              0.311    31.217    
                         clock uncertainty           -0.160    31.056    
    SLICE_X37Y96         FDRE (Setup_fdre_C_D)        0.029    31.085    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[1]
  -------------------------------------------------------------------
                         required time                         31.085    
                         arrival time                         -27.891    
  -------------------------------------------------------------------
                         slack                                  3.195    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        21.640ns  (logic 8.175ns (37.777%)  route 13.465ns (62.223%))
  Logic Levels:           27  (CARRY4=13 LUT3=5 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 30.906 - 25.000 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.629     6.248    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X28Y79         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     6.704 f  u_sf_tester_fsm/s_err_count_aux_reg[6]/Q
                         net (fo=151, routed)         1.796     8.499    u_sf_testing_to_ascii/i_error_count[6]
    SLICE_X47Y86         LUT3 (Prop_lut3_I2_O)        0.152     8.651 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_224/O
                         net (fo=1, routed)           0.639     9.291    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_224_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    10.006 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.006    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_173_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.340 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_131/O[1]
                         net (fo=3, routed)           0.964    11.303    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_131_n_6
    SLICE_X42Y84         LUT3 (Prop_lut3_I0_O)        0.332    11.635 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_123/O
                         net (fo=1, routed)           0.641    12.277    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_123_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.605    12.882 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.882    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_56_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.996 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.996    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_23_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.110 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.110    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_6_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.224 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.224    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_2_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.338 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.338    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.651 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25/O[3]
                         net (fo=19, routed)          0.873    14.523    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25_n_4
    SLICE_X38Y91         LUT3 (Prop_lut3_I0_O)        0.328    14.851 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_246/O
                         net (fo=1, routed)           0.778    15.629    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_246_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    16.218 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199/CO[3]
                         net (fo=1, routed)           0.000    16.218    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000    16.332    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.666 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_108/O[1]
                         net (fo=3, routed)           1.018    17.684    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_108_n_6
    SLICE_X41Y94         LUT3 (Prop_lut3_I0_O)        0.331    18.015 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_39/O
                         net (fo=1, routed)           0.619    18.634    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_39_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.798    19.432 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15/O[3]
                         net (fo=3, routed)           0.822    20.255    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15_n_4
    SLICE_X42Y95         LUT4 (Prop_lut4_I1_O)        0.306    20.561 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_20/O
                         net (fo=1, routed)           0.000    20.561    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_20_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    21.053 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4/CO[1]
                         net (fo=13, routed)          0.485    21.538    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4_n_2
    SLICE_X41Y96         LUT3 (Prop_lut3_I2_O)        0.326    21.864 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9/O
                         net (fo=10, routed)          0.836    22.699    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.326    23.025 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_45/O
                         net (fo=3, routed)           1.116    24.141    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_45_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.124    24.265 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_29/O
                         net (fo=3, routed)           0.489    24.754    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_29_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.124    24.878 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_26/O
                         net (fo=3, routed)           0.420    25.298    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_26_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I4_O)        0.124    25.422 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_14/O
                         net (fo=3, routed)           0.329    25.751    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_14_n_0
    SLICE_X38Y95         LUT6 (Prop_lut6_I4_O)        0.124    25.875 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11/O
                         net (fo=3, routed)           0.638    26.512    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11_n_0
    SLICE_X38Y95         LUT6 (Prop_lut6_I4_O)        0.124    26.636 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_6/O
                         net (fo=4, routed)           0.513    27.150    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_6_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I4_O)        0.124    27.274 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_4/O
                         net (fo=3, routed)           0.490    27.764    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_4_n_0
    SLICE_X37Y96         LUT6 (Prop_lut6_I3_O)        0.124    27.888 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[2]_i_1/O
                         net (fo=1, routed)           0.000    27.888    u_sf_testing_to_ascii/s_sf3_err_count_divide4[2]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.519    30.906    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X37Y96         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[2]/C
                         clock pessimism              0.311    31.217    
                         clock uncertainty           -0.160    31.056    
    SLICE_X37Y96         FDRE (Setup_fdre_C_D)        0.031    31.087    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[2]
  -------------------------------------------------------------------
                         required time                         31.087    
                         arrival time                         -27.888    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        21.461ns  (logic 8.175ns (38.092%)  route 13.286ns (61.908%))
  Logic Levels:           27  (CARRY4=13 LUT3=5 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 30.906 - 25.000 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.629     6.248    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X28Y79         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     6.704 f  u_sf_tester_fsm/s_err_count_aux_reg[6]/Q
                         net (fo=151, routed)         1.796     8.499    u_sf_testing_to_ascii/i_error_count[6]
    SLICE_X47Y86         LUT3 (Prop_lut3_I2_O)        0.152     8.651 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_224/O
                         net (fo=1, routed)           0.639     9.291    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_224_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    10.006 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    10.006    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_173_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.340 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_131/O[1]
                         net (fo=3, routed)           0.964    11.303    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_131_n_6
    SLICE_X42Y84         LUT3 (Prop_lut3_I0_O)        0.332    11.635 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_123/O
                         net (fo=1, routed)           0.641    12.277    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_123_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.605    12.882 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.882    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_56_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.996 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.996    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_23_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.110 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.110    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_6_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.224 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.224    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_2_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.338 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.338    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_8_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.651 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25/O[3]
                         net (fo=19, routed)          0.873    14.523    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]_i_25_n_4
    SLICE_X38Y91         LUT3 (Prop_lut3_I0_O)        0.328    14.851 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_246/O
                         net (fo=1, routed)           0.778    15.629    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_246_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    16.218 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199/CO[3]
                         net (fo=1, routed)           0.000    16.218    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_199_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156/CO[3]
                         net (fo=1, routed)           0.000    16.332    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_156_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.666 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_108/O[1]
                         net (fo=3, routed)           1.018    17.684    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_108_n_6
    SLICE_X41Y94         LUT3 (Prop_lut3_I0_O)        0.331    18.015 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_39/O
                         net (fo=1, routed)           0.619    18.634    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_39_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.798    19.432 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15/O[3]
                         net (fo=3, routed)           0.822    20.255    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_15_n_4
    SLICE_X42Y95         LUT4 (Prop_lut4_I1_O)        0.306    20.561 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_20/O
                         net (fo=1, routed)           0.000    20.561    u_sf_testing_to_ascii/s_sf3_err_count_divide4[0]_i_20_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    21.053 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4/CO[1]
                         net (fo=13, routed)          0.485    21.538    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[0]_i_4_n_2
    SLICE_X41Y96         LUT3 (Prop_lut3_I2_O)        0.326    21.864 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9/O
                         net (fo=10, routed)          0.836    22.699    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_9_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.326    23.025 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_45/O
                         net (fo=3, routed)           1.116    24.141    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_45_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.124    24.265 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_29/O
                         net (fo=3, routed)           0.489    24.754    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_29_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.124    24.878 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_26/O
                         net (fo=3, routed)           0.420    25.298    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_26_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I4_O)        0.124    25.422 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_14/O
                         net (fo=3, routed)           0.329    25.751    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_14_n_0
    SLICE_X38Y95         LUT6 (Prop_lut6_I4_O)        0.124    25.875 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11/O
                         net (fo=3, routed)           0.638    26.512    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_11_n_0
    SLICE_X38Y95         LUT6 (Prop_lut6_I4_O)        0.124    26.636 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_6/O
                         net (fo=4, routed)           0.513    27.150    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_6_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I4_O)        0.124    27.274 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_4/O
                         net (fo=3, routed)           0.311    27.585    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_4_n_0
    SLICE_X37Y96         LUT6 (Prop_lut6_I2_O)        0.124    27.709 r  u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_1/O
                         net (fo=1, routed)           0.000    27.709    u_sf_testing_to_ascii/s_sf3_err_count_divide4[3]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.519    30.906    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X37Y96         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]/C
                         clock pessimism              0.311    31.217    
                         clock uncertainty           -0.160    31.056    
    SLICE_X37Y96         FDRE (Setup_fdre_C_D)        0.031    31.087    u_sf_testing_to_ascii/s_sf3_err_count_divide4_reg[3]
  -------------------------------------------------------------------
                         required time                         31.087    
                         arrival time                         -27.709    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        21.278ns  (logic 8.462ns (39.769%)  route 12.816ns (60.231%))
  Logic Levels:           28  (CARRY4=13 LUT3=5 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 30.891 - 25.000 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.629     6.248    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X28Y79         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     6.704 r  u_sf_tester_fsm/s_err_count_aux_reg[7]/Q
                         net (fo=158, routed)         1.595     8.299    u_sf_testing_to_ascii/i_error_count[7]
    SLICE_X47Y86         LUT3 (Prop_lut3_I2_O)        0.152     8.451 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_200/O
                         net (fo=1, routed)           0.617     9.067    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_200_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722     9.789 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_157/CO[3]
                         net (fo=1, routed)           0.000     9.789    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_157_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     9.906    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.023 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.023    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.346 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_38/O[1]
                         net (fo=3, routed)           0.803    11.150    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_38_n_6
    SLICE_X49Y89         LUT3 (Prop_lut3_I0_O)        0.334    11.484 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_9/O
                         net (fo=1, routed)           0.486    11.970    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_9_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    12.698 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.698    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_2_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.815 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.815    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.138 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33/O[1]
                         net (fo=17, routed)          0.929    14.067    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33_n_6
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.334    14.401 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207/O
                         net (fo=1, routed)           0.641    15.042    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    15.635 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.635    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    15.749    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.083 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_96/O[1]
                         net (fo=3, routed)           1.000    17.083    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_96_n_6
    SLICE_X51Y93         LUT3 (Prop_lut3_I0_O)        0.328    17.411 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_44/O
                         net (fo=1, routed)           0.656    18.067    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_44_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    18.801 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.801    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.135 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_3/O[1]
                         net (fo=3, routed)           0.565    19.700    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_3_n_6
    SLICE_X47Y95         LUT4 (Prop_lut4_I2_O)        0.303    20.003 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_26/O
                         net (fo=1, routed)           0.000    20.003    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_26_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.573 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4/CO[2]
                         net (fo=17, routed)          0.672    21.245    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4_n_1
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.313    21.558 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35/O
                         net (fo=9, routed)           0.486    22.044    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I4_O)        0.124    22.168 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_57/O
                         net (fo=2, routed)           0.815    22.982    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_57_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I0_O)        0.124    23.106 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50/O
                         net (fo=3, routed)           0.171    23.277    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I4_O)        0.124    23.401 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38/O
                         net (fo=3, routed)           0.468    23.869    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I4_O)        0.124    23.993 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_37/O
                         net (fo=3, routed)           0.443    24.436    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_37_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I5_O)        0.124    24.560 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_28/O
                         net (fo=3, routed)           0.625    25.185    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_28_n_0
    SLICE_X52Y94         LUT6 (Prop_lut6_I3_O)        0.124    25.309 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_17/O
                         net (fo=3, routed)           0.605    25.914    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_17_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I0_O)        0.124    26.038 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_11/O
                         net (fo=3, routed)           0.562    26.600    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_11_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I4_O)        0.124    26.724 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_3/O
                         net (fo=3, routed)           0.678    27.402    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_3_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    27.526 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_1/O
                         net (fo=1, routed)           0.000    27.526    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_1_n_0
    SLICE_X54Y93         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.504    30.891    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X54Y93         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]/C
                         clock pessimism              0.239    31.130    
                         clock uncertainty           -0.160    30.969    
    SLICE_X54Y93         FDRE (Setup_fdre_C_D)        0.079    31.048    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]
  -------------------------------------------------------------------
                         required time                         31.048    
                         arrival time                         -27.526    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        21.171ns  (logic 8.462ns (39.969%)  route 12.709ns (60.031%))
  Logic Levels:           28  (CARRY4=13 LUT3=5 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 30.891 - 25.000 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.629     6.248    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X28Y79         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     6.704 r  u_sf_tester_fsm/s_err_count_aux_reg[7]/Q
                         net (fo=158, routed)         1.595     8.299    u_sf_testing_to_ascii/i_error_count[7]
    SLICE_X47Y86         LUT3 (Prop_lut3_I2_O)        0.152     8.451 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_200/O
                         net (fo=1, routed)           0.617     9.067    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_200_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722     9.789 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_157/CO[3]
                         net (fo=1, routed)           0.000     9.789    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_157_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     9.906    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.023 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.023    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.346 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_38/O[1]
                         net (fo=3, routed)           0.803    11.150    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_38_n_6
    SLICE_X49Y89         LUT3 (Prop_lut3_I0_O)        0.334    11.484 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_9/O
                         net (fo=1, routed)           0.486    11.970    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_9_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    12.698 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.698    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_2_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.815 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.815    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.138 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33/O[1]
                         net (fo=17, routed)          0.929    14.067    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33_n_6
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.334    14.401 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207/O
                         net (fo=1, routed)           0.641    15.042    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    15.635 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.635    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    15.749    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.083 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_96/O[1]
                         net (fo=3, routed)           1.000    17.083    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_96_n_6
    SLICE_X51Y93         LUT3 (Prop_lut3_I0_O)        0.328    17.411 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_44/O
                         net (fo=1, routed)           0.656    18.067    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_44_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    18.801 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.801    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.135 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_3/O[1]
                         net (fo=3, routed)           0.565    19.700    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_3_n_6
    SLICE_X47Y95         LUT4 (Prop_lut4_I2_O)        0.303    20.003 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_26/O
                         net (fo=1, routed)           0.000    20.003    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_26_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.573 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4/CO[2]
                         net (fo=17, routed)          0.672    21.245    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4_n_1
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.313    21.558 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35/O
                         net (fo=9, routed)           0.486    22.044    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I4_O)        0.124    22.168 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_57/O
                         net (fo=2, routed)           0.815    22.982    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_57_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I0_O)        0.124    23.106 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50/O
                         net (fo=3, routed)           0.171    23.277    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I4_O)        0.124    23.401 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38/O
                         net (fo=3, routed)           0.468    23.869    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I4_O)        0.124    23.993 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_37/O
                         net (fo=3, routed)           0.454    24.447    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_37_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I0_O)        0.124    24.571 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32/O
                         net (fo=3, routed)           0.588    25.160    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32_n_0
    SLICE_X52Y94         LUT6 (Prop_lut6_I0_O)        0.124    25.284 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_18/O
                         net (fo=3, routed)           0.727    26.010    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_18_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I0_O)        0.124    26.134 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_12/O
                         net (fo=3, routed)           0.580    26.715    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_12_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I0_O)        0.124    26.839 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_6/O
                         net (fo=3, routed)           0.457    27.295    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_6_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I0_O)        0.124    27.419 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[2]_i_1/O
                         net (fo=1, routed)           0.000    27.419    u_sf_testing_to_ascii/s_sf3_err_count_divide3[2]_i_1_n_0
    SLICE_X54Y93         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.504    30.891    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X54Y93         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]/C
                         clock pessimism              0.239    31.130    
                         clock uncertainty           -0.160    30.969    
    SLICE_X54Y93         FDRE (Setup_fdre_C_D)        0.081    31.050    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[2]
  -------------------------------------------------------------------
                         required time                         31.050    
                         arrival time                         -27.419    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        21.160ns  (logic 8.462ns (39.990%)  route 12.698ns (60.010%))
  Logic Levels:           28  (CARRY4=13 LUT3=5 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 30.891 - 25.000 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.629     6.248    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X28Y79         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     6.704 r  u_sf_tester_fsm/s_err_count_aux_reg[7]/Q
                         net (fo=158, routed)         1.595     8.299    u_sf_testing_to_ascii/i_error_count[7]
    SLICE_X47Y86         LUT3 (Prop_lut3_I2_O)        0.152     8.451 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_200/O
                         net (fo=1, routed)           0.617     9.067    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_200_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722     9.789 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_157/CO[3]
                         net (fo=1, routed)           0.000     9.789    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_157_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     9.906    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_117_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.023 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.023    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_71_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.346 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_38/O[1]
                         net (fo=3, routed)           0.803    11.150    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_38_n_6
    SLICE_X49Y89         LUT3 (Prop_lut3_I0_O)        0.334    11.484 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_9/O
                         net (fo=1, routed)           0.486    11.970    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_9_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    12.698 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.698    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_2_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.815 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.815    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_13_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.138 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33/O[1]
                         net (fo=17, routed)          0.929    14.067    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[3]_i_33_n_6
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.334    14.401 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207/O
                         net (fo=1, routed)           0.641    15.042    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_207_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    15.635 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    15.635    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_173_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.749 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    15.749    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_135_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.083 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_96/O[1]
                         net (fo=3, routed)           1.000    17.083    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_96_n_6
    SLICE_X51Y93         LUT3 (Prop_lut3_I0_O)        0.328    17.411 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_44/O
                         net (fo=1, routed)           0.656    18.067    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_44_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    18.801 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.801    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_15_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.135 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_3/O[1]
                         net (fo=3, routed)           0.565    19.700    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_3_n_6
    SLICE_X47Y95         LUT4 (Prop_lut4_I2_O)        0.303    20.003 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_26/O
                         net (fo=1, routed)           0.000    20.003    u_sf_testing_to_ascii/s_sf3_err_count_divide3[0]_i_26_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.573 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4/CO[2]
                         net (fo=17, routed)          0.672    21.245    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[0]_i_4_n_1
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.313    21.558 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35/O
                         net (fo=9, routed)           0.486    22.044    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_35_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I4_O)        0.124    22.168 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_57/O
                         net (fo=2, routed)           0.815    22.982    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_57_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I0_O)        0.124    23.106 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50/O
                         net (fo=3, routed)           0.171    23.277    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_50_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I4_O)        0.124    23.401 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38/O
                         net (fo=3, routed)           0.468    23.869    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_38_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I4_O)        0.124    23.993 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_37/O
                         net (fo=3, routed)           0.454    24.447    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_37_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I0_O)        0.124    24.571 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32/O
                         net (fo=3, routed)           0.588    25.160    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_32_n_0
    SLICE_X52Y94         LUT6 (Prop_lut6_I0_O)        0.124    25.284 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_18/O
                         net (fo=3, routed)           0.727    26.010    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_18_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I0_O)        0.124    26.134 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_12/O
                         net (fo=3, routed)           0.580    26.715    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_12_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I0_O)        0.124    26.839 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_6/O
                         net (fo=3, routed)           0.446    27.284    u_sf_testing_to_ascii/s_sf3_err_count_divide3[3]_i_6_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I0_O)        0.124    27.408 r  u_sf_testing_to_ascii/s_sf3_err_count_divide3[1]_i_1/O
                         net (fo=1, routed)           0.000    27.408    u_sf_testing_to_ascii/s_sf3_err_count_divide3[1]_i_1_n_0
    SLICE_X54Y93         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.504    30.891    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X54Y93         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]/C
                         clock pessimism              0.239    31.130    
                         clock uncertainty           -0.160    30.969    
    SLICE_X54Y93         FDRE (Setup_fdre_C_D)        0.077    31.046    u_sf_testing_to_ascii/s_sf3_err_count_divide3_reg[1]
  -------------------------------------------------------------------
                         required time                         31.046    
                         arrival time                         -27.408    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.372ns  (logic 6.625ns (32.520%)  route 13.747ns (67.480%))
  Logic Levels:           26  (CARRY4=12 LUT3=3 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 30.886 - 25.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.630     6.249    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X28Y80         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     6.705 r  u_sf_tester_fsm/s_err_count_aux_reg[8]/Q
                         net (fo=156, routed)         1.254     7.958    u_sf_testing_to_ascii/i_error_count[8]
    SLICE_X38Y76         LUT3 (Prop_lut3_I2_O)        0.153     8.111 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_94/O
                         net (fo=6, routed)           0.909     9.020    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_94_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.605     9.625 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000     9.625    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_166_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.864 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_82/O[2]
                         net (fo=4, routed)           0.678    10.542    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_82_n_5
    SLICE_X51Y79         LUT3 (Prop_lut3_I2_O)        0.302    10.844 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_85/O
                         net (fo=3, routed)           1.147    11.991    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_85_n_0
    SLICE_X46Y79         LUT5 (Prop_lut5_I4_O)        0.146    12.137 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_73/O
                         net (fo=1, routed)           0.493    12.630    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_73_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    13.219 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.219    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_27_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.333 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.333    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.447 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.447    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.561 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.561    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.675 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.675    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.897 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_138/O[0]
                         net (fo=12, routed)          1.272    15.169    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_138_n_7
    SLICE_X54Y84         LUT3 (Prop_lut3_I0_O)        0.327    15.496 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_186/O
                         net (fo=1, routed)           0.469    15.965    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_186_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731    16.696 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_129/CO[3]
                         net (fo=1, routed)           0.000    16.696    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_129_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.810 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.810    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.144 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.668    17.812    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15_n_6
    SLICE_X52Y87         LUT4 (Prop_lut4_I2_O)        0.303    18.115 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_25/O
                         net (fo=1, routed)           0.000    18.115    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_25_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.647 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4/CO[3]
                         net (fo=21, routed)          1.174    19.821    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4_n_0
    SLICE_X59Y86         LUT5 (Prop_lut5_I3_O)        0.124    19.945 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118/O
                         net (fo=7, routed)           0.852    20.798    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124    20.922 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_119/O
                         net (fo=3, routed)           0.643    21.565    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_119_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I1_O)        0.124    21.689 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_111/O
                         net (fo=3, routed)           0.614    22.303    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_111_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I3_O)        0.124    22.427 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86/O
                         net (fo=5, routed)           0.755    23.181    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I0_O)        0.124    23.305 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53/O
                         net (fo=5, routed)           0.613    23.918    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I0_O)        0.124    24.042 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_27/O
                         net (fo=5, routed)           0.706    24.749    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_27_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I0_O)        0.124    24.873 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11/O
                         net (fo=3, routed)           0.680    25.553    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I0_O)        0.124    25.677 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_4/O
                         net (fo=3, routed)           0.820    26.497    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_4_n_0
    SLICE_X57Y84         LUT6 (Prop_lut6_I0_O)        0.124    26.621 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[1]_i_1/O
                         net (fo=1, routed)           0.000    26.621    u_sf_testing_to_ascii/s_sf3_err_count_divide2[1]_i_1_n_0
    SLICE_X57Y84         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.499    30.886    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X57Y84         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[1]/C
                         clock pessimism              0.239    31.125    
                         clock uncertainty           -0.160    30.964    
    SLICE_X57Y84         FDRE (Setup_fdre_C_D)        0.029    30.993    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[1]
  -------------------------------------------------------------------
                         required time                         30.993    
                         arrival time                         -26.621    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.279ns  (logic 6.625ns (32.669%)  route 13.654ns (67.331%))
  Logic Levels:           26  (CARRY4=12 LUT3=3 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 30.886 - 25.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.630     6.249    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X28Y80         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     6.705 r  u_sf_tester_fsm/s_err_count_aux_reg[8]/Q
                         net (fo=156, routed)         1.254     7.958    u_sf_testing_to_ascii/i_error_count[8]
    SLICE_X38Y76         LUT3 (Prop_lut3_I2_O)        0.153     8.111 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_94/O
                         net (fo=6, routed)           0.909     9.020    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_94_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.605     9.625 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000     9.625    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_166_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.864 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_82/O[2]
                         net (fo=4, routed)           0.678    10.542    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_82_n_5
    SLICE_X51Y79         LUT3 (Prop_lut3_I2_O)        0.302    10.844 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_85/O
                         net (fo=3, routed)           1.147    11.991    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_85_n_0
    SLICE_X46Y79         LUT5 (Prop_lut5_I4_O)        0.146    12.137 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_73/O
                         net (fo=1, routed)           0.493    12.630    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_73_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    13.219 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.219    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_27_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.333 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.333    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.447 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.447    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.561 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.561    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.675 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.675    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.897 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_138/O[0]
                         net (fo=12, routed)          1.272    15.169    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_138_n_7
    SLICE_X54Y84         LUT3 (Prop_lut3_I0_O)        0.327    15.496 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_186/O
                         net (fo=1, routed)           0.469    15.965    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_186_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731    16.696 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_129/CO[3]
                         net (fo=1, routed)           0.000    16.696    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_129_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.810 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.810    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.144 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.668    17.812    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15_n_6
    SLICE_X52Y87         LUT4 (Prop_lut4_I2_O)        0.303    18.115 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_25/O
                         net (fo=1, routed)           0.000    18.115    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_25_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.647 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4/CO[3]
                         net (fo=21, routed)          1.174    19.821    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4_n_0
    SLICE_X59Y86         LUT5 (Prop_lut5_I3_O)        0.124    19.945 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118/O
                         net (fo=7, routed)           0.852    20.798    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124    20.922 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_119/O
                         net (fo=3, routed)           0.643    21.565    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_119_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I1_O)        0.124    21.689 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_111/O
                         net (fo=3, routed)           0.614    22.303    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_111_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I3_O)        0.124    22.427 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86/O
                         net (fo=5, routed)           0.755    23.181    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I0_O)        0.124    23.305 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53/O
                         net (fo=5, routed)           0.613    23.918    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I0_O)        0.124    24.042 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_27/O
                         net (fo=5, routed)           0.706    24.749    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_27_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I0_O)        0.124    24.873 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11/O
                         net (fo=3, routed)           0.680    25.553    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I0_O)        0.124    25.677 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_4/O
                         net (fo=3, routed)           0.727    26.404    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_4_n_0
    SLICE_X57Y84         LUT6 (Prop_lut6_I3_O)        0.124    26.528 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[2]_i_1/O
                         net (fo=1, routed)           0.000    26.528    u_sf_testing_to_ascii/s_sf3_err_count_divide2[2]_i_1_n_0
    SLICE_X57Y84         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.499    30.886    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X57Y84         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[2]/C
                         clock pessimism              0.239    31.125    
                         clock uncertainty           -0.160    30.964    
    SLICE_X57Y84         FDRE (Setup_fdre_C_D)        0.031    30.995    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[2]
  -------------------------------------------------------------------
                         required time                         30.995    
                         arrival time                         -26.528    
  -------------------------------------------------------------------
                         slack                                  4.468    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.148ns  (logic 6.625ns (32.881%)  route 13.523ns (67.119%))
  Logic Levels:           26  (CARRY4=12 LUT3=3 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 30.886 - 25.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.630     6.249    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X28Y80         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     6.705 r  u_sf_tester_fsm/s_err_count_aux_reg[8]/Q
                         net (fo=156, routed)         1.254     7.958    u_sf_testing_to_ascii/i_error_count[8]
    SLICE_X38Y76         LUT3 (Prop_lut3_I2_O)        0.153     8.111 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_94/O
                         net (fo=6, routed)           0.909     9.020    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_94_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.605     9.625 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_166/CO[3]
                         net (fo=1, routed)           0.000     9.625    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_166_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.864 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_82/O[2]
                         net (fo=4, routed)           0.678    10.542    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_82_n_5
    SLICE_X51Y79         LUT3 (Prop_lut3_I2_O)        0.302    10.844 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_85/O
                         net (fo=3, routed)           1.147    11.991    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_85_n_0
    SLICE_X46Y79         LUT5 (Prop_lut5_I4_O)        0.146    12.137 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_73/O
                         net (fo=1, routed)           0.493    12.630    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_73_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    13.219 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.219    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_27_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.333 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.333    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_6_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.447 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.447    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_2_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.561 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.561    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_8_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.675 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.675    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]_i_26_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.897 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_138/O[0]
                         net (fo=12, routed)          1.272    15.169    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_138_n_7
    SLICE_X54Y84         LUT3 (Prop_lut3_I0_O)        0.327    15.496 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_186/O
                         net (fo=1, routed)           0.469    15.965    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_186_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731    16.696 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_129/CO[3]
                         net (fo=1, routed)           0.000    16.696    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_129_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.810 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.810    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_52_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.144 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15/O[1]
                         net (fo=3, routed)           0.668    17.812    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_15_n_6
    SLICE_X52Y87         LUT4 (Prop_lut4_I2_O)        0.303    18.115 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_25/O
                         net (fo=1, routed)           0.000    18.115    u_sf_testing_to_ascii/s_sf3_err_count_divide2[0]_i_25_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.647 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4/CO[3]
                         net (fo=21, routed)          1.174    19.821    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[0]_i_4_n_0
    SLICE_X59Y86         LUT5 (Prop_lut5_I3_O)        0.124    19.945 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118/O
                         net (fo=7, routed)           0.852    20.798    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_118_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124    20.922 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_119/O
                         net (fo=3, routed)           0.643    21.565    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_119_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I1_O)        0.124    21.689 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_111/O
                         net (fo=3, routed)           0.614    22.303    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_111_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I3_O)        0.124    22.427 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86/O
                         net (fo=5, routed)           0.755    23.181    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_86_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I0_O)        0.124    23.305 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53/O
                         net (fo=5, routed)           0.613    23.918    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_53_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I0_O)        0.124    24.042 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_27/O
                         net (fo=5, routed)           0.706    24.749    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_27_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I0_O)        0.124    24.873 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11/O
                         net (fo=3, routed)           0.680    25.553    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_11_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I0_O)        0.124    25.677 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_4/O
                         net (fo=3, routed)           0.597    26.273    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_4_n_0
    SLICE_X57Y84         LUT6 (Prop_lut6_I2_O)        0.124    26.397 r  u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_1/O
                         net (fo=1, routed)           0.000    26.397    u_sf_testing_to_ascii/s_sf3_err_count_divide2[3]_i_1_n_0
    SLICE_X57Y84         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.499    30.886    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X57Y84         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]/C
                         clock pessimism              0.239    31.125    
                         clock uncertainty           -0.160    30.964    
    SLICE_X57Y84         FDRE (Setup_fdre_C_D)        0.031    30.995    u_sf_testing_to_ascii/s_sf3_err_count_divide2_reg[3]
  -------------------------------------------------------------------
                         required time                         30.995    
                         arrival time                         -26.397    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 u_sf_tester_fsm/s_err_count_aux_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        20.157ns  (logic 8.491ns (42.125%)  route 11.666ns (57.875%))
  Logic Levels:           25  (CARRY4=12 LUT3=7 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 30.906 - 25.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.630     6.249    u_sf_tester_fsm/i_clk_40mhz
    SLICE_X28Y80         FDRE                                         r  u_sf_tester_fsm/s_err_count_aux_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     6.705 r  u_sf_tester_fsm/s_err_count_aux_reg[8]/Q
                         net (fo=156, routed)         1.254     7.958    u_sf_testing_to_ascii/i_error_count[8]
    SLICE_X38Y76         LUT3 (Prop_lut3_I2_O)        0.153     8.111 r  u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_94/O
                         net (fo=6, routed)           0.736     8.847    u_sf_testing_to_ascii/s_sf3_err_count_divide1[0]_i_94_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757     9.604 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000     9.604    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_142_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.919 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_105/O[3]
                         net (fo=3, routed)           0.750    10.670    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_105_n_4
    SLICE_X35Y80         LUT3 (Prop_lut3_I2_O)        0.333    11.003 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_54/O
                         net (fo=1, routed)           0.822    11.824    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_54_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    12.552 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.552    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_19_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.666    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_5_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.888 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2/O[0]
                         net (fo=19, routed)          1.212    14.100    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_2_n_7
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.327    14.427 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_201/O
                         net (fo=1, routed)           0.336    14.763    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_201_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    15.478 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.478    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_164_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.592 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    15.592    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_131_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.814 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94/O[0]
                         net (fo=3, routed)           0.639    16.454    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_94_n_7
    SLICE_X33Y91         LUT3 (Prop_lut3_I2_O)        0.299    16.753 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_130/O
                         net (fo=3, routed)           0.652    17.404    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_130_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I4_O)        0.153    17.557 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_88/O
                         net (fo=1, routed)           0.477    18.034    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_88_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723    18.757 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    18.757    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_41_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.976 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17/O[0]
                         net (fo=3, routed)           0.697    19.673    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_17_n_7
    SLICE_X35Y92         LUT4 (Prop_lut4_I2_O)        0.295    19.968 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_40/O
                         net (fo=1, routed)           0.000    19.968    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_40_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.500 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.500    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_14_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.771 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           0.604    21.375    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]_i_3_n_3
    SLICE_X34Y94         LUT3 (Prop_lut3_I2_O)        0.373    21.748 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14/O
                         net (fo=3, routed)           0.454    22.201    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_14_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I0_O)        0.124    22.325 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_20/O
                         net (fo=6, routed)           0.499    22.824    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_20_n_0
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.118    22.942 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_16/O
                         net (fo=1, routed)           0.661    23.603    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_16_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I1_O)        0.326    23.929 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9/O
                         net (fo=3, routed)           0.820    24.749    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_9_n_0
    SLICE_X33Y93         LUT3 (Prop_lut3_I2_O)        0.152    24.901 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_2/O
                         net (fo=2, routed)           0.576    25.477    u_sf_testing_to_ascii/s_sf3_err_count_divide5[3]_i_2_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I3_O)        0.326    25.803 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_2/O
                         net (fo=2, routed)           0.479    26.282    u_sf_testing_to_ascii/s_sf3_err_count_divide5[2]_i_2_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.124    26.406 r  u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_1/O
                         net (fo=1, routed)           0.000    26.406    u_sf_testing_to_ascii/s_sf3_err_count_divide5[1]_i_1_n_0
    SLICE_X34Y94         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.519    30.906    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X34Y94         FDRE                                         r  u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]/C
                         clock pessimism              0.311    31.217    
                         clock uncertainty           -0.160    31.056    
    SLICE_X34Y94         FDRE (Setup_fdre_C_D)        0.081    31.137    u_sf_testing_to_ascii/s_sf3_err_count_divide5_reg[1]
  -------------------------------------------------------------------
                         required time                         31.137    
                         arrival time                         -26.406    
  -------------------------------------------------------------------
                         slack                                  4.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.126ns (36.465%)  route 0.220ns (63.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.665     1.930    u_led_pwm_driver/i_clk
    DSP48_X0Y20          DSP48E1                                      r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126     2.056 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/P[1]
                         net (fo=1, routed)           0.220     2.275    u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg_n_104
    SLICE_X11Y48         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.917     2.460    u_led_pwm_driver/i_clk
    SLICE_X11Y48         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[1]/C
                         clock pessimism             -0.283     2.176    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.066     2.242    u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[236]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[244]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.226ns (53.006%)  route 0.200ns (46.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.604     1.868    u_uart_tx_feed/i_clk_40mhz
    SLICE_X4Y97          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[236]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.128     1.996 r  u_uart_tx_feed/s_uart_line_aux_reg[236]/Q
                         net (fo=1, routed)           0.200     2.197    u_uart_tx_feed/s_uart_line_aux[236]
    SLICE_X6Y100         LUT2 (Prop_lut2_I0_O)        0.098     2.295 r  u_uart_tx_feed/s_uart_line_aux[244]_i_1/O
                         net (fo=1, routed)           0.000     2.295    u_uart_tx_feed/s_uart_line_aux[244]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[244]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.868     2.412    u_uart_tx_feed/i_clk_40mhz
    SLICE_X6Y100         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[244]/C
                         clock pessimism             -0.278     2.133    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.121     2.254    u_uart_tx_feed/s_uart_line_aux_reg[244]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.224ns (50.178%)  route 0.222ns (49.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.570     1.834    u_uart_tx_feed/i_clk_40mhz
    SLICE_X13Y100        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.128     1.962 r  u_uart_tx_feed/s_uart_line_aux_reg[122]/Q
                         net (fo=1, routed)           0.222     2.185    u_uart_tx_feed/s_uart_line_aux[122]
    SLICE_X13Y99         LUT3 (Prop_lut3_I0_O)        0.096     2.281 r  u_uart_tx_feed/s_uart_line_aux[130]_i_1/O
                         net (fo=1, routed)           0.000     2.281    u_uart_tx_feed/s_uart_line_val[130]
    SLICE_X13Y99         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.847     2.390    u_uart_tx_feed/i_clk_40mhz
    SLICE_X13Y99         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[130]/C
                         clock pessimism             -0.278     2.111    
    SLICE_X13Y99         FDRE (Hold_fdre_C_D)         0.107     2.218    u_uart_tx_feed/s_uart_line_aux_reg[130]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char7_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.189ns (42.831%)  route 0.252ns (57.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.572     1.836    u_sf_testing_to_ascii/i_clk_40mhz
    SLICE_X28Y94         FDRE                                         r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char7_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  u_sf_testing_to_ascii/s_txt_ascii_errcntdec_char7_reg[2]/Q
                         net (fo=2, routed)           0.252     2.230    u_uart_tx_feed/i_dat_ascii_line[74]
    SLICE_X15Y100        LUT3 (Prop_lut3_I2_O)        0.048     2.278 r  u_uart_tx_feed/s_uart_line_aux[74]_i_1/O
                         net (fo=1, routed)           0.000     2.278    u_uart_tx_feed/s_uart_line_val[74]
    SLICE_X15Y100        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.841     2.384    u_uart_tx_feed/i_clk_40mhz
    SLICE_X15Y100        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[74]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X15Y100        FDRE (Hold_fdre_C_D)         0.107     2.212    u_uart_tx_feed/s_uart_line_aux_reg[74]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.250%)  route 0.276ns (59.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.576     1.840    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X11Y97         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.141     1.981 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[122]/Q
                         net (fo=1, routed)           0.091     2.072    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/data16[2]
    SLICE_X10Y97         LUT6 (Prop_lut6_I1_O)        0.045     2.117 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/o_tx_data[2]_INST_0/O
                         net (fo=1, routed)           0.185     2.302    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/DI[2]
    RAMB18_X0Y38         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.888     2.431    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y38         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.919    
    RAMB18_X0Y38         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[2])
                                                      0.296     2.215    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.126ns (30.778%)  route 0.283ns (69.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.665     1.930    u_led_pwm_driver/i_clk
    DSP48_X0Y20          DSP48E1                                      r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126     2.056 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/P[0]
                         net (fo=1, routed)           0.283     2.339    u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg_n_105
    SLICE_X11Y48         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.917     2.460    u_led_pwm_driver/i_clk
    SLICE_X11Y48         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[0]/C
                         clock pessimism             -0.283     2.176    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.070     2.246    u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_data_fifo_rx_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.649%)  route 0.175ns (55.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.566     1.830    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/i_ext_spi_clk_x
    SLICE_X9Y79          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_data_fifo_rx_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.971 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_data_fifo_rx_in_reg[2]/Q
                         net (fo=2, routed)           0.175     2.146    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X0Y32         RAMB18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.879     2.422    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.533     1.889    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     2.044    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.126ns (34.606%)  route 0.238ns (65.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.654     1.919    u_led_pwm_driver/i_clk
    DSP48_X1Y38          DSP48E1                                      r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.126     2.045 r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_2_reg/P[10]
                         net (fo=1, routed)           0.238     2.283    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_2_reg_n_95
    SLICE_X51Y97         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.836     2.379    u_led_pwm_driver/i_clk
    SLICE_X51Y97         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[10]/C
                         clock pessimism             -0.283     2.095    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.070     2.165    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[162]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[170]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.226ns (46.486%)  route 0.260ns (53.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.598     1.862    u_uart_tx_feed/i_clk_40mhz
    SLICE_X7Y100         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[162]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.128     1.990 r  u_uart_tx_feed/s_uart_line_aux_reg[162]/Q
                         net (fo=1, routed)           0.260     2.251    u_uart_tx_feed/s_uart_line_aux[162]
    SLICE_X7Y96          LUT2 (Prop_lut2_I1_O)        0.098     2.349 r  u_uart_tx_feed/s_uart_line_aux[170]_i_1/O
                         net (fo=1, routed)           0.000     2.349    u_uart_tx_feed/s_uart_line_val[170]
    SLICE_X7Y96          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[170]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.874     2.417    u_uart_tx_feed/i_clk_40mhz
    SLICE_X7Y96          FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[170]/C
                         clock pessimism             -0.278     2.138    
    SLICE_X7Y96          FDRE (Hold_fdre_C_D)         0.091     2.229    u_uart_tx_feed/s_uart_line_aux_reg[170]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.183ns (37.128%)  route 0.310ns (62.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.576     1.840    u_uart_tx_feed/i_clk_40mhz
    SLICE_X15Y97         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.141     1.981 r  u_uart_tx_feed/s_uart_line_aux_reg[80]/Q
                         net (fo=1, routed)           0.310     2.291    u_uart_tx_feed/s_uart_line_aux[80]
    SLICE_X15Y101        LUT2 (Prop_lut2_I1_O)        0.042     2.333 r  u_uart_tx_feed/s_uart_line_aux[88]_i_1/O
                         net (fo=1, routed)           0.000     2.333    u_uart_tx_feed/s_uart_line_val[88]
    SLICE_X15Y101        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.841     2.384    u_uart_tx_feed/i_clk_40mhz
    SLICE_X15Y101        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[88]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X15Y101        FDRE (Hold_fdre_C_D)         0.107     2.212    u_uart_tx_feed/s_uart_line_aux_reg[88]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_40mhz
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X0Y32     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X0Y32     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_rx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X0Y34     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X0Y34     u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_fifo_tx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y38     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y38     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         25.000      22.424     RAMB18_X0Y42     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   s_clk_40mhz_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         25.000      22.846     DSP48_X0Y20      u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         25.000      22.846     DSP48_X1Y40      u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_2_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y98     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y98     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y98     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y98     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y97     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y97     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y97     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y97     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y97     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y97     u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X59Y76     u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X59Y78     u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X59Y78     u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X59Y78     u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X59Y79     u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X59Y79     u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X59Y79     u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X59Y76     u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X59Y76     u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X59Y76     u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  s_clk_7_37mhz

Setup :            0  Failing Endpoints,  Worst Slack      131.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             131.825ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 1.123ns (32.377%)  route 2.345ns (67.623%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 141.526 - 135.632 ) 
    Source Clock Delay      (SCD):    6.290ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.671     6.290    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y42         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         FIFO18E1 (Prop_fifo18e1_RDCLK_EMPTY)
                                                      0.875     7.165 f  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/EMPTY
                         net (fo=2, routed)           1.170     8.335    u_uart_tx_only/EMPTY
    SLICE_X9Y105         LUT6 (Prop_lut6_I5_O)        0.124     8.459 r  u_uart_tx_only/s_uarttxonly_pr_state[0]_i_2/O
                         net (fo=1, routed)           0.796     9.255    u_uart_tx_only/s_uarttxonly_pr_state[0]_i_2_n_0
    SLICE_X9Y106         LUT5 (Prop_lut5_I2_O)        0.124     9.379 r  u_uart_tx_only/s_uarttxonly_pr_state[0]_i_1/O
                         net (fo=1, routed)           0.379     9.758    u_uart_tx_only/s_uarttxonly_pr_state[0]_i_1_n_0
    SLICE_X9Y106         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.508   141.526    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y106         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                         clock pessimism              0.329   141.855    
                         clock uncertainty           -0.206   141.650    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)       -0.067   141.583    u_uart_tx_only/s_uarttxonly_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                        141.583    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                131.825    

Slack (MET) :             132.656ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.575ns (26.813%)  route 1.570ns (73.187%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.928ns = ( 141.560 - 135.632 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.630     6.248    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y106         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456     6.704 f  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          0.899     7.604    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X9Y106         LUT3 (Prop_lut3_I0_O)        0.119     7.723 r  u_uart_tx_only/u_fifo_uart_tx_0_i_1/O
                         net (fo=1, routed)           0.670     8.393    u_uart_tx_only/u_fifo_uart_tx_0/RDEN
    RAMB18_X0Y42         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.542   141.560    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y42         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.329   141.890    
                         clock uncertainty           -0.206   141.684    
    RAMB18_X0Y42         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.635   141.049    u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                        141.049    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                132.656    

Slack (MET) :             132.762ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.667ns (30.212%)  route 1.541ns (69.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 141.526 - 135.632 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.631     6.249    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X10Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDRE (Prop_fdre_C_Q)         0.518     6.767 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.057     7.824    u_uart_tx_only/s_ce_baud_1x
    SLICE_X9Y106         LUT3 (Prop_lut3_I0_O)        0.149     7.973 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.484     8.457    u_uart_tx_only/s_i_aux
    SLICE_X9Y104         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.508   141.526    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y104         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
                         clock pessimism              0.311   141.837    
                         clock uncertainty           -0.206   141.632    
    SLICE_X9Y104         FDRE (Setup_fdre_C_CE)      -0.413   141.219    u_uart_tx_only/s_i_aux_reg[0]
  -------------------------------------------------------------------
                         required time                        141.219    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                132.762    

Slack (MET) :             132.762ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.667ns (30.212%)  route 1.541ns (69.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 141.526 - 135.632 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.631     6.249    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X10Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDRE (Prop_fdre_C_Q)         0.518     6.767 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.057     7.824    u_uart_tx_only/s_ce_baud_1x
    SLICE_X9Y106         LUT3 (Prop_lut3_I0_O)        0.149     7.973 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.484     8.457    u_uart_tx_only/s_i_aux
    SLICE_X9Y104         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.508   141.526    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y104         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
                         clock pessimism              0.311   141.837    
                         clock uncertainty           -0.206   141.632    
    SLICE_X9Y104         FDRE (Setup_fdre_C_CE)      -0.413   141.219    u_uart_tx_only/s_i_aux_reg[1]
  -------------------------------------------------------------------
                         required time                        141.219    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                132.762    

Slack (MET) :             132.902ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.667ns (32.256%)  route 1.401ns (67.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 141.526 - 135.632 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.631     6.249    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X10Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDRE (Prop_fdre_C_Q)         0.518     6.767 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.057     7.824    u_uart_tx_only/s_ce_baud_1x
    SLICE_X9Y106         LUT3 (Prop_lut3_I0_O)        0.149     7.973 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.344     8.317    u_uart_tx_only/s_i_aux
    SLICE_X9Y105         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.508   141.526    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y105         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
                         clock pessimism              0.311   141.837    
                         clock uncertainty           -0.206   141.632    
    SLICE_X9Y105         FDRE (Setup_fdre_C_CE)      -0.413   141.219    u_uart_tx_only/s_i_aux_reg[2]
  -------------------------------------------------------------------
                         required time                        141.219    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                132.902    

Slack (MET) :             132.902ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.667ns (32.256%)  route 1.401ns (67.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 141.526 - 135.632 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.631     6.249    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X10Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDRE (Prop_fdre_C_Q)         0.518     6.767 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.057     7.824    u_uart_tx_only/s_ce_baud_1x
    SLICE_X9Y106         LUT3 (Prop_lut3_I0_O)        0.149     7.973 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.344     8.317    u_uart_tx_only/s_i_aux
    SLICE_X9Y105         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.508   141.526    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y105         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
                         clock pessimism              0.311   141.837    
                         clock uncertainty           -0.206   141.632    
    SLICE_X9Y105         FDRE (Setup_fdre_C_CE)      -0.413   141.219    u_uart_tx_only/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                        141.219    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                132.902    

Slack (MET) :             132.998ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.704ns (28.349%)  route 1.779ns (71.651%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 141.529 - 135.632 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.631     6.249    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDRE (Prop_fdre_C_Q)         0.456     6.705 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/Q
                         net (fo=5, routed)           1.139     7.844    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[2]
    SLICE_X11Y105        LUT3 (Prop_lut3_I2_O)        0.124     7.968 f  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_2/O
                         net (fo=1, routed)           0.641     8.609    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_2_n_0
    SLICE_X10Y105        LUT5 (Prop_lut5_I1_O)        0.124     8.733 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1/O
                         net (fo=1, routed)           0.000     8.733    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1_n_0
    SLICE_X10Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.511   141.529    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X10Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                         clock pessimism              0.330   141.859    
                         clock uncertainty           -0.206   141.654    
    SLICE_X10Y105        FDRE (Setup_fdre_C_D)        0.077   141.731    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                        141.731    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                132.998    

Slack (MET) :             133.041ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.642ns (29.554%)  route 1.530ns (70.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 141.526 - 135.632 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.631     6.249    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X10Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDRE (Prop_fdre_C_Q)         0.518     6.767 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.057     7.824    u_uart_tx_only/s_ce_baud_1x
    SLICE_X9Y106         LUT3 (Prop_lut3_I0_O)        0.124     7.948 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.474     8.422    u_uart_tx_only/s_data_aux
    SLICE_X8Y105         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.508   141.526    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y105         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[0]/C
                         clock pessimism              0.311   141.837    
                         clock uncertainty           -0.206   141.632    
    SLICE_X8Y105         FDRE (Setup_fdre_C_CE)      -0.169   141.463    u_uart_tx_only/s_data_aux_reg[0]
  -------------------------------------------------------------------
                         required time                        141.463    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                133.041    

Slack (MET) :             133.041ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.642ns (29.554%)  route 1.530ns (70.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 141.526 - 135.632 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.631     6.249    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X10Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDRE (Prop_fdre_C_Q)         0.518     6.767 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.057     7.824    u_uart_tx_only/s_ce_baud_1x
    SLICE_X9Y106         LUT3 (Prop_lut3_I0_O)        0.124     7.948 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.474     8.422    u_uart_tx_only/s_data_aux
    SLICE_X8Y105         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.508   141.526    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y105         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[1]/C
                         clock pessimism              0.311   141.837    
                         clock uncertainty           -0.206   141.632    
    SLICE_X8Y105         FDRE (Setup_fdre_C_CE)      -0.169   141.463    u_uart_tx_only/s_data_aux_reg[1]
  -------------------------------------------------------------------
                         required time                        141.463    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                133.041    

Slack (MET) :             133.041ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.632ns  (s_clk_7_37mhz rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.642ns (29.554%)  route 1.530ns (70.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 141.526 - 135.632 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.631     6.249    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X10Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDRE (Prop_fdre_C_Q)         0.518     6.767 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.057     7.824    u_uart_tx_only/s_ce_baud_1x
    SLICE_X9Y106         LUT3 (Prop_lut3_I0_O)        0.124     7.948 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.474     8.422    u_uart_tx_only/s_data_aux
    SLICE_X8Y105         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.632   135.632 r  
    E3                                                0.000   135.632 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.632    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.043 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.205    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.288 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.927    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.018 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.508   141.526    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y105         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[2]/C
                         clock pessimism              0.311   141.837    
                         clock uncertainty           -0.206   141.632    
    SLICE_X8Y105         FDRE (Setup_fdre_C_CE)      -0.169   141.463    u_uart_tx_only/s_data_aux_reg[2]
  -------------------------------------------------------------------
                         required time                        141.463    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                133.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.569     1.833    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDRE (Prop_fdre_C_Q)         0.141     1.974 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/Q
                         net (fo=4, routed)           0.078     2.053    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[3]
    SLICE_X10Y105        LUT5 (Prop_lut5_I4_O)        0.045     2.098 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1/O
                         net (fo=1, routed)           0.000     2.098    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1_n_0
    SLICE_X10Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.840     2.383    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X10Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                         clock pessimism             -0.536     1.846    
    SLICE_X10Y105        FDRE (Hold_fdre_C_D)         0.120     1.966    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.569     1.833    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y106         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          0.090     2.065    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X8Y106         LUT5 (Prop_lut5_I3_O)        0.045     2.110 r  u_uart_tx_only/eo_uart_tx_i_1/O
                         net (fo=1, routed)           0.000     2.110    u_uart_tx_only/so_uart_tx
    SLICE_X8Y106         FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.840     2.383    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y106         FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism             -0.536     1.846    
    SLICE_X8Y106         FDRE (Hold_fdre_C_D)         0.120     1.966    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.568     1.832    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X9Y108         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDPE (Prop_fdpe_C_Q)         0.141     1.973 r  u_reset_sync_7_37mhz/s_rst_shift_reg[3]/Q
                         net (fo=1, routed)           0.112     2.085    u_reset_sync_7_37mhz/p_0_in[4]
    SLICE_X8Y108         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.839     2.382    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X8Y108         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
                         clock pessimism             -0.536     1.845    
    SLICE_X8Y108         FDPE (Hold_fdpe_C_D)         0.059     1.904    u_reset_sync_7_37mhz/s_rst_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.568     1.832    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X9Y107         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDPE (Prop_fdpe_C_Q)         0.141     1.973 r  u_reset_sync_7_37mhz/s_rst_shift_reg[11]/Q
                         net (fo=1, routed)           0.116     2.090    u_reset_sync_7_37mhz/p_0_in[12]
    SLICE_X8Y107         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.839     2.382    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X8Y107         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
                         clock pessimism             -0.536     1.845    
    SLICE_X8Y107         FDPE (Hold_fdpe_C_D)         0.059     1.904    u_reset_sync_7_37mhz/s_rst_shift_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.928%)  route 0.119ns (39.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.569     1.833    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDRE (Prop_fdre_C_Q)         0.141     1.974 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.119     2.094    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[5]
    SLICE_X11Y105        LUT6 (Prop_lut6_I5_O)        0.045     2.139 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.139    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]
    SLICE_X11Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.840     2.383    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
                         clock pessimism             -0.549     1.833    
    SLICE_X11Y105        FDRE (Hold_fdre_C_D)         0.092     1.925    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.568     1.832    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X8Y107         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDPE (Prop_fdpe_C_Q)         0.164     1.996 r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/Q
                         net (fo=1, routed)           0.145     2.142    u_reset_sync_7_37mhz/p_0_in[10]
    SLICE_X9Y107         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.839     2.382    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X9Y107         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
                         clock pessimism             -0.536     1.845    
    SLICE_X9Y107         FDPE (Hold_fdpe_C_D)         0.070     1.915    u_reset_sync_7_37mhz/s_rst_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.232ns (64.240%)  route 0.129ns (35.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.569     1.833    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDRE (Prop_fdre_C_Q)         0.128     1.961 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/Q
                         net (fo=6, routed)           0.129     2.091    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[1]
    SLICE_X11Y105        LUT5 (Prop_lut5_I3_O)        0.104     2.195 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.195    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]
    SLICE_X11Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.840     2.383    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                         clock pessimism             -0.549     1.833    
    SLICE_X11Y105        FDRE (Hold_fdre_C_D)         0.107     1.940    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.580%)  route 0.174ns (51.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.568     1.832    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X8Y108         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDPE (Prop_fdpe_C_Q)         0.164     1.996 r  u_reset_sync_7_37mhz/s_rst_shift_reg[7]/Q
                         net (fo=1, routed)           0.174     2.170    u_reset_sync_7_37mhz/p_0_in[8]
    SLICE_X8Y107         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.839     2.382    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X8Y107         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[8]/C
                         clock pessimism             -0.533     1.848    
    SLICE_X8Y107         FDPE (Hold_fdpe_C_D)         0.063     1.911    u_reset_sync_7_37mhz/s_rst_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.226ns (63.636%)  route 0.129ns (36.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.569     1.833    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDRE (Prop_fdre_C_Q)         0.128     1.961 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/Q
                         net (fo=6, routed)           0.129     2.091    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[1]
    SLICE_X11Y105        LUT4 (Prop_lut4_I3_O)        0.098     2.189 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.189    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[3]
    SLICE_X11Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.840     2.383    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y105        FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
                         clock pessimism             -0.549     1.833    
    SLICE_X11Y105        FDRE (Hold_fdre_C_D)         0.092     1.925    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.568     1.832    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X8Y108         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDPE (Prop_fdpe_C_Q)         0.164     1.996 r  u_reset_sync_7_37mhz/s_rst_shift_reg[5]/Q
                         net (fo=1, routed)           0.170     2.167    u_reset_sync_7_37mhz/p_0_in[6]
    SLICE_X8Y108         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.839     2.382    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X8Y108         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[6]/C
                         clock pessimism             -0.549     1.832    
    SLICE_X8Y108         FDPE (Hold_fdpe_C_D)         0.063     1.895    u_reset_sync_7_37mhz/s_rst_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_7_37mhz
Waveform(ns):       { 0.000 67.816 }
Period(ns):         135.632
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         135.632     133.056    RAMB18_X0Y42     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         135.632     133.477    BUFGCTRL_X0Y17   s_clk_7_37mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         135.632     134.383    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X9Y108     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X9Y107     u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X9Y107     u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X8Y107     u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X8Y107     u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X9Y108     u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.632     134.632    SLICE_X9Y108     u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       135.632     77.728     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X10Y105    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X11Y105    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X11Y105    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X11Y105    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X11Y105    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X11Y105    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X11Y105    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X8Y106     u_uart_tx_only/eo_uart_tx_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X8Y105     u_uart_tx_only/s_data_aux_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.816      67.316     SLICE_X8Y105     u_uart_tx_only/s_data_aux_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X9Y108     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X9Y107     u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X9Y107     u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X8Y107     u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X8Y107     u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X9Y108     u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X9Y108     u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X9Y108     u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X8Y108     u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.816      67.316     SLICE_X8Y108     u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  genclk5mhz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack       22.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.695ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/eio_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.152ns (9.237%)  route 1.494ns (90.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 30.980 - 25.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.711     6.330    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     6.786 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.494     8.279    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_spi_clk_1x
    SLICE_X3Y78          LUT4 (Prop_lut4_I3_O)        0.152     8.431 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/eio_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     8.431    u_pmod_sf3_custom_driver/sio_sck_fsm_o
    SLICE_X3Y78          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.593    30.980    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X3Y78          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/C
                         clock pessimism              0.232    31.212    
                         clock uncertainty           -0.160    31.051    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)        0.075    31.126    u_pmod_sf3_custom_driver/eio_sck_o_reg
  -------------------------------------------------------------------
                         required time                         31.126    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                 22.695    

Slack (MET) :             23.033ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.124ns (9.829%)  route 1.138ns (90.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 30.980 - 25.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.711     6.330    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     6.786 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.138     7.923    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.124     8.047 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.047    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X1Y78          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.593    30.980    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X1Y78          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    31.212    
                         clock uncertainty           -0.160    31.051    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)        0.029    31.080    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         31.080    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                 23.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.569ns  (logic 0.045ns (7.914%)  route 0.524ns (92.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns = ( 102.408 - 100.000 ) 
    Source Clock Delay      (SCD):    1.999ns = ( 101.999 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   101.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.594   101.858    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141   101.999 f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.524   102.523    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.045   102.568 r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000   102.568    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X1Y78          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   101.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.865   102.408    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X1Y78          FDRE                                         r  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278   102.129    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.091   102.220    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                       -102.220    
                         arrival time                         102.568    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_sf3_custom_driver/eio_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.697ns  (logic 0.044ns (6.316%)  route 0.653ns (93.685%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns = ( 102.408 - 100.000 ) 
    Source Clock Delay      (SCD):    1.999ns = ( 101.999 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   101.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.594   101.858    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141   101.999 f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.653   102.652    u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/s_spi_clk_1x
    SLICE_X3Y78          LUT4 (Prop_lut4_I3_O)        0.044   102.696 f  u_pmod_sf3_custom_driver/u_pmod_generic_qspi_solo/eio_sck_o_INST_0/O
                         net (fo=1, routed)           0.000   102.696    u_pmod_sf3_custom_driver/sio_sck_fsm_o
    SLICE_X3Y78          FDRE                                         f  u_pmod_sf3_custom_driver/eio_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   101.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.865   102.408    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X3Y78          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/C
                         clock pessimism             -0.278   102.129    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.107   102.236    u_pmod_sf3_custom_driver/eio_sck_o_reg
  -------------------------------------------------------------------
                         required time                       -102.236    
                         arrival time                         102.696    
  -------------------------------------------------------------------
                         slack                                  0.460    





---------------------------------------------------------------------------------------------------
From Clock:  genclk625khz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack       22.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.156ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.148ns (8.240%)  route 1.648ns (91.759%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.975ns = ( 30.975 - 25.000 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.709     6.327    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518     6.845 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.172     8.018    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X2Y101         LUT4 (Prop_lut4_I0_O)        0.148     8.166 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.476     8.641    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X2Y104         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.589    30.975    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X2Y104         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    31.207    
                         clock uncertainty           -0.160    31.047    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)       -0.249    30.798    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         30.798    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                 22.156    

Slack (MET) :             22.675ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.124ns (7.723%)  route 1.482ns (92.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.975ns = ( 30.975 - 25.000 ) 
    Source Clock Delay      (SCD):    6.845ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.709     6.327    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518     6.845 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.482     8.327    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X2Y103         LUT2 (Prop_lut2_I1_O)        0.124     8.451 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.451    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.589    30.975    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X2Y103         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    31.207    
                         clock uncertainty           -0.160    31.047    
    SLICE_X2Y103         FDRE (Setup_fdre_C_D)        0.079    31.126    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         31.126    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                 22.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@800.000ns - genclk625khz fall@800.000ns)
  Data Path Delay:        0.646ns  (logic 0.045ns (6.969%)  route 0.601ns (93.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 802.414 - 800.000 ) 
    Source Clock Delay      (SCD):    2.026ns = ( 802.026 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz fall edge)
                                                    800.000   800.000 f  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   800.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   800.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   800.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   801.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   801.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.598   801.862    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164   802.026 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.601   802.627    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X2Y103         LUT2 (Prop_lut2_I1_O)        0.045   802.672 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000   802.672    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                    800.000   800.000 r  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   800.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   800.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   800.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   801.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   801.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.871   802.414    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X2Y103         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278   802.135    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.121   802.256    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                       -802.256    
                         arrival time                         802.672    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@800.000ns - genclk625khz fall@800.000ns)
  Data Path Delay:        0.727ns  (logic 0.043ns (5.915%)  route 0.684ns (94.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 802.414 - 800.000 ) 
    Source Clock Delay      (SCD):    2.026ns = ( 802.026 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz fall edge)
                                                    800.000   800.000 f  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   800.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   800.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   800.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   801.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   801.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.598   801.862    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164   802.026 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.510   802.537    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X2Y101         LUT4 (Prop_lut4_I0_O)        0.043   802.580 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.174   802.753    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X2Y104         FDRE                                         f  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                    800.000   800.000 r  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   800.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   800.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   800.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   801.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   801.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.871   802.414    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X2Y104         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278   802.135    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)        -0.014   802.121    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                       -802.121    
                         arrival time                         802.753    
  -------------------------------------------------------------------
                         slack                                  0.632    





---------------------------------------------------------------------------------------------------
From Clock:  wiz_40mhz_virt_in
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack        9.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.738ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.961ns  (required time - arrival time)
  Source:                 ei_bt3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.490ns (34.419%)  route 0.934ns (65.581%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 26.862 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    B8                                                0.000    15.000 r  ei_bt3 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt3
    B8                   IBUF (Prop_ibuf_I_O)         0.490    15.490 r  ei_bt3_IBUF_inst/O
                         net (fo=1, routed)           0.934    16.425    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X1Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.598    26.862    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    26.862    
                         clock uncertainty           -0.463    26.400    
    SLICE_X1Y146         FDRE (Setup_fdre_C_D)       -0.014    26.386    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         26.386    
                         arrival time                         -16.425    
  -------------------------------------------------------------------
                         slack                                  9.961    

Slack (MET) :             9.985ns  (required time - arrival time)
  Source:                 ei_bt2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.472ns (33.827%)  route 0.924ns (66.173%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 26.862 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    B9                                                0.000    15.000 r  ei_bt2 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt2
    B9                   IBUF (Prop_ibuf_I_O)         0.472    15.472 r  ei_bt2_IBUF_inst/O
                         net (fo=1, routed)           0.924    16.396    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X1Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.598    26.862    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    26.862    
                         clock uncertainty           -0.463    26.400    
    SLICE_X1Y146         FDRE (Setup_fdre_C_D)       -0.019    26.381    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         26.381    
                         arrival time                         -16.396    
  -------------------------------------------------------------------
                         slack                                  9.985    

Slack (MET) :             9.991ns  (required time - arrival time)
  Source:                 ei_bt1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.474ns (33.988%)  route 0.921ns (66.012%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 26.862 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    C9                                                0.000    15.000 r  ei_bt1 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt1
    C9                   IBUF (Prop_ibuf_I_O)         0.474    15.474 r  ei_bt1_IBUF_inst/O
                         net (fo=1, routed)           0.921    16.395    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X1Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.598    26.862    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    26.862    
                         clock uncertainty           -0.463    26.400    
    SLICE_X1Y146         FDRE (Setup_fdre_C_D)       -0.014    26.386    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         26.386    
                         arrival time                         -16.395    
  -------------------------------------------------------------------
                         slack                                  9.991    

Slack (MET) :             10.008ns  (required time - arrival time)
  Source:                 ei_sw0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.497ns (36.083%)  route 0.881ns (63.917%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 26.862 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    A8                                                0.000    15.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.497    15.497 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           0.881    16.378    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y146         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.598    26.862    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y146         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    26.862    
                         clock uncertainty           -0.463    26.400    
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)       -0.014    26.386    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         26.386    
                         arrival time                         -16.378    
  -------------------------------------------------------------------
                         slack                                 10.008    

Slack (MET) :             10.010ns  (required time - arrival time)
  Source:                 ei_sw1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.465ns (33.932%)  route 0.905ns (66.068%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 26.862 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    C11                                               0.000    15.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.465    15.465 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           0.905    16.370    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y146         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.598    26.862    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y146         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    26.862    
                         clock uncertainty           -0.463    26.400    
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)       -0.019    26.381    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         26.381    
                         arrival time                         -16.370    
  -------------------------------------------------------------------
                         slack                                 10.010    

Slack (MET) :             10.012ns  (required time - arrival time)
  Source:                 ei_sw2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.468ns (34.022%)  route 0.907ns (65.978%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 26.862 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    C10                                               0.000    15.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.468    15.468 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           0.907    16.374    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y146         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.598    26.862    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y146         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    26.862    
                         clock uncertainty           -0.463    26.400    
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)       -0.014    26.386    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         26.386    
                         arrival time                         -16.374    
  -------------------------------------------------------------------
                         slack                                 10.012    

Slack (MET) :             10.015ns  (required time - arrival time)
  Source:                 ei_sw3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.487ns (35.421%)  route 0.887ns (64.579%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 26.862 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    A10                                               0.000    15.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    15.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.487    15.487 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           0.887    16.374    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y146         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.598    26.862    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y146         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    26.862    
                         clock uncertainty           -0.463    26.400    
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)       -0.011    26.389    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         26.389    
                         arrival time                         -16.374    
  -------------------------------------------------------------------
                         slack                                 10.015    

Slack (MET) :             10.049ns  (required time - arrival time)
  Source:                 ei_bt0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.443ns (31.220%)  route 0.976ns (68.780%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 26.945 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    D9                                                0.000    15.000 r  ei_bt0 (IN)
                         net (fo=0)                   0.000    15.000    ei_bt0
    D9                   IBUF (Prop_ibuf_I_O)         0.443    15.443 r  ei_bt0_IBUF_inst/O
                         net (fo=1, routed)           0.976    16.419    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y154         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.680    26.945    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y154         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    26.945    
                         clock uncertainty           -0.463    26.482    
    SLICE_X0Y154         FDRE (Setup_fdre_C_D)       -0.014    26.468    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         26.468    
                         arrival time                         -16.419    
  -------------------------------------------------------------------
                         slack                                 10.049    

Slack (MET) :             10.067ns  (required time - arrival time)
  Source:                 eio_pmod_sf3_hldn_dq3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq3_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.454ns (35.257%)  route 0.834ns (64.743%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 26.856 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    U13                                               0.000    15.000 r  eio_pmod_sf3_hldn_dq3 (INOUT)
                         net (fo=1, unset)            0.000    15.000    eio_pmod_sf3_hldn_dq3_IOBUF_inst/IO
    U13                  IBUF (Prop_ibuf_I_O)         0.454    15.454 r  eio_pmod_sf3_hldn_dq3_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.834    16.288    u_pmod_sf3_custom_driver/eio_hldn_dq3_i
    SLICE_X2Y76          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq3_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.592    26.856    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X2Y76          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq3_meta_i_reg/C
                         clock pessimism              0.000    26.856    
                         clock uncertainty           -0.463    26.394    
    SLICE_X2Y76          FDRE (Setup_fdre_C_D)       -0.038    26.356    u_pmod_sf3_custom_driver/sio_dq3_meta_i_reg
  -------------------------------------------------------------------
                         required time                         26.356    
                         arrival time                         -16.288    
  -------------------------------------------------------------------
                         slack                                 10.067    

Slack (MET) :             10.118ns  (required time - arrival time)
  Source:                 eio_pmod_sf3_miso_dq1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.480ns (38.014%)  route 0.782ns (61.986%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            15.000ns
  Clock Path Skew:        1.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 26.856 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 15.000    15.000    
    V10                                               0.000    15.000 r  eio_pmod_sf3_miso_dq1 (INOUT)
                         net (fo=1, unset)            0.000    15.000    eio_pmod_sf3_miso_dq1_IOBUF_inst/IO
    V10                  IBUF (Prop_ibuf_I_O)         0.480    15.480 r  eio_pmod_sf3_miso_dq1_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.782    16.262    u_pmod_sf3_custom_driver/eio_miso_dq1_i
    SLICE_X3Y76          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    25.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    26.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    26.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.592    26.856    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X3Y76          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/C
                         clock pessimism              0.000    26.856    
                         clock uncertainty           -0.463    26.394    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)       -0.014    26.380    u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg
  -------------------------------------------------------------------
                         required time                         26.380    
                         arrival time                         -16.262    
  -------------------------------------------------------------------
                         slack                                 10.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.738ns  (arrival time - required time)
  Source:                 eio_pmod_sf3_wrpn_dq2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq2_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 1.431ns (51.681%)  route 1.338ns (48.319%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    T13                                               0.000    10.000 r  eio_pmod_sf3_wrpn_dq2 (INOUT)
                         net (fo=1, unset)            0.000    10.000    eio_pmod_sf3_wrpn_dq2_IOBUF_inst/IO
    T13                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  eio_pmod_sf3_wrpn_dq2_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.338    12.769    u_pmod_sf3_custom_driver/eio_wrpn_dq2_i
    SLICE_X2Y76          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq2_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.707     6.326    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X2Y76          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq2_meta_i_reg/C
                         clock pessimism              0.000     6.326    
                         clock uncertainty            0.463     6.788    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.243     7.031    u_pmod_sf3_custom_driver/sio_dq2_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -7.031    
                         arrival time                          12.769    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.757ns  (arrival time - required time)
  Source:                 eio_pmod_sf3_mosi_dq0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 1.445ns (52.778%)  route 1.293ns (47.222%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    V12                                               0.000    10.000 r  eio_pmod_sf3_mosi_dq0 (INOUT)
                         net (fo=1, unset)            0.000    10.000    eio_pmod_sf3_mosi_dq0_IOBUF_inst/IO
    V12                  IBUF (Prop_ibuf_I_O)         1.445    11.445 r  eio_pmod_sf3_mosi_dq0_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.293    12.737    u_pmod_sf3_custom_driver/eio_mosi_dq0_i
    SLICE_X3Y76          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.707     6.326    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X3Y76          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg/C
                         clock pessimism              0.000     6.326    
                         clock uncertainty            0.463     6.788    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.192     6.980    u_pmod_sf3_custom_driver/sio_dq0_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -6.980    
                         arrival time                          12.737    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.869ns  (arrival time - required time)
  Source:                 eio_pmod_sf3_miso_dq1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 1.453ns (50.924%)  route 1.400ns (49.076%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    V10                                               0.000    10.000 r  eio_pmod_sf3_miso_dq1 (INOUT)
                         net (fo=1, unset)            0.000    10.000    eio_pmod_sf3_miso_dq1_IOBUF_inst/IO
    V10                  IBUF (Prop_ibuf_I_O)         1.453    11.453 r  eio_pmod_sf3_miso_dq1_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.400    12.853    u_pmod_sf3_custom_driver/eio_miso_dq1_i
    SLICE_X3Y76          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.707     6.326    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X3Y76          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg/C
                         clock pessimism              0.000     6.326    
                         clock uncertainty            0.463     6.788    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.196     6.984    u_pmod_sf3_custom_driver/sio_dq1_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -6.984    
                         arrival time                          12.853    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             5.875ns  (arrival time - required time)
  Source:                 eio_pmod_sf3_hldn_dq3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_sf3_custom_driver/sio_dq3_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 1.428ns (49.083%)  route 1.481ns (50.917%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    U13                                               0.000    10.000 r  eio_pmod_sf3_hldn_dq3 (INOUT)
                         net (fo=1, unset)            0.000    10.000    eio_pmod_sf3_hldn_dq3_IOBUF_inst/IO
    U13                  IBUF (Prop_ibuf_I_O)         1.428    11.428 r  eio_pmod_sf3_hldn_dq3_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.481    12.909    u_pmod_sf3_custom_driver/eio_hldn_dq3_i
    SLICE_X2Y76          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq3_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.707     6.326    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X2Y76          FDRE                                         r  u_pmod_sf3_custom_driver/sio_dq3_meta_i_reg/C
                         clock pessimism              0.000     6.326    
                         clock uncertainty            0.463     6.788    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.246     7.034    u_pmod_sf3_custom_driver/sio_dq3_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -7.034    
                         arrival time                          12.909    
  -------------------------------------------------------------------
                         slack                                  5.875    

Slack (MET) :             5.951ns  (arrival time - required time)
  Source:                 ei_bt0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 1.417ns (45.454%)  route 1.700ns (54.546%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    D9                                                0.000    10.000 r  ei_bt0 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt0
    D9                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  ei_bt0_IBUF_inst/O
                         net (fo=1, routed)           1.700    13.117    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y154         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.893     6.512    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y154         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.512    
                         clock uncertainty            0.463     6.974    
    SLICE_X0Y154         FDRE (Hold_fdre_C_D)         0.192     7.166    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.166    
                         arrival time                          13.117    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             6.023ns  (arrival time - required time)
  Source:                 ei_sw0
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 1.470ns (48.928%)  route 1.535ns (51.072%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    A8                                                0.000    10.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.470    11.470 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           1.535    13.005    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y146         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.709     6.327    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y146         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.463     6.790    
    SLICE_X0Y146         FDRE (Hold_fdre_C_D)         0.192     6.982    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.982    
                         arrival time                          13.005    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.055ns  (arrival time - required time)
  Source:                 ei_sw3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 1.460ns (47.957%)  route 1.584ns (52.043%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    A10                                               0.000    10.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         1.460    11.460 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           1.584    13.044    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y146         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.709     6.327    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y146         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.463     6.790    
    SLICE_X0Y146         FDRE (Hold_fdre_C_D)         0.199     6.989    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.989    
                         arrival time                          13.044    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.069ns  (arrival time - required time)
  Source:                 ei_sw2
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 1.441ns (47.173%)  route 1.614ns (52.827%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C10                                               0.000    10.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         1.441    11.441 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           1.614    13.055    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y146         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.709     6.327    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y146         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.463     6.790    
    SLICE_X0Y146         FDRE (Hold_fdre_C_D)         0.196     6.986    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.986    
                         arrival time                          13.055    
  -------------------------------------------------------------------
                         slack                                  6.069    

Slack (MET) :             6.087ns  (arrival time - required time)
  Source:                 ei_sw1
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 1.438ns (47.057%)  route 1.618ns (52.943%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C11                                               0.000    10.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    10.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         1.438    11.438 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           1.618    13.057    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y146         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.709     6.327    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y146         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.463     6.790    
    SLICE_X0Y146         FDRE (Hold_fdre_C_D)         0.180     6.970    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.970    
                         arrival time                          13.057    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.130ns  (arrival time - required time)
  Source:                 ei_bt3
                            (input port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s_clk_40mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - wiz_40mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 1.464ns (46.970%)  route 1.652ns (53.030%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    B8                                                0.000    10.000 r  ei_bt3 (IN)
                         net (fo=0)                   0.000    10.000    ei_bt3
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  ei_bt3_IBUF_inst/O
                         net (fo=1, routed)           1.652    13.116    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X1Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.709     6.327    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.463     6.790    
    SLICE_X1Y146         FDRE (Hold_fdre_C_D)         0.196     6.986    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.986    
                         arrival time                          13.116    
  -------------------------------------------------------------------
                         slack                                  6.130    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_40mhz
  To Clock:  wiz_40mhz_virt_in

Setup :            0  Failing Endpoints,  Worst Slack        6.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.498ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led3_g
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        8.287ns  (logic 3.977ns (47.997%)  route 4.309ns (52.003%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.634     6.253    u_led_pwm_driver/i_clk
    SLICE_X13Y80         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.456     6.709 r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/Q
                         net (fo=1, routed)           4.309    11.018    eo_led3_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         3.521    14.539 r  eo_led3_g_OBUF_inst/O
                         net (fo=0)                   0.000    14.539    eo_led3_g
    H6                                                                r  eo_led3_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -14.539    
  -------------------------------------------------------------------
                         slack                                  6.498    

Slack (MET) :             6.619ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led4
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        8.155ns  (logic 3.986ns (48.876%)  route 4.169ns (51.124%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.264ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.645     6.264    u_led_pwm_driver/i_clk
    SLICE_X15Y92         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.456     6.720 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/Q
                         net (fo=1, routed)           4.169    10.889    eo_led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    14.418 r  eo_led4_OBUF_inst/O
                         net (fo=0)                   0.000    14.418    eo_led4
    H5                                                                r  eo_led4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -14.418    
  -------------------------------------------------------------------
                         slack                                  6.619    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led5
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.763ns  (logic 3.967ns (51.096%)  route 3.796ns (48.904%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.647     6.266    u_led_pwm_driver/i_clk
    SLICE_X15Y99         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.456     6.722 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/Q
                         net (fo=1, routed)           3.796    10.518    eo_led5_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    14.029 r  eo_led5_OBUF_inst/O
                         net (fo=0)                   0.000    14.029    eo_led5
    J5                                                                r  eo_led5 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -14.029    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.314ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led3_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.488ns  (logic 4.036ns (53.895%)  route 3.452ns (46.105%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.617     6.236    u_led_pwm_driver/i_clk
    SLICE_X60Y79         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.518     6.754 r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/Q
                         net (fo=1, routed)           3.452    10.206    eo_led3_b_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.518    13.723 r  eo_led3_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.723    eo_led3_b
    K2                                                                r  eo_led3_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.723    
  -------------------------------------------------------------------
                         slack                                  7.314    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led2_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 3.971ns (54.029%)  route 3.379ns (45.971%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.635     6.254    u_led_pwm_driver/i_clk
    SLICE_X48Y98         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.456     6.710 r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/Q
                         net (fo=1, routed)           3.379    10.089    eo_led2_b_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.515    13.604 r  eo_led2_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.604    eo_led2_b
    H4                                                                r  eo_led2_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.604    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.668ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led1_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 3.991ns (55.838%)  route 3.156ns (44.162%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.604     6.222    u_led_pwm_driver/i_clk
    SLICE_X53Y113        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.456     6.678 r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/Q
                         net (fo=1, routed)           3.156     9.834    eo_led1_b_OBUF
    G4                   OBUF (Prop_obuf_I_O)         3.535    13.369 r  eo_led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.369    eo_led1_b
    G4                                                                r  eo_led1_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.369    
  -------------------------------------------------------------------
                         slack                                  7.668    

Slack (MET) :             7.692ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led0_g
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 4.047ns (57.036%)  route 3.049ns (42.964%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.631     6.250    u_led_pwm_driver/i_clk
    SLICE_X60Y99         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     6.768 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/Q
                         net (fo=1, routed)           3.049     9.816    eo_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529    13.346 r  eo_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.346    eo_led0_g
    F6                                                                r  eo_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.346    
  -------------------------------------------------------------------
                         slack                                  7.692    

Slack (MET) :             7.729ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led0_b
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        7.076ns  (logic 4.062ns (57.404%)  route 3.014ns (42.596%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.614     6.232    u_led_pwm_driver/i_clk
    SLICE_X58Y106        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y106        FDRE (Prop_fdre_C_Q)         0.518     6.750 r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/Q
                         net (fo=1, routed)           3.014     9.765    eo_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.544    13.309 r  eo_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.309    eo_led0_b
    E1                                                                r  eo_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.309    
  -------------------------------------------------------------------
                         slack                                  7.729    

Slack (MET) :             7.906ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/eio_mosi_dq0_t_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eio_pmod_sf3_hldn_dq3
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 4.025ns (59.172%)  route 2.777ns (40.828%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.711     6.330    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X3Y78          FDRE                                         r  u_pmod_sf3_custom_driver/eio_mosi_dq0_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     6.786 f  u_pmod_sf3_custom_driver/eio_mosi_dq0_t_reg/Q
                         net (fo=3, routed)           2.777     9.563    eio_pmod_sf3_hldn_dq3_IOBUF_inst/T
    U13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.569    13.131 r  eio_pmod_sf3_hldn_dq3_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.131    eio_pmod_sf3_hldn_dq3
    U13                                                               r  eio_pmod_sf3_hldn_dq3 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                                  7.906    

Slack (MET) :             8.030ns  (required time - arrival time)
  Source:                 u_pmod_sf3_custom_driver/eio_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_sf3_sck
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (wiz_40mhz_virt_in rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 4.163ns (62.343%)  route 2.515ns (37.657%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        -6.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.711     6.330    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X3Y78          FDRE                                         r  u_pmod_sf3_custom_driver/eio_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.419     6.749 r  u_pmod_sf3_custom_driver/eio_sck_o_reg/Q
                         net (fo=1, routed)           2.515     9.263    eo_pmod_sf3_sck_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.744    13.007 r  eo_pmod_sf3_sck_OBUF_inst/O
                         net (fo=0)                   0.000    13.007    eo_pmod_sf3_sck
    V11                                                               r  eo_pmod_sf3_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                     25.000    25.000 r  
                         ideal clock network latency
                                                      0.000    25.000    
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.463    24.537    
                         output delay                -3.500    21.037    
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                  8.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.040ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/eio_mosi_dq0_t_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eio_pmod_sf3_mosi_dq0
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.965ns (52.327%)  route 0.879ns (47.673%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.594     1.858    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X3Y78          FDRE                                         r  u_pmod_sf3_custom_driver/eio_mosi_dq0_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.999 r  u_pmod_sf3_custom_driver/eio_mosi_dq0_t_reg/Q
                         net (fo=3, routed)           0.879     2.878    eio_pmod_sf3_mosi_dq0_IOBUF_inst/T
    V12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.702 r  eio_pmod_sf3_mosi_dq0_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.702    eio_pmod_sf3_mosi_dq0
    V12                                                               r  eio_pmod_sf3_mosi_dq0 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.050ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/eio_miso_dq1_t_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eio_pmod_sf3_miso_dq1
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.965ns (52.034%)  route 0.890ns (47.966%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.594     1.858    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X0Y77          FDRE                                         r  u_pmod_sf3_custom_driver/eio_miso_dq1_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.999 r  u_pmod_sf3_custom_driver/eio_miso_dq1_t_reg/Q
                         net (fo=1, routed)           0.890     2.889    eio_pmod_sf3_miso_dq1_IOBUF_inst/T
    V10                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.713 r  eio_pmod_sf3_miso_dq1_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.713    eio_pmod_sf3_miso_dq1
    V10                                                               r  eio_pmod_sf3_miso_dq1 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.713    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.112ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led6
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 1.439ns (74.398%)  route 0.495ns (25.602%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.576     1.840    u_led_pwm_driver/i_clk
    SLICE_X10Y52         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164     2.004 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/Q
                         net (fo=1, routed)           0.495     2.499    eo_led6_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.774 r  eo_led6_OBUF_inst/O
                         net (fo=0)                   0.000     3.774    eo_led6
    T9                                                                r  eo_led6 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.774    
  -------------------------------------------------------------------
                         slack                                  3.112    

Slack (MET) :             3.193ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/eio_mosi_dq0_t_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eio_pmod_sf3_wrpn_dq2
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.965ns (48.318%)  route 1.032ns (51.682%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.594     1.858    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X3Y78          FDRE                                         r  u_pmod_sf3_custom_driver/eio_mosi_dq0_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.999 r  u_pmod_sf3_custom_driver/eio_mosi_dq0_t_reg/Q
                         net (fo=3, routed)           1.032     3.032    eio_pmod_sf3_wrpn_dq2_IOBUF_inst/T
    T13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.856 r  eio_pmod_sf3_wrpn_dq2_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.856    eio_pmod_sf3_wrpn_dq2
    T13                                                               r  eio_pmod_sf3_wrpn_dq2 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.856    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.217ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led0_r
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 1.384ns (68.347%)  route 0.641ns (31.653%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.590     1.854    u_led_pwm_driver/i_clk
    SLICE_X77Y109        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y109        FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/Q
                         net (fo=1, routed)           0.641     2.636    eo_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         1.243     3.879 r  eo_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.879    eo_led0_r
    G6                                                                r  eo_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.879    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.218ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led7
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 1.418ns (71.884%)  route 0.555ns (28.116%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.642     1.907    u_led_pwm_driver/i_clk
    SLICE_X9Y48          FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     2.048 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/Q
                         net (fo=1, routed)           0.555     2.603    eo_led7_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.880 r  eo_led7_OBUF_inst/O
                         net (fo=0)                   0.000     3.880    eo_led7
    T10                                                               r  eo_led7 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.880    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.228ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_led1_g
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 1.359ns (67.049%)  route 0.668ns (32.951%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.600     1.864    u_led_pwm_driver/i_clk
    SLICE_X79Y96         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.141     2.005 r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/Q
                         net (fo=1, routed)           0.668     2.673    eo_led1_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         1.218     3.890 r  eo_led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.890    eo_led1_g
    J4                                                                r  eo_led1_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.890    
  -------------------------------------------------------------------
                         slack                                  3.228    

Slack (MET) :             3.235ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/eio_ssn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_sf3_ssn
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 1.420ns (69.591%)  route 0.620ns (30.409%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.593     1.857    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X4Y77          FDRE                                         r  u_pmod_sf3_custom_driver/eio_ssn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.998 r  u_pmod_sf3_custom_driver/eio_ssn_o_reg/Q
                         net (fo=1, routed)           0.620     2.619    eo_pmod_sf3_ssn_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.279     3.897 r  eo_pmod_sf3_ssn_OBUF_inst/O
                         net (fo=0)                   0.000     3.897    eo_pmod_sf3_ssn
    U12                                                               r  eo_pmod_sf3_ssn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.897    
  -------------------------------------------------------------------
                         slack                                  3.235    

Slack (MET) :             3.240ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eo_pmod_cls_sck
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 1.404ns (68.788%)  route 0.637ns (31.212%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.598     1.862    u_pmod_cls_custom_driver/i_clk_40mhz
    SLICE_X2Y104         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.164     2.026 r  u_pmod_cls_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.637     2.663    eo_pmod_cls_sck_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.903 r  eo_pmod_cls_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.903    eo_pmod_cls_sck
    C15                                                               r  eo_pmod_cls_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.903    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.242ns  (arrival time - required time)
  Source:                 u_pmod_sf3_custom_driver/eio_mosi_dq0_t_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            eio_pmod_sf3_hldn_dq3
                            (output port clocked by wiz_40mhz_virt_in  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wiz_40mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_40mhz_virt_in rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.965ns (47.166%)  route 1.081ns (52.834%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        -1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.463ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.594     1.858    u_pmod_sf3_custom_driver/i_clk_mhz
    SLICE_X3Y78          FDRE                                         r  u_pmod_sf3_custom_driver/eio_mosi_dq0_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.999 r  u_pmod_sf3_custom_driver/eio_mosi_dq0_t_reg/Q
                         net (fo=3, routed)           1.081     3.080    eio_pmod_sf3_hldn_dq3_IOBUF_inst/T
    U13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.904 r  eio_pmod_sf3_hldn_dq3_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.904    eio_pmod_sf3_hldn_dq3
    U13                                                               r  eio_pmod_sf3_hldn_dq3 (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_40mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.463     0.463    
                         output delay                 0.200     0.663    
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           3.904    
  -------------------------------------------------------------------
                         slack                                  3.242    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  wiz_7_373mhz_virt_in

Setup :            0  Failing Endpoints,  Worst Slack      107.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             107.085ns  (required time - arrival time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_in  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             wiz_7_373mhz_virt_in
  Path Type:              Max at Slow Process Corner
  Requirement:            135.632ns  (wiz_7_373mhz_virt_in rise@135.632ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 4.041ns (55.426%)  route 3.249ns (44.574%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           14.500ns
  Clock Path Skew:        -6.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 135.632 - 135.632 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.630     6.248    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y106         FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.518     6.766 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           3.249    10.016    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    13.538 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.538    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_in rise edge)
                                                    135.632   135.632 r  
                         ideal clock network latency
                                                      0.000   135.632    
                         clock pessimism              0.000   135.632    
                         clock uncertainty           -0.508   135.124    
                         output delay               -14.500   120.624    
  -------------------------------------------------------------------
                         required time                        120.624    
                         arrival time                         -13.538    
  -------------------------------------------------------------------
                         slack                                107.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.320ns  (arrival time - required time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.816ns period=135.632ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_in  {rise@0.000ns fall@67.816ns period=135.632ns})
  Path Group:             wiz_7_373mhz_virt_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_7_373mhz_virt_in rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 1.387ns (57.933%)  route 1.007ns (42.067%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.400ns
  Clock Path Skew:        -1.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.304ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.569     1.833    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y106         FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164     1.997 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           1.007     3.005    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.228 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.228    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.508     0.508    
                         output delay                 2.400     2.908    
  -------------------------------------------------------------------
                         required time                         -2.908    
                         arrival time                           4.228    
  -------------------------------------------------------------------
                         slack                                  1.320    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_clk_40mhz
  To Clock:  s_clk_40mhz

Setup :            0  Failing Endpoints,  Worst Slack       17.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.672ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.479ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (s_clk_40mhz rise@25.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 0.518ns (10.354%)  route 4.485ns (89.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 30.953 - 25.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.635     6.254    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X12Y81         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDPE (Prop_fdpe_C_Q)         0.518     6.772 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1041, routed)        4.485    11.257    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y38         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    29.295    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.386 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        1.567    30.953    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y38         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    31.264    
                         clock uncertainty           -0.160    31.104    
    RAMB18_X0Y38         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    28.736    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         28.736    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                 17.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.672ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_40mhz  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_40mhz rise@0.000ns - s_clk_40mhz rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.164ns (7.557%)  route 2.006ns (92.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.568     1.832    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X12Y81         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDPE (Prop_fdpe_C_Q)         0.164     1.996 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1041, routed)        2.006     4.002    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y38         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_40mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_40mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_40mhz_BUFG_inst/O
                         net (fo=1797, routed)        0.889     2.432    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y38         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.920    
    RAMB18_X0Y38         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.331    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           4.002    
  -------------------------------------------------------------------
                         slack                                  2.672    





