library ieee;
use ieee.std_logic_1164.all;

entity nandgate is
	port(inport0 : in std_logic;
		  inport1 : in std_logic;
		  outport : out std_logic);
end nandgate

architecture structural of nandgate is:
	signal andout : std_logic;
begin
	andgate : entity work.and2gate(Behavioral)
				 port map(inport0 => inport0,
							 inport1 => inport1,
							 outport => andout);
	notgate : entity work.notgate(Behavioral)
				 port map(andout => inport,
							 outport => outport);
end structural;