;redcode
;assert 1
	SPL 0, #-792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 0, -0
	ADD <0, @2
	SLT 920, @12
	SPL 0, <-790
	SPL @300, 90
	ADD -0, 107
	SLT <0, @2
	SUB 900, 90
	SUB #0, -79
	SUB @127, 106
	SLT 10, 32
	SPL 0
	SUB #0, -40
	ADD 14, 32
	MOV -7, <-20
	MOV -7, <-20
	CMP @-127, 100
	MOV -7, <-20
	MOV -7, <-20
	SUB #0, -79
	MOV -7, <-20
	SUB #0, -40
	ADD #-790, 9
	SPL 100, 320
	SUB @127, -766
	DJN -1, @-20
	SUB -0, 107
	MOV -7, <-20
	SUB #0, -79
	SUB #0, -79
	SUB #0, -79
	SUB #0, -79
	SPL 0, <-790
	SUB #0, -0
	SUB 900, 90
	SUB #0, -79
	SUB #0, -79
	CMP -207, <-120
	ADD <4, @2
	SUB #0, -79
	CMP -207, <-120
	SPL 0, #-792
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
