{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 24 11:05:42 2018 " "Info: Processing started: Tue Apr 24 11:05:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vgamod -c vgamod --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vgamod -c vgamod --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "fl:inst\|altpll:altpll_component\|_clk0 memory rom:inst1\|altsyncram:altsyncram_component\|altsyncram_3h71:auto_generated\|ram_block1a25~porta_address_reg11 register vgamod:inst9\|g 27.673 ns " "Info: Slack time is 27.673 ns for clock \"fl:inst\|altpll:altpll_component\|_clk0\" between source memory \"rom:inst1\|altsyncram:altsyncram_component\|altsyncram_3h71:auto_generated\|ram_block1a25~porta_address_reg11\" and destination register \"vgamod:inst9\|g\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "81.12 MHz 12.327 ns " "Info: Fmax is 81.12 MHz (period= 12.327 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.733 ns + Largest memory register " "Info: + Largest memory to register requirement is 39.733 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.216 ns " "Info: + Latch edge is 37.216 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination fl:inst\|altpll:altpll_component\|_clk0 40.000 ns -2.784 ns  50 " "Info: Clock period of Destination clock \"fl:inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.784 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.784 ns " "Info: - Launch edge is -2.784 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source fl:inst\|altpll:altpll_component\|_clk0 40.000 ns -2.784 ns  50 " "Info: Clock period of Source clock \"fl:inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.784 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.047 ns + Largest " "Info: + Largest clock skew is -0.047 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fl:inst\|altpll:altpll_component\|_clk0 destination 3.259 ns + Shortest register " "Info: + Shortest clock path from clock \"fl:inst\|altpll:altpll_component\|_clk0\" to destination register is 3.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fl:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'fl:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fl:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.000 ns) 1.382 ns fl:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 604 " "Info: 2: + IC(1.382 ns) + CELL(0.000 ns) = 1.382 ns; Loc. = CLKCTRL_G3; Fanout = 604; COMB Node = 'fl:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { fl:inst|altpll:altpll_component|_clk0 fl:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.666 ns) 3.259 ns vgamod:inst9\|g 3 REG LCFF_X27_Y18_N3 1 " "Info: 3: + IC(1.211 ns) + CELL(0.666 ns) = 3.259 ns; Loc. = LCFF_X27_Y18_N3; Fanout = 1; REG Node = 'vgamod:inst9\|g'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { fl:inst|altpll:altpll_component|_clk0~clkctrl vgamod:inst9|g } "NODE_NAME" } } { "vgamod.v" "" { Text "E:/vga22/vgamod.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 20.44 % ) " "Info: Total cell delay = 0.666 ns ( 20.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.593 ns ( 79.56 % ) " "Info: Total interconnect delay = 2.593 ns ( 79.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.259 ns" { fl:inst|altpll:altpll_component|_clk0 fl:inst|altpll:altpll_component|_clk0~clkctrl vgamod:inst9|g } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.259 ns" { fl:inst|altpll:altpll_component|_clk0 {} fl:inst|altpll:altpll_component|_clk0~clkctrl {} vgamod:inst9|g {} } { 0.000ns 1.382ns 1.211ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fl:inst\|altpll:altpll_component\|_clk0 source 3.306 ns - Longest memory " "Info: - Longest clock path from clock \"fl:inst\|altpll:altpll_component\|_clk0\" to source memory is 3.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fl:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'fl:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fl:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.000 ns) 1.382 ns fl:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 604 " "Info: 2: + IC(1.382 ns) + CELL(0.000 ns) = 1.382 ns; Loc. = CLKCTRL_G3; Fanout = 604; COMB Node = 'fl:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { fl:inst|altpll:altpll_component|_clk0 fl:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.835 ns) 3.306 ns rom:inst1\|altsyncram:altsyncram_component\|altsyncram_3h71:auto_generated\|ram_block1a25~porta_address_reg11 3 MEM M4K_X52_Y26 1 " "Info: 3: + IC(1.089 ns) + CELL(0.835 ns) = 3.306 ns; Loc. = M4K_X52_Y26; Fanout = 1; MEM Node = 'rom:inst1\|altsyncram:altsyncram_component\|altsyncram_3h71:auto_generated\|ram_block1a25~porta_address_reg11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { fl:inst|altpll:altpll_component|_clk0~clkctrl rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|ram_block1a25~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_3h71.tdf" "" { Text "E:/vga22/db/altsyncram_3h71.tdf" 516 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.835 ns ( 25.26 % ) " "Info: Total cell delay = 0.835 ns ( 25.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.471 ns ( 74.74 % ) " "Info: Total interconnect delay = 2.471 ns ( 74.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.306 ns" { fl:inst|altpll:altpll_component|_clk0 fl:inst|altpll:altpll_component|_clk0~clkctrl rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|ram_block1a25~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.306 ns" { fl:inst|altpll:altpll_component|_clk0 {} fl:inst|altpll:altpll_component|_clk0~clkctrl {} rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|ram_block1a25~porta_address_reg11 {} } { 0.000ns 1.382ns 1.089ns } { 0.000ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.259 ns" { fl:inst|altpll:altpll_component|_clk0 fl:inst|altpll:altpll_component|_clk0~clkctrl vgamod:inst9|g } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.259 ns" { fl:inst|altpll:altpll_component|_clk0 {} fl:inst|altpll:altpll_component|_clk0~clkctrl {} vgamod:inst9|g {} } { 0.000ns 1.382ns 1.211ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.306 ns" { fl:inst|altpll:altpll_component|_clk0 fl:inst|altpll:altpll_component|_clk0~clkctrl rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|ram_block1a25~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.306 ns" { fl:inst|altpll:altpll_component|_clk0 {} fl:inst|altpll:altpll_component|_clk0~clkctrl {} rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|ram_block1a25~porta_address_reg11 {} } { 0.000ns 1.382ns 1.089ns } { 0.000ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_3h71.tdf" "" { Text "E:/vga22/db/altsyncram_3h71.tdf" 516 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "vgamod.v" "" { Text "E:/vga22/vgamod.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.259 ns" { fl:inst|altpll:altpll_component|_clk0 fl:inst|altpll:altpll_component|_clk0~clkctrl vgamod:inst9|g } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.259 ns" { fl:inst|altpll:altpll_component|_clk0 {} fl:inst|altpll:altpll_component|_clk0~clkctrl {} vgamod:inst9|g {} } { 0.000ns 1.382ns 1.211ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.306 ns" { fl:inst|altpll:altpll_component|_clk0 fl:inst|altpll:altpll_component|_clk0~clkctrl rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|ram_block1a25~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.306 ns" { fl:inst|altpll:altpll_component|_clk0 {} fl:inst|altpll:altpll_component|_clk0~clkctrl {} rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|ram_block1a25~porta_address_reg11 {} } { 0.000ns 1.382ns 1.089ns } { 0.000ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.060 ns - Longest memory register " "Info: - Longest memory to register delay is 12.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rom:inst1\|altsyncram:altsyncram_component\|altsyncram_3h71:auto_generated\|ram_block1a25~porta_address_reg11 1 MEM M4K_X52_Y26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y26; Fanout = 1; MEM Node = 'rom:inst1\|altsyncram:altsyncram_component\|altsyncram_3h71:auto_generated\|ram_block1a25~porta_address_reg11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|ram_block1a25~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_3h71.tdf" "" { Text "E:/vga22/db/altsyncram_3h71.tdf" 516 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns rom:inst1\|altsyncram:altsyncram_component\|altsyncram_3h71:auto_generated\|ram_block1a25 2 MEM M4K_X52_Y26 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X52_Y26; Fanout = 1; MEM Node = 'rom:inst1\|altsyncram:altsyncram_component\|altsyncram_3h71:auto_generated\|ram_block1a25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|ram_block1a25~porta_address_reg11 rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|ram_block1a25 } "NODE_NAME" } } { "db/altsyncram_3h71.tdf" "" { Text "E:/vga22/db/altsyncram_3h71.tdf" 516 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.324 ns) + CELL(0.651 ns) 8.736 ns vgamod:inst9\|g~3 3 COMB LCCOMB_X27_Y17_N30 1 " "Info: 3: + IC(4.324 ns) + CELL(0.651 ns) = 8.736 ns; Loc. = LCCOMB_X27_Y17_N30; Fanout = 1; COMB Node = 'vgamod:inst9\|g~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.975 ns" { rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|ram_block1a25 vgamod:inst9|g~3 } "NODE_NAME" } } { "vgamod.v" "" { Text "E:/vga22/vgamod.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.624 ns) 9.738 ns vgamod:inst9\|g~6 4 COMB LCCOMB_X27_Y17_N0 1 " "Info: 4: + IC(0.378 ns) + CELL(0.624 ns) = 9.738 ns; Loc. = LCCOMB_X27_Y17_N0; Fanout = 1; COMB Node = 'vgamod:inst9\|g~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { vgamod:inst9|g~3 vgamod:inst9|g~6 } "NODE_NAME" } } { "vgamod.v" "" { Text "E:/vga22/vgamod.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.650 ns) 11.952 ns vgamod:inst9\|g~7 5 COMB LCCOMB_X27_Y18_N2 1 " "Info: 5: + IC(1.564 ns) + CELL(0.650 ns) = 11.952 ns; Loc. = LCCOMB_X27_Y18_N2; Fanout = 1; COMB Node = 'vgamod:inst9\|g~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.214 ns" { vgamod:inst9|g~6 vgamod:inst9|g~7 } "NODE_NAME" } } { "vgamod.v" "" { Text "E:/vga22/vgamod.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.060 ns vgamod:inst9\|g 6 REG LCFF_X27_Y18_N3 1 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 12.060 ns; Loc. = LCFF_X27_Y18_N3; Fanout = 1; REG Node = 'vgamod:inst9\|g'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { vgamod:inst9|g~7 vgamod:inst9|g } "NODE_NAME" } } { "vgamod.v" "" { Text "E:/vga22/vgamod.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.794 ns ( 48.04 % ) " "Info: Total cell delay = 5.794 ns ( 48.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.266 ns ( 51.96 % ) " "Info: Total interconnect delay = 6.266 ns ( 51.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.060 ns" { rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|ram_block1a25~porta_address_reg11 rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|ram_block1a25 vgamod:inst9|g~3 vgamod:inst9|g~6 vgamod:inst9|g~7 vgamod:inst9|g } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.060 ns" { rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|ram_block1a25~porta_address_reg11 {} rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|ram_block1a25 {} vgamod:inst9|g~3 {} vgamod:inst9|g~6 {} vgamod:inst9|g~7 {} vgamod:inst9|g {} } { 0.000ns 0.000ns 4.324ns 0.378ns 1.564ns 0.000ns } { 0.000ns 3.761ns 0.651ns 0.624ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.259 ns" { fl:inst|altpll:altpll_component|_clk0 fl:inst|altpll:altpll_component|_clk0~clkctrl vgamod:inst9|g } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.259 ns" { fl:inst|altpll:altpll_component|_clk0 {} fl:inst|altpll:altpll_component|_clk0~clkctrl {} vgamod:inst9|g {} } { 0.000ns 1.382ns 1.211ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.306 ns" { fl:inst|altpll:altpll_component|_clk0 fl:inst|altpll:altpll_component|_clk0~clkctrl rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|ram_block1a25~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.306 ns" { fl:inst|altpll:altpll_component|_clk0 {} fl:inst|altpll:altpll_component|_clk0~clkctrl {} rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|ram_block1a25~porta_address_reg11 {} } { 0.000ns 1.382ns 1.089ns } { 0.000ns 0.000ns 0.835ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.060 ns" { rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|ram_block1a25~porta_address_reg11 rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|ram_block1a25 vgamod:inst9|g~3 vgamod:inst9|g~6 vgamod:inst9|g~7 vgamod:inst9|g } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.060 ns" { rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|ram_block1a25~porta_address_reg11 {} rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|ram_block1a25 {} vgamod:inst9|g~3 {} vgamod:inst9|g~6 {} vgamod:inst9|g~7 {} vgamod:inst9|g {} } { 0.000ns 0.000ns 4.324ns 0.378ns 1.564ns 0.000ns } { 0.000ns 3.761ns 0.651ns 0.624ns 0.650ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "fl:inst\|altpll:altpll_component\|_clk0 register rom:inst1\|altsyncram:altsyncram_component\|altsyncram_3h71:auto_generated\|address_reg_a\[3\] register vgamod:inst9\|r 773 ps " "Info: Minimum slack time is 773 ps for clock \"fl:inst\|altpll:altpll_component\|_clk0\" between source register \"rom:inst1\|altsyncram:altsyncram_component\|altsyncram_3h71:auto_generated\|address_reg_a\[3\]\" and destination register \"vgamod:inst9\|r\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.775 ns + Shortest register register " "Info: + Shortest register to register delay is 0.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rom:inst1\|altsyncram:altsyncram_component\|altsyncram_3h71:auto_generated\|address_reg_a\[3\] 1 REG LCFF_X27_Y18_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y18_N29; Fanout = 4; REG Node = 'rom:inst1\|altsyncram:altsyncram_component\|altsyncram_3h71:auto_generated\|address_reg_a\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|address_reg_a[3] } "NODE_NAME" } } { "db/altsyncram_3h71.tdf" "" { Text "E:/vga22/db/altsyncram_3h71.tdf" 38 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.206 ns) 0.667 ns vgamod:inst9\|r~9 2 COMB LCCOMB_X27_Y18_N24 1 " "Info: 2: + IC(0.461 ns) + CELL(0.206 ns) = 0.667 ns; Loc. = LCCOMB_X27_Y18_N24; Fanout = 1; COMB Node = 'vgamod:inst9\|r~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|address_reg_a[3] vgamod:inst9|r~9 } "NODE_NAME" } } { "vgamod.v" "" { Text "E:/vga22/vgamod.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.775 ns vgamod:inst9\|r 3 REG LCFF_X27_Y18_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.775 ns; Loc. = LCFF_X27_Y18_N25; Fanout = 1; REG Node = 'vgamod:inst9\|r'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { vgamod:inst9|r~9 vgamod:inst9|r } "NODE_NAME" } } { "vgamod.v" "" { Text "E:/vga22/vgamod.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 40.52 % ) " "Info: Total cell delay = 0.314 ns ( 40.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.461 ns ( 59.48 % ) " "Info: Total interconnect delay = 0.461 ns ( 59.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|address_reg_a[3] vgamod:inst9|r~9 vgamod:inst9|r } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.775 ns" { rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|address_reg_a[3] {} vgamod:inst9|r~9 {} vgamod:inst9|r {} } { 0.000ns 0.461ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.784 ns " "Info: + Latch edge is -2.784 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination fl:inst\|altpll:altpll_component\|_clk0 40.000 ns -2.784 ns  50 " "Info: Clock period of Destination clock \"fl:inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.784 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.784 ns " "Info: - Launch edge is -2.784 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source fl:inst\|altpll:altpll_component\|_clk0 40.000 ns -2.784 ns  50 " "Info: Clock period of Source clock \"fl:inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.784 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fl:inst\|altpll:altpll_component\|_clk0 destination 3.259 ns + Longest register " "Info: + Longest clock path from clock \"fl:inst\|altpll:altpll_component\|_clk0\" to destination register is 3.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fl:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'fl:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fl:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.000 ns) 1.382 ns fl:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 604 " "Info: 2: + IC(1.382 ns) + CELL(0.000 ns) = 1.382 ns; Loc. = CLKCTRL_G3; Fanout = 604; COMB Node = 'fl:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { fl:inst|altpll:altpll_component|_clk0 fl:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.666 ns) 3.259 ns vgamod:inst9\|r 3 REG LCFF_X27_Y18_N25 1 " "Info: 3: + IC(1.211 ns) + CELL(0.666 ns) = 3.259 ns; Loc. = LCFF_X27_Y18_N25; Fanout = 1; REG Node = 'vgamod:inst9\|r'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { fl:inst|altpll:altpll_component|_clk0~clkctrl vgamod:inst9|r } "NODE_NAME" } } { "vgamod.v" "" { Text "E:/vga22/vgamod.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 20.44 % ) " "Info: Total cell delay = 0.666 ns ( 20.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.593 ns ( 79.56 % ) " "Info: Total interconnect delay = 2.593 ns ( 79.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.259 ns" { fl:inst|altpll:altpll_component|_clk0 fl:inst|altpll:altpll_component|_clk0~clkctrl vgamod:inst9|r } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.259 ns" { fl:inst|altpll:altpll_component|_clk0 {} fl:inst|altpll:altpll_component|_clk0~clkctrl {} vgamod:inst9|r {} } { 0.000ns 1.382ns 1.211ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fl:inst\|altpll:altpll_component\|_clk0 source 3.259 ns - Shortest register " "Info: - Shortest clock path from clock \"fl:inst\|altpll:altpll_component\|_clk0\" to source register is 3.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fl:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'fl:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fl:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.000 ns) 1.382 ns fl:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 604 " "Info: 2: + IC(1.382 ns) + CELL(0.000 ns) = 1.382 ns; Loc. = CLKCTRL_G3; Fanout = 604; COMB Node = 'fl:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { fl:inst|altpll:altpll_component|_clk0 fl:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.666 ns) 3.259 ns rom:inst1\|altsyncram:altsyncram_component\|altsyncram_3h71:auto_generated\|address_reg_a\[3\] 3 REG LCFF_X27_Y18_N29 4 " "Info: 3: + IC(1.211 ns) + CELL(0.666 ns) = 3.259 ns; Loc. = LCFF_X27_Y18_N29; Fanout = 4; REG Node = 'rom:inst1\|altsyncram:altsyncram_component\|altsyncram_3h71:auto_generated\|address_reg_a\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { fl:inst|altpll:altpll_component|_clk0~clkctrl rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|address_reg_a[3] } "NODE_NAME" } } { "db/altsyncram_3h71.tdf" "" { Text "E:/vga22/db/altsyncram_3h71.tdf" 38 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 20.44 % ) " "Info: Total cell delay = 0.666 ns ( 20.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.593 ns ( 79.56 % ) " "Info: Total interconnect delay = 2.593 ns ( 79.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.259 ns" { fl:inst|altpll:altpll_component|_clk0 fl:inst|altpll:altpll_component|_clk0~clkctrl rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|address_reg_a[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.259 ns" { fl:inst|altpll:altpll_component|_clk0 {} fl:inst|altpll:altpll_component|_clk0~clkctrl {} rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|address_reg_a[3] {} } { 0.000ns 1.382ns 1.211ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.259 ns" { fl:inst|altpll:altpll_component|_clk0 fl:inst|altpll:altpll_component|_clk0~clkctrl vgamod:inst9|r } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.259 ns" { fl:inst|altpll:altpll_component|_clk0 {} fl:inst|altpll:altpll_component|_clk0~clkctrl {} vgamod:inst9|r {} } { 0.000ns 1.382ns 1.211ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.259 ns" { fl:inst|altpll:altpll_component|_clk0 fl:inst|altpll:altpll_component|_clk0~clkctrl rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|address_reg_a[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.259 ns" { fl:inst|altpll:altpll_component|_clk0 {} fl:inst|altpll:altpll_component|_clk0~clkctrl {} rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|address_reg_a[3] {} } { 0.000ns 1.382ns 1.211ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "db/altsyncram_3h71.tdf" "" { Text "E:/vga22/db/altsyncram_3h71.tdf" 38 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "vgamod.v" "" { Text "E:/vga22/vgamod.v" 4 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.259 ns" { fl:inst|altpll:altpll_component|_clk0 fl:inst|altpll:altpll_component|_clk0~clkctrl vgamod:inst9|r } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.259 ns" { fl:inst|altpll:altpll_component|_clk0 {} fl:inst|altpll:altpll_component|_clk0~clkctrl {} vgamod:inst9|r {} } { 0.000ns 1.382ns 1.211ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.259 ns" { fl:inst|altpll:altpll_component|_clk0 fl:inst|altpll:altpll_component|_clk0~clkctrl rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|address_reg_a[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.259 ns" { fl:inst|altpll:altpll_component|_clk0 {} fl:inst|altpll:altpll_component|_clk0~clkctrl {} rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|address_reg_a[3] {} } { 0.000ns 1.382ns 1.211ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|address_reg_a[3] vgamod:inst9|r~9 vgamod:inst9|r } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.775 ns" { rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|address_reg_a[3] {} vgamod:inst9|r~9 {} vgamod:inst9|r {} } { 0.000ns 0.461ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.259 ns" { fl:inst|altpll:altpll_component|_clk0 fl:inst|altpll:altpll_component|_clk0~clkctrl vgamod:inst9|r } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.259 ns" { fl:inst|altpll:altpll_component|_clk0 {} fl:inst|altpll:altpll_component|_clk0~clkctrl {} vgamod:inst9|r {} } { 0.000ns 1.382ns 1.211ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.259 ns" { fl:inst|altpll:altpll_component|_clk0 fl:inst|altpll:altpll_component|_clk0~clkctrl rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|address_reg_a[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.259 ns" { fl:inst|altpll:altpll_component|_clk0 {} fl:inst|altpll:altpll_component|_clk0~clkctrl {} rom:inst1|altsyncram:altsyncram_component|altsyncram_3h71:auto_generated|address_reg_a[3] {} } { 0.000ns 1.382ns 1.211ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk vs vgamod:inst9\|vcnt\[7\] 11.109 ns register " "Info: tco from clock \"clk\" to destination pin \"vs\" through register \"vgamod:inst9\|vcnt\[7\]\" is 11.109 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk fl:inst\|altpll:altpll_component\|_clk0 -2.784 ns + " "Info: + Offset between input clock \"clk\" and output clock \"fl:inst\|altpll:altpll_component\|_clk0\" is -2.784 ns" {  } { { "vgaaaa.bdf" "" { Schematic "E:/vga22/vgaaaa.bdf" { { 216 8 176 232 "clk" "" } } } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fl:inst\|altpll:altpll_component\|_clk0 source 3.258 ns + Longest register " "Info: + Longest clock path from clock \"fl:inst\|altpll:altpll_component\|_clk0\" to source register is 3.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fl:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'fl:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fl:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.000 ns) 1.382 ns fl:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 604 " "Info: 2: + IC(1.382 ns) + CELL(0.000 ns) = 1.382 ns; Loc. = CLKCTRL_G3; Fanout = 604; COMB Node = 'fl:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { fl:inst|altpll:altpll_component|_clk0 fl:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.666 ns) 3.258 ns vgamod:inst9\|vcnt\[7\] 3 REG LCFF_X27_Y17_N21 20 " "Info: 3: + IC(1.210 ns) + CELL(0.666 ns) = 3.258 ns; Loc. = LCFF_X27_Y17_N21; Fanout = 20; REG Node = 'vgamod:inst9\|vcnt\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { fl:inst|altpll:altpll_component|_clk0~clkctrl vgamod:inst9|vcnt[7] } "NODE_NAME" } } { "vgamod.v" "" { Text "E:/vga22/vgamod.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 20.44 % ) " "Info: Total cell delay = 0.666 ns ( 20.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.592 ns ( 79.56 % ) " "Info: Total interconnect delay = 2.592 ns ( 79.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.258 ns" { fl:inst|altpll:altpll_component|_clk0 fl:inst|altpll:altpll_component|_clk0~clkctrl vgamod:inst9|vcnt[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.258 ns" { fl:inst|altpll:altpll_component|_clk0 {} fl:inst|altpll:altpll_component|_clk0~clkctrl {} vgamod:inst9|vcnt[7] {} } { 0.000ns 1.382ns 1.210ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "vgamod.v" "" { Text "E:/vga22/vgamod.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.331 ns + Longest register pin " "Info: + Longest register to pin delay is 10.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vgamod:inst9\|vcnt\[7\] 1 REG LCFF_X27_Y17_N21 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y17_N21; Fanout = 20; REG Node = 'vgamod:inst9\|vcnt\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vgamod:inst9|vcnt[7] } "NODE_NAME" } } { "vgamod.v" "" { Text "E:/vga22/vgamod.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.614 ns) 1.941 ns vgamod:inst9\|LessThan5~0 2 COMB LCCOMB_X25_Y17_N24 3 " "Info: 2: + IC(1.327 ns) + CELL(0.614 ns) = 1.941 ns; Loc. = LCCOMB_X25_Y17_N24; Fanout = 3; COMB Node = 'vgamod:inst9\|LessThan5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.941 ns" { vgamod:inst9|vcnt[7] vgamod:inst9|LessThan5~0 } "NODE_NAME" } } { "vgamod.v" "" { Text "E:/vga22/vgamod.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.910 ns) + CELL(0.615 ns) 4.466 ns vgamod:inst9\|always3~1 3 COMB LCCOMB_X28_Y17_N8 1 " "Info: 3: + IC(1.910 ns) + CELL(0.615 ns) = 4.466 ns; Loc. = LCCOMB_X28_Y17_N8; Fanout = 1; COMB Node = 'vgamod:inst9\|always3~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { vgamod:inst9|LessThan5~0 vgamod:inst9|always3~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.609 ns) + CELL(3.256 ns) 10.331 ns vs 4 PIN PIN_J11 0 " "Info: 4: + IC(2.609 ns) + CELL(3.256 ns) = 10.331 ns; Loc. = PIN_J11; Fanout = 0; PIN Node = 'vs'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.865 ns" { vgamod:inst9|always3~1 vs } "NODE_NAME" } } { "vgaaaa.bdf" "" { Schematic "E:/vga22/vgaaaa.bdf" { { 176 784 960 192 "vs" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.485 ns ( 43.41 % ) " "Info: Total cell delay = 4.485 ns ( 43.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.846 ns ( 56.59 % ) " "Info: Total interconnect delay = 5.846 ns ( 56.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.331 ns" { vgamod:inst9|vcnt[7] vgamod:inst9|LessThan5~0 vgamod:inst9|always3~1 vs } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.331 ns" { vgamod:inst9|vcnt[7] {} vgamod:inst9|LessThan5~0 {} vgamod:inst9|always3~1 {} vs {} } { 0.000ns 1.327ns 1.910ns 2.609ns } { 0.000ns 0.614ns 0.615ns 3.256ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.258 ns" { fl:inst|altpll:altpll_component|_clk0 fl:inst|altpll:altpll_component|_clk0~clkctrl vgamod:inst9|vcnt[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.258 ns" { fl:inst|altpll:altpll_component|_clk0 {} fl:inst|altpll:altpll_component|_clk0~clkctrl {} vgamod:inst9|vcnt[7] {} } { 0.000ns 1.382ns 1.210ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.331 ns" { vgamod:inst9|vcnt[7] vgamod:inst9|LessThan5~0 vgamod:inst9|always3~1 vs } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.331 ns" { vgamod:inst9|vcnt[7] {} vgamod:inst9|LessThan5~0 {} vgamod:inst9|always3~1 {} vs {} } { 0.000ns 1.327ns 1.910ns 2.609ns } { 0.000ns 0.614ns 0.615ns 3.256ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "137 " "Info: Peak virtual memory: 137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 24 11:05:43 2018 " "Info: Processing ended: Tue Apr 24 11:05:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
