{"url": "https://api.github.com/repos/tensorflow/tensorflow/issues/comments/302335270", "html_url": "https://github.com/tensorflow/tensorflow/issues/22#issuecomment-302335270", "issue_url": "https://api.github.com/repos/tensorflow/tensorflow/issues/22", "id": 302335270, "node_id": "MDEyOklzc3VlQ29tbWVudDMwMjMzNTI3MA==", "user": {"login": "cathalgarvey", "id": 1167837, "node_id": "MDQ6VXNlcjExNjc4Mzc=", "avatar_url": "https://avatars3.githubusercontent.com/u/1167837?v=4", "gravatar_id": "", "url": "https://api.github.com/users/cathalgarvey", "html_url": "https://github.com/cathalgarvey", "followers_url": "https://api.github.com/users/cathalgarvey/followers", "following_url": "https://api.github.com/users/cathalgarvey/following{/other_user}", "gists_url": "https://api.github.com/users/cathalgarvey/gists{/gist_id}", "starred_url": "https://api.github.com/users/cathalgarvey/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/cathalgarvey/subscriptions", "organizations_url": "https://api.github.com/users/cathalgarvey/orgs", "repos_url": "https://api.github.com/users/cathalgarvey/repos", "events_url": "https://api.github.com/users/cathalgarvey/events{/privacy}", "received_events_url": "https://api.github.com/users/cathalgarvey/received_events", "type": "User", "site_admin": false}, "created_at": "2017-05-18T08:21:20Z", "updated_at": "2017-05-18T08:21:20Z", "author_association": "NONE", "body_html": "<p><a class=\"user-mention\" data-hovercard-type=\"user\" data-hovercard-url=\"/hovercards?user_id=1821746\" data-octo-click=\"hovercard-link-click\" data-octo-dimensions=\"link_type:self\" href=\"https://github.com/keryell\">@keryell</a> I think the discussion on HIP is valid, if there's a HIP port for Tensorflow in the works. After all, the official Tensorflow-on-CL solution is to use a proprietary SYCL framework with sharply limited platform and kernel support, so it's not really any better than the \"vendor-specific\" HIP solutions that offer a new way out of CUDA.</p>\n<p>HIP may be mostly AMD's doing right now, but AFAIK it's an open standard? Perhaps I'm mistaken. If it is though, and if AMD can deliver a tensorflow-on-HIP port, it would immediately be more open than the official tensorflow-on-SYCL one.</p>", "body_text": "@keryell I think the discussion on HIP is valid, if there's a HIP port for Tensorflow in the works. After all, the official Tensorflow-on-CL solution is to use a proprietary SYCL framework with sharply limited platform and kernel support, so it's not really any better than the \"vendor-specific\" HIP solutions that offer a new way out of CUDA.\nHIP may be mostly AMD's doing right now, but AFAIK it's an open standard? Perhaps I'm mistaken. If it is though, and if AMD can deliver a tensorflow-on-HIP port, it would immediately be more open than the official tensorflow-on-SYCL one.", "body": "@keryell I think the discussion on HIP is valid, if there's a HIP port for Tensorflow in the works. After all, the official Tensorflow-on-CL solution is to use a proprietary SYCL framework with sharply limited platform and kernel support, so it's not really any better than the \"vendor-specific\" HIP solutions that offer a new way out of CUDA.\r\n\r\nHIP may be mostly AMD's doing right now, but AFAIK it's an open standard? Perhaps I'm mistaken. If it is though, and if AMD can deliver a tensorflow-on-HIP port, it would immediately be more open than the official tensorflow-on-SYCL one."}