THEORY BalanceX IS
  MEMORY,32,10,0,22,0,0,0;
  AssertionLemmas,6,0,0,6,0,0,0;
  Initialisation,2,0,0,2,0,0,0;
  updateMem,4,0,0,4,0,0,0;
  updateAddressMem,4,2,0,2,0,0,0;
  updateStack,6,4,0,2,0,0,0;
  updateAddressStack,6,2,0,4,0,0,0;
  pop,4,2,0,2,0,0,0
END
&
THEORY ProofState IS
  Proved(0);
  Proved(Util);
  Proved(Util);
  Proved(0);
  Proved(Util);
  Proved(Util);
  Proved(0);
  Proved(0);
  Proved(0);
  Proved(0);
  Proved(Util);
  Proved(Util);
  Proved(0);
  Proved(0);
  Proved(Util);
  Proved(Util);
  Proved(Util);
  Proved(Util);
  Proved(0);
  Proved(0);
  Proved(0);
  Proved(0);
  Proved(0);
  Proved(0);
  Proved(0);
  Proved(0);
  Proved(0);
  Proved(0);
  Proved(0);
  Proved(0);
  Proved(0);
  Proved(0)
END
&
THEORY MethodList IS
  pr;
  ss & pp(rt.0);
  dd & mp & ae(dec_BV16(sp),aa) & ah(dec_BV16(sp): BV16) & eh(dec_BV16,_h,Goal) & ss & pr & pr;
  pr;
  dd & ah(not(stack = mem)) & pp(rt.0);
  dd & ah(stack <: mem) & pp(rt.0);
  pr;
  pr;
  pr;
  pr;
  dd & ah(not(stack = mem)) & pp(rt.0);
  dd & ah(stack <: mem) & pp(rt.0);
  pr;
  pr;
  ss & ss & eh(dom(mem),_h,Goal) & ss & pr;
  ss & pr;
  dd & ah(not(address|->value: stack) & not(stack = mem)) & pr & pr & pp(rt.0);
  ss & pr;
  pr;
  pr;
  pr;
  pr;
  pr;
  pr;
  pr;
  pr;
  pr;
  pr;
  pr;
  pr;
  pr;
  pr
END
&
THEORY PassList IS
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?;
  Force(0),?
END
&
THEORY ManForms 
END
&
THEORY Version IS
  POVersion(V3.8.3)(CLT == "V3.7.6")(genOPO == KO, genDivergencePO == KO, local_op == OK);
  PRVersion("V3.3.3.p39")(CLT == "V3.7.6")
END
