module Program_Counter
(
	input clk,
	input reset,
	input [63:0] PC_In,
	output reg [63:0] PC_Out
	
);
always @(posedge or reset)
begin
if (reset)
	begin
		PC_Out=0;
	end
	PC_Out=PC_In;
end
endmodule