# Reading pref.tcl
# do Arithmetic_Logic_Unit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/gonza/Desktop/lab2\ taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1 {C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/BinTo7Seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:32 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1" C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/BinTo7Seg.sv 
# -- Compiling module BinTo7Seg
# 
# Top level modules:
# 	BinTo7Seg
# End time: 18:02:32 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gonza/Desktop/lab2\ taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1 {C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:32 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1" C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:02:33 on Sep 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gonza/Desktop/lab2\ taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1 {C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/nbit_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:33 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1" C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/nbit_adder.sv 
# -- Compiling module nbit_adder
# 
# Top level modules:
# 	nbit_adder
# End time: 18:02:33 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gonza/Desktop/lab2\ taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1 {C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/nbit_substractor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:33 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1" C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/nbit_substractor.sv 
# -- Compiling module nbit_subtractor
# 
# Top level modules:
# 	nbit_subtractor
# End time: 18:02:33 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gonza/Desktop/lab2\ taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1 {C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/1bit_subtractor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:33 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1" C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/1bit_subtractor.sv 
# -- Compiling module bit_subtractor
# 
# Top level modules:
# 	bit_subtractor
# End time: 18:02:33 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gonza/Desktop/lab2\ taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1 {C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/full_adder_1bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:33 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1" C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/full_adder_1bit.sv 
# -- Compiling module full_adder_1bit
# 
# Top level modules:
# 	full_adder_1bit
# End time: 18:02:33 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gonza/Desktop/lab2\ taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1 {C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/1bit_multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:33 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1" C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/1bit_multiplier.sv 
# -- Compiling module bit_multiplier
# 
# Top level modules:
# 	bit_multiplier
# End time: 18:02:33 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gonza/Desktop/lab2\ taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1 {C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/nbit_multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:33 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1" C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/nbit_multiplier.sv 
# -- Compiling module nbit_multiplier
# 
# Top level modules:
# 	nbit_multiplier
# End time: 18:02:33 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/gonza/Desktop/lab2\ taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1 {C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/ALU_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:33 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1" C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/ALU_tb.sv 
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 18:02:33 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ALU_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ALU_tb 
# Start time: 18:02:34 on Sep 07,2025
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.nbit_adder
# Loading work.nbit_subtractor
# Loading work.nbit_multiplier
# Loading work.BinTo7Seg
# Loading work.full_adder_1bit
# Loading work.bit_subtractor
# Loading work.bit_multiplier
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ---------------SUMA---------------
# Tiempo	OP	Num1	Num2	Result	Z N V C
# 10000	0000	 3	 2	 5	0 0 0 0
# 5
# 20000	0000	12	 4	 0	1 0 0 1
# 0
# ---------------RESTA---------------
# Tiempo	OP	Num1	Num2	Result	Z N V C
# 30000	0001	 7	 3	 4	0 0 0 0
# 4
# 40000	0001	 2	 4	14	0 1 0 1
# E
# ---------------AND---------------
# Tiempo	OP	Num1	Num2	Result	Z N V C
# 50000	0010	15	14	14	0 0 0 0
# E
# 60000	0010	10	 5	 0	1 0 0 0
# 0
# ---------------OR---------------
# Tiempo	OP	Num1	Num2	Result	Z N V C
# 70000	0011	15	 0	15	0 0 0 0
# F
# 80000	0011	 1	 2	 3	0 0 0 0
# 3
# ---------------XOR---------------
# Tiempo	OP	Num1	Num2	Result	Z N V C
# 90000	0100	12	 3	15	0 0 0 0
# F
# 100000	0100	10	10	 0	1 0 0 0
# 0
# ---------------SHIFT LEFT---------------
# Tiempo	OP	Num1	Num2	Result	Z N V C
# 110000	0101	 1	 2	 4	0 0 0 0
# 4
# 120000	0101	 8	 1	 0	1 0 0 1
# 0
# ---------------SHIFT RIGHT---------------
# Tiempo	OP	Num1	Num2	Result	Z N V C
# 130000	0110	 8	 2	 2	0 0 0 0
# 2
# 140000	0110	10	 1	 5	0 0 0 0
# 5
# Error: bandera C incorrecta: Esperado 1, obtenido 0
# ---------------MULTIPLICACION---------------
# Tiempo	OP	Num1	Num2	Result	Z N V C
# 150000	0111	15	15	 1	0 0 0 1
# 1
# 160000	0111	 6	 2	12	0 0 0 0
# C
# ---------------DIVISION---------------
# Tiempo	OP	Num1	Num2	Result	Z N V C
# 170000	1000	 6	 2	 3	0 0 0 0
# 3
# 180000	1000	 8	 3	 2	0 0 0 1
# 2
# ---------------MODULO---------------
# Tiempo	OP	Num1	Num2	Result	Z N V C
# 190000	1001	 9	 3	 0	1 0 0 0
# 0
# 200000	1001	10	 3	 1	0 0 0 0
# 1
# ** Note: $stop    : C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/ALU_tb.sv(282)
#    Time: 200 ns  Iteration: 0  Instance: /ALU_tb
# Break in Module ALU_tb at C:/Users/gonza/Desktop/lab2 taller/mgonzalez_balpizar_digital_design-_lab2_2025/Pregunta1/ALU_tb.sv line 282
# End time: 18:03:34 on Sep 07,2025, Elapsed time: 0:01:00
# Errors: 0, Warnings: 0
