
H7A3Zi_AzureRTOS_ThreadX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007548  080002b0  080002b0  000102b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  080077f8  080077f8  000177f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007888  08007888  00017888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007890  08007890  00017890  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007894  08007894  00017894  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001cc  24000000  08007898  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002130  240001cc  08007a64  000201cc  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  240022fc  08007a64  000222fc  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000201cc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0003f5e6  00000000  00000000  000201fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00007223  00000000  00000000  0005f7e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001438  00000000  00000000  00066a08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001118  00000000  00000000  00067e40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00034605  00000000  00000000  00068f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002127a  00000000  00000000  0009d55d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00145b1e  00000000  00000000  000be7d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  002042f5  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004974  00000000  00000000  00204348  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	; (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	; (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	240001cc 	.word	0x240001cc
 80002cc:	00000000 	.word	0x00000000
 80002d0:	080077e0 	.word	0x080077e0

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	; (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	; (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	; (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	240001d0 	.word	0x240001d0
 80002ec:	080077e0 	.word	0x080077e0

080002f0 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 80002f0:	b672      	cpsid	i
    STR     r1, [r0]                                @ Setup first unused memory pointer
#endif
@
@    /* Setup Vector Table Offset Register.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 80002f2:	f04f 20e0 	mov.w	r0, #3758153728	; 0xe000e000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 80002f6:	4919      	ldr	r1, [pc, #100]	; (800035c <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        @ Set vector table address
 80002f8:	f8c0 1d08 	str.w	r1, [r0, #3336]	; 0xd08
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 80002fc:	4818      	ldr	r0, [pc, #96]	; (8000360 <__tx_DBGHandler+0x8>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 80002fe:	4917      	ldr	r1, [pc, #92]	; (800035c <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 8000300:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 8000302:	6001      	str	r1, [r0, #0]
@
@    /* Enable the cycle count register.  */
@
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000304:	4817      	ldr	r0, [pc, #92]	; (8000364 <__tx_DBGHandler+0xc>)
    LDR     r1, [r0]                                @ Pickup the current value
 8000306:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              @ Set the CYCCNTENA bit
 8000308:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                @ Enable the cycle count register
 800030c:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 800030e:	f04f 20e0 	mov.w	r0, #3758153728	; 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 8000312:	4915      	ldr	r1, [pc, #84]	; (8000368 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         @ Setup SysTick Reload Value
 8000314:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                @ Build SysTick Control Enable Value
 8000316:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         @ Setup SysTick Control
 800031a:	6101      	str	r1, [r0, #16]
@
@    /* Configure handler priorities.  */
@
    LDR     r1, =0x00000000                         @ Rsrv, UsgF, BusF, MemM
 800031c:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        @ Setup System Handlers 4-7 Priority Registers
 8000320:	f8c0 1d18 	str.w	r1, [r0, #3352]	; 0xd18

    LDR     r1, =0xFF000000                         @ SVCl, Rsrv, Rsrv, Rsrv
 8000324:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
    STR     r1, [r0, #0xD1C]                        @ Setup System Handlers 8-11 Priority Registers
 8000328:	f8c0 1d1c 	str.w	r1, [r0, #3356]	; 0xd1c
                                                    @ Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800032c:	490f      	ldr	r1, [pc, #60]	; (800036c <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        @ Setup System Handlers 12-15 Priority Registers
 800032e:	f8c0 1d20 	str.w	r1, [r0, #3360]	; 0xd20
                                                    @ Note: PnSV must be lowest priority, which is 0xFF
@
@    /* Return to caller.  */
@
    BX      lr
 8000332:	4770      	bx	lr

08000334 <__tx_BadHandler>:
@/* Define shells for each of the unused vectors.  */
@
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 8000334:	f7ff bffe 	b.w	8000334 <__tx_BadHandler>

08000338 <__tx_HardfaultHandler>:
@ /* added to catch the hardfault */

    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000338:	f7ff bffe 	b.w	8000338 <__tx_HardfaultHandler>

0800033c <__tx_SVCallHandler>:
@ /* added to catch the SVC */

    .global  __tx_SVCallHandler
    .thumb_func
__tx_SVCallHandler:
    B       __tx_SVCallHandler
 800033c:	f7ff bffe 	b.w	800033c <__tx_SVCallHandler>

08000340 <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
@ VOID InterruptHandler (VOID)
@ {
    PUSH    {r0, lr}
 8000340:	b501      	push	{r0, lr}
@    /* BL <your C Function>.... */

#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000342:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000346:	4770      	bx	lr

08000348 <SysTick_Handler>:
    .thumb_func
SysTick_Handler:
@ VOID TimerInterruptHandler (VOID)
@ {
@
    PUSH    {r0, lr}
 8000348:	b501      	push	{r0, lr}
#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_enter             @ Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 800034a:	f000 f891 	bl	8000470 <_tx_timer_interrupt>
#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 800034e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000352:	4770      	bx	lr

08000354 <__tx_NMIHandler>:

@ /* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 8000354:	f7ff bffe 	b.w	8000354 <__tx_NMIHandler>

08000358 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000358:	f7ff bffe 	b.w	8000358 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800035c:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000360:	24001d80 	.word	0x24001d80
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000364:	e0001000 	.word	0xe0001000
    LDR     r1, =SYSTICK_CYCLES
 8000368:	0009c3ff 	.word	0x0009c3ff
    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800036c:	40ff0000 	.word	0x40ff0000

08000370 <_tx_thread_schedule>:
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */

    MOV     r0, #0                                  // Build value for TX_FALSE
 8000370:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000374:	4a2a      	ldr	r2, [pc, #168]	; (8000420 <tx_thread_fpu_disable+0x2>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 8000376:	6010      	str	r0, [r2, #0]

    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */

#ifdef __ARM_FP
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 8000378:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 800037c:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 8000380:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 8000384:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */

    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 8000386:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 800038a:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 800038e:	f8c1 0d04 	str.w	r0, [r1, #3332]	; 0xd04
    DSB                                             // Complete all memory accesses
 8000392:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 8000396:	f3bf 8f6f 	isb	sy

0800039a <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 800039a:	e7fe      	b.n	800039a <__tx_wait_here>

0800039c <PendSV_Handler>:
    BL      _tx_execution_thread_exit               // Call the thread exit function
    POP     {r0, lr}                                // Recover LR
    CPSIE   i                                       // Enable interrupts
#endif

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800039c:	4821      	ldr	r0, [pc, #132]	; (8000424 <tx_thread_fpu_disable+0x6>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 800039e:	4a22      	ldr	r2, [pc, #136]	; (8000428 <tx_thread_fpu_disable+0xa>)
    MOV     r3, #0                                  // Build NULL value
 80003a0:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 80003a4:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 80003a6:	b191      	cbz	r1, 80003ce <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 80003a8:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 80003aa:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 80003ae:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80003b2:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 80003b6:	d101      	bne.n	80003bc <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 80003b8:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

080003bc <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80003bc:	4c1b      	ldr	r4, [pc, #108]	; (800042c <tx_thread_fpu_disable+0xe>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 80003be:	f84c ed04 	str.w	lr, [ip, #-4]!

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 80003c2:	6825      	ldr	r5, [r4, #0]
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 80003c4:	f8c1 c008 	str.w	ip, [r1, #8]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 80003c8:	b10d      	cbz	r5, 80003ce <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 80003ca:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 80003cc:	6023      	str	r3, [r4, #0]

080003ce <__tx_ts_new>:

__tx_ts_new:

    /* Now we are looking for a new thread to execute!  */

    CPSID   i                                       // Disable interrupts
 80003ce:	b672      	cpsid	i
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 80003d0:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 80003d2:	b1b1      	cbz	r1, 8000402 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 80003d4:	6001      	str	r1, [r0, #0]
    CPSIE   i                                       // Enable interrupts
 80003d6:	b662      	cpsie	i

080003d8 <__tx_ts_restore>:

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 80003d8:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80003da:	4c14      	ldr	r4, [pc, #80]	; (800042c <tx_thread_fpu_disable+0xe>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 80003dc:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 80003de:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 80003e2:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 80003e4:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                // Recover r0 and r1
#endif

    /* Restore the thread context and PSP.  */

    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 80003e6:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 80003ea:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80003ee:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 80003f2:	d101      	bne.n	80003f8 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 80003f4:	ecbc 8a10 	vldmia	ip!, {s16-s31}

080003f8 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 80003f8:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 80003fc:	f38c 8809 	msr	PSP, ip

    /* Return to thread.  */

    BX      lr                                      // Return to thread!
 8000400:	4770      	bx	lr

08000402 <__tx_ts_wait>:
    /* The following is the idle wait processing... in this case, no threads are ready for execution and the
       system will simply be idle until an interrupt occurs that makes a thread ready. Note that interrupts
       are disabled to allow use of WFI for waiting for a thread to arrive.  */

__tx_ts_wait:
    CPSID   i                                       // Disable interrupts
 8000402:	b672      	cpsid	i
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 8000404:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 8000406:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000408:	b909      	cbnz	r1, 800040e <__tx_ts_ready>
    PUSH    {r0-r3}
    BL      tx_low_power_exit                       // Exit low power mode
    POP     {r0-r3}
#endif

    CPSIE   i                                       // Enable interrupts
 800040a:	b662      	cpsie	i
    B       __tx_ts_wait                            // Loop to continue waiting
 800040c:	e7f9      	b.n	8000402 <__tx_ts_wait>

0800040e <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */

__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 800040e:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 8000412:	f04f 28e0 	mov.w	r8, #3758153728	; 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 8000416:	f8c8 7d04 	str.w	r7, [r8, #3332]	; 0xd04

    /* Re-enable interrupts and restore new thread.  */

    CPSIE   i                                       // Enable interrupts
 800041a:	b662      	cpsie	i
    B       __tx_ts_restore                         // Restore the thread
 800041c:	e7dc      	b.n	80003d8 <__tx_ts_restore>

0800041e <tx_thread_fpu_disable>:
tx_thread_fpu_disable:

    /* Automatic VPF logic is supported, this function is present only for
       backward compatibility purposes and therefore simply returns.  */

    BX      LR                                      // Return to caller
 800041e:	4770      	bx	lr
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000420:	24001d84 	.word	0x24001d84
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000424:	24001d88 	.word	0x24001d88
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000428:	24001d8c 	.word	0x24001d8c
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800042c:	24001e20 	.word	0x24001e20

08000430 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 8000430:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 8000432:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 8000436:	f1a2 0244 	sub.w	r2, r2, #68	; 0x44
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value
 800043a:	f06f 0302 	mvn.w	r3, #2
    STR     r3, [r2, #0]                            // Save on the stack
 800043e:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 8000440:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 8000444:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 8000446:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 8000448:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 800044a:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 800044c:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 800044e:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 8000450:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 8000452:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 8000454:	6253      	str	r3, [r2, #36]	; 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 8000456:	6293      	str	r3, [r2, #40]	; 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 8000458:	62d3      	str	r3, [r2, #44]	; 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 800045a:	6313      	str	r3, [r2, #48]	; 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 800045c:	6353      	str	r3, [r2, #52]	; 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 800045e:	f04f 33ff 	mov.w	r3, #4294967295
    STR     r3, [r2, #56]                           // Store initial lr
 8000462:	6393      	str	r3, [r2, #56]	; 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000464:	63d1      	str	r1, [r2, #60]	; 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000466:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 800046a:	6413      	str	r3, [r2, #64]	; 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 800046c:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800046e:	4770      	bx	lr

08000470 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 8000470:	4922      	ldr	r1, [pc, #136]	; (80004fc <__tx_timer_nothing_expired+0x6>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 8000472:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 8000474:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 8000478:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 800047a:	4b21      	ldr	r3, [pc, #132]	; (8000500 <__tx_timer_nothing_expired+0xa>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 800047c:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 800047e:	b13a      	cbz	r2, 8000490 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 8000480:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 8000484:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 8000486:	b91a      	cbnz	r2, 8000490 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000488:	4b1e      	ldr	r3, [pc, #120]	; (8000504 <__tx_timer_nothing_expired+0xe>)
    MOV     r0, #1                                  // Build expired value
 800048a:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 800048e:	6018      	str	r0, [r3, #0]

08000490 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000490:	491d      	ldr	r1, [pc, #116]	; (8000508 <__tx_timer_nothing_expired+0x12>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 8000492:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 8000494:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 8000496:	b122      	cbz	r2, 80004a2 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000498:	4b1c      	ldr	r3, [pc, #112]	; (800050c <__tx_timer_nothing_expired+0x16>)
    MOV     r2, #1                                  // Build expired value
 800049a:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 800049e:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 80004a0:	e008      	b.n	80004b4 <__tx_timer_done>

080004a2 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 80004a2:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 80004a6:	4b1a      	ldr	r3, [pc, #104]	; (8000510 <__tx_timer_nothing_expired+0x1a>)
    LDR     r2, [r3, #0]                            // Pickup list end
 80004a8:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 80004aa:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 80004ac:	d101      	bne.n	80004b2 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80004ae:	4b19      	ldr	r3, [pc, #100]	; (8000514 <__tx_timer_nothing_expired+0x1e>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 80004b0:	6818      	ldr	r0, [r3, #0]

080004b2 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 80004b2:	6008      	str	r0, [r1, #0]

080004b4 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 80004b4:	4b13      	ldr	r3, [pc, #76]	; (8000504 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 80004b6:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 80004b8:	b912      	cbnz	r2, 80004c0 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 80004ba:	4914      	ldr	r1, [pc, #80]	; (800050c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80004bc:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 80004be:	b1d0      	cbz	r0, 80004f6 <__tx_timer_nothing_expired>

080004c0 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    STMDB   sp!, {r0, lr}                           // Save the lr register on the stack
 80004c0:	e92d 4001 	stmdb	sp!, {r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 80004c4:	4911      	ldr	r1, [pc, #68]	; (800050c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80004c6:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 80004c8:	b108      	cbz	r0, 80004ce <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 80004ca:	f006 fc2b 	bl	8006d24 <_tx_timer_expiration_process>

080004ce <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 80004ce:	4b0d      	ldr	r3, [pc, #52]	; (8000504 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 80004d0:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 80004d2:	b172      	cbz	r2, 80004f2 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 80004d4:	f006 fb98 	bl	8006c08 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80004d8:	480f      	ldr	r0, [pc, #60]	; (8000518 <__tx_timer_nothing_expired+0x22>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 80004da:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 80004dc:	b949      	cbnz	r1, 80004f2 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80004de:	480f      	ldr	r0, [pc, #60]	; (800051c <__tx_timer_nothing_expired+0x26>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 80004e0:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80004e2:	4a0f      	ldr	r2, [pc, #60]	; (8000520 <__tx_timer_nothing_expired+0x2a>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 80004e4:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 80004e6:	480f      	ldr	r0, [pc, #60]	; (8000524 <__tx_timer_nothing_expired+0x2e>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 80004e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    CMP     r1, r3                                  // Are they the same?
 80004ec:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 80004ee:	d000      	beq.n	80004f2 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 80004f0:	6002      	str	r2, [r0, #0]

080004f2 <__tx_timer_not_ts_expiration>:

    // }

__tx_timer_not_ts_expiration:

    LDMIA   sp!, {r0, lr}                           // Recover lr register (r0 is just there for
 80004f2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

080004f6 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 80004f6:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 80004fa:	4770      	bx	lr
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80004fc:	240022f8 	.word	0x240022f8
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000500:	24001e20 	.word	0x24001e20
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000504:	240022f4 	.word	0x240022f4
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000508:	24001d98 	.word	0x24001d98
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 800050c:	24001e1c 	.word	0x24001e1c
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000510:	24001e28 	.word	0x24001e28
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 8000514:	24001ee0 	.word	0x24001ee0
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000518:	24001d84 	.word	0x24001d84
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800051c:	24001d88 	.word	0x24001d88
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000520:	24001d8c 	.word	0x24001d8c
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000524:	e000ed04 	.word	0xe000ed04

08000528 <strlen>:
 8000528:	4603      	mov	r3, r0
 800052a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800052e:	2a00      	cmp	r2, #0
 8000530:	d1fb      	bne.n	800052a <strlen+0x2>
 8000532:	1a18      	subs	r0, r3, r0
 8000534:	3801      	subs	r0, #1
 8000536:	4770      	bx	lr

08000538 <__aeabi_uldivmod>:
 8000538:	b953      	cbnz	r3, 8000550 <__aeabi_uldivmod+0x18>
 800053a:	b94a      	cbnz	r2, 8000550 <__aeabi_uldivmod+0x18>
 800053c:	2900      	cmp	r1, #0
 800053e:	bf08      	it	eq
 8000540:	2800      	cmpeq	r0, #0
 8000542:	bf1c      	itt	ne
 8000544:	f04f 31ff 	movne.w	r1, #4294967295
 8000548:	f04f 30ff 	movne.w	r0, #4294967295
 800054c:	f000 b96e 	b.w	800082c <__aeabi_idiv0>
 8000550:	f1ad 0c08 	sub.w	ip, sp, #8
 8000554:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000558:	f000 f806 	bl	8000568 <__udivmoddi4>
 800055c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000560:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000564:	b004      	add	sp, #16
 8000566:	4770      	bx	lr

08000568 <__udivmoddi4>:
 8000568:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800056c:	9d08      	ldr	r5, [sp, #32]
 800056e:	4604      	mov	r4, r0
 8000570:	468c      	mov	ip, r1
 8000572:	2b00      	cmp	r3, #0
 8000574:	f040 8083 	bne.w	800067e <__udivmoddi4+0x116>
 8000578:	428a      	cmp	r2, r1
 800057a:	4617      	mov	r7, r2
 800057c:	d947      	bls.n	800060e <__udivmoddi4+0xa6>
 800057e:	fab2 f282 	clz	r2, r2
 8000582:	b142      	cbz	r2, 8000596 <__udivmoddi4+0x2e>
 8000584:	f1c2 0020 	rsb	r0, r2, #32
 8000588:	fa24 f000 	lsr.w	r0, r4, r0
 800058c:	4091      	lsls	r1, r2
 800058e:	4097      	lsls	r7, r2
 8000590:	ea40 0c01 	orr.w	ip, r0, r1
 8000594:	4094      	lsls	r4, r2
 8000596:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800059a:	0c23      	lsrs	r3, r4, #16
 800059c:	fbbc f6f8 	udiv	r6, ip, r8
 80005a0:	fa1f fe87 	uxth.w	lr, r7
 80005a4:	fb08 c116 	mls	r1, r8, r6, ip
 80005a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005ac:	fb06 f10e 	mul.w	r1, r6, lr
 80005b0:	4299      	cmp	r1, r3
 80005b2:	d909      	bls.n	80005c8 <__udivmoddi4+0x60>
 80005b4:	18fb      	adds	r3, r7, r3
 80005b6:	f106 30ff 	add.w	r0, r6, #4294967295
 80005ba:	f080 8119 	bcs.w	80007f0 <__udivmoddi4+0x288>
 80005be:	4299      	cmp	r1, r3
 80005c0:	f240 8116 	bls.w	80007f0 <__udivmoddi4+0x288>
 80005c4:	3e02      	subs	r6, #2
 80005c6:	443b      	add	r3, r7
 80005c8:	1a5b      	subs	r3, r3, r1
 80005ca:	b2a4      	uxth	r4, r4
 80005cc:	fbb3 f0f8 	udiv	r0, r3, r8
 80005d0:	fb08 3310 	mls	r3, r8, r0, r3
 80005d4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80005d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80005dc:	45a6      	cmp	lr, r4
 80005de:	d909      	bls.n	80005f4 <__udivmoddi4+0x8c>
 80005e0:	193c      	adds	r4, r7, r4
 80005e2:	f100 33ff 	add.w	r3, r0, #4294967295
 80005e6:	f080 8105 	bcs.w	80007f4 <__udivmoddi4+0x28c>
 80005ea:	45a6      	cmp	lr, r4
 80005ec:	f240 8102 	bls.w	80007f4 <__udivmoddi4+0x28c>
 80005f0:	3802      	subs	r0, #2
 80005f2:	443c      	add	r4, r7
 80005f4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80005f8:	eba4 040e 	sub.w	r4, r4, lr
 80005fc:	2600      	movs	r6, #0
 80005fe:	b11d      	cbz	r5, 8000608 <__udivmoddi4+0xa0>
 8000600:	40d4      	lsrs	r4, r2
 8000602:	2300      	movs	r3, #0
 8000604:	e9c5 4300 	strd	r4, r3, [r5]
 8000608:	4631      	mov	r1, r6
 800060a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800060e:	b902      	cbnz	r2, 8000612 <__udivmoddi4+0xaa>
 8000610:	deff      	udf	#255	; 0xff
 8000612:	fab2 f282 	clz	r2, r2
 8000616:	2a00      	cmp	r2, #0
 8000618:	d150      	bne.n	80006bc <__udivmoddi4+0x154>
 800061a:	1bcb      	subs	r3, r1, r7
 800061c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000620:	fa1f f887 	uxth.w	r8, r7
 8000624:	2601      	movs	r6, #1
 8000626:	fbb3 fcfe 	udiv	ip, r3, lr
 800062a:	0c21      	lsrs	r1, r4, #16
 800062c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000630:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000634:	fb08 f30c 	mul.w	r3, r8, ip
 8000638:	428b      	cmp	r3, r1
 800063a:	d907      	bls.n	800064c <__udivmoddi4+0xe4>
 800063c:	1879      	adds	r1, r7, r1
 800063e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000642:	d202      	bcs.n	800064a <__udivmoddi4+0xe2>
 8000644:	428b      	cmp	r3, r1
 8000646:	f200 80e9 	bhi.w	800081c <__udivmoddi4+0x2b4>
 800064a:	4684      	mov	ip, r0
 800064c:	1ac9      	subs	r1, r1, r3
 800064e:	b2a3      	uxth	r3, r4
 8000650:	fbb1 f0fe 	udiv	r0, r1, lr
 8000654:	fb0e 1110 	mls	r1, lr, r0, r1
 8000658:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800065c:	fb08 f800 	mul.w	r8, r8, r0
 8000660:	45a0      	cmp	r8, r4
 8000662:	d907      	bls.n	8000674 <__udivmoddi4+0x10c>
 8000664:	193c      	adds	r4, r7, r4
 8000666:	f100 33ff 	add.w	r3, r0, #4294967295
 800066a:	d202      	bcs.n	8000672 <__udivmoddi4+0x10a>
 800066c:	45a0      	cmp	r8, r4
 800066e:	f200 80d9 	bhi.w	8000824 <__udivmoddi4+0x2bc>
 8000672:	4618      	mov	r0, r3
 8000674:	eba4 0408 	sub.w	r4, r4, r8
 8000678:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800067c:	e7bf      	b.n	80005fe <__udivmoddi4+0x96>
 800067e:	428b      	cmp	r3, r1
 8000680:	d909      	bls.n	8000696 <__udivmoddi4+0x12e>
 8000682:	2d00      	cmp	r5, #0
 8000684:	f000 80b1 	beq.w	80007ea <__udivmoddi4+0x282>
 8000688:	2600      	movs	r6, #0
 800068a:	e9c5 0100 	strd	r0, r1, [r5]
 800068e:	4630      	mov	r0, r6
 8000690:	4631      	mov	r1, r6
 8000692:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000696:	fab3 f683 	clz	r6, r3
 800069a:	2e00      	cmp	r6, #0
 800069c:	d14a      	bne.n	8000734 <__udivmoddi4+0x1cc>
 800069e:	428b      	cmp	r3, r1
 80006a0:	d302      	bcc.n	80006a8 <__udivmoddi4+0x140>
 80006a2:	4282      	cmp	r2, r0
 80006a4:	f200 80b8 	bhi.w	8000818 <__udivmoddi4+0x2b0>
 80006a8:	1a84      	subs	r4, r0, r2
 80006aa:	eb61 0103 	sbc.w	r1, r1, r3
 80006ae:	2001      	movs	r0, #1
 80006b0:	468c      	mov	ip, r1
 80006b2:	2d00      	cmp	r5, #0
 80006b4:	d0a8      	beq.n	8000608 <__udivmoddi4+0xa0>
 80006b6:	e9c5 4c00 	strd	r4, ip, [r5]
 80006ba:	e7a5      	b.n	8000608 <__udivmoddi4+0xa0>
 80006bc:	f1c2 0320 	rsb	r3, r2, #32
 80006c0:	fa20 f603 	lsr.w	r6, r0, r3
 80006c4:	4097      	lsls	r7, r2
 80006c6:	fa01 f002 	lsl.w	r0, r1, r2
 80006ca:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006ce:	40d9      	lsrs	r1, r3
 80006d0:	4330      	orrs	r0, r6
 80006d2:	0c03      	lsrs	r3, r0, #16
 80006d4:	fbb1 f6fe 	udiv	r6, r1, lr
 80006d8:	fa1f f887 	uxth.w	r8, r7
 80006dc:	fb0e 1116 	mls	r1, lr, r6, r1
 80006e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006e4:	fb06 f108 	mul.w	r1, r6, r8
 80006e8:	4299      	cmp	r1, r3
 80006ea:	fa04 f402 	lsl.w	r4, r4, r2
 80006ee:	d909      	bls.n	8000704 <__udivmoddi4+0x19c>
 80006f0:	18fb      	adds	r3, r7, r3
 80006f2:	f106 3cff 	add.w	ip, r6, #4294967295
 80006f6:	f080 808d 	bcs.w	8000814 <__udivmoddi4+0x2ac>
 80006fa:	4299      	cmp	r1, r3
 80006fc:	f240 808a 	bls.w	8000814 <__udivmoddi4+0x2ac>
 8000700:	3e02      	subs	r6, #2
 8000702:	443b      	add	r3, r7
 8000704:	1a5b      	subs	r3, r3, r1
 8000706:	b281      	uxth	r1, r0
 8000708:	fbb3 f0fe 	udiv	r0, r3, lr
 800070c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000710:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000714:	fb00 f308 	mul.w	r3, r0, r8
 8000718:	428b      	cmp	r3, r1
 800071a:	d907      	bls.n	800072c <__udivmoddi4+0x1c4>
 800071c:	1879      	adds	r1, r7, r1
 800071e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000722:	d273      	bcs.n	800080c <__udivmoddi4+0x2a4>
 8000724:	428b      	cmp	r3, r1
 8000726:	d971      	bls.n	800080c <__udivmoddi4+0x2a4>
 8000728:	3802      	subs	r0, #2
 800072a:	4439      	add	r1, r7
 800072c:	1acb      	subs	r3, r1, r3
 800072e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000732:	e778      	b.n	8000626 <__udivmoddi4+0xbe>
 8000734:	f1c6 0c20 	rsb	ip, r6, #32
 8000738:	fa03 f406 	lsl.w	r4, r3, r6
 800073c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000740:	431c      	orrs	r4, r3
 8000742:	fa20 f70c 	lsr.w	r7, r0, ip
 8000746:	fa01 f306 	lsl.w	r3, r1, r6
 800074a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800074e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000752:	431f      	orrs	r7, r3
 8000754:	0c3b      	lsrs	r3, r7, #16
 8000756:	fbb1 f9fe 	udiv	r9, r1, lr
 800075a:	fa1f f884 	uxth.w	r8, r4
 800075e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000762:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000766:	fb09 fa08 	mul.w	sl, r9, r8
 800076a:	458a      	cmp	sl, r1
 800076c:	fa02 f206 	lsl.w	r2, r2, r6
 8000770:	fa00 f306 	lsl.w	r3, r0, r6
 8000774:	d908      	bls.n	8000788 <__udivmoddi4+0x220>
 8000776:	1861      	adds	r1, r4, r1
 8000778:	f109 30ff 	add.w	r0, r9, #4294967295
 800077c:	d248      	bcs.n	8000810 <__udivmoddi4+0x2a8>
 800077e:	458a      	cmp	sl, r1
 8000780:	d946      	bls.n	8000810 <__udivmoddi4+0x2a8>
 8000782:	f1a9 0902 	sub.w	r9, r9, #2
 8000786:	4421      	add	r1, r4
 8000788:	eba1 010a 	sub.w	r1, r1, sl
 800078c:	b2bf      	uxth	r7, r7
 800078e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000792:	fb0e 1110 	mls	r1, lr, r0, r1
 8000796:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800079a:	fb00 f808 	mul.w	r8, r0, r8
 800079e:	45b8      	cmp	r8, r7
 80007a0:	d907      	bls.n	80007b2 <__udivmoddi4+0x24a>
 80007a2:	19e7      	adds	r7, r4, r7
 80007a4:	f100 31ff 	add.w	r1, r0, #4294967295
 80007a8:	d22e      	bcs.n	8000808 <__udivmoddi4+0x2a0>
 80007aa:	45b8      	cmp	r8, r7
 80007ac:	d92c      	bls.n	8000808 <__udivmoddi4+0x2a0>
 80007ae:	3802      	subs	r0, #2
 80007b0:	4427      	add	r7, r4
 80007b2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80007b6:	eba7 0708 	sub.w	r7, r7, r8
 80007ba:	fba0 8902 	umull	r8, r9, r0, r2
 80007be:	454f      	cmp	r7, r9
 80007c0:	46c6      	mov	lr, r8
 80007c2:	4649      	mov	r1, r9
 80007c4:	d31a      	bcc.n	80007fc <__udivmoddi4+0x294>
 80007c6:	d017      	beq.n	80007f8 <__udivmoddi4+0x290>
 80007c8:	b15d      	cbz	r5, 80007e2 <__udivmoddi4+0x27a>
 80007ca:	ebb3 020e 	subs.w	r2, r3, lr
 80007ce:	eb67 0701 	sbc.w	r7, r7, r1
 80007d2:	fa07 fc0c 	lsl.w	ip, r7, ip
 80007d6:	40f2      	lsrs	r2, r6
 80007d8:	ea4c 0202 	orr.w	r2, ip, r2
 80007dc:	40f7      	lsrs	r7, r6
 80007de:	e9c5 2700 	strd	r2, r7, [r5]
 80007e2:	2600      	movs	r6, #0
 80007e4:	4631      	mov	r1, r6
 80007e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ea:	462e      	mov	r6, r5
 80007ec:	4628      	mov	r0, r5
 80007ee:	e70b      	b.n	8000608 <__udivmoddi4+0xa0>
 80007f0:	4606      	mov	r6, r0
 80007f2:	e6e9      	b.n	80005c8 <__udivmoddi4+0x60>
 80007f4:	4618      	mov	r0, r3
 80007f6:	e6fd      	b.n	80005f4 <__udivmoddi4+0x8c>
 80007f8:	4543      	cmp	r3, r8
 80007fa:	d2e5      	bcs.n	80007c8 <__udivmoddi4+0x260>
 80007fc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000800:	eb69 0104 	sbc.w	r1, r9, r4
 8000804:	3801      	subs	r0, #1
 8000806:	e7df      	b.n	80007c8 <__udivmoddi4+0x260>
 8000808:	4608      	mov	r0, r1
 800080a:	e7d2      	b.n	80007b2 <__udivmoddi4+0x24a>
 800080c:	4660      	mov	r0, ip
 800080e:	e78d      	b.n	800072c <__udivmoddi4+0x1c4>
 8000810:	4681      	mov	r9, r0
 8000812:	e7b9      	b.n	8000788 <__udivmoddi4+0x220>
 8000814:	4666      	mov	r6, ip
 8000816:	e775      	b.n	8000704 <__udivmoddi4+0x19c>
 8000818:	4630      	mov	r0, r6
 800081a:	e74a      	b.n	80006b2 <__udivmoddi4+0x14a>
 800081c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000820:	4439      	add	r1, r7
 8000822:	e713      	b.n	800064c <__udivmoddi4+0xe4>
 8000824:	3802      	subs	r0, #2
 8000826:	443c      	add	r4, r7
 8000828:	e724      	b.n	8000674 <__udivmoddi4+0x10c>
 800082a:	bf00      	nop

0800082c <__aeabi_idiv0>:
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop

08000830 <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b086      	sub	sp, #24
 8000834:	af02      	add	r7, sp, #8
 8000836:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN  tx_application_define_1*/

  /* USER CODE END  tx_application_define_1 */
#if (USE_STATIC_ALLOCATION == 1)
  UINT status = TX_SUCCESS;
 8000838:	2300      	movs	r3, #0
 800083a:	60fb      	str	r3, [r7, #12]
  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 800083c:	2334      	movs	r3, #52	; 0x34
 800083e:	9300      	str	r3, [sp, #0]
 8000840:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000844:	4a0a      	ldr	r2, [pc, #40]	; (8000870 <tx_application_define+0x40>)
 8000846:	490b      	ldr	r1, [pc, #44]	; (8000874 <tx_application_define+0x44>)
 8000848:	480b      	ldr	r0, [pc, #44]	; (8000878 <tx_application_define+0x48>)
 800084a:	f006 fd15 	bl	8007278 <_txe_byte_pool_create>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d109      	bne.n	8000868 <tx_application_define+0x38>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 8000854:	4b08      	ldr	r3, [pc, #32]	; (8000878 <tx_application_define+0x48>)
 8000856:	60bb      	str	r3, [r7, #8]
    status = App_ThreadX_Init(memory_ptr);
 8000858:	68b8      	ldr	r0, [r7, #8]
 800085a:	f000 f80f 	bl	800087c <App_ThreadX_Init>
 800085e:	60f8      	str	r0, [r7, #12]
    if (status != TX_SUCCESS)
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d000      	beq.n	8000868 <tx_application_define+0x38>
    {
      /* USER CODE BEGIN  App_ThreadX_Init_Error */
      while(1)
 8000866:	e7fe      	b.n	8000866 <tx_application_define+0x36>
  /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */
  (void)first_unused_memory;
  /* USER CODE END DYNAMIC_MEM_ALLOC */
#endif

}
 8000868:	bf00      	nop
 800086a:	3710      	adds	r7, #16
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	240001e8 	.word	0x240001e8
 8000874:	080077f8 	.word	0x080077f8
 8000878:	240005e8 	.word	0x240005e8

0800087c <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b08c      	sub	sp, #48	; 0x30
 8000880:	af08      	add	r7, sp, #32
 8000882:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 8000884:	2300      	movs	r3, #0
 8000886:	60fb      	str	r3, [r7, #12]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	60bb      	str	r3, [r7, #8]

  /* USER CODE BEGIN App_ThreadX_Init */


  /* <!-- create a semaphore --> */
  status = tx_semaphore_create(&semaphore, "semaphore-1", 1);
 800088c:	231c      	movs	r3, #28
 800088e:	2201      	movs	r2, #1
 8000890:	4931      	ldr	r1, [pc, #196]	; (8000958 <App_ThreadX_Init+0xdc>)
 8000892:	4832      	ldr	r0, [pc, #200]	; (800095c <App_ThreadX_Init+0xe0>)
 8000894:	f006 fd90 	bl	80073b8 <_txe_semaphore_create>
 8000898:	4603      	mov	r3, r0
 800089a:	461a      	mov	r2, r3
 800089c:	4b30      	ldr	r3, [pc, #192]	; (8000960 <App_ThreadX_Init+0xe4>)
 800089e:	601a      	str	r2, [r3, #0]

  /* <!-- create a memory pool --> */
  status = tx_byte_pool_create(&byte_pool_0, "byte_pool_0", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE);
 80008a0:	2334      	movs	r3, #52	; 0x34
 80008a2:	9300      	str	r3, [sp, #0]
 80008a4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80008a8:	4a2e      	ldr	r2, [pc, #184]	; (8000964 <App_ThreadX_Init+0xe8>)
 80008aa:	492f      	ldr	r1, [pc, #188]	; (8000968 <App_ThreadX_Init+0xec>)
 80008ac:	482f      	ldr	r0, [pc, #188]	; (800096c <App_ThreadX_Init+0xf0>)
 80008ae:	f006 fce3 	bl	8007278 <_txe_byte_pool_create>
 80008b2:	4603      	mov	r3, r0
 80008b4:	461a      	mov	r2, r3
 80008b6:	4b2a      	ldr	r3, [pc, #168]	; (8000960 <App_ThreadX_Init+0xe4>)
 80008b8:	601a      	str	r2, [r3, #0]

  /* <!-- allocate memory to thread-1 from memory pool --> */
  status = tx_byte_allocate(&byte_pool_0, (void **)&t1_stack_ptr, THREAD_STACK_SIZE, TX_NO_WAIT);
 80008ba:	2300      	movs	r3, #0
 80008bc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80008c0:	492b      	ldr	r1, [pc, #172]	; (8000970 <App_ThreadX_Init+0xf4>)
 80008c2:	482a      	ldr	r0, [pc, #168]	; (800096c <App_ThreadX_Init+0xf0>)
 80008c4:	f006 fc64 	bl	8007190 <_txe_byte_allocate>
 80008c8:	4603      	mov	r3, r0
 80008ca:	461a      	mov	r2, r3
 80008cc:	4b24      	ldr	r3, [pc, #144]	; (8000960 <App_ThreadX_Init+0xe4>)
 80008ce:	601a      	str	r2, [r3, #0]
  status = tx_thread_create(&thread_ptr1, "thread-1", (void*)thread1_entry_func, 0x0000, t1_stack_ptr, THREAD_STACK_SIZE, 15, 15, 1, TX_AUTO_START);
 80008d0:	4b27      	ldr	r3, [pc, #156]	; (8000970 <App_ThreadX_Init+0xf4>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	22b0      	movs	r2, #176	; 0xb0
 80008d6:	9206      	str	r2, [sp, #24]
 80008d8:	2201      	movs	r2, #1
 80008da:	9205      	str	r2, [sp, #20]
 80008dc:	2201      	movs	r2, #1
 80008de:	9204      	str	r2, [sp, #16]
 80008e0:	220f      	movs	r2, #15
 80008e2:	9203      	str	r2, [sp, #12]
 80008e4:	220f      	movs	r2, #15
 80008e6:	9202      	str	r2, [sp, #8]
 80008e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80008ec:	9201      	str	r2, [sp, #4]
 80008ee:	9300      	str	r3, [sp, #0]
 80008f0:	2300      	movs	r3, #0
 80008f2:	4a20      	ldr	r2, [pc, #128]	; (8000974 <App_ThreadX_Init+0xf8>)
 80008f4:	4920      	ldr	r1, [pc, #128]	; (8000978 <App_ThreadX_Init+0xfc>)
 80008f6:	4821      	ldr	r0, [pc, #132]	; (800097c <App_ThreadX_Init+0x100>)
 80008f8:	f006 fe54 	bl	80075a4 <_txe_thread_create>
 80008fc:	4603      	mov	r3, r0
 80008fe:	461a      	mov	r2, r3
 8000900:	4b17      	ldr	r3, [pc, #92]	; (8000960 <App_ThreadX_Init+0xe4>)
 8000902:	601a      	str	r2, [r3, #0]

  /* <!-- allocate memory to thread-2 from memory pool --> */
  status = tx_byte_allocate(&byte_pool_0, (void **)&t2_stack_ptr, THREAD_STACK_SIZE, TX_NO_WAIT);
 8000904:	2300      	movs	r3, #0
 8000906:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800090a:	491d      	ldr	r1, [pc, #116]	; (8000980 <App_ThreadX_Init+0x104>)
 800090c:	4817      	ldr	r0, [pc, #92]	; (800096c <App_ThreadX_Init+0xf0>)
 800090e:	f006 fc3f 	bl	8007190 <_txe_byte_allocate>
 8000912:	4603      	mov	r3, r0
 8000914:	461a      	mov	r2, r3
 8000916:	4b12      	ldr	r3, [pc, #72]	; (8000960 <App_ThreadX_Init+0xe4>)
 8000918:	601a      	str	r2, [r3, #0]
  status = tx_thread_create(&thread_ptr2, "thread-2", (void*)thread2_entry_func, 0x0000, t2_stack_ptr, THREAD_STACK_SIZE, 15, 15, 1, TX_AUTO_START);
 800091a:	4b19      	ldr	r3, [pc, #100]	; (8000980 <App_ThreadX_Init+0x104>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	22b0      	movs	r2, #176	; 0xb0
 8000920:	9206      	str	r2, [sp, #24]
 8000922:	2201      	movs	r2, #1
 8000924:	9205      	str	r2, [sp, #20]
 8000926:	2201      	movs	r2, #1
 8000928:	9204      	str	r2, [sp, #16]
 800092a:	220f      	movs	r2, #15
 800092c:	9203      	str	r2, [sp, #12]
 800092e:	220f      	movs	r2, #15
 8000930:	9202      	str	r2, [sp, #8]
 8000932:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000936:	9201      	str	r2, [sp, #4]
 8000938:	9300      	str	r3, [sp, #0]
 800093a:	2300      	movs	r3, #0
 800093c:	4a11      	ldr	r2, [pc, #68]	; (8000984 <App_ThreadX_Init+0x108>)
 800093e:	4912      	ldr	r1, [pc, #72]	; (8000988 <App_ThreadX_Init+0x10c>)
 8000940:	4812      	ldr	r0, [pc, #72]	; (800098c <App_ThreadX_Init+0x110>)
 8000942:	f006 fe2f 	bl	80075a4 <_txe_thread_create>
 8000946:	4603      	mov	r3, r0
 8000948:	461a      	mov	r2, r3
 800094a:	4b05      	ldr	r3, [pc, #20]	; (8000960 <App_ThreadX_Init+0xe4>)
 800094c:	601a      	str	r2, [r3, #0]


  /* USER CODE END App_ThreadX_Init */

  return ret;
 800094e:	68fb      	ldr	r3, [r7, #12]
}
 8000950:	4618      	mov	r0, r3
 8000952:	3710      	adds	r7, #16
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	0800780c 	.word	0x0800780c
 800095c:	2400061c 	.word	0x2400061c
 8000960:	24001c64 	.word	0x24001c64
 8000964:	24000bac 	.word	0x24000bac
 8000968:	08007818 	.word	0x08007818
 800096c:	24000b78 	.word	0x24000b78
 8000970:	240017ac 	.word	0x240017ac
 8000974:	0800099d 	.word	0x0800099d
 8000978:	08007824 	.word	0x08007824
 800097c:	24001bb4 	.word	0x24001bb4
 8000980:	24001bb0 	.word	0x24001bb0
 8000984:	08000a9d 	.word	0x08000a9d
 8000988:	08007830 	.word	0x08007830
 800098c:	240006c8 	.word	0x240006c8

08000990 <MX_ThreadX_Init>:
  * @brief  MX_ThreadX_Init
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */

  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 8000994:	f005 fb02 	bl	8005f9c <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 8000998:	bf00      	nop
 800099a:	bd80      	pop	{r7, pc}

0800099c <thread1_entry_func>:

/* USER CODE BEGIN 1 */
void thread1_entry_func(void){
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
	while(1){
		status = tx_semaphore_get(&semaphore, TX_WAIT_FOREVER);
 80009a0:	f04f 31ff 	mov.w	r1, #4294967295
 80009a4:	4839      	ldr	r0, [pc, #228]	; (8000a8c <thread1_entry_func+0xf0>)
 80009a6:	f006 fd9d 	bl	80074e4 <_txe_semaphore_get>
 80009aa:	4603      	mov	r3, r0
 80009ac:	461a      	mov	r2, r3
 80009ae:	4b38      	ldr	r3, [pc, #224]	; (8000a90 <thread1_entry_func+0xf4>)
 80009b0:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, (uint8_t *)message1, strlen(message1), 100);
 80009b2:	4838      	ldr	r0, [pc, #224]	; (8000a94 <thread1_entry_func+0xf8>)
 80009b4:	f7ff fdb8 	bl	8000528 <strlen>
 80009b8:	4603      	mov	r3, r0
 80009ba:	b29a      	uxth	r2, r3
 80009bc:	2364      	movs	r3, #100	; 0x64
 80009be:	4935      	ldr	r1, [pc, #212]	; (8000a94 <thread1_entry_func+0xf8>)
 80009c0:	4835      	ldr	r0, [pc, #212]	; (8000a98 <thread1_entry_func+0xfc>)
 80009c2:	f003 fe15 	bl	80045f0 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t *)message1, strlen(message1), 100);
 80009c6:	4833      	ldr	r0, [pc, #204]	; (8000a94 <thread1_entry_func+0xf8>)
 80009c8:	f7ff fdae 	bl	8000528 <strlen>
 80009cc:	4603      	mov	r3, r0
 80009ce:	b29a      	uxth	r2, r3
 80009d0:	2364      	movs	r3, #100	; 0x64
 80009d2:	4930      	ldr	r1, [pc, #192]	; (8000a94 <thread1_entry_func+0xf8>)
 80009d4:	4830      	ldr	r0, [pc, #192]	; (8000a98 <thread1_entry_func+0xfc>)
 80009d6:	f003 fe0b 	bl	80045f0 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t *)message1, strlen(message1), 100);
 80009da:	482e      	ldr	r0, [pc, #184]	; (8000a94 <thread1_entry_func+0xf8>)
 80009dc:	f7ff fda4 	bl	8000528 <strlen>
 80009e0:	4603      	mov	r3, r0
 80009e2:	b29a      	uxth	r2, r3
 80009e4:	2364      	movs	r3, #100	; 0x64
 80009e6:	492b      	ldr	r1, [pc, #172]	; (8000a94 <thread1_entry_func+0xf8>)
 80009e8:	482b      	ldr	r0, [pc, #172]	; (8000a98 <thread1_entry_func+0xfc>)
 80009ea:	f003 fe01 	bl	80045f0 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t *)message1, strlen(message1), 100);
 80009ee:	4829      	ldr	r0, [pc, #164]	; (8000a94 <thread1_entry_func+0xf8>)
 80009f0:	f7ff fd9a 	bl	8000528 <strlen>
 80009f4:	4603      	mov	r3, r0
 80009f6:	b29a      	uxth	r2, r3
 80009f8:	2364      	movs	r3, #100	; 0x64
 80009fa:	4926      	ldr	r1, [pc, #152]	; (8000a94 <thread1_entry_func+0xf8>)
 80009fc:	4826      	ldr	r0, [pc, #152]	; (8000a98 <thread1_entry_func+0xfc>)
 80009fe:	f003 fdf7 	bl	80045f0 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t *)message1, strlen(message1), 100);
 8000a02:	4824      	ldr	r0, [pc, #144]	; (8000a94 <thread1_entry_func+0xf8>)
 8000a04:	f7ff fd90 	bl	8000528 <strlen>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	b29a      	uxth	r2, r3
 8000a0c:	2364      	movs	r3, #100	; 0x64
 8000a0e:	4921      	ldr	r1, [pc, #132]	; (8000a94 <thread1_entry_func+0xf8>)
 8000a10:	4821      	ldr	r0, [pc, #132]	; (8000a98 <thread1_entry_func+0xfc>)
 8000a12:	f003 fded 	bl	80045f0 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t *)message1, strlen(message1), 100);
 8000a16:	481f      	ldr	r0, [pc, #124]	; (8000a94 <thread1_entry_func+0xf8>)
 8000a18:	f7ff fd86 	bl	8000528 <strlen>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	b29a      	uxth	r2, r3
 8000a20:	2364      	movs	r3, #100	; 0x64
 8000a22:	491c      	ldr	r1, [pc, #112]	; (8000a94 <thread1_entry_func+0xf8>)
 8000a24:	481c      	ldr	r0, [pc, #112]	; (8000a98 <thread1_entry_func+0xfc>)
 8000a26:	f003 fde3 	bl	80045f0 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t *)message1, strlen(message1), 100);
 8000a2a:	481a      	ldr	r0, [pc, #104]	; (8000a94 <thread1_entry_func+0xf8>)
 8000a2c:	f7ff fd7c 	bl	8000528 <strlen>
 8000a30:	4603      	mov	r3, r0
 8000a32:	b29a      	uxth	r2, r3
 8000a34:	2364      	movs	r3, #100	; 0x64
 8000a36:	4917      	ldr	r1, [pc, #92]	; (8000a94 <thread1_entry_func+0xf8>)
 8000a38:	4817      	ldr	r0, [pc, #92]	; (8000a98 <thread1_entry_func+0xfc>)
 8000a3a:	f003 fdd9 	bl	80045f0 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t *)message1, strlen(message1), 100);
 8000a3e:	4815      	ldr	r0, [pc, #84]	; (8000a94 <thread1_entry_func+0xf8>)
 8000a40:	f7ff fd72 	bl	8000528 <strlen>
 8000a44:	4603      	mov	r3, r0
 8000a46:	b29a      	uxth	r2, r3
 8000a48:	2364      	movs	r3, #100	; 0x64
 8000a4a:	4912      	ldr	r1, [pc, #72]	; (8000a94 <thread1_entry_func+0xf8>)
 8000a4c:	4812      	ldr	r0, [pc, #72]	; (8000a98 <thread1_entry_func+0xfc>)
 8000a4e:	f003 fdcf 	bl	80045f0 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t *)message1, strlen(message1), 100);
 8000a52:	4810      	ldr	r0, [pc, #64]	; (8000a94 <thread1_entry_func+0xf8>)
 8000a54:	f7ff fd68 	bl	8000528 <strlen>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	b29a      	uxth	r2, r3
 8000a5c:	2364      	movs	r3, #100	; 0x64
 8000a5e:	490d      	ldr	r1, [pc, #52]	; (8000a94 <thread1_entry_func+0xf8>)
 8000a60:	480d      	ldr	r0, [pc, #52]	; (8000a98 <thread1_entry_func+0xfc>)
 8000a62:	f003 fdc5 	bl	80045f0 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t *)message1, strlen(message1), 100);
 8000a66:	480b      	ldr	r0, [pc, #44]	; (8000a94 <thread1_entry_func+0xf8>)
 8000a68:	f7ff fd5e 	bl	8000528 <strlen>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	b29a      	uxth	r2, r3
 8000a70:	2364      	movs	r3, #100	; 0x64
 8000a72:	4908      	ldr	r1, [pc, #32]	; (8000a94 <thread1_entry_func+0xf8>)
 8000a74:	4808      	ldr	r0, [pc, #32]	; (8000a98 <thread1_entry_func+0xfc>)
 8000a76:	f003 fdbb 	bl	80045f0 <HAL_UART_Transmit>
		status = tx_semaphore_put(&semaphore);
 8000a7a:	4804      	ldr	r0, [pc, #16]	; (8000a8c <thread1_entry_func+0xf0>)
 8000a7c:	f006 fd74 	bl	8007568 <_txe_semaphore_put>
 8000a80:	4603      	mov	r3, r0
 8000a82:	461a      	mov	r2, r3
 8000a84:	4b02      	ldr	r3, [pc, #8]	; (8000a90 <thread1_entry_func+0xf4>)
 8000a86:	601a      	str	r2, [r3, #0]
		status = tx_semaphore_get(&semaphore, TX_WAIT_FOREVER);
 8000a88:	e78a      	b.n	80009a0 <thread1_entry_func+0x4>
 8000a8a:	bf00      	nop
 8000a8c:	2400061c 	.word	0x2400061c
 8000a90:	24001c64 	.word	0x24001c64
 8000a94:	24000000 	.word	0x24000000
 8000a98:	24000638 	.word	0x24000638

08000a9c <thread2_entry_func>:
	}
}

void thread2_entry_func(void){
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
	while(1){
		status = tx_semaphore_get(&semaphore, TX_WAIT_FOREVER);
 8000aa0:	f04f 31ff 	mov.w	r1, #4294967295
 8000aa4:	4839      	ldr	r0, [pc, #228]	; (8000b8c <thread2_entry_func+0xf0>)
 8000aa6:	f006 fd1d 	bl	80074e4 <_txe_semaphore_get>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	461a      	mov	r2, r3
 8000aae:	4b38      	ldr	r3, [pc, #224]	; (8000b90 <thread2_entry_func+0xf4>)
 8000ab0:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, (uint8_t *)message2, strlen(message2), 100);
 8000ab2:	4838      	ldr	r0, [pc, #224]	; (8000b94 <thread2_entry_func+0xf8>)
 8000ab4:	f7ff fd38 	bl	8000528 <strlen>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	b29a      	uxth	r2, r3
 8000abc:	2364      	movs	r3, #100	; 0x64
 8000abe:	4935      	ldr	r1, [pc, #212]	; (8000b94 <thread2_entry_func+0xf8>)
 8000ac0:	4835      	ldr	r0, [pc, #212]	; (8000b98 <thread2_entry_func+0xfc>)
 8000ac2:	f003 fd95 	bl	80045f0 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t *)message2, strlen(message2), 100);
 8000ac6:	4833      	ldr	r0, [pc, #204]	; (8000b94 <thread2_entry_func+0xf8>)
 8000ac8:	f7ff fd2e 	bl	8000528 <strlen>
 8000acc:	4603      	mov	r3, r0
 8000ace:	b29a      	uxth	r2, r3
 8000ad0:	2364      	movs	r3, #100	; 0x64
 8000ad2:	4930      	ldr	r1, [pc, #192]	; (8000b94 <thread2_entry_func+0xf8>)
 8000ad4:	4830      	ldr	r0, [pc, #192]	; (8000b98 <thread2_entry_func+0xfc>)
 8000ad6:	f003 fd8b 	bl	80045f0 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t *)message2, strlen(message2), 100);
 8000ada:	482e      	ldr	r0, [pc, #184]	; (8000b94 <thread2_entry_func+0xf8>)
 8000adc:	f7ff fd24 	bl	8000528 <strlen>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	b29a      	uxth	r2, r3
 8000ae4:	2364      	movs	r3, #100	; 0x64
 8000ae6:	492b      	ldr	r1, [pc, #172]	; (8000b94 <thread2_entry_func+0xf8>)
 8000ae8:	482b      	ldr	r0, [pc, #172]	; (8000b98 <thread2_entry_func+0xfc>)
 8000aea:	f003 fd81 	bl	80045f0 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t *)message2, strlen(message2), 100);
 8000aee:	4829      	ldr	r0, [pc, #164]	; (8000b94 <thread2_entry_func+0xf8>)
 8000af0:	f7ff fd1a 	bl	8000528 <strlen>
 8000af4:	4603      	mov	r3, r0
 8000af6:	b29a      	uxth	r2, r3
 8000af8:	2364      	movs	r3, #100	; 0x64
 8000afa:	4926      	ldr	r1, [pc, #152]	; (8000b94 <thread2_entry_func+0xf8>)
 8000afc:	4826      	ldr	r0, [pc, #152]	; (8000b98 <thread2_entry_func+0xfc>)
 8000afe:	f003 fd77 	bl	80045f0 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t *)message2, strlen(message2), 100);
 8000b02:	4824      	ldr	r0, [pc, #144]	; (8000b94 <thread2_entry_func+0xf8>)
 8000b04:	f7ff fd10 	bl	8000528 <strlen>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	b29a      	uxth	r2, r3
 8000b0c:	2364      	movs	r3, #100	; 0x64
 8000b0e:	4921      	ldr	r1, [pc, #132]	; (8000b94 <thread2_entry_func+0xf8>)
 8000b10:	4821      	ldr	r0, [pc, #132]	; (8000b98 <thread2_entry_func+0xfc>)
 8000b12:	f003 fd6d 	bl	80045f0 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t *)message2, strlen(message2), 100);
 8000b16:	481f      	ldr	r0, [pc, #124]	; (8000b94 <thread2_entry_func+0xf8>)
 8000b18:	f7ff fd06 	bl	8000528 <strlen>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	b29a      	uxth	r2, r3
 8000b20:	2364      	movs	r3, #100	; 0x64
 8000b22:	491c      	ldr	r1, [pc, #112]	; (8000b94 <thread2_entry_func+0xf8>)
 8000b24:	481c      	ldr	r0, [pc, #112]	; (8000b98 <thread2_entry_func+0xfc>)
 8000b26:	f003 fd63 	bl	80045f0 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t *)message2, strlen(message2), 100);
 8000b2a:	481a      	ldr	r0, [pc, #104]	; (8000b94 <thread2_entry_func+0xf8>)
 8000b2c:	f7ff fcfc 	bl	8000528 <strlen>
 8000b30:	4603      	mov	r3, r0
 8000b32:	b29a      	uxth	r2, r3
 8000b34:	2364      	movs	r3, #100	; 0x64
 8000b36:	4917      	ldr	r1, [pc, #92]	; (8000b94 <thread2_entry_func+0xf8>)
 8000b38:	4817      	ldr	r0, [pc, #92]	; (8000b98 <thread2_entry_func+0xfc>)
 8000b3a:	f003 fd59 	bl	80045f0 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t *)message2, strlen(message2), 100);
 8000b3e:	4815      	ldr	r0, [pc, #84]	; (8000b94 <thread2_entry_func+0xf8>)
 8000b40:	f7ff fcf2 	bl	8000528 <strlen>
 8000b44:	4603      	mov	r3, r0
 8000b46:	b29a      	uxth	r2, r3
 8000b48:	2364      	movs	r3, #100	; 0x64
 8000b4a:	4912      	ldr	r1, [pc, #72]	; (8000b94 <thread2_entry_func+0xf8>)
 8000b4c:	4812      	ldr	r0, [pc, #72]	; (8000b98 <thread2_entry_func+0xfc>)
 8000b4e:	f003 fd4f 	bl	80045f0 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t *)message2, strlen(message2), 100);
 8000b52:	4810      	ldr	r0, [pc, #64]	; (8000b94 <thread2_entry_func+0xf8>)
 8000b54:	f7ff fce8 	bl	8000528 <strlen>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	b29a      	uxth	r2, r3
 8000b5c:	2364      	movs	r3, #100	; 0x64
 8000b5e:	490d      	ldr	r1, [pc, #52]	; (8000b94 <thread2_entry_func+0xf8>)
 8000b60:	480d      	ldr	r0, [pc, #52]	; (8000b98 <thread2_entry_func+0xfc>)
 8000b62:	f003 fd45 	bl	80045f0 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t *)message2, strlen(message2), 100);
 8000b66:	480b      	ldr	r0, [pc, #44]	; (8000b94 <thread2_entry_func+0xf8>)
 8000b68:	f7ff fcde 	bl	8000528 <strlen>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	b29a      	uxth	r2, r3
 8000b70:	2364      	movs	r3, #100	; 0x64
 8000b72:	4908      	ldr	r1, [pc, #32]	; (8000b94 <thread2_entry_func+0xf8>)
 8000b74:	4808      	ldr	r0, [pc, #32]	; (8000b98 <thread2_entry_func+0xfc>)
 8000b76:	f003 fd3b 	bl	80045f0 <HAL_UART_Transmit>
		status = tx_semaphore_put(&semaphore);
 8000b7a:	4804      	ldr	r0, [pc, #16]	; (8000b8c <thread2_entry_func+0xf0>)
 8000b7c:	f006 fcf4 	bl	8007568 <_txe_semaphore_put>
 8000b80:	4603      	mov	r3, r0
 8000b82:	461a      	mov	r2, r3
 8000b84:	4b02      	ldr	r3, [pc, #8]	; (8000b90 <thread2_entry_func+0xf4>)
 8000b86:	601a      	str	r2, [r3, #0]
		status = tx_semaphore_get(&semaphore, TX_WAIT_FOREVER);
 8000b88:	e78a      	b.n	8000aa0 <thread2_entry_func+0x4>
 8000b8a:	bf00      	nop
 8000b8c:	2400061c 	.word	0x2400061c
 8000b90:	24001c64 	.word	0x24001c64
 8000b94:	240000dc 	.word	0x240000dc
 8000b98:	24000638 	.word	0x24000638

08000b9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ba0:	f000 fb9c 	bl	80012dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ba4:	f000 f808 	bl	8000bb8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ba8:	f000 f8c6 	bl	8000d38 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000bac:	f000 f878 	bl	8000ca0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 8000bb0:	f7ff feee 	bl	8000990 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000bb4:	e7fe      	b.n	8000bb4 <main+0x18>
	...

08000bb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b09c      	sub	sp, #112	; 0x70
 8000bbc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bc2:	224c      	movs	r2, #76	; 0x4c
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f006 fe02 	bl	80077d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bcc:	1d3b      	adds	r3, r7, #4
 8000bce:	2220      	movs	r2, #32
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f006 fdfc 	bl	80077d0 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 8000bd8:	4b2f      	ldr	r3, [pc, #188]	; (8000c98 <SystemClock_Config+0xe0>)
 8000bda:	f04f 32ff 	mov.w	r2, #4294967295
 8000bde:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000be2:	2004      	movs	r0, #4
 8000be4:	f000 fe80 	bl	80018e8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000be8:	2300      	movs	r3, #0
 8000bea:	603b      	str	r3, [r7, #0]
 8000bec:	4b2b      	ldr	r3, [pc, #172]	; (8000c9c <SystemClock_Config+0xe4>)
 8000bee:	699b      	ldr	r3, [r3, #24]
 8000bf0:	4a2a      	ldr	r2, [pc, #168]	; (8000c9c <SystemClock_Config+0xe4>)
 8000bf2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000bf6:	6193      	str	r3, [r2, #24]
 8000bf8:	4b28      	ldr	r3, [pc, #160]	; (8000c9c <SystemClock_Config+0xe4>)
 8000bfa:	699b      	ldr	r3, [r3, #24]
 8000bfc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000c00:	603b      	str	r3, [r7, #0]
 8000c02:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000c04:	bf00      	nop
 8000c06:	4b25      	ldr	r3, [pc, #148]	; (8000c9c <SystemClock_Config+0xe4>)
 8000c08:	699b      	ldr	r3, [r3, #24]
 8000c0a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000c0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000c12:	d1f8      	bne.n	8000c06 <SystemClock_Config+0x4e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c14:	2302      	movs	r3, #2
 8000c16:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000c18:	2301      	movs	r3, #1
 8000c1a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c1c:	2340      	movs	r3, #64	; 0x40
 8000c1e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c20:	2302      	movs	r3, #2
 8000c22:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c24:	2300      	movs	r3, #0
 8000c26:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000c28:	2304      	movs	r3, #4
 8000c2a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000c2c:	2308      	movs	r3, #8
 8000c2e:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000c30:	2302      	movs	r3, #2
 8000c32:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c34:	2304      	movs	r3, #4
 8000c36:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000c38:	2302      	movs	r3, #2
 8000c3a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000c3c:	230c      	movs	r3, #12
 8000c3e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000c40:	2300      	movs	r3, #0
 8000c42:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000c44:	2300      	movs	r3, #0
 8000c46:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f000 fea5 	bl	800199c <HAL_RCC_OscConfig>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000c58:	f000 f98c 	bl	8000f74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c5c:	233f      	movs	r3, #63	; 0x3f
 8000c5e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c60:	2303      	movs	r3, #3
 8000c62:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000c64:	2300      	movs	r3, #0
 8000c66:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000c70:	2300      	movs	r3, #0
 8000c72:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000c74:	2300      	movs	r3, #0
 8000c76:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000c7c:	1d3b      	adds	r3, r7, #4
 8000c7e:	2101      	movs	r1, #1
 8000c80:	4618      	mov	r0, r3
 8000c82:	f001 fa8f 	bl	80021a4 <HAL_RCC_ClockConfig>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d001      	beq.n	8000c90 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8000c8c:	f000 f972 	bl	8000f74 <Error_Handler>
  }
}
 8000c90:	bf00      	nop
 8000c92:	3770      	adds	r7, #112	; 0x70
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	58024400 	.word	0x58024400
 8000c9c:	58024800 	.word	0x58024800

08000ca0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000ca4:	4b22      	ldr	r3, [pc, #136]	; (8000d30 <MX_USART3_UART_Init+0x90>)
 8000ca6:	4a23      	ldr	r2, [pc, #140]	; (8000d34 <MX_USART3_UART_Init+0x94>)
 8000ca8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000caa:	4b21      	ldr	r3, [pc, #132]	; (8000d30 <MX_USART3_UART_Init+0x90>)
 8000cac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000cb0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000cb2:	4b1f      	ldr	r3, [pc, #124]	; (8000d30 <MX_USART3_UART_Init+0x90>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000cb8:	4b1d      	ldr	r3, [pc, #116]	; (8000d30 <MX_USART3_UART_Init+0x90>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000cbe:	4b1c      	ldr	r3, [pc, #112]	; (8000d30 <MX_USART3_UART_Init+0x90>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000cc4:	4b1a      	ldr	r3, [pc, #104]	; (8000d30 <MX_USART3_UART_Init+0x90>)
 8000cc6:	220c      	movs	r2, #12
 8000cc8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cca:	4b19      	ldr	r3, [pc, #100]	; (8000d30 <MX_USART3_UART_Init+0x90>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cd0:	4b17      	ldr	r3, [pc, #92]	; (8000d30 <MX_USART3_UART_Init+0x90>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cd6:	4b16      	ldr	r3, [pc, #88]	; (8000d30 <MX_USART3_UART_Init+0x90>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000cdc:	4b14      	ldr	r3, [pc, #80]	; (8000d30 <MX_USART3_UART_Init+0x90>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ce2:	4b13      	ldr	r3, [pc, #76]	; (8000d30 <MX_USART3_UART_Init+0x90>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000ce8:	4811      	ldr	r0, [pc, #68]	; (8000d30 <MX_USART3_UART_Init+0x90>)
 8000cea:	f003 fc31 	bl	8004550 <HAL_UART_Init>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d001      	beq.n	8000cf8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000cf4:	f000 f93e 	bl	8000f74 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	480d      	ldr	r0, [pc, #52]	; (8000d30 <MX_USART3_UART_Init+0x90>)
 8000cfc:	f004 fd5a 	bl	80057b4 <HAL_UARTEx_SetTxFifoThreshold>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000d06:	f000 f935 	bl	8000f74 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d0a:	2100      	movs	r1, #0
 8000d0c:	4808      	ldr	r0, [pc, #32]	; (8000d30 <MX_USART3_UART_Init+0x90>)
 8000d0e:	f004 fd8f 	bl	8005830 <HAL_UARTEx_SetRxFifoThreshold>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000d18:	f000 f92c 	bl	8000f74 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000d1c:	4804      	ldr	r0, [pc, #16]	; (8000d30 <MX_USART3_UART_Init+0x90>)
 8000d1e:	f004 fd10 	bl	8005742 <HAL_UARTEx_DisableFifoMode>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d001      	beq.n	8000d2c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000d28:	f000 f924 	bl	8000f74 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000d2c:	bf00      	nop
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	24000638 	.word	0x24000638
 8000d34:	40004800 	.word	0x40004800

08000d38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b08e      	sub	sp, #56	; 0x38
 8000d3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d42:	2200      	movs	r2, #0
 8000d44:	601a      	str	r2, [r3, #0]
 8000d46:	605a      	str	r2, [r3, #4]
 8000d48:	609a      	str	r2, [r3, #8]
 8000d4a:	60da      	str	r2, [r3, #12]
 8000d4c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d4e:	4b79      	ldr	r3, [pc, #484]	; (8000f34 <MX_GPIO_Init+0x1fc>)
 8000d50:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d54:	4a77      	ldr	r2, [pc, #476]	; (8000f34 <MX_GPIO_Init+0x1fc>)
 8000d56:	f043 0304 	orr.w	r3, r3, #4
 8000d5a:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000d5e:	4b75      	ldr	r3, [pc, #468]	; (8000f34 <MX_GPIO_Init+0x1fc>)
 8000d60:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d64:	f003 0304 	and.w	r3, r3, #4
 8000d68:	623b      	str	r3, [r7, #32]
 8000d6a:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d6c:	4b71      	ldr	r3, [pc, #452]	; (8000f34 <MX_GPIO_Init+0x1fc>)
 8000d6e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d72:	4a70      	ldr	r2, [pc, #448]	; (8000f34 <MX_GPIO_Init+0x1fc>)
 8000d74:	f043 0320 	orr.w	r3, r3, #32
 8000d78:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000d7c:	4b6d      	ldr	r3, [pc, #436]	; (8000f34 <MX_GPIO_Init+0x1fc>)
 8000d7e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d82:	f003 0320 	and.w	r3, r3, #32
 8000d86:	61fb      	str	r3, [r7, #28]
 8000d88:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d8a:	4b6a      	ldr	r3, [pc, #424]	; (8000f34 <MX_GPIO_Init+0x1fc>)
 8000d8c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d90:	4a68      	ldr	r2, [pc, #416]	; (8000f34 <MX_GPIO_Init+0x1fc>)
 8000d92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d96:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000d9a:	4b66      	ldr	r3, [pc, #408]	; (8000f34 <MX_GPIO_Init+0x1fc>)
 8000d9c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000da0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000da4:	61bb      	str	r3, [r7, #24]
 8000da6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000da8:	4b62      	ldr	r3, [pc, #392]	; (8000f34 <MX_GPIO_Init+0x1fc>)
 8000daa:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000dae:	4a61      	ldr	r2, [pc, #388]	; (8000f34 <MX_GPIO_Init+0x1fc>)
 8000db0:	f043 0302 	orr.w	r3, r3, #2
 8000db4:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000db8:	4b5e      	ldr	r3, [pc, #376]	; (8000f34 <MX_GPIO_Init+0x1fc>)
 8000dba:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000dbe:	f003 0302 	and.w	r3, r3, #2
 8000dc2:	617b      	str	r3, [r7, #20]
 8000dc4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dc6:	4b5b      	ldr	r3, [pc, #364]	; (8000f34 <MX_GPIO_Init+0x1fc>)
 8000dc8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000dcc:	4a59      	ldr	r2, [pc, #356]	; (8000f34 <MX_GPIO_Init+0x1fc>)
 8000dce:	f043 0308 	orr.w	r3, r3, #8
 8000dd2:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000dd6:	4b57      	ldr	r3, [pc, #348]	; (8000f34 <MX_GPIO_Init+0x1fc>)
 8000dd8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000ddc:	f003 0308 	and.w	r3, r3, #8
 8000de0:	613b      	str	r3, [r7, #16]
 8000de2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000de4:	4b53      	ldr	r3, [pc, #332]	; (8000f34 <MX_GPIO_Init+0x1fc>)
 8000de6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000dea:	4a52      	ldr	r2, [pc, #328]	; (8000f34 <MX_GPIO_Init+0x1fc>)
 8000dec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000df0:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000df4:	4b4f      	ldr	r3, [pc, #316]	; (8000f34 <MX_GPIO_Init+0x1fc>)
 8000df6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000dfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000dfe:	60fb      	str	r3, [r7, #12]
 8000e00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e02:	4b4c      	ldr	r3, [pc, #304]	; (8000f34 <MX_GPIO_Init+0x1fc>)
 8000e04:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e08:	4a4a      	ldr	r2, [pc, #296]	; (8000f34 <MX_GPIO_Init+0x1fc>)
 8000e0a:	f043 0301 	orr.w	r3, r3, #1
 8000e0e:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000e12:	4b48      	ldr	r3, [pc, #288]	; (8000f34 <MX_GPIO_Init+0x1fc>)
 8000e14:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e18:	f003 0301 	and.w	r3, r3, #1
 8000e1c:	60bb      	str	r3, [r7, #8]
 8000e1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e20:	4b44      	ldr	r3, [pc, #272]	; (8000f34 <MX_GPIO_Init+0x1fc>)
 8000e22:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e26:	4a43      	ldr	r2, [pc, #268]	; (8000f34 <MX_GPIO_Init+0x1fc>)
 8000e28:	f043 0310 	orr.w	r3, r3, #16
 8000e2c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000e30:	4b40      	ldr	r3, [pc, #256]	; (8000f34 <MX_GPIO_Init+0x1fc>)
 8000e32:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e36:	f003 0310 	and.w	r3, r3, #16
 8000e3a:	607b      	str	r3, [r7, #4]
 8000e3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000e3e:	2200      	movs	r2, #0
 8000e40:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e44:	483c      	ldr	r0, [pc, #240]	; (8000f38 <MX_GPIO_Init+0x200>)
 8000e46:	f000 fd35 	bl	80018b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	f244 0101 	movw	r1, #16385	; 0x4001
 8000e50:	483a      	ldr	r0, [pc, #232]	; (8000f3c <MX_GPIO_Init+0x204>)
 8000e52:	f000 fd2f 	bl	80018b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000e56:	2200      	movs	r2, #0
 8000e58:	2102      	movs	r1, #2
 8000e5a:	4839      	ldr	r0, [pc, #228]	; (8000f40 <MX_GPIO_Init+0x208>)
 8000e5c:	f000 fd2a 	bl	80018b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e60:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e66:	2300      	movs	r3, #0
 8000e68:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e72:	4619      	mov	r1, r3
 8000e74:	4833      	ldr	r0, [pc, #204]	; (8000f44 <MX_GPIO_Init+0x20c>)
 8000e76:	f000 fb6d 	bl	8001554 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin;
 8000e7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e7e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e80:	2301      	movs	r3, #1
 8000e82:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e84:	2300      	movs	r3, #0
 8000e86:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000e8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e90:	4619      	mov	r1, r3
 8000e92:	4829      	ldr	r0, [pc, #164]	; (8000f38 <MX_GPIO_Init+0x200>)
 8000e94:	f000 fb5e 	bl	8001554 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000e98:	f244 0301 	movw	r3, #16385	; 0x4001
 8000e9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eaa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eae:	4619      	mov	r1, r3
 8000eb0:	4822      	ldr	r0, [pc, #136]	; (8000f3c <MX_GPIO_Init+0x204>)
 8000eb2:	f000 fb4f 	bl	8001554 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8000eb6:	2380      	movs	r3, #128	; 0x80
 8000eb8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000eba:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000ebe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000ec4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ec8:	4619      	mov	r1, r3
 8000eca:	481f      	ldr	r0, [pc, #124]	; (8000f48 <MX_GPIO_Init+0x210>)
 8000ecc:	f000 fb42 	bl	8001554 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_ID_Pin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8000ed0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ed4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eda:	2300      	movs	r3, #0
 8000edc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8000ee2:	230a      	movs	r3, #10
 8000ee4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8000ee6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eea:	4619      	mov	r1, r3
 8000eec:	4817      	ldr	r0, [pc, #92]	; (8000f4c <MX_GPIO_Init+0x214>)
 8000eee:	f000 fb31 	bl	8001554 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_N_Pin USB_FS_P_Pin */
  GPIO_InitStruct.Pin = USB_FS_N_Pin|USB_FS_P_Pin;
 8000ef2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000ef6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef8:	2302      	movs	r3, #2
 8000efa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efc:	2300      	movs	r3, #0
 8000efe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f00:	2300      	movs	r3, #0
 8000f02:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f08:	4619      	mov	r1, r3
 8000f0a:	4810      	ldr	r0, [pc, #64]	; (8000f4c <MX_GPIO_Init+0x214>)
 8000f0c:	f000 fb22 	bl	8001554 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000f10:	2302      	movs	r3, #2
 8000f12:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f14:	2301      	movs	r3, #1
 8000f16:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000f20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f24:	4619      	mov	r1, r3
 8000f26:	4806      	ldr	r0, [pc, #24]	; (8000f40 <MX_GPIO_Init+0x208>)
 8000f28:	f000 fb14 	bl	8001554 <HAL_GPIO_Init>

}
 8000f2c:	bf00      	nop
 8000f2e:	3738      	adds	r7, #56	; 0x38
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	58024400 	.word	0x58024400
 8000f38:	58021400 	.word	0x58021400
 8000f3c:	58020400 	.word	0x58020400
 8000f40:	58021000 	.word	0x58021000
 8000f44:	58020800 	.word	0x58020800
 8000f48:	58021800 	.word	0x58021800
 8000f4c:	58020000 	.word	0x58020000

08000f50 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a04      	ldr	r2, [pc, #16]	; (8000f70 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d101      	bne.n	8000f66 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000f62:	f000 f9f7 	bl	8001354 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f66:	bf00      	nop
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	40001000 	.word	0x40001000

08000f74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f78:	b672      	cpsid	i
}
 8000f7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f7c:	e7fe      	b.n	8000f7c <Error_Handler+0x8>
	...

08000f80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b083      	sub	sp, #12
 8000f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f86:	4b0a      	ldr	r3, [pc, #40]	; (8000fb0 <HAL_MspInit+0x30>)
 8000f88:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000f8c:	4a08      	ldr	r2, [pc, #32]	; (8000fb0 <HAL_MspInit+0x30>)
 8000f8e:	f043 0302 	orr.w	r3, r3, #2
 8000f92:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8000f96:	4b06      	ldr	r3, [pc, #24]	; (8000fb0 <HAL_MspInit+0x30>)
 8000f98:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000f9c:	f003 0302 	and.w	r3, r3, #2
 8000fa0:	607b      	str	r3, [r7, #4]
 8000fa2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fa4:	bf00      	nop
 8000fa6:	370c      	adds	r7, #12
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr
 8000fb0:	58024400 	.word	0x58024400

08000fb4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b0b8      	sub	sp, #224	; 0xe0
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fbc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	601a      	str	r2, [r3, #0]
 8000fc4:	605a      	str	r2, [r3, #4]
 8000fc6:	609a      	str	r2, [r3, #8]
 8000fc8:	60da      	str	r2, [r3, #12]
 8000fca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fcc:	f107 0314 	add.w	r3, r7, #20
 8000fd0:	22b8      	movs	r2, #184	; 0xb8
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f006 fbfb 	bl	80077d0 <memset>
  if(huart->Instance==USART3)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	4a25      	ldr	r2, [pc, #148]	; (8001074 <HAL_UART_MspInit+0xc0>)
 8000fe0:	4293      	cmp	r3, r2
 8000fe2:	d142      	bne.n	800106a <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fee:	f107 0314 	add.w	r3, r7, #20
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f001 fca4 	bl	8002940 <HAL_RCCEx_PeriphCLKConfig>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000ffe:	f7ff ffb9 	bl	8000f74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001002:	4b1d      	ldr	r3, [pc, #116]	; (8001078 <HAL_UART_MspInit+0xc4>)
 8001004:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8001008:	4a1b      	ldr	r2, [pc, #108]	; (8001078 <HAL_UART_MspInit+0xc4>)
 800100a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800100e:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8001012:	4b19      	ldr	r3, [pc, #100]	; (8001078 <HAL_UART_MspInit+0xc4>)
 8001014:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8001018:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800101c:	613b      	str	r3, [r7, #16]
 800101e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001020:	4b15      	ldr	r3, [pc, #84]	; (8001078 <HAL_UART_MspInit+0xc4>)
 8001022:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001026:	4a14      	ldr	r2, [pc, #80]	; (8001078 <HAL_UART_MspInit+0xc4>)
 8001028:	f043 0308 	orr.w	r3, r3, #8
 800102c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001030:	4b11      	ldr	r3, [pc, #68]	; (8001078 <HAL_UART_MspInit+0xc4>)
 8001032:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001036:	f003 0308 	and.w	r3, r3, #8
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800103e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001042:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001046:	2302      	movs	r3, #2
 8001048:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104c:	2300      	movs	r3, #0
 800104e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001052:	2300      	movs	r3, #0
 8001054:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001058:	2307      	movs	r3, #7
 800105a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800105e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001062:	4619      	mov	r1, r3
 8001064:	4805      	ldr	r0, [pc, #20]	; (800107c <HAL_UART_MspInit+0xc8>)
 8001066:	f000 fa75 	bl	8001554 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800106a:	bf00      	nop
 800106c:	37e0      	adds	r7, #224	; 0xe0
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	40004800 	.word	0x40004800
 8001078:	58024400 	.word	0x58024400
 800107c:	58020c00 	.word	0x58020c00

08001080 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b090      	sub	sp, #64	; 0x40
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2b0f      	cmp	r3, #15
 800108c:	d827      	bhi.n	80010de <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 800108e:	2200      	movs	r2, #0
 8001090:	6879      	ldr	r1, [r7, #4]
 8001092:	2036      	movs	r0, #54	; 0x36
 8001094:	f000 fa36 	bl	8001504 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001098:	2036      	movs	r0, #54	; 0x36
 800109a:	f000 fa4d 	bl	8001538 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 800109e:	4a29      	ldr	r2, [pc, #164]	; (8001144 <HAL_InitTick+0xc4>)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80010a4:	4b28      	ldr	r3, [pc, #160]	; (8001148 <HAL_InitTick+0xc8>)
 80010a6:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80010aa:	4a27      	ldr	r2, [pc, #156]	; (8001148 <HAL_InitTick+0xc8>)
 80010ac:	f043 0310 	orr.w	r3, r3, #16
 80010b0:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 80010b4:	4b24      	ldr	r3, [pc, #144]	; (8001148 <HAL_InitTick+0xc8>)
 80010b6:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80010ba:	f003 0310 	and.w	r3, r3, #16
 80010be:	60fb      	str	r3, [r7, #12]
 80010c0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80010c2:	f107 0210 	add.w	r2, r7, #16
 80010c6:	f107 0314 	add.w	r3, r7, #20
 80010ca:	4611      	mov	r1, r2
 80010cc:	4618      	mov	r0, r3
 80010ce:	f001 fbf5 	bl	80028bc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80010d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010d4:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80010d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d106      	bne.n	80010ea <HAL_InitTick+0x6a>
 80010dc:	e001      	b.n	80010e2 <HAL_InitTick+0x62>
    return HAL_ERROR;
 80010de:	2301      	movs	r3, #1
 80010e0:	e02b      	b.n	800113a <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80010e2:	f001 fbbf 	bl	8002864 <HAL_RCC_GetPCLK1Freq>
 80010e6:	63f8      	str	r0, [r7, #60]	; 0x3c
 80010e8:	e004      	b.n	80010f4 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80010ea:	f001 fbbb 	bl	8002864 <HAL_RCC_GetPCLK1Freq>
 80010ee:	4603      	mov	r3, r0
 80010f0:	005b      	lsls	r3, r3, #1
 80010f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80010f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80010f6:	4a15      	ldr	r2, [pc, #84]	; (800114c <HAL_InitTick+0xcc>)
 80010f8:	fba2 2303 	umull	r2, r3, r2, r3
 80010fc:	0c9b      	lsrs	r3, r3, #18
 80010fe:	3b01      	subs	r3, #1
 8001100:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001102:	4b13      	ldr	r3, [pc, #76]	; (8001150 <HAL_InitTick+0xd0>)
 8001104:	4a13      	ldr	r2, [pc, #76]	; (8001154 <HAL_InitTick+0xd4>)
 8001106:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001108:	4b11      	ldr	r3, [pc, #68]	; (8001150 <HAL_InitTick+0xd0>)
 800110a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800110e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001110:	4a0f      	ldr	r2, [pc, #60]	; (8001150 <HAL_InitTick+0xd0>)
 8001112:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001114:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001116:	4b0e      	ldr	r3, [pc, #56]	; (8001150 <HAL_InitTick+0xd0>)
 8001118:	2200      	movs	r2, #0
 800111a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800111c:	4b0c      	ldr	r3, [pc, #48]	; (8001150 <HAL_InitTick+0xd0>)
 800111e:	2200      	movs	r2, #0
 8001120:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001122:	480b      	ldr	r0, [pc, #44]	; (8001150 <HAL_InitTick+0xd0>)
 8001124:	f002 ff3a 	bl	8003f9c <HAL_TIM_Base_Init>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d104      	bne.n	8001138 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800112e:	4808      	ldr	r0, [pc, #32]	; (8001150 <HAL_InitTick+0xd0>)
 8001130:	f002 ff96 	bl	8004060 <HAL_TIM_Base_Start_IT>
 8001134:	4603      	mov	r3, r0
 8001136:	e000      	b.n	800113a <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8001138:	2301      	movs	r3, #1
}
 800113a:	4618      	mov	r0, r3
 800113c:	3740      	adds	r7, #64	; 0x40
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	240001c0 	.word	0x240001c0
 8001148:	58024400 	.word	0x58024400
 800114c:	431bde83 	.word	0x431bde83
 8001150:	24001c68 	.word	0x24001c68
 8001154:	40001000 	.word	0x40001000

08001158 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800115c:	e7fe      	b.n	800115c <NMI_Handler+0x4>

0800115e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800115e:	b480      	push	{r7}
 8001160:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001162:	e7fe      	b.n	8001162 <HardFault_Handler+0x4>

08001164 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001168:	e7fe      	b.n	8001168 <MemManage_Handler+0x4>

0800116a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800116a:	b480      	push	{r7}
 800116c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800116e:	e7fe      	b.n	800116e <BusFault_Handler+0x4>

08001170 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001174:	e7fe      	b.n	8001174 <UsageFault_Handler+0x4>

08001176 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001176:	b480      	push	{r7}
 8001178:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800117a:	bf00      	nop
 800117c:	46bd      	mov	sp, r7
 800117e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001182:	4770      	bx	lr

08001184 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001188:	4802      	ldr	r0, [pc, #8]	; (8001194 <TIM6_DAC_IRQHandler+0x10>)
 800118a:	f002 ffe1 	bl	8004150 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800118e:	bf00      	nop
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	24001c68 	.word	0x24001c68

08001198 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800119c:	4b32      	ldr	r3, [pc, #200]	; (8001268 <SystemInit+0xd0>)
 800119e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011a2:	4a31      	ldr	r2, [pc, #196]	; (8001268 <SystemInit+0xd0>)
 80011a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80011ac:	4b2f      	ldr	r3, [pc, #188]	; (800126c <SystemInit+0xd4>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f003 030f 	and.w	r3, r3, #15
 80011b4:	2b02      	cmp	r3, #2
 80011b6:	d807      	bhi.n	80011c8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80011b8:	4b2c      	ldr	r3, [pc, #176]	; (800126c <SystemInit+0xd4>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f023 030f 	bic.w	r3, r3, #15
 80011c0:	4a2a      	ldr	r2, [pc, #168]	; (800126c <SystemInit+0xd4>)
 80011c2:	f043 0303 	orr.w	r3, r3, #3
 80011c6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80011c8:	4b29      	ldr	r3, [pc, #164]	; (8001270 <SystemInit+0xd8>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a28      	ldr	r2, [pc, #160]	; (8001270 <SystemInit+0xd8>)
 80011ce:	f043 0301 	orr.w	r3, r3, #1
 80011d2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80011d4:	4b26      	ldr	r3, [pc, #152]	; (8001270 <SystemInit+0xd8>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80011da:	4b25      	ldr	r3, [pc, #148]	; (8001270 <SystemInit+0xd8>)
 80011dc:	681a      	ldr	r2, [r3, #0]
 80011de:	4924      	ldr	r1, [pc, #144]	; (8001270 <SystemInit+0xd8>)
 80011e0:	4b24      	ldr	r3, [pc, #144]	; (8001274 <SystemInit+0xdc>)
 80011e2:	4013      	ands	r3, r2
 80011e4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80011e6:	4b21      	ldr	r3, [pc, #132]	; (800126c <SystemInit+0xd4>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f003 030c 	and.w	r3, r3, #12
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d007      	beq.n	8001202 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80011f2:	4b1e      	ldr	r3, [pc, #120]	; (800126c <SystemInit+0xd4>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f023 030f 	bic.w	r3, r3, #15
 80011fa:	4a1c      	ldr	r2, [pc, #112]	; (800126c <SystemInit+0xd4>)
 80011fc:	f043 0303 	orr.w	r3, r3, #3
 8001200:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8001202:	4b1b      	ldr	r3, [pc, #108]	; (8001270 <SystemInit+0xd8>)
 8001204:	2200      	movs	r2, #0
 8001206:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8001208:	4b19      	ldr	r3, [pc, #100]	; (8001270 <SystemInit+0xd8>)
 800120a:	2200      	movs	r2, #0
 800120c:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 800120e:	4b18      	ldr	r3, [pc, #96]	; (8001270 <SystemInit+0xd8>)
 8001210:	2200      	movs	r2, #0
 8001212:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001214:	4b16      	ldr	r3, [pc, #88]	; (8001270 <SystemInit+0xd8>)
 8001216:	4a18      	ldr	r2, [pc, #96]	; (8001278 <SystemInit+0xe0>)
 8001218:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800121a:	4b15      	ldr	r3, [pc, #84]	; (8001270 <SystemInit+0xd8>)
 800121c:	4a17      	ldr	r2, [pc, #92]	; (800127c <SystemInit+0xe4>)
 800121e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001220:	4b13      	ldr	r3, [pc, #76]	; (8001270 <SystemInit+0xd8>)
 8001222:	4a17      	ldr	r2, [pc, #92]	; (8001280 <SystemInit+0xe8>)
 8001224:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001226:	4b12      	ldr	r3, [pc, #72]	; (8001270 <SystemInit+0xd8>)
 8001228:	2200      	movs	r2, #0
 800122a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800122c:	4b10      	ldr	r3, [pc, #64]	; (8001270 <SystemInit+0xd8>)
 800122e:	4a14      	ldr	r2, [pc, #80]	; (8001280 <SystemInit+0xe8>)
 8001230:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001232:	4b0f      	ldr	r3, [pc, #60]	; (8001270 <SystemInit+0xd8>)
 8001234:	2200      	movs	r2, #0
 8001236:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001238:	4b0d      	ldr	r3, [pc, #52]	; (8001270 <SystemInit+0xd8>)
 800123a:	4a11      	ldr	r2, [pc, #68]	; (8001280 <SystemInit+0xe8>)
 800123c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800123e:	4b0c      	ldr	r3, [pc, #48]	; (8001270 <SystemInit+0xd8>)
 8001240:	2200      	movs	r2, #0
 8001242:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001244:	4b0a      	ldr	r3, [pc, #40]	; (8001270 <SystemInit+0xd8>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a09      	ldr	r2, [pc, #36]	; (8001270 <SystemInit+0xd8>)
 800124a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800124e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001250:	4b07      	ldr	r3, [pc, #28]	; (8001270 <SystemInit+0xd8>)
 8001252:	2200      	movs	r2, #0
 8001254:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001256:	4b0b      	ldr	r3, [pc, #44]	; (8001284 <SystemInit+0xec>)
 8001258:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800125c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800125e:	bf00      	nop
 8001260:	46bd      	mov	sp, r7
 8001262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001266:	4770      	bx	lr
 8001268:	e000ed00 	.word	0xe000ed00
 800126c:	52002000 	.word	0x52002000
 8001270:	58024400 	.word	0x58024400
 8001274:	eaf6ed7f 	.word	0xeaf6ed7f
 8001278:	02020200 	.word	0x02020200
 800127c:	01ff0000 	.word	0x01ff0000
 8001280:	01010280 	.word	0x01010280
 8001284:	52004000 	.word	0x52004000

08001288 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001288:	f8df d034 	ldr.w	sp, [pc, #52]	; 80012c0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 800128c:	f7ff ff84 	bl	8001198 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001290:	480c      	ldr	r0, [pc, #48]	; (80012c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001292:	490d      	ldr	r1, [pc, #52]	; (80012c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001294:	4a0d      	ldr	r2, [pc, #52]	; (80012cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001296:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001298:	e002      	b.n	80012a0 <LoopCopyDataInit>

0800129a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800129a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800129c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800129e:	3304      	adds	r3, #4

080012a0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 80012a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012a4:	d3f9      	bcc.n	800129a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012a6:	4a0a      	ldr	r2, [pc, #40]	; (80012d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012a8:	4c0a      	ldr	r4, [pc, #40]	; (80012d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80012aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012ac:	e001      	b.n	80012b2 <LoopFillZerobss>

080012ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012b0:	3204      	adds	r2, #4

080012b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012b4:	d3fb      	bcc.n	80012ae <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80012b6:	f006 fa67 	bl	8007788 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012ba:	f7ff fc6f 	bl	8000b9c <main>
  bx  lr
 80012be:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012c0:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 80012c4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80012c8:	240001cc 	.word	0x240001cc
  ldr r2, =_sidata
 80012cc:	08007898 	.word	0x08007898
  ldr r2, =_sbss
 80012d0:	240001cc 	.word	0x240001cc
  ldr r4, =_ebss
 80012d4:	240022fc 	.word	0x240022fc

080012d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012d8:	e7fe      	b.n	80012d8 <ADC_IRQHandler>
	...

080012dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012e2:	2003      	movs	r0, #3
 80012e4:	f000 f903 	bl	80014ee <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80012e8:	f001 f912 	bl	8002510 <HAL_RCC_GetSysClockFreq>
 80012ec:	4602      	mov	r2, r0
 80012ee:	4b15      	ldr	r3, [pc, #84]	; (8001344 <HAL_Init+0x68>)
 80012f0:	699b      	ldr	r3, [r3, #24]
 80012f2:	0a1b      	lsrs	r3, r3, #8
 80012f4:	f003 030f 	and.w	r3, r3, #15
 80012f8:	4913      	ldr	r1, [pc, #76]	; (8001348 <HAL_Init+0x6c>)
 80012fa:	5ccb      	ldrb	r3, [r1, r3]
 80012fc:	f003 031f 	and.w	r3, r3, #31
 8001300:	fa22 f303 	lsr.w	r3, r2, r3
 8001304:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8001306:	4b0f      	ldr	r3, [pc, #60]	; (8001344 <HAL_Init+0x68>)
 8001308:	699b      	ldr	r3, [r3, #24]
 800130a:	f003 030f 	and.w	r3, r3, #15
 800130e:	4a0e      	ldr	r2, [pc, #56]	; (8001348 <HAL_Init+0x6c>)
 8001310:	5cd3      	ldrb	r3, [r2, r3]
 8001312:	f003 031f 	and.w	r3, r3, #31
 8001316:	687a      	ldr	r2, [r7, #4]
 8001318:	fa22 f303 	lsr.w	r3, r2, r3
 800131c:	4a0b      	ldr	r2, [pc, #44]	; (800134c <HAL_Init+0x70>)
 800131e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001320:	4a0b      	ldr	r2, [pc, #44]	; (8001350 <HAL_Init+0x74>)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001326:	200f      	movs	r0, #15
 8001328:	f7ff feaa 	bl	8001080 <HAL_InitTick>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	e002      	b.n	800133c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001336:	f7ff fe23 	bl	8000f80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800133a:	2300      	movs	r3, #0
}
 800133c:	4618      	mov	r0, r3
 800133e:	3708      	adds	r7, #8
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	58024400 	.word	0x58024400
 8001348:	08007850 	.word	0x08007850
 800134c:	240001bc 	.word	0x240001bc
 8001350:	240001b8 	.word	0x240001b8

08001354 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001358:	4b06      	ldr	r3, [pc, #24]	; (8001374 <HAL_IncTick+0x20>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	461a      	mov	r2, r3
 800135e:	4b06      	ldr	r3, [pc, #24]	; (8001378 <HAL_IncTick+0x24>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4413      	add	r3, r2
 8001364:	4a04      	ldr	r2, [pc, #16]	; (8001378 <HAL_IncTick+0x24>)
 8001366:	6013      	str	r3, [r2, #0]
}
 8001368:	bf00      	nop
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	240001c4 	.word	0x240001c4
 8001378:	24001cb4 	.word	0x24001cb4

0800137c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  return uwTick;
 8001380:	4b03      	ldr	r3, [pc, #12]	; (8001390 <HAL_GetTick+0x14>)
 8001382:	681b      	ldr	r3, [r3, #0]
}
 8001384:	4618      	mov	r0, r3
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	24001cb4 	.word	0x24001cb4

08001394 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001394:	b480      	push	{r7}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	f003 0307 	and.w	r3, r3, #7
 80013a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013a4:	4b0b      	ldr	r3, [pc, #44]	; (80013d4 <__NVIC_SetPriorityGrouping+0x40>)
 80013a6:	68db      	ldr	r3, [r3, #12]
 80013a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013aa:	68ba      	ldr	r2, [r7, #8]
 80013ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013b0:	4013      	ands	r3, r2
 80013b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80013bc:	4b06      	ldr	r3, [pc, #24]	; (80013d8 <__NVIC_SetPriorityGrouping+0x44>)
 80013be:	4313      	orrs	r3, r2
 80013c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013c2:	4a04      	ldr	r2, [pc, #16]	; (80013d4 <__NVIC_SetPriorityGrouping+0x40>)
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	60d3      	str	r3, [r2, #12]
}
 80013c8:	bf00      	nop
 80013ca:	3714      	adds	r7, #20
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr
 80013d4:	e000ed00 	.word	0xe000ed00
 80013d8:	05fa0000 	.word	0x05fa0000

080013dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013e0:	4b04      	ldr	r3, [pc, #16]	; (80013f4 <__NVIC_GetPriorityGrouping+0x18>)
 80013e2:	68db      	ldr	r3, [r3, #12]
 80013e4:	0a1b      	lsrs	r3, r3, #8
 80013e6:	f003 0307 	and.w	r3, r3, #7
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr
 80013f4:	e000ed00 	.word	0xe000ed00

080013f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	4603      	mov	r3, r0
 8001400:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001402:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001406:	2b00      	cmp	r3, #0
 8001408:	db0b      	blt.n	8001422 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800140a:	88fb      	ldrh	r3, [r7, #6]
 800140c:	f003 021f 	and.w	r2, r3, #31
 8001410:	4907      	ldr	r1, [pc, #28]	; (8001430 <__NVIC_EnableIRQ+0x38>)
 8001412:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001416:	095b      	lsrs	r3, r3, #5
 8001418:	2001      	movs	r0, #1
 800141a:	fa00 f202 	lsl.w	r2, r0, r2
 800141e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001422:	bf00      	nop
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	e000e100 	.word	0xe000e100

08001434 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	4603      	mov	r3, r0
 800143c:	6039      	str	r1, [r7, #0]
 800143e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001440:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001444:	2b00      	cmp	r3, #0
 8001446:	db0a      	blt.n	800145e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	b2da      	uxtb	r2, r3
 800144c:	490c      	ldr	r1, [pc, #48]	; (8001480 <__NVIC_SetPriority+0x4c>)
 800144e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001452:	0112      	lsls	r2, r2, #4
 8001454:	b2d2      	uxtb	r2, r2
 8001456:	440b      	add	r3, r1
 8001458:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800145c:	e00a      	b.n	8001474 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	b2da      	uxtb	r2, r3
 8001462:	4908      	ldr	r1, [pc, #32]	; (8001484 <__NVIC_SetPriority+0x50>)
 8001464:	88fb      	ldrh	r3, [r7, #6]
 8001466:	f003 030f 	and.w	r3, r3, #15
 800146a:	3b04      	subs	r3, #4
 800146c:	0112      	lsls	r2, r2, #4
 800146e:	b2d2      	uxtb	r2, r2
 8001470:	440b      	add	r3, r1
 8001472:	761a      	strb	r2, [r3, #24]
}
 8001474:	bf00      	nop
 8001476:	370c      	adds	r7, #12
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr
 8001480:	e000e100 	.word	0xe000e100
 8001484:	e000ed00 	.word	0xe000ed00

08001488 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001488:	b480      	push	{r7}
 800148a:	b089      	sub	sp, #36	; 0x24
 800148c:	af00      	add	r7, sp, #0
 800148e:	60f8      	str	r0, [r7, #12]
 8001490:	60b9      	str	r1, [r7, #8]
 8001492:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	f003 0307 	and.w	r3, r3, #7
 800149a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800149c:	69fb      	ldr	r3, [r7, #28]
 800149e:	f1c3 0307 	rsb	r3, r3, #7
 80014a2:	2b04      	cmp	r3, #4
 80014a4:	bf28      	it	cs
 80014a6:	2304      	movcs	r3, #4
 80014a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014aa:	69fb      	ldr	r3, [r7, #28]
 80014ac:	3304      	adds	r3, #4
 80014ae:	2b06      	cmp	r3, #6
 80014b0:	d902      	bls.n	80014b8 <NVIC_EncodePriority+0x30>
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	3b03      	subs	r3, #3
 80014b6:	e000      	b.n	80014ba <NVIC_EncodePriority+0x32>
 80014b8:	2300      	movs	r3, #0
 80014ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014bc:	f04f 32ff 	mov.w	r2, #4294967295
 80014c0:	69bb      	ldr	r3, [r7, #24]
 80014c2:	fa02 f303 	lsl.w	r3, r2, r3
 80014c6:	43da      	mvns	r2, r3
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	401a      	ands	r2, r3
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014d0:	f04f 31ff 	mov.w	r1, #4294967295
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	fa01 f303 	lsl.w	r3, r1, r3
 80014da:	43d9      	mvns	r1, r3
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e0:	4313      	orrs	r3, r2
         );
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3724      	adds	r7, #36	; 0x24
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr

080014ee <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014ee:	b580      	push	{r7, lr}
 80014f0:	b082      	sub	sp, #8
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014f6:	6878      	ldr	r0, [r7, #4]
 80014f8:	f7ff ff4c 	bl	8001394 <__NVIC_SetPriorityGrouping>
}
 80014fc:	bf00      	nop
 80014fe:	3708      	adds	r7, #8
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}

08001504 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b086      	sub	sp, #24
 8001508:	af00      	add	r7, sp, #0
 800150a:	4603      	mov	r3, r0
 800150c:	60b9      	str	r1, [r7, #8]
 800150e:	607a      	str	r2, [r7, #4]
 8001510:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001512:	f7ff ff63 	bl	80013dc <__NVIC_GetPriorityGrouping>
 8001516:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001518:	687a      	ldr	r2, [r7, #4]
 800151a:	68b9      	ldr	r1, [r7, #8]
 800151c:	6978      	ldr	r0, [r7, #20]
 800151e:	f7ff ffb3 	bl	8001488 <NVIC_EncodePriority>
 8001522:	4602      	mov	r2, r0
 8001524:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001528:	4611      	mov	r1, r2
 800152a:	4618      	mov	r0, r3
 800152c:	f7ff ff82 	bl	8001434 <__NVIC_SetPriority>
}
 8001530:	bf00      	nop
 8001532:	3718      	adds	r7, #24
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}

08001538 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	4603      	mov	r3, r0
 8001540:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001542:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff ff56 	bl	80013f8 <__NVIC_EnableIRQ>
}
 800154c:	bf00      	nop
 800154e:	3708      	adds	r7, #8
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}

08001554 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001554:	b480      	push	{r7}
 8001556:	b089      	sub	sp, #36	; 0x24
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800155e:	2300      	movs	r3, #0
 8001560:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001562:	4b89      	ldr	r3, [pc, #548]	; (8001788 <HAL_GPIO_Init+0x234>)
 8001564:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001566:	e194      	b.n	8001892 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	681a      	ldr	r2, [r3, #0]
 800156c:	2101      	movs	r1, #1
 800156e:	69fb      	ldr	r3, [r7, #28]
 8001570:	fa01 f303 	lsl.w	r3, r1, r3
 8001574:	4013      	ands	r3, r2
 8001576:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	2b00      	cmp	r3, #0
 800157c:	f000 8186 	beq.w	800188c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f003 0303 	and.w	r3, r3, #3
 8001588:	2b01      	cmp	r3, #1
 800158a:	d005      	beq.n	8001598 <HAL_GPIO_Init+0x44>
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	f003 0303 	and.w	r3, r3, #3
 8001594:	2b02      	cmp	r3, #2
 8001596:	d130      	bne.n	80015fa <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	689b      	ldr	r3, [r3, #8]
 800159c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800159e:	69fb      	ldr	r3, [r7, #28]
 80015a0:	005b      	lsls	r3, r3, #1
 80015a2:	2203      	movs	r2, #3
 80015a4:	fa02 f303 	lsl.w	r3, r2, r3
 80015a8:	43db      	mvns	r3, r3
 80015aa:	69ba      	ldr	r2, [r7, #24]
 80015ac:	4013      	ands	r3, r2
 80015ae:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	68da      	ldr	r2, [r3, #12]
 80015b4:	69fb      	ldr	r3, [r7, #28]
 80015b6:	005b      	lsls	r3, r3, #1
 80015b8:	fa02 f303 	lsl.w	r3, r2, r3
 80015bc:	69ba      	ldr	r2, [r7, #24]
 80015be:	4313      	orrs	r3, r2
 80015c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	69ba      	ldr	r2, [r7, #24]
 80015c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80015ce:	2201      	movs	r2, #1
 80015d0:	69fb      	ldr	r3, [r7, #28]
 80015d2:	fa02 f303 	lsl.w	r3, r2, r3
 80015d6:	43db      	mvns	r3, r3
 80015d8:	69ba      	ldr	r2, [r7, #24]
 80015da:	4013      	ands	r3, r2
 80015dc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	091b      	lsrs	r3, r3, #4
 80015e4:	f003 0201 	and.w	r2, r3, #1
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	fa02 f303 	lsl.w	r3, r2, r3
 80015ee:	69ba      	ldr	r2, [r7, #24]
 80015f0:	4313      	orrs	r3, r2
 80015f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	69ba      	ldr	r2, [r7, #24]
 80015f8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	f003 0303 	and.w	r3, r3, #3
 8001602:	2b03      	cmp	r3, #3
 8001604:	d017      	beq.n	8001636 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	68db      	ldr	r3, [r3, #12]
 800160a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800160c:	69fb      	ldr	r3, [r7, #28]
 800160e:	005b      	lsls	r3, r3, #1
 8001610:	2203      	movs	r2, #3
 8001612:	fa02 f303 	lsl.w	r3, r2, r3
 8001616:	43db      	mvns	r3, r3
 8001618:	69ba      	ldr	r2, [r7, #24]
 800161a:	4013      	ands	r3, r2
 800161c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	689a      	ldr	r2, [r3, #8]
 8001622:	69fb      	ldr	r3, [r7, #28]
 8001624:	005b      	lsls	r3, r3, #1
 8001626:	fa02 f303 	lsl.w	r3, r2, r3
 800162a:	69ba      	ldr	r2, [r7, #24]
 800162c:	4313      	orrs	r3, r2
 800162e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	69ba      	ldr	r2, [r7, #24]
 8001634:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	f003 0303 	and.w	r3, r3, #3
 800163e:	2b02      	cmp	r3, #2
 8001640:	d123      	bne.n	800168a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001642:	69fb      	ldr	r3, [r7, #28]
 8001644:	08da      	lsrs	r2, r3, #3
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	3208      	adds	r2, #8
 800164a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800164e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001650:	69fb      	ldr	r3, [r7, #28]
 8001652:	f003 0307 	and.w	r3, r3, #7
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	220f      	movs	r2, #15
 800165a:	fa02 f303 	lsl.w	r3, r2, r3
 800165e:	43db      	mvns	r3, r3
 8001660:	69ba      	ldr	r2, [r7, #24]
 8001662:	4013      	ands	r3, r2
 8001664:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	691a      	ldr	r2, [r3, #16]
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	f003 0307 	and.w	r3, r3, #7
 8001670:	009b      	lsls	r3, r3, #2
 8001672:	fa02 f303 	lsl.w	r3, r2, r3
 8001676:	69ba      	ldr	r2, [r7, #24]
 8001678:	4313      	orrs	r3, r2
 800167a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800167c:	69fb      	ldr	r3, [r7, #28]
 800167e:	08da      	lsrs	r2, r3, #3
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	3208      	adds	r2, #8
 8001684:	69b9      	ldr	r1, [r7, #24]
 8001686:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001690:	69fb      	ldr	r3, [r7, #28]
 8001692:	005b      	lsls	r3, r3, #1
 8001694:	2203      	movs	r2, #3
 8001696:	fa02 f303 	lsl.w	r3, r2, r3
 800169a:	43db      	mvns	r3, r3
 800169c:	69ba      	ldr	r2, [r7, #24]
 800169e:	4013      	ands	r3, r2
 80016a0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	f003 0203 	and.w	r2, r3, #3
 80016aa:	69fb      	ldr	r3, [r7, #28]
 80016ac:	005b      	lsls	r3, r3, #1
 80016ae:	fa02 f303 	lsl.w	r3, r2, r3
 80016b2:	69ba      	ldr	r2, [r7, #24]
 80016b4:	4313      	orrs	r3, r2
 80016b6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	69ba      	ldr	r2, [r7, #24]
 80016bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	f000 80e0 	beq.w	800188c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016cc:	4b2f      	ldr	r3, [pc, #188]	; (800178c <HAL_GPIO_Init+0x238>)
 80016ce:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80016d2:	4a2e      	ldr	r2, [pc, #184]	; (800178c <HAL_GPIO_Init+0x238>)
 80016d4:	f043 0302 	orr.w	r3, r3, #2
 80016d8:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 80016dc:	4b2b      	ldr	r3, [pc, #172]	; (800178c <HAL_GPIO_Init+0x238>)
 80016de:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80016e2:	f003 0302 	and.w	r3, r3, #2
 80016e6:	60fb      	str	r3, [r7, #12]
 80016e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016ea:	4a29      	ldr	r2, [pc, #164]	; (8001790 <HAL_GPIO_Init+0x23c>)
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	089b      	lsrs	r3, r3, #2
 80016f0:	3302      	adds	r3, #2
 80016f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80016f8:	69fb      	ldr	r3, [r7, #28]
 80016fa:	f003 0303 	and.w	r3, r3, #3
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	220f      	movs	r2, #15
 8001702:	fa02 f303 	lsl.w	r3, r2, r3
 8001706:	43db      	mvns	r3, r3
 8001708:	69ba      	ldr	r2, [r7, #24]
 800170a:	4013      	ands	r3, r2
 800170c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4a20      	ldr	r2, [pc, #128]	; (8001794 <HAL_GPIO_Init+0x240>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d052      	beq.n	80017bc <HAL_GPIO_Init+0x268>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4a1f      	ldr	r2, [pc, #124]	; (8001798 <HAL_GPIO_Init+0x244>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d031      	beq.n	8001782 <HAL_GPIO_Init+0x22e>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	4a1e      	ldr	r2, [pc, #120]	; (800179c <HAL_GPIO_Init+0x248>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d02b      	beq.n	800177e <HAL_GPIO_Init+0x22a>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	4a1d      	ldr	r2, [pc, #116]	; (80017a0 <HAL_GPIO_Init+0x24c>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d025      	beq.n	800177a <HAL_GPIO_Init+0x226>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	4a1c      	ldr	r2, [pc, #112]	; (80017a4 <HAL_GPIO_Init+0x250>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d01f      	beq.n	8001776 <HAL_GPIO_Init+0x222>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	4a1b      	ldr	r2, [pc, #108]	; (80017a8 <HAL_GPIO_Init+0x254>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d019      	beq.n	8001772 <HAL_GPIO_Init+0x21e>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4a1a      	ldr	r2, [pc, #104]	; (80017ac <HAL_GPIO_Init+0x258>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d013      	beq.n	800176e <HAL_GPIO_Init+0x21a>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4a19      	ldr	r2, [pc, #100]	; (80017b0 <HAL_GPIO_Init+0x25c>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d00d      	beq.n	800176a <HAL_GPIO_Init+0x216>
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	4a18      	ldr	r2, [pc, #96]	; (80017b4 <HAL_GPIO_Init+0x260>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d007      	beq.n	8001766 <HAL_GPIO_Init+0x212>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	4a17      	ldr	r2, [pc, #92]	; (80017b8 <HAL_GPIO_Init+0x264>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d101      	bne.n	8001762 <HAL_GPIO_Init+0x20e>
 800175e:	2309      	movs	r3, #9
 8001760:	e02d      	b.n	80017be <HAL_GPIO_Init+0x26a>
 8001762:	230a      	movs	r3, #10
 8001764:	e02b      	b.n	80017be <HAL_GPIO_Init+0x26a>
 8001766:	2308      	movs	r3, #8
 8001768:	e029      	b.n	80017be <HAL_GPIO_Init+0x26a>
 800176a:	2307      	movs	r3, #7
 800176c:	e027      	b.n	80017be <HAL_GPIO_Init+0x26a>
 800176e:	2306      	movs	r3, #6
 8001770:	e025      	b.n	80017be <HAL_GPIO_Init+0x26a>
 8001772:	2305      	movs	r3, #5
 8001774:	e023      	b.n	80017be <HAL_GPIO_Init+0x26a>
 8001776:	2304      	movs	r3, #4
 8001778:	e021      	b.n	80017be <HAL_GPIO_Init+0x26a>
 800177a:	2303      	movs	r3, #3
 800177c:	e01f      	b.n	80017be <HAL_GPIO_Init+0x26a>
 800177e:	2302      	movs	r3, #2
 8001780:	e01d      	b.n	80017be <HAL_GPIO_Init+0x26a>
 8001782:	2301      	movs	r3, #1
 8001784:	e01b      	b.n	80017be <HAL_GPIO_Init+0x26a>
 8001786:	bf00      	nop
 8001788:	58000080 	.word	0x58000080
 800178c:	58024400 	.word	0x58024400
 8001790:	58000400 	.word	0x58000400
 8001794:	58020000 	.word	0x58020000
 8001798:	58020400 	.word	0x58020400
 800179c:	58020800 	.word	0x58020800
 80017a0:	58020c00 	.word	0x58020c00
 80017a4:	58021000 	.word	0x58021000
 80017a8:	58021400 	.word	0x58021400
 80017ac:	58021800 	.word	0x58021800
 80017b0:	58021c00 	.word	0x58021c00
 80017b4:	58022000 	.word	0x58022000
 80017b8:	58022400 	.word	0x58022400
 80017bc:	2300      	movs	r3, #0
 80017be:	69fa      	ldr	r2, [r7, #28]
 80017c0:	f002 0203 	and.w	r2, r2, #3
 80017c4:	0092      	lsls	r2, r2, #2
 80017c6:	4093      	lsls	r3, r2
 80017c8:	69ba      	ldr	r2, [r7, #24]
 80017ca:	4313      	orrs	r3, r2
 80017cc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80017ce:	4938      	ldr	r1, [pc, #224]	; (80018b0 <HAL_GPIO_Init+0x35c>)
 80017d0:	69fb      	ldr	r3, [r7, #28]
 80017d2:	089b      	lsrs	r3, r3, #2
 80017d4:	3302      	adds	r3, #2
 80017d6:	69ba      	ldr	r2, [r7, #24]
 80017d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80017dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80017e4:	693b      	ldr	r3, [r7, #16]
 80017e6:	43db      	mvns	r3, r3
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	4013      	ands	r3, r2
 80017ec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d003      	beq.n	8001802 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80017fa:	69ba      	ldr	r2, [r7, #24]
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	4313      	orrs	r3, r2
 8001800:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001802:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001806:	69bb      	ldr	r3, [r7, #24]
 8001808:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800180a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001812:	693b      	ldr	r3, [r7, #16]
 8001814:	43db      	mvns	r3, r3
 8001816:	69ba      	ldr	r2, [r7, #24]
 8001818:	4013      	ands	r3, r2
 800181a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001824:	2b00      	cmp	r3, #0
 8001826:	d003      	beq.n	8001830 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001828:	69ba      	ldr	r2, [r7, #24]
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	4313      	orrs	r3, r2
 800182e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001830:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001834:	69bb      	ldr	r3, [r7, #24]
 8001836:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	43db      	mvns	r3, r3
 8001842:	69ba      	ldr	r2, [r7, #24]
 8001844:	4013      	ands	r3, r2
 8001846:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001850:	2b00      	cmp	r3, #0
 8001852:	d003      	beq.n	800185c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001854:	69ba      	ldr	r2, [r7, #24]
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	4313      	orrs	r3, r2
 800185a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	69ba      	ldr	r2, [r7, #24]
 8001860:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	43db      	mvns	r3, r3
 800186c:	69ba      	ldr	r2, [r7, #24]
 800186e:	4013      	ands	r3, r2
 8001870:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d003      	beq.n	8001886 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800187e:	69ba      	ldr	r2, [r7, #24]
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	4313      	orrs	r3, r2
 8001884:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	69ba      	ldr	r2, [r7, #24]
 800188a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800188c:	69fb      	ldr	r3, [r7, #28]
 800188e:	3301      	adds	r3, #1
 8001890:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	fa22 f303 	lsr.w	r3, r2, r3
 800189c:	2b00      	cmp	r3, #0
 800189e:	f47f ae63 	bne.w	8001568 <HAL_GPIO_Init+0x14>
  }
}
 80018a2:	bf00      	nop
 80018a4:	bf00      	nop
 80018a6:	3724      	adds	r7, #36	; 0x24
 80018a8:	46bd      	mov	sp, r7
 80018aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ae:	4770      	bx	lr
 80018b0:	58000400 	.word	0x58000400

080018b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
 80018bc:	460b      	mov	r3, r1
 80018be:	807b      	strh	r3, [r7, #2]
 80018c0:	4613      	mov	r3, r2
 80018c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018c4:	787b      	ldrb	r3, [r7, #1]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d003      	beq.n	80018d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018ca:	887a      	ldrh	r2, [r7, #2]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80018d0:	e003      	b.n	80018da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80018d2:	887b      	ldrh	r3, [r7, #2]
 80018d4:	041a      	lsls	r2, r3, #16
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	619a      	str	r2, [r3, #24]
}
 80018da:	bf00      	nop
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
	...

080018e8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80018f0:	4b29      	ldr	r3, [pc, #164]	; (8001998 <HAL_PWREx_ConfigSupply+0xb0>)
 80018f2:	68db      	ldr	r3, [r3, #12]
 80018f4:	f003 0307 	and.w	r3, r3, #7
 80018f8:	2b06      	cmp	r3, #6
 80018fa:	d00a      	beq.n	8001912 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80018fc:	4b26      	ldr	r3, [pc, #152]	; (8001998 <HAL_PWREx_ConfigSupply+0xb0>)
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001904:	687a      	ldr	r2, [r7, #4]
 8001906:	429a      	cmp	r2, r3
 8001908:	d001      	beq.n	800190e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800190a:	2301      	movs	r3, #1
 800190c:	e040      	b.n	8001990 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800190e:	2300      	movs	r3, #0
 8001910:	e03e      	b.n	8001990 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001912:	4b21      	ldr	r3, [pc, #132]	; (8001998 <HAL_PWREx_ConfigSupply+0xb0>)
 8001914:	68db      	ldr	r3, [r3, #12]
 8001916:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800191a:	491f      	ldr	r1, [pc, #124]	; (8001998 <HAL_PWREx_ConfigSupply+0xb0>)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	4313      	orrs	r3, r2
 8001920:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001922:	f7ff fd2b 	bl	800137c <HAL_GetTick>
 8001926:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001928:	e009      	b.n	800193e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800192a:	f7ff fd27 	bl	800137c <HAL_GetTick>
 800192e:	4602      	mov	r2, r0
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	1ad3      	subs	r3, r2, r3
 8001934:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001938:	d901      	bls.n	800193e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e028      	b.n	8001990 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800193e:	4b16      	ldr	r3, [pc, #88]	; (8001998 <HAL_PWREx_ConfigSupply+0xb0>)
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001946:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800194a:	d1ee      	bne.n	800192a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2b1e      	cmp	r3, #30
 8001950:	d008      	beq.n	8001964 <HAL_PWREx_ConfigSupply+0x7c>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2b2e      	cmp	r3, #46	; 0x2e
 8001956:	d005      	beq.n	8001964 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2b1d      	cmp	r3, #29
 800195c:	d002      	beq.n	8001964 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2b2d      	cmp	r3, #45	; 0x2d
 8001962:	d114      	bne.n	800198e <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001964:	f7ff fd0a 	bl	800137c <HAL_GetTick>
 8001968:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800196a:	e009      	b.n	8001980 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800196c:	f7ff fd06 	bl	800137c <HAL_GetTick>
 8001970:	4602      	mov	r2, r0
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800197a:	d901      	bls.n	8001980 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 800197c:	2301      	movs	r3, #1
 800197e:	e007      	b.n	8001990 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001980:	4b05      	ldr	r3, [pc, #20]	; (8001998 <HAL_PWREx_ConfigSupply+0xb0>)
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001988:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800198c:	d1ee      	bne.n	800196c <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800198e:	2300      	movs	r3, #0
}
 8001990:	4618      	mov	r0, r3
 8001992:	3710      	adds	r7, #16
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	58024800 	.word	0x58024800

0800199c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b08c      	sub	sp, #48	; 0x30
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d101      	bne.n	80019ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
 80019ac:	e3f3      	b.n	8002196 <HAL_RCC_OscConfig+0x7fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 0301 	and.w	r3, r3, #1
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	f000 80b3 	beq.w	8001b22 <HAL_RCC_OscConfig+0x186>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019bc:	4b9e      	ldr	r3, [pc, #632]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 80019be:	691b      	ldr	r3, [r3, #16]
 80019c0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80019c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80019c6:	4b9c      	ldr	r3, [pc, #624]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 80019c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ca:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80019cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019ce:	2b10      	cmp	r3, #16
 80019d0:	d007      	beq.n	80019e2 <HAL_RCC_OscConfig+0x46>
 80019d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019d4:	2b18      	cmp	r3, #24
 80019d6:	d112      	bne.n	80019fe <HAL_RCC_OscConfig+0x62>
 80019d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019da:	f003 0303 	and.w	r3, r3, #3
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d10d      	bne.n	80019fe <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019e2:	4b95      	ldr	r3, [pc, #596]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	f000 8098 	beq.w	8001b20 <HAL_RCC_OscConfig+0x184>
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	f040 8093 	bne.w	8001b20 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e3cb      	b.n	8002196 <HAL_RCC_OscConfig+0x7fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a06:	d106      	bne.n	8001a16 <HAL_RCC_OscConfig+0x7a>
 8001a08:	4b8b      	ldr	r3, [pc, #556]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a8a      	ldr	r2, [pc, #552]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001a0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a12:	6013      	str	r3, [r2, #0]
 8001a14:	e058      	b.n	8001ac8 <HAL_RCC_OscConfig+0x12c>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d112      	bne.n	8001a44 <HAL_RCC_OscConfig+0xa8>
 8001a1e:	4b86      	ldr	r3, [pc, #536]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4a85      	ldr	r2, [pc, #532]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001a24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a28:	6013      	str	r3, [r2, #0]
 8001a2a:	4b83      	ldr	r3, [pc, #524]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a82      	ldr	r2, [pc, #520]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001a30:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001a34:	6013      	str	r3, [r2, #0]
 8001a36:	4b80      	ldr	r3, [pc, #512]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a7f      	ldr	r2, [pc, #508]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001a3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a40:	6013      	str	r3, [r2, #0]
 8001a42:	e041      	b.n	8001ac8 <HAL_RCC_OscConfig+0x12c>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a4c:	d112      	bne.n	8001a74 <HAL_RCC_OscConfig+0xd8>
 8001a4e:	4b7a      	ldr	r3, [pc, #488]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a79      	ldr	r2, [pc, #484]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001a54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a58:	6013      	str	r3, [r2, #0]
 8001a5a:	4b77      	ldr	r3, [pc, #476]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a76      	ldr	r2, [pc, #472]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001a60:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001a64:	6013      	str	r3, [r2, #0]
 8001a66:	4b74      	ldr	r3, [pc, #464]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a73      	ldr	r2, [pc, #460]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001a6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a70:	6013      	str	r3, [r2, #0]
 8001a72:	e029      	b.n	8001ac8 <HAL_RCC_OscConfig+0x12c>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 8001a7c:	d112      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x108>
 8001a7e:	4b6e      	ldr	r3, [pc, #440]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a6d      	ldr	r2, [pc, #436]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001a84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a88:	6013      	str	r3, [r2, #0]
 8001a8a:	4b6b      	ldr	r3, [pc, #428]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a6a      	ldr	r2, [pc, #424]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001a90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001a94:	6013      	str	r3, [r2, #0]
 8001a96:	4b68      	ldr	r3, [pc, #416]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a67      	ldr	r2, [pc, #412]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001a9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001aa0:	6013      	str	r3, [r2, #0]
 8001aa2:	e011      	b.n	8001ac8 <HAL_RCC_OscConfig+0x12c>
 8001aa4:	4b64      	ldr	r3, [pc, #400]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a63      	ldr	r2, [pc, #396]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001aaa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001aae:	6013      	str	r3, [r2, #0]
 8001ab0:	4b61      	ldr	r3, [pc, #388]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a60      	ldr	r2, [pc, #384]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001ab6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001aba:	6013      	str	r3, [r2, #0]
 8001abc:	4b5e      	ldr	r3, [pc, #376]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a5d      	ldr	r2, [pc, #372]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001ac2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001ac6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d013      	beq.n	8001af8 <HAL_RCC_OscConfig+0x15c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ad0:	f7ff fc54 	bl	800137c <HAL_GetTick>
 8001ad4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ad6:	e008      	b.n	8001aea <HAL_RCC_OscConfig+0x14e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ad8:	f7ff fc50 	bl	800137c <HAL_GetTick>
 8001adc:	4602      	mov	r2, r0
 8001ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	2b64      	cmp	r3, #100	; 0x64
 8001ae4:	d901      	bls.n	8001aea <HAL_RCC_OscConfig+0x14e>
          {
            return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e355      	b.n	8002196 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001aea:	4b53      	ldr	r3, [pc, #332]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d0f0      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x13c>
 8001af6:	e014      	b.n	8001b22 <HAL_RCC_OscConfig+0x186>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af8:	f7ff fc40 	bl	800137c <HAL_GetTick>
 8001afc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001afe:	e008      	b.n	8001b12 <HAL_RCC_OscConfig+0x176>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b00:	f7ff fc3c 	bl	800137c <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	2b64      	cmp	r3, #100	; 0x64
 8001b0c:	d901      	bls.n	8001b12 <HAL_RCC_OscConfig+0x176>
          {
            return HAL_TIMEOUT;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	e341      	b.n	8002196 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001b12:	4b49      	ldr	r3, [pc, #292]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d1f0      	bne.n	8001b00 <HAL_RCC_OscConfig+0x164>
 8001b1e:	e000      	b.n	8001b22 <HAL_RCC_OscConfig+0x186>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f003 0302 	and.w	r3, r3, #2
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	f000 808c 	beq.w	8001c48 <HAL_RCC_OscConfig+0x2ac>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b30:	4b41      	ldr	r3, [pc, #260]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001b32:	691b      	ldr	r3, [r3, #16]
 8001b34:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001b38:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001b3a:	4b3f      	ldr	r3, [pc, #252]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001b3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b3e:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001b40:	6a3b      	ldr	r3, [r7, #32]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d007      	beq.n	8001b56 <HAL_RCC_OscConfig+0x1ba>
 8001b46:	6a3b      	ldr	r3, [r7, #32]
 8001b48:	2b18      	cmp	r3, #24
 8001b4a:	d137      	bne.n	8001bbc <HAL_RCC_OscConfig+0x220>
 8001b4c:	69fb      	ldr	r3, [r7, #28]
 8001b4e:	f003 0303 	and.w	r3, r3, #3
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d132      	bne.n	8001bbc <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b56:	4b38      	ldr	r3, [pc, #224]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 0304 	and.w	r3, r3, #4
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d005      	beq.n	8001b6e <HAL_RCC_OscConfig+0x1d2>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	68db      	ldr	r3, [r3, #12]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d101      	bne.n	8001b6e <HAL_RCC_OscConfig+0x1d2>
      {
        return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e313      	b.n	8002196 <HAL_RCC_OscConfig+0x7fa>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001b6e:	4b32      	ldr	r3, [pc, #200]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f023 0219 	bic.w	r2, r3, #25
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	68db      	ldr	r3, [r3, #12]
 8001b7a:	492f      	ldr	r1, [pc, #188]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001b80:	f7ff fbfc 	bl	800137c <HAL_GetTick>
 8001b84:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001b86:	e008      	b.n	8001b9a <HAL_RCC_OscConfig+0x1fe>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b88:	f7ff fbf8 	bl	800137c <HAL_GetTick>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	2b02      	cmp	r3, #2
 8001b94:	d901      	bls.n	8001b9a <HAL_RCC_OscConfig+0x1fe>
            {
              return HAL_TIMEOUT;
 8001b96:	2303      	movs	r3, #3
 8001b98:	e2fd      	b.n	8002196 <HAL_RCC_OscConfig+0x7fa>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001b9a:	4b27      	ldr	r3, [pc, #156]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 0304 	and.w	r3, r3, #4
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d0f0      	beq.n	8001b88 <HAL_RCC_OscConfig+0x1ec>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ba6:	4b24      	ldr	r3, [pc, #144]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	691b      	ldr	r3, [r3, #16]
 8001bb2:	061b      	lsls	r3, r3, #24
 8001bb4:	4920      	ldr	r1, [pc, #128]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001bba:	e045      	b.n	8001c48 <HAL_RCC_OscConfig+0x2ac>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d026      	beq.n	8001c12 <HAL_RCC_OscConfig+0x276>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001bc4:	4b1c      	ldr	r3, [pc, #112]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f023 0219 	bic.w	r2, r3, #25
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	68db      	ldr	r3, [r3, #12]
 8001bd0:	4919      	ldr	r1, [pc, #100]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bd6:	f7ff fbd1 	bl	800137c <HAL_GetTick>
 8001bda:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001bdc:	e008      	b.n	8001bf0 <HAL_RCC_OscConfig+0x254>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bde:	f7ff fbcd 	bl	800137c <HAL_GetTick>
 8001be2:	4602      	mov	r2, r0
 8001be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	d901      	bls.n	8001bf0 <HAL_RCC_OscConfig+0x254>
          {
            return HAL_TIMEOUT;
 8001bec:	2303      	movs	r3, #3
 8001bee:	e2d2      	b.n	8002196 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001bf0:	4b11      	ldr	r3, [pc, #68]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f003 0304 	and.w	r3, r3, #4
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d0f0      	beq.n	8001bde <HAL_RCC_OscConfig+0x242>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bfc:	4b0e      	ldr	r3, [pc, #56]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	691b      	ldr	r3, [r3, #16]
 8001c08:	061b      	lsls	r3, r3, #24
 8001c0a:	490b      	ldr	r1, [pc, #44]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	604b      	str	r3, [r1, #4]
 8001c10:	e01a      	b.n	8001c48 <HAL_RCC_OscConfig+0x2ac>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c12:	4b09      	ldr	r3, [pc, #36]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a08      	ldr	r2, [pc, #32]	; (8001c38 <HAL_RCC_OscConfig+0x29c>)
 8001c18:	f023 0301 	bic.w	r3, r3, #1
 8001c1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c1e:	f7ff fbad 	bl	800137c <HAL_GetTick>
 8001c22:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001c24:	e00a      	b.n	8001c3c <HAL_RCC_OscConfig+0x2a0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c26:	f7ff fba9 	bl	800137c <HAL_GetTick>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d903      	bls.n	8001c3c <HAL_RCC_OscConfig+0x2a0>
          {
            return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	e2ae      	b.n	8002196 <HAL_RCC_OscConfig+0x7fa>
 8001c38:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001c3c:	4b99      	ldr	r3, [pc, #612]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f003 0304 	and.w	r3, r3, #4
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d1ee      	bne.n	8001c26 <HAL_RCC_OscConfig+0x28a>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 0310 	and.w	r3, r3, #16
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d06a      	beq.n	8001d2a <HAL_RCC_OscConfig+0x38e>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c54:	4b93      	ldr	r3, [pc, #588]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001c56:	691b      	ldr	r3, [r3, #16]
 8001c58:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001c5c:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001c5e:	4b91      	ldr	r3, [pc, #580]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001c60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c62:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001c64:	69bb      	ldr	r3, [r7, #24]
 8001c66:	2b08      	cmp	r3, #8
 8001c68:	d007      	beq.n	8001c7a <HAL_RCC_OscConfig+0x2de>
 8001c6a:	69bb      	ldr	r3, [r7, #24]
 8001c6c:	2b18      	cmp	r3, #24
 8001c6e:	d11b      	bne.n	8001ca8 <HAL_RCC_OscConfig+0x30c>
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	f003 0303 	and.w	r3, r3, #3
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d116      	bne.n	8001ca8 <HAL_RCC_OscConfig+0x30c>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001c7a:	4b8a      	ldr	r3, [pc, #552]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d005      	beq.n	8001c92 <HAL_RCC_OscConfig+0x2f6>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	69db      	ldr	r3, [r3, #28]
 8001c8a:	2b80      	cmp	r3, #128	; 0x80
 8001c8c:	d001      	beq.n	8001c92 <HAL_RCC_OscConfig+0x2f6>
      {
        return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e281      	b.n	8002196 <HAL_RCC_OscConfig+0x7fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001c92:	4b84      	ldr	r3, [pc, #528]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001c94:	68db      	ldr	r3, [r3, #12]
 8001c96:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6a1b      	ldr	r3, [r3, #32]
 8001c9e:	061b      	lsls	r3, r3, #24
 8001ca0:	4980      	ldr	r1, [pc, #512]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001ca6:	e040      	b.n	8001d2a <HAL_RCC_OscConfig+0x38e>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	69db      	ldr	r3, [r3, #28]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d023      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x35c>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001cb0:	4b7c      	ldr	r3, [pc, #496]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a7b      	ldr	r2, [pc, #492]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001cb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cbc:	f7ff fb5e 	bl	800137c <HAL_GetTick>
 8001cc0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001cc2:	e008      	b.n	8001cd6 <HAL_RCC_OscConfig+0x33a>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001cc4:	f7ff fb5a 	bl	800137c <HAL_GetTick>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ccc:	1ad3      	subs	r3, r2, r3
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	d901      	bls.n	8001cd6 <HAL_RCC_OscConfig+0x33a>
          {
            return HAL_TIMEOUT;
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	e25f      	b.n	8002196 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001cd6:	4b73      	ldr	r3, [pc, #460]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d0f0      	beq.n	8001cc4 <HAL_RCC_OscConfig+0x328>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001ce2:	4b70      	ldr	r3, [pc, #448]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001ce4:	68db      	ldr	r3, [r3, #12]
 8001ce6:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6a1b      	ldr	r3, [r3, #32]
 8001cee:	061b      	lsls	r3, r3, #24
 8001cf0:	496c      	ldr	r1, [pc, #432]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	60cb      	str	r3, [r1, #12]
 8001cf6:	e018      	b.n	8001d2a <HAL_RCC_OscConfig+0x38e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001cf8:	4b6a      	ldr	r3, [pc, #424]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a69      	ldr	r2, [pc, #420]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001cfe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001d02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d04:	f7ff fb3a 	bl	800137c <HAL_GetTick>
 8001d08:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001d0a:	e008      	b.n	8001d1e <HAL_RCC_OscConfig+0x382>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001d0c:	f7ff fb36 	bl	800137c <HAL_GetTick>
 8001d10:	4602      	mov	r2, r0
 8001d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d901      	bls.n	8001d1e <HAL_RCC_OscConfig+0x382>
          {
            return HAL_TIMEOUT;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	e23b      	b.n	8002196 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001d1e:	4b61      	ldr	r3, [pc, #388]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d1f0      	bne.n	8001d0c <HAL_RCC_OscConfig+0x370>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 0308 	and.w	r3, r3, #8
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d036      	beq.n	8001da4 <HAL_RCC_OscConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d019      	beq.n	8001d72 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d3e:	4b59      	ldr	r3, [pc, #356]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001d40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d42:	4a58      	ldr	r2, [pc, #352]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001d44:	f043 0301 	orr.w	r3, r3, #1
 8001d48:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d4a:	f7ff fb17 	bl	800137c <HAL_GetTick>
 8001d4e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001d50:	e008      	b.n	8001d64 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d52:	f7ff fb13 	bl	800137c <HAL_GetTick>
 8001d56:	4602      	mov	r2, r0
 8001d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d901      	bls.n	8001d64 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001d60:	2303      	movs	r3, #3
 8001d62:	e218      	b.n	8002196 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001d64:	4b4f      	ldr	r3, [pc, #316]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001d66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d68:	f003 0302 	and.w	r3, r3, #2
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d0f0      	beq.n	8001d52 <HAL_RCC_OscConfig+0x3b6>
 8001d70:	e018      	b.n	8001da4 <HAL_RCC_OscConfig+0x408>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d72:	4b4c      	ldr	r3, [pc, #304]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001d74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d76:	4a4b      	ldr	r2, [pc, #300]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001d78:	f023 0301 	bic.w	r3, r3, #1
 8001d7c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d7e:	f7ff fafd 	bl	800137c <HAL_GetTick>
 8001d82:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001d84:	e008      	b.n	8001d98 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d86:	f7ff faf9 	bl	800137c <HAL_GetTick>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	2b02      	cmp	r3, #2
 8001d92:	d901      	bls.n	8001d98 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8001d94:	2303      	movs	r3, #3
 8001d96:	e1fe      	b.n	8002196 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001d98:	4b42      	ldr	r3, [pc, #264]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001d9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d9c:	f003 0302 	and.w	r3, r3, #2
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d1f0      	bne.n	8001d86 <HAL_RCC_OscConfig+0x3ea>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f003 0320 	and.w	r3, r3, #32
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d036      	beq.n	8001e1e <HAL_RCC_OscConfig+0x482>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	699b      	ldr	r3, [r3, #24]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d019      	beq.n	8001dec <HAL_RCC_OscConfig+0x450>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001db8:	4b3a      	ldr	r3, [pc, #232]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a39      	ldr	r2, [pc, #228]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001dbe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001dc2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001dc4:	f7ff fada 	bl	800137c <HAL_GetTick>
 8001dc8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001dca:	e008      	b.n	8001dde <HAL_RCC_OscConfig+0x442>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001dcc:	f7ff fad6 	bl	800137c <HAL_GetTick>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	2b02      	cmp	r3, #2
 8001dd8:	d901      	bls.n	8001dde <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8001dda:	2303      	movs	r3, #3
 8001ddc:	e1db      	b.n	8002196 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001dde:	4b31      	ldr	r3, [pc, #196]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d0f0      	beq.n	8001dcc <HAL_RCC_OscConfig+0x430>
 8001dea:	e018      	b.n	8001e1e <HAL_RCC_OscConfig+0x482>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001dec:	4b2d      	ldr	r3, [pc, #180]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a2c      	ldr	r2, [pc, #176]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001df2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001df6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001df8:	f7ff fac0 	bl	800137c <HAL_GetTick>
 8001dfc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001dfe:	e008      	b.n	8001e12 <HAL_RCC_OscConfig+0x476>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001e00:	f7ff fabc 	bl	800137c <HAL_GetTick>
 8001e04:	4602      	mov	r2, r0
 8001e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d901      	bls.n	8001e12 <HAL_RCC_OscConfig+0x476>
        {
          return HAL_TIMEOUT;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	e1c1      	b.n	8002196 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001e12:	4b24      	ldr	r3, [pc, #144]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d1f0      	bne.n	8001e00 <HAL_RCC_OscConfig+0x464>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f003 0304 	and.w	r3, r3, #4
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	f000 80af 	beq.w	8001f8a <HAL_RCC_OscConfig+0x5ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001e2c:	4b1e      	ldr	r3, [pc, #120]	; (8001ea8 <HAL_RCC_OscConfig+0x50c>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a1d      	ldr	r2, [pc, #116]	; (8001ea8 <HAL_RCC_OscConfig+0x50c>)
 8001e32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e36:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001e38:	f7ff faa0 	bl	800137c <HAL_GetTick>
 8001e3c:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001e3e:	e008      	b.n	8001e52 <HAL_RCC_OscConfig+0x4b6>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001e40:	f7ff fa9c 	bl	800137c <HAL_GetTick>
 8001e44:	4602      	mov	r2, r0
 8001e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e48:	1ad3      	subs	r3, r2, r3
 8001e4a:	2b64      	cmp	r3, #100	; 0x64
 8001e4c:	d901      	bls.n	8001e52 <HAL_RCC_OscConfig+0x4b6>
      {
        return HAL_TIMEOUT;
 8001e4e:	2303      	movs	r3, #3
 8001e50:	e1a1      	b.n	8002196 <HAL_RCC_OscConfig+0x7fa>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001e52:	4b15      	ldr	r3, [pc, #84]	; (8001ea8 <HAL_RCC_OscConfig+0x50c>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d0f0      	beq.n	8001e40 <HAL_RCC_OscConfig+0x4a4>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d106      	bne.n	8001e74 <HAL_RCC_OscConfig+0x4d8>
 8001e66:	4b0f      	ldr	r3, [pc, #60]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001e68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e6a:	4a0e      	ldr	r2, [pc, #56]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001e6c:	f043 0301 	orr.w	r3, r3, #1
 8001e70:	6713      	str	r3, [r2, #112]	; 0x70
 8001e72:	e05b      	b.n	8001f2c <HAL_RCC_OscConfig+0x590>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d117      	bne.n	8001eac <HAL_RCC_OscConfig+0x510>
 8001e7c:	4b09      	ldr	r3, [pc, #36]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001e7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e80:	4a08      	ldr	r2, [pc, #32]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001e82:	f023 0301 	bic.w	r3, r3, #1
 8001e86:	6713      	str	r3, [r2, #112]	; 0x70
 8001e88:	4b06      	ldr	r3, [pc, #24]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001e8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e8c:	4a05      	ldr	r2, [pc, #20]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001e8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001e92:	6713      	str	r3, [r2, #112]	; 0x70
 8001e94:	4b03      	ldr	r3, [pc, #12]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001e96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e98:	4a02      	ldr	r2, [pc, #8]	; (8001ea4 <HAL_RCC_OscConfig+0x508>)
 8001e9a:	f023 0304 	bic.w	r3, r3, #4
 8001e9e:	6713      	str	r3, [r2, #112]	; 0x70
 8001ea0:	e044      	b.n	8001f2c <HAL_RCC_OscConfig+0x590>
 8001ea2:	bf00      	nop
 8001ea4:	58024400 	.word	0x58024400
 8001ea8:	58024800 	.word	0x58024800
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	2b05      	cmp	r3, #5
 8001eb2:	d112      	bne.n	8001eda <HAL_RCC_OscConfig+0x53e>
 8001eb4:	4b95      	ldr	r3, [pc, #596]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001eb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001eb8:	4a94      	ldr	r2, [pc, #592]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001eba:	f043 0304 	orr.w	r3, r3, #4
 8001ebe:	6713      	str	r3, [r2, #112]	; 0x70
 8001ec0:	4b92      	ldr	r3, [pc, #584]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001ec2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ec4:	4a91      	ldr	r2, [pc, #580]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001ec6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001eca:	6713      	str	r3, [r2, #112]	; 0x70
 8001ecc:	4b8f      	ldr	r3, [pc, #572]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001ece:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ed0:	4a8e      	ldr	r2, [pc, #568]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001ed2:	f043 0301 	orr.w	r3, r3, #1
 8001ed6:	6713      	str	r3, [r2, #112]	; 0x70
 8001ed8:	e028      	b.n	8001f2c <HAL_RCC_OscConfig+0x590>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	2b85      	cmp	r3, #133	; 0x85
 8001ee0:	d112      	bne.n	8001f08 <HAL_RCC_OscConfig+0x56c>
 8001ee2:	4b8a      	ldr	r3, [pc, #552]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001ee4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ee6:	4a89      	ldr	r2, [pc, #548]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001ee8:	f043 0304 	orr.w	r3, r3, #4
 8001eec:	6713      	str	r3, [r2, #112]	; 0x70
 8001eee:	4b87      	ldr	r3, [pc, #540]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001ef0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ef2:	4a86      	ldr	r2, [pc, #536]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001ef4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ef8:	6713      	str	r3, [r2, #112]	; 0x70
 8001efa:	4b84      	ldr	r3, [pc, #528]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001efc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001efe:	4a83      	ldr	r2, [pc, #524]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001f00:	f043 0301 	orr.w	r3, r3, #1
 8001f04:	6713      	str	r3, [r2, #112]	; 0x70
 8001f06:	e011      	b.n	8001f2c <HAL_RCC_OscConfig+0x590>
 8001f08:	4b80      	ldr	r3, [pc, #512]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001f0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f0c:	4a7f      	ldr	r2, [pc, #508]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001f0e:	f023 0301 	bic.w	r3, r3, #1
 8001f12:	6713      	str	r3, [r2, #112]	; 0x70
 8001f14:	4b7d      	ldr	r3, [pc, #500]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001f16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f18:	4a7c      	ldr	r2, [pc, #496]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001f1a:	f023 0304 	bic.w	r3, r3, #4
 8001f1e:	6713      	str	r3, [r2, #112]	; 0x70
 8001f20:	4b7a      	ldr	r3, [pc, #488]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f24:	4a79      	ldr	r2, [pc, #484]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001f26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001f2a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d015      	beq.n	8001f60 <HAL_RCC_OscConfig+0x5c4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f34:	f7ff fa22 	bl	800137c <HAL_GetTick>
 8001f38:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001f3a:	e00a      	b.n	8001f52 <HAL_RCC_OscConfig+0x5b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f3c:	f7ff fa1e 	bl	800137c <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d901      	bls.n	8001f52 <HAL_RCC_OscConfig+0x5b6>
        {
          return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e121      	b.n	8002196 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001f52:	4b6e      	ldr	r3, [pc, #440]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001f54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f56:	f003 0302 	and.w	r3, r3, #2
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d0ee      	beq.n	8001f3c <HAL_RCC_OscConfig+0x5a0>
 8001f5e:	e014      	b.n	8001f8a <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f60:	f7ff fa0c 	bl	800137c <HAL_GetTick>
 8001f64:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001f66:	e00a      	b.n	8001f7e <HAL_RCC_OscConfig+0x5e2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f68:	f7ff fa08 	bl	800137c <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_OscConfig+0x5e2>
        {
          return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e10b      	b.n	8002196 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001f7e:	4b63      	ldr	r3, [pc, #396]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001f80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f82:	f003 0302 	and.w	r3, r3, #2
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d1ee      	bne.n	8001f68 <HAL_RCC_OscConfig+0x5cc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	f000 8100 	beq.w	8002194 <HAL_RCC_OscConfig+0x7f8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001f94:	4b5d      	ldr	r3, [pc, #372]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001f96:	691b      	ldr	r3, [r3, #16]
 8001f98:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001f9c:	2b18      	cmp	r3, #24
 8001f9e:	f000 80bb 	beq.w	8002118 <HAL_RCC_OscConfig+0x77c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fa6:	2b02      	cmp	r3, #2
 8001fa8:	f040 8095 	bne.w	80020d6 <HAL_RCC_OscConfig+0x73a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fac:	4b57      	ldr	r3, [pc, #348]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a56      	ldr	r2, [pc, #344]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001fb2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001fb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fb8:	f7ff f9e0 	bl	800137c <HAL_GetTick>
 8001fbc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001fbe:	e008      	b.n	8001fd2 <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fc0:	f7ff f9dc 	bl	800137c <HAL_GetTick>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	2b02      	cmp	r3, #2
 8001fcc:	d901      	bls.n	8001fd2 <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	e0e1      	b.n	8002196 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001fd2:	4b4e      	ldr	r3, [pc, #312]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d1f0      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x624>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fde:	4b4b      	ldr	r3, [pc, #300]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001fe0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001fe2:	4b4b      	ldr	r3, [pc, #300]	; (8002110 <HAL_RCC_OscConfig+0x774>)
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001fee:	0112      	lsls	r2, r2, #4
 8001ff0:	430a      	orrs	r2, r1
 8001ff2:	4946      	ldr	r1, [pc, #280]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	628b      	str	r3, [r1, #40]	; 0x28
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffc:	3b01      	subs	r3, #1
 8001ffe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002006:	3b01      	subs	r3, #1
 8002008:	025b      	lsls	r3, r3, #9
 800200a:	b29b      	uxth	r3, r3
 800200c:	431a      	orrs	r2, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002012:	3b01      	subs	r3, #1
 8002014:	041b      	lsls	r3, r3, #16
 8002016:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800201a:	431a      	orrs	r2, r3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002020:	3b01      	subs	r3, #1
 8002022:	061b      	lsls	r3, r3, #24
 8002024:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002028:	4938      	ldr	r1, [pc, #224]	; (800210c <HAL_RCC_OscConfig+0x770>)
 800202a:	4313      	orrs	r3, r2
 800202c:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800202e:	4b37      	ldr	r3, [pc, #220]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8002030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002032:	4a36      	ldr	r2, [pc, #216]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8002034:	f023 0301 	bic.w	r3, r3, #1
 8002038:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800203a:	4b34      	ldr	r3, [pc, #208]	; (800210c <HAL_RCC_OscConfig+0x770>)
 800203c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800203e:	4b35      	ldr	r3, [pc, #212]	; (8002114 <HAL_RCC_OscConfig+0x778>)
 8002040:	4013      	ands	r3, r2
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002046:	00d2      	lsls	r2, r2, #3
 8002048:	4930      	ldr	r1, [pc, #192]	; (800210c <HAL_RCC_OscConfig+0x770>)
 800204a:	4313      	orrs	r3, r2
 800204c:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800204e:	4b2f      	ldr	r3, [pc, #188]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8002050:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002052:	f023 020c 	bic.w	r2, r3, #12
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205a:	492c      	ldr	r1, [pc, #176]	; (800210c <HAL_RCC_OscConfig+0x770>)
 800205c:	4313      	orrs	r3, r2
 800205e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002060:	4b2a      	ldr	r3, [pc, #168]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8002062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002064:	f023 0202 	bic.w	r2, r3, #2
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800206c:	4927      	ldr	r1, [pc, #156]	; (800210c <HAL_RCC_OscConfig+0x770>)
 800206e:	4313      	orrs	r3, r2
 8002070:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002072:	4b26      	ldr	r3, [pc, #152]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8002074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002076:	4a25      	ldr	r2, [pc, #148]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8002078:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800207c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800207e:	4b23      	ldr	r3, [pc, #140]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8002080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002082:	4a22      	ldr	r2, [pc, #136]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8002084:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002088:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800208a:	4b20      	ldr	r3, [pc, #128]	; (800210c <HAL_RCC_OscConfig+0x770>)
 800208c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800208e:	4a1f      	ldr	r2, [pc, #124]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8002090:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002094:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8002096:	4b1d      	ldr	r3, [pc, #116]	; (800210c <HAL_RCC_OscConfig+0x770>)
 8002098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800209a:	4a1c      	ldr	r2, [pc, #112]	; (800210c <HAL_RCC_OscConfig+0x770>)
 800209c:	f043 0301 	orr.w	r3, r3, #1
 80020a0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020a2:	4b1a      	ldr	r3, [pc, #104]	; (800210c <HAL_RCC_OscConfig+0x770>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a19      	ldr	r2, [pc, #100]	; (800210c <HAL_RCC_OscConfig+0x770>)
 80020a8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80020ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020ae:	f7ff f965 	bl	800137c <HAL_GetTick>
 80020b2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80020b4:	e008      	b.n	80020c8 <HAL_RCC_OscConfig+0x72c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020b6:	f7ff f961 	bl	800137c <HAL_GetTick>
 80020ba:	4602      	mov	r2, r0
 80020bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	2b02      	cmp	r3, #2
 80020c2:	d901      	bls.n	80020c8 <HAL_RCC_OscConfig+0x72c>
          {
            return HAL_TIMEOUT;
 80020c4:	2303      	movs	r3, #3
 80020c6:	e066      	b.n	8002196 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80020c8:	4b10      	ldr	r3, [pc, #64]	; (800210c <HAL_RCC_OscConfig+0x770>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d0f0      	beq.n	80020b6 <HAL_RCC_OscConfig+0x71a>
 80020d4:	e05e      	b.n	8002194 <HAL_RCC_OscConfig+0x7f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020d6:	4b0d      	ldr	r3, [pc, #52]	; (800210c <HAL_RCC_OscConfig+0x770>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a0c      	ldr	r2, [pc, #48]	; (800210c <HAL_RCC_OscConfig+0x770>)
 80020dc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80020e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020e2:	f7ff f94b 	bl	800137c <HAL_GetTick>
 80020e6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80020e8:	e008      	b.n	80020fc <HAL_RCC_OscConfig+0x760>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020ea:	f7ff f947 	bl	800137c <HAL_GetTick>
 80020ee:	4602      	mov	r2, r0
 80020f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f2:	1ad3      	subs	r3, r2, r3
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d901      	bls.n	80020fc <HAL_RCC_OscConfig+0x760>
          {
            return HAL_TIMEOUT;
 80020f8:	2303      	movs	r3, #3
 80020fa:	e04c      	b.n	8002196 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80020fc:	4b03      	ldr	r3, [pc, #12]	; (800210c <HAL_RCC_OscConfig+0x770>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002104:	2b00      	cmp	r3, #0
 8002106:	d1f0      	bne.n	80020ea <HAL_RCC_OscConfig+0x74e>
 8002108:	e044      	b.n	8002194 <HAL_RCC_OscConfig+0x7f8>
 800210a:	bf00      	nop
 800210c:	58024400 	.word	0x58024400
 8002110:	fffffc0c 	.word	0xfffffc0c
 8002114:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002118:	4b21      	ldr	r3, [pc, #132]	; (80021a0 <HAL_RCC_OscConfig+0x804>)
 800211a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800211c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800211e:	4b20      	ldr	r3, [pc, #128]	; (80021a0 <HAL_RCC_OscConfig+0x804>)
 8002120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002122:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002128:	2b01      	cmp	r3, #1
 800212a:	d031      	beq.n	8002190 <HAL_RCC_OscConfig+0x7f4>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	f003 0203 	and.w	r2, r3, #3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002136:	429a      	cmp	r2, r3
 8002138:	d12a      	bne.n	8002190 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	091b      	lsrs	r3, r3, #4
 800213e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002146:	429a      	cmp	r2, r3
 8002148:	d122      	bne.n	8002190 <HAL_RCC_OscConfig+0x7f4>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002154:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002156:	429a      	cmp	r2, r3
 8002158:	d11a      	bne.n	8002190 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	0a5b      	lsrs	r3, r3, #9
 800215e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002166:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002168:	429a      	cmp	r2, r3
 800216a:	d111      	bne.n	8002190 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	0c1b      	lsrs	r3, r3, #16
 8002170:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002178:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800217a:	429a      	cmp	r2, r3
 800217c:	d108      	bne.n	8002190 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	0e1b      	lsrs	r3, r3, #24
 8002182:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800218a:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800218c:	429a      	cmp	r2, r3
 800218e:	d001      	beq.n	8002194 <HAL_RCC_OscConfig+0x7f8>
      {
        return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e000      	b.n	8002196 <HAL_RCC_OscConfig+0x7fa>
      }
    }
  }
  return HAL_OK;
 8002194:	2300      	movs	r3, #0
}
 8002196:	4618      	mov	r0, r3
 8002198:	3730      	adds	r7, #48	; 0x30
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	58024400 	.word	0x58024400

080021a4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b086      	sub	sp, #24
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d101      	bne.n	80021b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e19c      	b.n	80024f2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021b8:	4b8a      	ldr	r3, [pc, #552]	; (80023e4 <HAL_RCC_ClockConfig+0x240>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f003 030f 	and.w	r3, r3, #15
 80021c0:	683a      	ldr	r2, [r7, #0]
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d910      	bls.n	80021e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021c6:	4b87      	ldr	r3, [pc, #540]	; (80023e4 <HAL_RCC_ClockConfig+0x240>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f023 020f 	bic.w	r2, r3, #15
 80021ce:	4985      	ldr	r1, [pc, #532]	; (80023e4 <HAL_RCC_ClockConfig+0x240>)
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021d6:	4b83      	ldr	r3, [pc, #524]	; (80023e4 <HAL_RCC_ClockConfig+0x240>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f003 030f 	and.w	r3, r3, #15
 80021de:	683a      	ldr	r2, [r7, #0]
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d001      	beq.n	80021e8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e184      	b.n	80024f2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 0304 	and.w	r3, r3, #4
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d010      	beq.n	8002216 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	691a      	ldr	r2, [r3, #16]
 80021f8:	4b7b      	ldr	r3, [pc, #492]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 80021fa:	699b      	ldr	r3, [r3, #24]
 80021fc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002200:	429a      	cmp	r2, r3
 8002202:	d908      	bls.n	8002216 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002204:	4b78      	ldr	r3, [pc, #480]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 8002206:	699b      	ldr	r3, [r3, #24]
 8002208:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	691b      	ldr	r3, [r3, #16]
 8002210:	4975      	ldr	r1, [pc, #468]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 8002212:	4313      	orrs	r3, r2
 8002214:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f003 0308 	and.w	r3, r3, #8
 800221e:	2b00      	cmp	r3, #0
 8002220:	d010      	beq.n	8002244 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	695a      	ldr	r2, [r3, #20]
 8002226:	4b70      	ldr	r3, [pc, #448]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 8002228:	69db      	ldr	r3, [r3, #28]
 800222a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800222e:	429a      	cmp	r2, r3
 8002230:	d908      	bls.n	8002244 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002232:	4b6d      	ldr	r3, [pc, #436]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 8002234:	69db      	ldr	r3, [r3, #28]
 8002236:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	695b      	ldr	r3, [r3, #20]
 800223e:	496a      	ldr	r1, [pc, #424]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 8002240:	4313      	orrs	r3, r2
 8002242:	61cb      	str	r3, [r1, #28]
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f003 0310 	and.w	r3, r3, #16
 800224c:	2b00      	cmp	r3, #0
 800224e:	d010      	beq.n	8002272 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
     if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	699a      	ldr	r2, [r3, #24]
 8002254:	4b64      	ldr	r3, [pc, #400]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 8002256:	69db      	ldr	r3, [r3, #28]
 8002258:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800225c:	429a      	cmp	r2, r3
 800225e:	d908      	bls.n	8002272 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002260:	4b61      	ldr	r3, [pc, #388]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 8002262:	69db      	ldr	r3, [r3, #28]
 8002264:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	699b      	ldr	r3, [r3, #24]
 800226c:	495e      	ldr	r1, [pc, #376]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 800226e:	4313      	orrs	r3, r2
 8002270:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 0320 	and.w	r3, r3, #32
 800227a:	2b00      	cmp	r3, #0
 800227c:	d010      	beq.n	80022a0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
    }
#else
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	69da      	ldr	r2, [r3, #28]
 8002282:	4b59      	ldr	r3, [pc, #356]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 8002284:	6a1b      	ldr	r3, [r3, #32]
 8002286:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800228a:	429a      	cmp	r2, r3
 800228c:	d908      	bls.n	80022a0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800228e:	4b56      	ldr	r3, [pc, #344]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 8002290:	6a1b      	ldr	r3, [r3, #32]
 8002292:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	69db      	ldr	r3, [r3, #28]
 800229a:	4953      	ldr	r1, [pc, #332]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 800229c:	4313      	orrs	r3, r2
 800229e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 0302 	and.w	r3, r3, #2
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d010      	beq.n	80022ce <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
        if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	68da      	ldr	r2, [r3, #12]
 80022b0:	4b4d      	ldr	r3, [pc, #308]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 80022b2:	699b      	ldr	r3, [r3, #24]
 80022b4:	f003 030f 	and.w	r3, r3, #15
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d908      	bls.n	80022ce <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022bc:	4b4a      	ldr	r3, [pc, #296]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 80022be:	699b      	ldr	r3, [r3, #24]
 80022c0:	f023 020f 	bic.w	r2, r3, #15
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	4947      	ldr	r1, [pc, #284]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 80022ca:	4313      	orrs	r3, r2
 80022cc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0301 	and.w	r3, r3, #1
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d055      	beq.n	8002386 <HAL_RCC_ClockConfig+0x1e2>
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80022da:	4b43      	ldr	r3, [pc, #268]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 80022dc:	699b      	ldr	r3, [r3, #24]
 80022de:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	4940      	ldr	r1, [pc, #256]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 80022e8:	4313      	orrs	r3, r2
 80022ea:	618b      	str	r3, [r1, #24]
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	2b02      	cmp	r3, #2
 80022f2:	d107      	bne.n	8002304 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80022f4:	4b3c      	ldr	r3, [pc, #240]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d121      	bne.n	8002344 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	e0f6      	b.n	80024f2 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	2b03      	cmp	r3, #3
 800230a:	d107      	bne.n	800231c <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800230c:	4b36      	ldr	r3, [pc, #216]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002314:	2b00      	cmp	r3, #0
 8002316:	d115      	bne.n	8002344 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	e0ea      	b.n	80024f2 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	2b01      	cmp	r3, #1
 8002322:	d107      	bne.n	8002334 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002324:	4b30      	ldr	r3, [pc, #192]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800232c:	2b00      	cmp	r3, #0
 800232e:	d109      	bne.n	8002344 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	e0de      	b.n	80024f2 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002334:	4b2c      	ldr	r3, [pc, #176]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0304 	and.w	r3, r3, #4
 800233c:	2b00      	cmp	r3, #0
 800233e:	d101      	bne.n	8002344 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e0d6      	b.n	80024f2 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002344:	4b28      	ldr	r3, [pc, #160]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 8002346:	691b      	ldr	r3, [r3, #16]
 8002348:	f023 0207 	bic.w	r2, r3, #7
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	4925      	ldr	r1, [pc, #148]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 8002352:	4313      	orrs	r3, r2
 8002354:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002356:	f7ff f811 	bl	800137c <HAL_GetTick>
 800235a:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800235c:	e00a      	b.n	8002374 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800235e:	f7ff f80d 	bl	800137c <HAL_GetTick>
 8002362:	4602      	mov	r2, r0
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	f241 3288 	movw	r2, #5000	; 0x1388
 800236c:	4293      	cmp	r3, r2
 800236e:	d901      	bls.n	8002374 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002370:	2303      	movs	r3, #3
 8002372:	e0be      	b.n	80024f2 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002374:	4b1c      	ldr	r3, [pc, #112]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 8002376:	691b      	ldr	r3, [r3, #16]
 8002378:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	00db      	lsls	r3, r3, #3
 8002382:	429a      	cmp	r2, r3
 8002384:	d1eb      	bne.n	800235e <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0302 	and.w	r3, r3, #2
 800238e:	2b00      	cmp	r3, #0
 8002390:	d010      	beq.n	80023b4 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	68da      	ldr	r2, [r3, #12]
 8002396:	4b14      	ldr	r3, [pc, #80]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 8002398:	699b      	ldr	r3, [r3, #24]
 800239a:	f003 030f 	and.w	r3, r3, #15
 800239e:	429a      	cmp	r2, r3
 80023a0:	d208      	bcs.n	80023b4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023a2:	4b11      	ldr	r3, [pc, #68]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 80023a4:	699b      	ldr	r3, [r3, #24]
 80023a6:	f023 020f 	bic.w	r2, r3, #15
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	68db      	ldr	r3, [r3, #12]
 80023ae:	490e      	ldr	r1, [pc, #56]	; (80023e8 <HAL_RCC_ClockConfig+0x244>)
 80023b0:	4313      	orrs	r3, r2
 80023b2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023b4:	4b0b      	ldr	r3, [pc, #44]	; (80023e4 <HAL_RCC_ClockConfig+0x240>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 030f 	and.w	r3, r3, #15
 80023bc:	683a      	ldr	r2, [r7, #0]
 80023be:	429a      	cmp	r2, r3
 80023c0:	d214      	bcs.n	80023ec <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023c2:	4b08      	ldr	r3, [pc, #32]	; (80023e4 <HAL_RCC_ClockConfig+0x240>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f023 020f 	bic.w	r2, r3, #15
 80023ca:	4906      	ldr	r1, [pc, #24]	; (80023e4 <HAL_RCC_ClockConfig+0x240>)
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023d2:	4b04      	ldr	r3, [pc, #16]	; (80023e4 <HAL_RCC_ClockConfig+0x240>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 030f 	and.w	r3, r3, #15
 80023da:	683a      	ldr	r2, [r7, #0]
 80023dc:	429a      	cmp	r2, r3
 80023de:	d005      	beq.n	80023ec <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e086      	b.n	80024f2 <HAL_RCC_ClockConfig+0x34e>
 80023e4:	52002000 	.word	0x52002000
 80023e8:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 0304 	and.w	r3, r3, #4
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d010      	beq.n	800241a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
   }
#else
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	691a      	ldr	r2, [r3, #16]
 80023fc:	4b3f      	ldr	r3, [pc, #252]	; (80024fc <HAL_RCC_ClockConfig+0x358>)
 80023fe:	699b      	ldr	r3, [r3, #24]
 8002400:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002404:	429a      	cmp	r2, r3
 8002406:	d208      	bcs.n	800241a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002408:	4b3c      	ldr	r3, [pc, #240]	; (80024fc <HAL_RCC_ClockConfig+0x358>)
 800240a:	699b      	ldr	r3, [r3, #24]
 800240c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	691b      	ldr	r3, [r3, #16]
 8002414:	4939      	ldr	r1, [pc, #228]	; (80024fc <HAL_RCC_ClockConfig+0x358>)
 8002416:	4313      	orrs	r3, r2
 8002418:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 0308 	and.w	r3, r3, #8
 8002422:	2b00      	cmp	r3, #0
 8002424:	d010      	beq.n	8002448 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	695a      	ldr	r2, [r3, #20]
 800242a:	4b34      	ldr	r3, [pc, #208]	; (80024fc <HAL_RCC_ClockConfig+0x358>)
 800242c:	69db      	ldr	r3, [r3, #28]
 800242e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002432:	429a      	cmp	r2, r3
 8002434:	d208      	bcs.n	8002448 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002436:	4b31      	ldr	r3, [pc, #196]	; (80024fc <HAL_RCC_ClockConfig+0x358>)
 8002438:	69db      	ldr	r3, [r3, #28]
 800243a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	695b      	ldr	r3, [r3, #20]
 8002442:	492e      	ldr	r1, [pc, #184]	; (80024fc <HAL_RCC_ClockConfig+0x358>)
 8002444:	4313      	orrs	r3, r2
 8002446:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 0310 	and.w	r3, r3, #16
 8002450:	2b00      	cmp	r3, #0
 8002452:	d010      	beq.n	8002476 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	699a      	ldr	r2, [r3, #24]
 8002458:	4b28      	ldr	r3, [pc, #160]	; (80024fc <HAL_RCC_ClockConfig+0x358>)
 800245a:	69db      	ldr	r3, [r3, #28]
 800245c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002460:	429a      	cmp	r2, r3
 8002462:	d208      	bcs.n	8002476 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002464:	4b25      	ldr	r3, [pc, #148]	; (80024fc <HAL_RCC_ClockConfig+0x358>)
 8002466:	69db      	ldr	r3, [r3, #28]
 8002468:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	699b      	ldr	r3, [r3, #24]
 8002470:	4922      	ldr	r1, [pc, #136]	; (80024fc <HAL_RCC_ClockConfig+0x358>)
 8002472:	4313      	orrs	r3, r2
 8002474:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0320 	and.w	r3, r3, #32
 800247e:	2b00      	cmp	r3, #0
 8002480:	d010      	beq.n	80024a4 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
   }
#else
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	69da      	ldr	r2, [r3, #28]
 8002486:	4b1d      	ldr	r3, [pc, #116]	; (80024fc <HAL_RCC_ClockConfig+0x358>)
 8002488:	6a1b      	ldr	r3, [r3, #32]
 800248a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800248e:	429a      	cmp	r2, r3
 8002490:	d208      	bcs.n	80024a4 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002492:	4b1a      	ldr	r3, [pc, #104]	; (80024fc <HAL_RCC_ClockConfig+0x358>)
 8002494:	6a1b      	ldr	r3, [r3, #32]
 8002496:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	69db      	ldr	r3, [r3, #28]
 800249e:	4917      	ldr	r1, [pc, #92]	; (80024fc <HAL_RCC_ClockConfig+0x358>)
 80024a0:	4313      	orrs	r3, r2
 80024a2:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80024a4:	f000 f834 	bl	8002510 <HAL_RCC_GetSysClockFreq>
 80024a8:	4602      	mov	r2, r0
 80024aa:	4b14      	ldr	r3, [pc, #80]	; (80024fc <HAL_RCC_ClockConfig+0x358>)
 80024ac:	699b      	ldr	r3, [r3, #24]
 80024ae:	0a1b      	lsrs	r3, r3, #8
 80024b0:	f003 030f 	and.w	r3, r3, #15
 80024b4:	4912      	ldr	r1, [pc, #72]	; (8002500 <HAL_RCC_ClockConfig+0x35c>)
 80024b6:	5ccb      	ldrb	r3, [r1, r3]
 80024b8:	f003 031f 	and.w	r3, r3, #31
 80024bc:	fa22 f303 	lsr.w	r3, r2, r3
 80024c0:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80024c2:	4b0e      	ldr	r3, [pc, #56]	; (80024fc <HAL_RCC_ClockConfig+0x358>)
 80024c4:	699b      	ldr	r3, [r3, #24]
 80024c6:	f003 030f 	and.w	r3, r3, #15
 80024ca:	4a0d      	ldr	r2, [pc, #52]	; (8002500 <HAL_RCC_ClockConfig+0x35c>)
 80024cc:	5cd3      	ldrb	r3, [r2, r3]
 80024ce:	f003 031f 	and.w	r3, r3, #31
 80024d2:	693a      	ldr	r2, [r7, #16]
 80024d4:	fa22 f303 	lsr.w	r3, r2, r3
 80024d8:	4a0a      	ldr	r2, [pc, #40]	; (8002504 <HAL_RCC_ClockConfig+0x360>)
 80024da:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80024dc:	4a0a      	ldr	r2, [pc, #40]	; (8002508 <HAL_RCC_ClockConfig+0x364>)
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80024e2:	4b0a      	ldr	r3, [pc, #40]	; (800250c <HAL_RCC_ClockConfig+0x368>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7fe fdca 	bl	8001080 <HAL_InitTick>
 80024ec:	4603      	mov	r3, r0
 80024ee:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80024f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3718      	adds	r7, #24
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	58024400 	.word	0x58024400
 8002500:	08007850 	.word	0x08007850
 8002504:	240001bc 	.word	0x240001bc
 8002508:	240001b8 	.word	0x240001b8
 800250c:	240001c0 	.word	0x240001c0

08002510 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002510:	b480      	push	{r7}
 8002512:	b089      	sub	sp, #36	; 0x24
 8002514:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002516:	4bb3      	ldr	r3, [pc, #716]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002518:	691b      	ldr	r3, [r3, #16]
 800251a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800251e:	2b18      	cmp	r3, #24
 8002520:	f200 8155 	bhi.w	80027ce <HAL_RCC_GetSysClockFreq+0x2be>
 8002524:	a201      	add	r2, pc, #4	; (adr r2, 800252c <HAL_RCC_GetSysClockFreq+0x1c>)
 8002526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800252a:	bf00      	nop
 800252c:	08002591 	.word	0x08002591
 8002530:	080027cf 	.word	0x080027cf
 8002534:	080027cf 	.word	0x080027cf
 8002538:	080027cf 	.word	0x080027cf
 800253c:	080027cf 	.word	0x080027cf
 8002540:	080027cf 	.word	0x080027cf
 8002544:	080027cf 	.word	0x080027cf
 8002548:	080027cf 	.word	0x080027cf
 800254c:	080025b7 	.word	0x080025b7
 8002550:	080027cf 	.word	0x080027cf
 8002554:	080027cf 	.word	0x080027cf
 8002558:	080027cf 	.word	0x080027cf
 800255c:	080027cf 	.word	0x080027cf
 8002560:	080027cf 	.word	0x080027cf
 8002564:	080027cf 	.word	0x080027cf
 8002568:	080027cf 	.word	0x080027cf
 800256c:	080025bd 	.word	0x080025bd
 8002570:	080027cf 	.word	0x080027cf
 8002574:	080027cf 	.word	0x080027cf
 8002578:	080027cf 	.word	0x080027cf
 800257c:	080027cf 	.word	0x080027cf
 8002580:	080027cf 	.word	0x080027cf
 8002584:	080027cf 	.word	0x080027cf
 8002588:	080027cf 	.word	0x080027cf
 800258c:	080025c3 	.word	0x080025c3
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002590:	4b94      	ldr	r3, [pc, #592]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0320 	and.w	r3, r3, #32
 8002598:	2b00      	cmp	r3, #0
 800259a:	d009      	beq.n	80025b0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800259c:	4b91      	ldr	r3, [pc, #580]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	08db      	lsrs	r3, r3, #3
 80025a2:	f003 0303 	and.w	r3, r3, #3
 80025a6:	4a90      	ldr	r2, [pc, #576]	; (80027e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80025a8:	fa22 f303 	lsr.w	r3, r2, r3
 80025ac:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80025ae:	e111      	b.n	80027d4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80025b0:	4b8d      	ldr	r3, [pc, #564]	; (80027e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80025b2:	61bb      	str	r3, [r7, #24]
    break;
 80025b4:	e10e      	b.n	80027d4 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80025b6:	4b8d      	ldr	r3, [pc, #564]	; (80027ec <HAL_RCC_GetSysClockFreq+0x2dc>)
 80025b8:	61bb      	str	r3, [r7, #24]
    break;
 80025ba:	e10b      	b.n	80027d4 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80025bc:	4b8c      	ldr	r3, [pc, #560]	; (80027f0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80025be:	61bb      	str	r3, [r7, #24]
    break;
 80025c0:	e108      	b.n	80027d4 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80025c2:	4b88      	ldr	r3, [pc, #544]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025c6:	f003 0303 	and.w	r3, r3, #3
 80025ca:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80025cc:	4b85      	ldr	r3, [pc, #532]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d0:	091b      	lsrs	r3, r3, #4
 80025d2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80025d6:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80025d8:	4b82      	ldr	r3, [pc, #520]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025dc:	f003 0301 	and.w	r3, r3, #1
 80025e0:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80025e2:	4b80      	ldr	r3, [pc, #512]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025e6:	08db      	lsrs	r3, r3, #3
 80025e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80025ec:	68fa      	ldr	r2, [r7, #12]
 80025ee:	fb02 f303 	mul.w	r3, r2, r3
 80025f2:	ee07 3a90 	vmov	s15, r3
 80025f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025fa:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	2b00      	cmp	r3, #0
 8002602:	f000 80e1 	beq.w	80027c8 <HAL_RCC_GetSysClockFreq+0x2b8>
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	2b02      	cmp	r3, #2
 800260a:	f000 8083 	beq.w	8002714 <HAL_RCC_GetSysClockFreq+0x204>
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	2b02      	cmp	r3, #2
 8002612:	f200 80a1 	bhi.w	8002758 <HAL_RCC_GetSysClockFreq+0x248>
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d003      	beq.n	8002624 <HAL_RCC_GetSysClockFreq+0x114>
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	2b01      	cmp	r3, #1
 8002620:	d056      	beq.n	80026d0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002622:	e099      	b.n	8002758 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002624:	4b6f      	ldr	r3, [pc, #444]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f003 0320 	and.w	r3, r3, #32
 800262c:	2b00      	cmp	r3, #0
 800262e:	d02d      	beq.n	800268c <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002630:	4b6c      	ldr	r3, [pc, #432]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	08db      	lsrs	r3, r3, #3
 8002636:	f003 0303 	and.w	r3, r3, #3
 800263a:	4a6b      	ldr	r2, [pc, #428]	; (80027e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800263c:	fa22 f303 	lsr.w	r3, r2, r3
 8002640:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	ee07 3a90 	vmov	s15, r3
 8002648:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	ee07 3a90 	vmov	s15, r3
 8002652:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002656:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800265a:	4b62      	ldr	r3, [pc, #392]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800265c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002662:	ee07 3a90 	vmov	s15, r3
 8002666:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800266a:	ed97 6a02 	vldr	s12, [r7, #8]
 800266e:	eddf 5a61 	vldr	s11, [pc, #388]	; 80027f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002672:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002676:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800267a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800267e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002682:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002686:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800268a:	e087      	b.n	800279c <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	ee07 3a90 	vmov	s15, r3
 8002692:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002696:	eddf 6a58 	vldr	s13, [pc, #352]	; 80027f8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800269a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800269e:	4b51      	ldr	r3, [pc, #324]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026a6:	ee07 3a90 	vmov	s15, r3
 80026aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80026ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80026b2:	eddf 5a50 	vldr	s11, [pc, #320]	; 80027f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80026b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80026ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80026be:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80026c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80026c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80026ce:	e065      	b.n	800279c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	ee07 3a90 	vmov	s15, r3
 80026d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026da:	eddf 6a48 	vldr	s13, [pc, #288]	; 80027fc <HAL_RCC_GetSysClockFreq+0x2ec>
 80026de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80026e2:	4b40      	ldr	r3, [pc, #256]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026ea:	ee07 3a90 	vmov	s15, r3
 80026ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80026f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80026f6:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80027f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80026fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80026fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002702:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002706:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800270a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800270e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002712:	e043      	b.n	800279c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	ee07 3a90 	vmov	s15, r3
 800271a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800271e:	eddf 6a38 	vldr	s13, [pc, #224]	; 8002800 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002722:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002726:	4b2f      	ldr	r3, [pc, #188]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800272e:	ee07 3a90 	vmov	s15, r3
 8002732:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002736:	ed97 6a02 	vldr	s12, [r7, #8]
 800273a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80027f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800273e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002742:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002746:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800274a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800274e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002752:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002756:	e021      	b.n	800279c <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	ee07 3a90 	vmov	s15, r3
 800275e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002762:	eddf 6a26 	vldr	s13, [pc, #152]	; 80027fc <HAL_RCC_GetSysClockFreq+0x2ec>
 8002766:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800276a:	4b1e      	ldr	r3, [pc, #120]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800276c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002772:	ee07 3a90 	vmov	s15, r3
 8002776:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800277a:	ed97 6a02 	vldr	s12, [r7, #8]
 800277e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80027f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002782:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002786:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800278a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800278e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002792:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002796:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800279a:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800279c:	4b11      	ldr	r3, [pc, #68]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800279e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a0:	0a5b      	lsrs	r3, r3, #9
 80027a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80027a6:	3301      	adds	r3, #1
 80027a8:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	ee07 3a90 	vmov	s15, r3
 80027b0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80027b4:	edd7 6a07 	vldr	s13, [r7, #28]
 80027b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027c0:	ee17 3a90 	vmov	r3, s15
 80027c4:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80027c6:	e005      	b.n	80027d4 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80027c8:	2300      	movs	r3, #0
 80027ca:	61bb      	str	r3, [r7, #24]
    break;
 80027cc:	e002      	b.n	80027d4 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80027ce:	4b07      	ldr	r3, [pc, #28]	; (80027ec <HAL_RCC_GetSysClockFreq+0x2dc>)
 80027d0:	61bb      	str	r3, [r7, #24]
    break;
 80027d2:	bf00      	nop
  }

  return sysclockfreq;
 80027d4:	69bb      	ldr	r3, [r7, #24]
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3724      	adds	r7, #36	; 0x24
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	58024400 	.word	0x58024400
 80027e8:	03d09000 	.word	0x03d09000
 80027ec:	003d0900 	.word	0x003d0900
 80027f0:	007a1200 	.word	0x007a1200
 80027f4:	46000000 	.word	0x46000000
 80027f8:	4c742400 	.word	0x4c742400
 80027fc:	4a742400 	.word	0x4a742400
 8002800:	4af42400 	.word	0x4af42400

08002804 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800280a:	f7ff fe81 	bl	8002510 <HAL_RCC_GetSysClockFreq>
 800280e:	4602      	mov	r2, r0
 8002810:	4b10      	ldr	r3, [pc, #64]	; (8002854 <HAL_RCC_GetHCLKFreq+0x50>)
 8002812:	699b      	ldr	r3, [r3, #24]
 8002814:	0a1b      	lsrs	r3, r3, #8
 8002816:	f003 030f 	and.w	r3, r3, #15
 800281a:	490f      	ldr	r1, [pc, #60]	; (8002858 <HAL_RCC_GetHCLKFreq+0x54>)
 800281c:	5ccb      	ldrb	r3, [r1, r3]
 800281e:	f003 031f 	and.w	r3, r3, #31
 8002822:	fa22 f303 	lsr.w	r3, r2, r3
 8002826:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8002828:	4b0a      	ldr	r3, [pc, #40]	; (8002854 <HAL_RCC_GetHCLKFreq+0x50>)
 800282a:	699b      	ldr	r3, [r3, #24]
 800282c:	f003 030f 	and.w	r3, r3, #15
 8002830:	4a09      	ldr	r2, [pc, #36]	; (8002858 <HAL_RCC_GetHCLKFreq+0x54>)
 8002832:	5cd3      	ldrb	r3, [r2, r3]
 8002834:	f003 031f 	and.w	r3, r3, #31
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	fa22 f303 	lsr.w	r3, r2, r3
 800283e:	4a07      	ldr	r2, [pc, #28]	; (800285c <HAL_RCC_GetHCLKFreq+0x58>)
 8002840:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002842:	4a07      	ldr	r2, [pc, #28]	; (8002860 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002848:	4b04      	ldr	r3, [pc, #16]	; (800285c <HAL_RCC_GetHCLKFreq+0x58>)
 800284a:	681b      	ldr	r3, [r3, #0]
}
 800284c:	4618      	mov	r0, r3
 800284e:	3708      	adds	r7, #8
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	58024400 	.word	0x58024400
 8002858:	08007850 	.word	0x08007850
 800285c:	240001bc 	.word	0x240001bc
 8002860:	240001b8 	.word	0x240001b8

08002864 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 8002868:	f7ff ffcc 	bl	8002804 <HAL_RCC_GetHCLKFreq>
 800286c:	4602      	mov	r2, r0
 800286e:	4b06      	ldr	r3, [pc, #24]	; (8002888 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002870:	69db      	ldr	r3, [r3, #28]
 8002872:	091b      	lsrs	r3, r3, #4
 8002874:	f003 0307 	and.w	r3, r3, #7
 8002878:	4904      	ldr	r1, [pc, #16]	; (800288c <HAL_RCC_GetPCLK1Freq+0x28>)
 800287a:	5ccb      	ldrb	r3, [r1, r3]
 800287c:	f003 031f 	and.w	r3, r3, #31
 8002880:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8002884:	4618      	mov	r0, r3
 8002886:	bd80      	pop	{r7, pc}
 8002888:	58024400 	.word	0x58024400
 800288c:	08007850 	.word	0x08007850

08002890 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 8002894:	f7ff ffb6 	bl	8002804 <HAL_RCC_GetHCLKFreq>
 8002898:	4602      	mov	r2, r0
 800289a:	4b06      	ldr	r3, [pc, #24]	; (80028b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800289c:	69db      	ldr	r3, [r3, #28]
 800289e:	0a1b      	lsrs	r3, r3, #8
 80028a0:	f003 0307 	and.w	r3, r3, #7
 80028a4:	4904      	ldr	r1, [pc, #16]	; (80028b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80028a6:	5ccb      	ldrb	r3, [r1, r3]
 80028a8:	f003 031f 	and.w	r3, r3, #31
 80028ac:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	58024400 	.word	0x58024400
 80028b8:	08007850 	.word	0x08007850

080028bc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
 80028c4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	223f      	movs	r2, #63	; 0x3f
 80028ca:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80028cc:	4b1a      	ldr	r3, [pc, #104]	; (8002938 <HAL_RCC_GetClockConfig+0x7c>)
 80028ce:	691b      	ldr	r3, [r3, #16]
 80028d0:	f003 0207 	and.w	r2, r3, #7
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	605a      	str	r2, [r3, #4]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
#else
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE);
 80028d8:	4b17      	ldr	r3, [pc, #92]	; (8002938 <HAL_RCC_GetClockConfig+0x7c>)
 80028da:	699b      	ldr	r3, [r3, #24]
 80028dc:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE);
 80028e4:	4b14      	ldr	r3, [pc, #80]	; (8002938 <HAL_RCC_GetClockConfig+0x7c>)
 80028e6:	699b      	ldr	r3, [r3, #24]
 80028e8:	f003 020f 	and.w	r2, r3, #15
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE);
 80028f0:	4b11      	ldr	r3, [pc, #68]	; (8002938 <HAL_RCC_GetClockConfig+0x7c>)
 80028f2:	699b      	ldr	r3, [r3, #24]
 80028f4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1);
 80028fc:	4b0e      	ldr	r3, [pc, #56]	; (8002938 <HAL_RCC_GetClockConfig+0x7c>)
 80028fe:	69db      	ldr	r3, [r3, #28]
 8002900:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2);
 8002908:	4b0b      	ldr	r3, [pc, #44]	; (8002938 <HAL_RCC_GetClockConfig+0x7c>)
 800290a:	69db      	ldr	r3, [r3, #28]
 800290c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
 8002914:	4b08      	ldr	r3, [pc, #32]	; (8002938 <HAL_RCC_GetClockConfig+0x7c>)
 8002916:	6a1b      	ldr	r3, [r3, #32]
 8002918:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	61da      	str	r2, [r3, #28]
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002920:	4b06      	ldr	r3, [pc, #24]	; (800293c <HAL_RCC_GetClockConfig+0x80>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f003 020f 	and.w	r2, r3, #15
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	601a      	str	r2, [r3, #0]
}
 800292c:	bf00      	nop
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr
 8002938:	58024400 	.word	0x58024400
 800293c:	52002000 	.word	0x52002000

08002940 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b086      	sub	sp, #24
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002948:	2300      	movs	r3, #0
 800294a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800294c:	2300      	movs	r3, #0
 800294e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002958:	2b00      	cmp	r3, #0
 800295a:	d03f      	beq.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002960:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002964:	d02a      	beq.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002966:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800296a:	d824      	bhi.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800296c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002970:	d018      	beq.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002972:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002976:	d81e      	bhi.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002978:	2b00      	cmp	r3, #0
 800297a:	d003      	beq.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800297c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002980:	d007      	beq.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002982:	e018      	b.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002984:	4ba6      	ldr	r3, [pc, #664]	; (8002c20 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002988:	4aa5      	ldr	r2, [pc, #660]	; (8002c20 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800298a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800298e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002990:	e015      	b.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	3304      	adds	r3, #4
 8002996:	2102      	movs	r1, #2
 8002998:	4618      	mov	r0, r3
 800299a:	f001 f99b 	bl	8003cd4 <RCCEx_PLL2_Config>
 800299e:	4603      	mov	r3, r0
 80029a0:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80029a2:	e00c      	b.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	3324      	adds	r3, #36	; 0x24
 80029a8:	2102      	movs	r1, #2
 80029aa:	4618      	mov	r0, r3
 80029ac:	f001 fa44 	bl	8003e38 <RCCEx_PLL3_Config>
 80029b0:	4603      	mov	r3, r0
 80029b2:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80029b4:	e003      	b.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	75fb      	strb	r3, [r7, #23]
      break;
 80029ba:	e000      	b.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80029bc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80029be:	7dfb      	ldrb	r3, [r7, #23]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d109      	bne.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80029c4:	4b96      	ldr	r3, [pc, #600]	; (8002c20 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80029c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029c8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80029d0:	4993      	ldr	r1, [pc, #588]	; (8002c20 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80029d2:	4313      	orrs	r3, r2
 80029d4:	650b      	str	r3, [r1, #80]	; 0x50
 80029d6:	e001      	b.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029d8:	7dfb      	ldrb	r3, [r7, #23]
 80029da:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d03d      	beq.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029ec:	2b04      	cmp	r3, #4
 80029ee:	d826      	bhi.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80029f0:	a201      	add	r2, pc, #4	; (adr r2, 80029f8 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80029f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029f6:	bf00      	nop
 80029f8:	08002a0d 	.word	0x08002a0d
 80029fc:	08002a1b 	.word	0x08002a1b
 8002a00:	08002a2d 	.word	0x08002a2d
 8002a04:	08002a45 	.word	0x08002a45
 8002a08:	08002a45 	.word	0x08002a45
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a0c:	4b84      	ldr	r3, [pc, #528]	; (8002c20 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a10:	4a83      	ldr	r2, [pc, #524]	; (8002c20 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a12:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a16:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002a18:	e015      	b.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	3304      	adds	r3, #4
 8002a1e:	2100      	movs	r1, #0
 8002a20:	4618      	mov	r0, r3
 8002a22:	f001 f957 	bl	8003cd4 <RCCEx_PLL2_Config>
 8002a26:	4603      	mov	r3, r0
 8002a28:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002a2a:	e00c      	b.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	3324      	adds	r3, #36	; 0x24
 8002a30:	2100      	movs	r1, #0
 8002a32:	4618      	mov	r0, r3
 8002a34:	f001 fa00 	bl	8003e38 <RCCEx_PLL3_Config>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002a3c:	e003      	b.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	75fb      	strb	r3, [r7, #23]
      break;
 8002a42:	e000      	b.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002a44:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a46:	7dfb      	ldrb	r3, [r7, #23]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d109      	bne.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002a4c:	4b74      	ldr	r3, [pc, #464]	; (8002c20 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a50:	f023 0207 	bic.w	r2, r3, #7
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a58:	4971      	ldr	r1, [pc, #452]	; (8002c20 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	650b      	str	r3, [r1, #80]	; 0x50
 8002a5e:	e001      	b.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a60:	7dfb      	ldrb	r3, [r7, #23]
 8002a62:	75bb      	strb	r3, [r7, #22]

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d04a      	beq.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    switch(PeriphClkInit->Sai2AClockSelection)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a74:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002a78:	d031      	beq.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x19e>
 8002a7a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002a7e:	d82b      	bhi.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8002a80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a84:	d02d      	beq.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8002a86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a8a:	d825      	bhi.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8002a8c:	2bc0      	cmp	r3, #192	; 0xc0
 8002a8e:	d02a      	beq.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002a90:	2bc0      	cmp	r3, #192	; 0xc0
 8002a92:	d821      	bhi.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8002a94:	2b80      	cmp	r3, #128	; 0x80
 8002a96:	d016      	beq.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8002a98:	2b80      	cmp	r3, #128	; 0x80
 8002a9a:	d81d      	bhi.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d002      	beq.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8002aa0:	2b40      	cmp	r3, #64	; 0x40
 8002aa2:	d007      	beq.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8002aa4:	e018      	b.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
    case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
      /* Enable SAI2A Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002aa6:	4b5e      	ldr	r3, [pc, #376]	; (8002c20 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aaa:	4a5d      	ldr	r2, [pc, #372]	; (8002c20 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002aac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ab0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 8002ab2:	e019      	b.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	3304      	adds	r3, #4
 8002ab8:	2100      	movs	r1, #0
 8002aba:	4618      	mov	r0, r3
 8002abc:	f001 f90a 	bl	8003cd4 <RCCEx_PLL2_Config>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 8002ac4:	e010      	b.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	3324      	adds	r3, #36	; 0x24
 8002aca:	2100      	movs	r1, #0
 8002acc:	4618      	mov	r0, r3
 8002ace:	f001 f9b3 	bl	8003e38 <RCCEx_PLL3_Config>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 8002ad6:	e007      	b.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      /* SPDIF clock is used as source of SAI2A clock */
      /* SAI2A clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	75fb      	strb	r3, [r7, #23]
      break;
 8002adc:	e004      	b.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 8002ade:	bf00      	nop
 8002ae0:	e002      	b.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 8002ae2:	bf00      	nop
 8002ae4:	e000      	b.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 8002ae6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ae8:	7dfb      	ldrb	r3, [r7, #23]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d109      	bne.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8002aee:	4b4c      	ldr	r3, [pc, #304]	; (8002c20 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002af0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002af2:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002afa:	4949      	ldr	r1, [pc, #292]	; (8002c20 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002afc:	4313      	orrs	r3, r2
 8002afe:	650b      	str	r3, [r1, #80]	; 0x50
 8002b00:	e001      	b.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b02:	7dfb      	ldrb	r3, [r7, #23]
 8002b04:	75bb      	strb	r3, [r7, #22]
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d04f      	beq.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    switch(PeriphClkInit->Sai2BClockSelection)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b16:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8002b1a:	d036      	beq.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x24a>
 8002b1c:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8002b20:	d830      	bhi.n	8002b84 <HAL_RCCEx_PeriphCLKConfig+0x244>
 8002b22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b26:	d032      	beq.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x24e>
 8002b28:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b2c:	d82a      	bhi.n	8002b84 <HAL_RCCEx_PeriphCLKConfig+0x244>
 8002b2e:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002b32:	d02e      	beq.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0x252>
 8002b34:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002b38:	d824      	bhi.n	8002b84 <HAL_RCCEx_PeriphCLKConfig+0x244>
 8002b3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b3e:	d018      	beq.n	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x232>
 8002b40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b44:	d81e      	bhi.n	8002b84 <HAL_RCCEx_PeriphCLKConfig+0x244>
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d003      	beq.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0x212>
 8002b4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b4e:	d007      	beq.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x220>
 8002b50:	e018      	b.n	8002b84 <HAL_RCCEx_PeriphCLKConfig+0x244>
    {
    case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b52:	4b33      	ldr	r3, [pc, #204]	; (8002c20 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b56:	4a32      	ldr	r2, [pc, #200]	; (8002c20 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002b58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b5c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8002b5e:	e019      	b.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	3304      	adds	r3, #4
 8002b64:	2100      	movs	r1, #0
 8002b66:	4618      	mov	r0, r3
 8002b68:	f001 f8b4 	bl	8003cd4 <RCCEx_PLL2_Config>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8002b70:	e010      	b.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	3324      	adds	r3, #36	; 0x24
 8002b76:	2100      	movs	r1, #0
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f001 f95d 	bl	8003e38 <RCCEx_PLL3_Config>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8002b82:	e007      	b.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0x254>
      /* SPDIF clock is used as source of SAI2B clock */
      /* SAI2B clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	75fb      	strb	r3, [r7, #23]
      break;
 8002b88:	e004      	b.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 8002b8a:	bf00      	nop
 8002b8c:	e002      	b.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 8002b8e:	bf00      	nop
 8002b90:	e000      	b.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 8002b92:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b94:	7dfb      	ldrb	r3, [r7, #23]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d109      	bne.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x26e>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8002b9a:	4b21      	ldr	r3, [pc, #132]	; (8002c20 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002b9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b9e:	f423 6260 	bic.w	r2, r3, #3584	; 0xe00
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ba6:	491e      	ldr	r1, [pc, #120]	; (8002c20 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	650b      	str	r3, [r1, #80]	; 0x50
 8002bac:	e001      	b.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x272>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bae:	7dfb      	ldrb	r3, [r7, #23]
 8002bb0:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d034      	beq.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    switch(PeriphClkInit->OspiClockSelection)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bc2:	2b30      	cmp	r3, #48	; 0x30
 8002bc4:	d01c      	beq.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8002bc6:	2b30      	cmp	r3, #48	; 0x30
 8002bc8:	d817      	bhi.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8002bca:	2b20      	cmp	r3, #32
 8002bcc:	d00c      	beq.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002bce:	2b20      	cmp	r3, #32
 8002bd0:	d813      	bhi.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d016      	beq.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
 8002bd6:	2b10      	cmp	r3, #16
 8002bd8:	d10f      	bne.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002bda:	4b11      	ldr	r3, [pc, #68]	; (8002c20 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002bdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bde:	4a10      	ldr	r2, [pc, #64]	; (8002c20 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002be0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002be4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8002be6:	e00e      	b.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x2c6>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	3304      	adds	r3, #4
 8002bec:	2102      	movs	r1, #2
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f001 f870 	bl	8003cd4 <RCCEx_PLL2_Config>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8002bf8:	e005      	b.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	75fb      	strb	r3, [r7, #23]
      break;
 8002bfe:	e002      	b.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
      break;
 8002c00:	bf00      	nop
 8002c02:	e000      	b.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
      break;
 8002c04:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c06:	7dfb      	ldrb	r3, [r7, #23]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d10b      	bne.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002c0c:	4b04      	ldr	r3, [pc, #16]	; (8002c20 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002c0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c10:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c18:	4901      	ldr	r1, [pc, #4]	; (8002c20 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	64cb      	str	r3, [r1, #76]	; 0x4c
 8002c1e:	e003      	b.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8002c20:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c24:	7dfb      	ldrb	r3, [r7, #23]
 8002c26:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d047      	beq.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002c3c:	d030      	beq.n	8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8002c3e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002c42:	d82a      	bhi.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8002c44:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002c48:	d02c      	beq.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x364>
 8002c4a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002c4e:	d824      	bhi.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8002c50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c54:	d018      	beq.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8002c56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c5a:	d81e      	bhi.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d003      	beq.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x328>
 8002c60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c64:	d007      	beq.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0x336>
 8002c66:	e018      	b.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c68:	4bb0      	ldr	r3, [pc, #704]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c6c:	4aaf      	ldr	r2, [pc, #700]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002c6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c72:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002c74:	e017      	b.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	3304      	adds	r3, #4
 8002c7a:	2100      	movs	r1, #0
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f001 f829 	bl	8003cd4 <RCCEx_PLL2_Config>
 8002c82:	4603      	mov	r3, r0
 8002c84:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002c86:	e00e      	b.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	3324      	adds	r3, #36	; 0x24
 8002c8c:	2100      	movs	r1, #0
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f001 f8d2 	bl	8003e38 <RCCEx_PLL3_Config>
 8002c94:	4603      	mov	r3, r0
 8002c96:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002c98:	e005      	b.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x366>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	75fb      	strb	r3, [r7, #23]
      break;
 8002c9e:	e002      	b.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 8002ca0:	bf00      	nop
 8002ca2:	e000      	b.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 8002ca4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ca6:	7dfb      	ldrb	r3, [r7, #23]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d109      	bne.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x380>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002cac:	4b9f      	ldr	r3, [pc, #636]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002cae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002cb0:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cb8:	499c      	ldr	r1, [pc, #624]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	650b      	str	r3, [r1, #80]	; 0x50
 8002cbe:	e001      	b.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x384>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cc0:	7dfb      	ldrb	r3, [r7, #23]
 8002cc2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d049      	beq.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x424>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002cd4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cd8:	d02e      	beq.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8002cda:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cde:	d828      	bhi.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8002ce0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002ce4:	d02a      	beq.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8002ce6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002cea:	d822      	bhi.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8002cec:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002cf0:	d026      	beq.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8002cf2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002cf6:	d81c      	bhi.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8002cf8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002cfc:	d010      	beq.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8002cfe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002d02:	d816      	bhi.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d01d      	beq.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8002d08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d0c:	d111      	bne.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	3304      	adds	r3, #4
 8002d12:	2101      	movs	r1, #1
 8002d14:	4618      	mov	r0, r3
 8002d16:	f000 ffdd 	bl	8003cd4 <RCCEx_PLL2_Config>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8002d1e:	e012      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x406>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	3324      	adds	r3, #36	; 0x24
 8002d24:	2101      	movs	r1, #1
 8002d26:	4618      	mov	r0, r3
 8002d28:	f001 f886 	bl	8003e38 <RCCEx_PLL3_Config>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8002d30:	e009      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	75fb      	strb	r3, [r7, #23]
      break;
 8002d36:	e006      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8002d38:	bf00      	nop
 8002d3a:	e004      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8002d3c:	bf00      	nop
 8002d3e:	e002      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8002d40:	bf00      	nop
 8002d42:	e000      	b.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8002d44:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d46:	7dfb      	ldrb	r3, [r7, #23]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d109      	bne.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x420>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002d4c:	4b77      	ldr	r3, [pc, #476]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002d4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d50:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d58:	4974      	ldr	r1, [pc, #464]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	650b      	str	r3, [r1, #80]	; 0x50
 8002d5e:	e001      	b.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x424>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d60:	7dfb      	ldrb	r3, [r7, #23]
 8002d62:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d053      	beq.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002d76:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8002d7a:	d034      	beq.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8002d7c:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8002d80:	d82e      	bhi.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8002d82:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d86:	d030      	beq.n	8002dea <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8002d88:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d8c:	d828      	bhi.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8002d8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d92:	d02c      	beq.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8002d94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d98:	d822      	bhi.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8002d9a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002d9e:	d028      	beq.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8002da0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002da4:	d81c      	bhi.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8002da6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002daa:	d010      	beq.n	8002dce <HAL_RCCEx_PeriphCLKConfig+0x48e>
 8002dac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002db0:	d816      	bhi.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d01f      	beq.n	8002df6 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 8002db6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002dba:	d111      	bne.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	3304      	adds	r3, #4
 8002dc0:	2101      	movs	r1, #1
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f000 ff86 	bl	8003cd4 <RCCEx_PLL2_Config>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002dcc:	e014      	b.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	3324      	adds	r3, #36	; 0x24
 8002dd2:	2101      	movs	r1, #1
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f001 f82f 	bl	8003e38 <RCCEx_PLL3_Config>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002dde:	e00b      	b.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	75fb      	strb	r3, [r7, #23]
      break;
 8002de4:	e008      	b.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8002de6:	bf00      	nop
 8002de8:	e006      	b.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8002dea:	bf00      	nop
 8002dec:	e004      	b.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8002dee:	bf00      	nop
 8002df0:	e002      	b.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8002df2:	bf00      	nop
 8002df4:	e000      	b.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8002df6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002df8:	7dfb      	ldrb	r3, [r7, #23]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d10a      	bne.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002dfe:	4b4b      	ldr	r3, [pc, #300]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002e00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e02:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002e0c:	4947      	ldr	r1, [pc, #284]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	658b      	str	r3, [r1, #88]	; 0x58
 8002e12:	e001      	b.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e14:	7dfb      	ldrb	r3, [r7, #23]
 8002e16:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d02f      	beq.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x544>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e2c:	d00e      	beq.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8002e2e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e32:	d814      	bhi.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d015      	beq.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8002e38:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e3c:	d10f      	bne.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x51e>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e3e:	4b3b      	ldr	r3, [pc, #236]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e42:	4a3a      	ldr	r2, [pc, #232]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002e44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e48:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8002e4a:	e00c      	b.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x526>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	3304      	adds	r3, #4
 8002e50:	2101      	movs	r1, #1
 8002e52:	4618      	mov	r0, r3
 8002e54:	f000 ff3e 	bl	8003cd4 <RCCEx_PLL2_Config>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8002e5c:	e003      	b.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x526>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	75fb      	strb	r3, [r7, #23]
      break;
 8002e62:	e000      	b.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x526>
      break;
 8002e64:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e66:	7dfb      	ldrb	r3, [r7, #23]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d109      	bne.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x540>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002e6c:	4b2f      	ldr	r3, [pc, #188]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002e6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e70:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e78:	492c      	ldr	r1, [pc, #176]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	650b      	str	r3, [r1, #80]	; 0x50
 8002e7e:	e001      	b.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x544>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e80:	7dfb      	ldrb	r3, [r7, #23]
 8002e82:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d032      	beq.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e94:	2b03      	cmp	r3, #3
 8002e96:	d81b      	bhi.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x590>
 8002e98:	a201      	add	r2, pc, #4	; (adr r2, 8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e9e:	bf00      	nop
 8002ea0:	08002ed7 	.word	0x08002ed7
 8002ea4:	08002eb1 	.word	0x08002eb1
 8002ea8:	08002ebf 	.word	0x08002ebf
 8002eac:	08002ed7 	.word	0x08002ed7
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002eb0:	4b1e      	ldr	r3, [pc, #120]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eb4:	4a1d      	ldr	r2, [pc, #116]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002eb6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002eba:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8002ebc:	e00c      	b.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x598>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	3304      	adds	r3, #4
 8002ec2:	2102      	movs	r1, #2
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f000 ff05 	bl	8003cd4 <RCCEx_PLL2_Config>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8002ece:	e003      	b.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x598>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	75fb      	strb	r3, [r7, #23]
      break;
 8002ed4:	e000      	b.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x598>
      break;
 8002ed6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ed8:	7dfb      	ldrb	r3, [r7, #23]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d109      	bne.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x5b2>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002ede:	4b13      	ldr	r3, [pc, #76]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002ee0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ee2:	f023 0203 	bic.w	r2, r3, #3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eea:	4910      	ldr	r1, [pc, #64]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002eec:	4313      	orrs	r3, r2
 8002eee:	64cb      	str	r3, [r1, #76]	; 0x4c
 8002ef0:	e001      	b.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ef2:	7dfb      	ldrb	r3, [r7, #23]
 8002ef4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	f000 808a 	beq.w	8003018 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f04:	4b0a      	ldr	r3, [pc, #40]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a09      	ldr	r2, [pc, #36]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8002f0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f0e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f10:	f7fe fa34 	bl	800137c <HAL_GetTick>
 8002f14:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f16:	e00d      	b.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f18:	f7fe fa30 	bl	800137c <HAL_GetTick>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	1ad3      	subs	r3, r2, r3
 8002f22:	2b64      	cmp	r3, #100	; 0x64
 8002f24:	d906      	bls.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
      {
        ret = HAL_TIMEOUT;
 8002f26:	2303      	movs	r3, #3
 8002f28:	75fb      	strb	r3, [r7, #23]
        break;
 8002f2a:	e009      	b.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x600>
 8002f2c:	58024400 	.word	0x58024400
 8002f30:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f34:	4bba      	ldr	r3, [pc, #744]	; (8003220 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d0eb      	beq.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x5d8>
      }
    }

    if(ret == HAL_OK)
 8002f40:	7dfb      	ldrb	r3, [r7, #23]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d166      	bne.n	8003014 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002f46:	4bb7      	ldr	r3, [pc, #732]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002f48:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002f50:	4053      	eors	r3, r2
 8002f52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d013      	beq.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0x642>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f5a:	4bb2      	ldr	r3, [pc, #712]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002f5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f62:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002f64:	4baf      	ldr	r3, [pc, #700]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002f66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f68:	4aae      	ldr	r2, [pc, #696]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002f6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f6e:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002f70:	4bac      	ldr	r3, [pc, #688]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002f72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f74:	4aab      	ldr	r2, [pc, #684]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002f76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f7a:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8002f7c:	4aa9      	ldr	r2, [pc, #676]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002f88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f8c:	d115      	bne.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x67a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f8e:	f7fe f9f5 	bl	800137c <HAL_GetTick>
 8002f92:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002f94:	e00b      	b.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x66e>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f96:	f7fe f9f1 	bl	800137c <HAL_GetTick>
 8002f9a:	4602      	mov	r2, r0
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	1ad3      	subs	r3, r2, r3
 8002fa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d902      	bls.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x66e>
          {
            ret = HAL_TIMEOUT;
 8002fa8:	2303      	movs	r3, #3
 8002faa:	75fb      	strb	r3, [r7, #23]
            break;
 8002fac:	e005      	b.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x67a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002fae:	4b9d      	ldr	r3, [pc, #628]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002fb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fb2:	f003 0302 	and.w	r3, r3, #2
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d0ed      	beq.n	8002f96 <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if(ret == HAL_OK)
 8002fba:	7dfb      	ldrb	r3, [r7, #23]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d126      	bne.n	800300e <HAL_RCCEx_PeriphCLKConfig+0x6ce>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002fc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002fce:	d10d      	bne.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x6ac>
 8002fd0:	4b94      	ldr	r3, [pc, #592]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002fd2:	691b      	ldr	r3, [r3, #16]
 8002fd4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002fde:	0919      	lsrs	r1, r3, #4
 8002fe0:	4b91      	ldr	r3, [pc, #580]	; (8003228 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8002fe2:	400b      	ands	r3, r1
 8002fe4:	498f      	ldr	r1, [pc, #572]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	610b      	str	r3, [r1, #16]
 8002fea:	e005      	b.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
 8002fec:	4b8d      	ldr	r3, [pc, #564]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002fee:	691b      	ldr	r3, [r3, #16]
 8002ff0:	4a8c      	ldr	r2, [pc, #560]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002ff2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002ff6:	6113      	str	r3, [r2, #16]
 8002ff8:	4b8a      	ldr	r3, [pc, #552]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002ffa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003002:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003006:	4987      	ldr	r1, [pc, #540]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003008:	4313      	orrs	r3, r2
 800300a:	670b      	str	r3, [r1, #112]	; 0x70
 800300c:	e004      	b.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800300e:	7dfb      	ldrb	r3, [r7, #23]
 8003010:	75bb      	strb	r3, [r7, #22]
 8003012:	e001      	b.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003014:	7dfb      	ldrb	r3, [r7, #23]
 8003016:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 0301 	and.w	r3, r3, #1
 8003020:	2b00      	cmp	r3, #0
 8003022:	d07f      	beq.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800302a:	2b28      	cmp	r3, #40	; 0x28
 800302c:	d866      	bhi.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 800302e:	a201      	add	r2, pc, #4	; (adr r2, 8003034 <HAL_RCCEx_PeriphCLKConfig+0x6f4>)
 8003030:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003034:	08003103 	.word	0x08003103
 8003038:	080030fd 	.word	0x080030fd
 800303c:	080030fd 	.word	0x080030fd
 8003040:	080030fd 	.word	0x080030fd
 8003044:	080030fd 	.word	0x080030fd
 8003048:	080030fd 	.word	0x080030fd
 800304c:	080030fd 	.word	0x080030fd
 8003050:	080030fd 	.word	0x080030fd
 8003054:	080030d9 	.word	0x080030d9
 8003058:	080030fd 	.word	0x080030fd
 800305c:	080030fd 	.word	0x080030fd
 8003060:	080030fd 	.word	0x080030fd
 8003064:	080030fd 	.word	0x080030fd
 8003068:	080030fd 	.word	0x080030fd
 800306c:	080030fd 	.word	0x080030fd
 8003070:	080030fd 	.word	0x080030fd
 8003074:	080030eb 	.word	0x080030eb
 8003078:	080030fd 	.word	0x080030fd
 800307c:	080030fd 	.word	0x080030fd
 8003080:	080030fd 	.word	0x080030fd
 8003084:	080030fd 	.word	0x080030fd
 8003088:	080030fd 	.word	0x080030fd
 800308c:	080030fd 	.word	0x080030fd
 8003090:	080030fd 	.word	0x080030fd
 8003094:	08003103 	.word	0x08003103
 8003098:	080030fd 	.word	0x080030fd
 800309c:	080030fd 	.word	0x080030fd
 80030a0:	080030fd 	.word	0x080030fd
 80030a4:	080030fd 	.word	0x080030fd
 80030a8:	080030fd 	.word	0x080030fd
 80030ac:	080030fd 	.word	0x080030fd
 80030b0:	080030fd 	.word	0x080030fd
 80030b4:	08003103 	.word	0x08003103
 80030b8:	080030fd 	.word	0x080030fd
 80030bc:	080030fd 	.word	0x080030fd
 80030c0:	080030fd 	.word	0x080030fd
 80030c4:	080030fd 	.word	0x080030fd
 80030c8:	080030fd 	.word	0x080030fd
 80030cc:	080030fd 	.word	0x080030fd
 80030d0:	080030fd 	.word	0x080030fd
 80030d4:	08003103 	.word	0x08003103
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	3304      	adds	r3, #4
 80030dc:	2101      	movs	r1, #1
 80030de:	4618      	mov	r0, r3
 80030e0:	f000 fdf8 	bl	8003cd4 <RCCEx_PLL2_Config>
 80030e4:	4603      	mov	r3, r0
 80030e6:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80030e8:	e00c      	b.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x7c4>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	3324      	adds	r3, #36	; 0x24
 80030ee:	2101      	movs	r1, #1
 80030f0:	4618      	mov	r0, r3
 80030f2:	f000 fea1 	bl	8003e38 <RCCEx_PLL3_Config>
 80030f6:	4603      	mov	r3, r0
 80030f8:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80030fa:	e003      	b.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	75fb      	strb	r3, [r7, #23]
      break;
 8003100:	e000      	b.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      break;
 8003102:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003104:	7dfb      	ldrb	r3, [r7, #23]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d10a      	bne.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800310a:	4b46      	ldr	r3, [pc, #280]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800310c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800310e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003118:	4942      	ldr	r1, [pc, #264]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800311a:	4313      	orrs	r3, r2
 800311c:	654b      	str	r3, [r1, #84]	; 0x54
 800311e:	e001      	b.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003120:	7dfb      	ldrb	r3, [r7, #23]
 8003122:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 0302 	and.w	r3, r3, #2
 800312c:	2b00      	cmp	r3, #0
 800312e:	d038      	beq.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003134:	2b05      	cmp	r3, #5
 8003136:	d821      	bhi.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8003138:	a201      	add	r2, pc, #4	; (adr r2, 8003140 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 800313a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800313e:	bf00      	nop
 8003140:	08003183 	.word	0x08003183
 8003144:	08003159 	.word	0x08003159
 8003148:	0800316b 	.word	0x0800316b
 800314c:	08003183 	.word	0x08003183
 8003150:	08003183 	.word	0x08003183
 8003154:	08003183 	.word	0x08003183
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	3304      	adds	r3, #4
 800315c:	2101      	movs	r1, #1
 800315e:	4618      	mov	r0, r3
 8003160:	f000 fdb8 	bl	8003cd4 <RCCEx_PLL2_Config>
 8003164:	4603      	mov	r3, r0
 8003166:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003168:	e00c      	b.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	3324      	adds	r3, #36	; 0x24
 800316e:	2101      	movs	r1, #1
 8003170:	4618      	mov	r0, r3
 8003172:	f000 fe61 	bl	8003e38 <RCCEx_PLL3_Config>
 8003176:	4603      	mov	r3, r0
 8003178:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800317a:	e003      	b.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	75fb      	strb	r3, [r7, #23]
      break;
 8003180:	e000      	b.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 8003182:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003184:	7dfb      	ldrb	r3, [r7, #23]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d109      	bne.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800318a:	4b26      	ldr	r3, [pc, #152]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800318c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800318e:	f023 0207 	bic.w	r2, r3, #7
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003196:	4923      	ldr	r1, [pc, #140]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003198:	4313      	orrs	r3, r2
 800319a:	654b      	str	r3, [r1, #84]	; 0x54
 800319c:	e001      	b.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800319e:	7dfb      	ldrb	r3, [r7, #23]
 80031a0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 0304 	and.w	r3, r3, #4
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d040      	beq.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031b4:	2b05      	cmp	r3, #5
 80031b6:	d821      	bhi.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 80031b8:	a201      	add	r2, pc, #4	; (adr r2, 80031c0 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 80031ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031be:	bf00      	nop
 80031c0:	08003203 	.word	0x08003203
 80031c4:	080031d9 	.word	0x080031d9
 80031c8:	080031eb 	.word	0x080031eb
 80031cc:	08003203 	.word	0x08003203
 80031d0:	08003203 	.word	0x08003203
 80031d4:	08003203 	.word	0x08003203
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	3304      	adds	r3, #4
 80031dc:	2101      	movs	r1, #1
 80031de:	4618      	mov	r0, r3
 80031e0:	f000 fd78 	bl	8003cd4 <RCCEx_PLL2_Config>
 80031e4:	4603      	mov	r3, r0
 80031e6:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80031e8:	e00c      	b.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	3324      	adds	r3, #36	; 0x24
 80031ee:	2101      	movs	r1, #1
 80031f0:	4618      	mov	r0, r3
 80031f2:	f000 fe21 	bl	8003e38 <RCCEx_PLL3_Config>
 80031f6:	4603      	mov	r3, r0
 80031f8:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80031fa:	e003      	b.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	75fb      	strb	r3, [r7, #23]
      break;
 8003200:	e000      	b.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 8003202:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003204:	7dfb      	ldrb	r3, [r7, #23]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d110      	bne.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800320a:	4b06      	ldr	r3, [pc, #24]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800320c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800320e:	f023 0207 	bic.w	r2, r3, #7
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003218:	4902      	ldr	r1, [pc, #8]	; (8003224 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800321a:	4313      	orrs	r3, r2
 800321c:	658b      	str	r3, [r1, #88]	; 0x58
 800321e:	e007      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8003220:	58024800 	.word	0x58024800
 8003224:	58024400 	.word	0x58024400
 8003228:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 800322c:	7dfb      	ldrb	r3, [r7, #23]
 800322e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 0320 	and.w	r3, r3, #32
 8003238:	2b00      	cmp	r3, #0
 800323a:	d04b      	beq.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003242:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003246:	d02e      	beq.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x966>
 8003248:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800324c:	d828      	bhi.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800324e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003252:	d02a      	beq.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8003254:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003258:	d822      	bhi.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800325a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800325e:	d026      	beq.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8003260:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003264:	d81c      	bhi.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8003266:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800326a:	d010      	beq.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x94e>
 800326c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003270:	d816      	bhi.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8003272:	2b00      	cmp	r3, #0
 8003274:	d01d      	beq.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0x972>
 8003276:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800327a:	d111      	bne.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	3304      	adds	r3, #4
 8003280:	2100      	movs	r1, #0
 8003282:	4618      	mov	r0, r3
 8003284:	f000 fd26 	bl	8003cd4 <RCCEx_PLL2_Config>
 8003288:	4603      	mov	r3, r0
 800328a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800328c:	e012      	b.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	3324      	adds	r3, #36	; 0x24
 8003292:	2102      	movs	r1, #2
 8003294:	4618      	mov	r0, r3
 8003296:	f000 fdcf 	bl	8003e38 <RCCEx_PLL3_Config>
 800329a:	4603      	mov	r3, r0
 800329c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800329e:	e009      	b.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	75fb      	strb	r3, [r7, #23]
      break;
 80032a4:	e006      	b.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80032a6:	bf00      	nop
 80032a8:	e004      	b.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80032aa:	bf00      	nop
 80032ac:	e002      	b.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80032ae:	bf00      	nop
 80032b0:	e000      	b.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80032b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032b4:	7dfb      	ldrb	r3, [r7, #23]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d10a      	bne.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80032ba:	4bb3      	ldr	r3, [pc, #716]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80032bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032be:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032c8:	49af      	ldr	r1, [pc, #700]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80032ca:	4313      	orrs	r3, r2
 80032cc:	654b      	str	r3, [r1, #84]	; 0x54
 80032ce:	e001      	b.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032d0:	7dfb      	ldrb	r3, [r7, #23]
 80032d2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d04b      	beq.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80032e6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80032ea:	d02e      	beq.n	800334a <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 80032ec:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80032f0:	d828      	bhi.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80032f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032f6:	d02a      	beq.n	800334e <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 80032f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032fc:	d822      	bhi.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80032fe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003302:	d026      	beq.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8003304:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003308:	d81c      	bhi.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800330a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800330e:	d010      	beq.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 8003310:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003314:	d816      	bhi.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8003316:	2b00      	cmp	r3, #0
 8003318:	d01d      	beq.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0xa16>
 800331a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800331e:	d111      	bne.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	3304      	adds	r3, #4
 8003324:	2100      	movs	r1, #0
 8003326:	4618      	mov	r0, r3
 8003328:	f000 fcd4 	bl	8003cd4 <RCCEx_PLL2_Config>
 800332c:	4603      	mov	r3, r0
 800332e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003330:	e012      	b.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	3324      	adds	r3, #36	; 0x24
 8003336:	2102      	movs	r1, #2
 8003338:	4618      	mov	r0, r3
 800333a:	f000 fd7d 	bl	8003e38 <RCCEx_PLL3_Config>
 800333e:	4603      	mov	r3, r0
 8003340:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003342:	e009      	b.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	75fb      	strb	r3, [r7, #23]
      break;
 8003348:	e006      	b.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 800334a:	bf00      	nop
 800334c:	e004      	b.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 800334e:	bf00      	nop
 8003350:	e002      	b.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8003352:	bf00      	nop
 8003354:	e000      	b.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8003356:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003358:	7dfb      	ldrb	r3, [r7, #23]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d10a      	bne.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800335e:	4b8a      	ldr	r3, [pc, #552]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003360:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003362:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800336c:	4986      	ldr	r1, [pc, #536]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800336e:	4313      	orrs	r3, r2
 8003370:	658b      	str	r3, [r1, #88]	; 0x58
 8003372:	e001      	b.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003374:	7dfb      	ldrb	r3, [r7, #23]
 8003376:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003380:	2b00      	cmp	r3, #0
 8003382:	d04b      	beq.n	800341c <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800338a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800338e:	d02e      	beq.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8003390:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003394:	d828      	bhi.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8003396:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800339a:	d02a      	beq.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0xab2>
 800339c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033a0:	d822      	bhi.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80033a2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80033a6:	d026      	beq.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0xab6>
 80033a8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80033ac:	d81c      	bhi.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80033ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80033b2:	d010      	beq.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0xa96>
 80033b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80033b8:	d816      	bhi.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d01d      	beq.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0xaba>
 80033be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033c2:	d111      	bne.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	3304      	adds	r3, #4
 80033c8:	2100      	movs	r1, #0
 80033ca:	4618      	mov	r0, r3
 80033cc:	f000 fc82 	bl	8003cd4 <RCCEx_PLL2_Config>
 80033d0:	4603      	mov	r3, r0
 80033d2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80033d4:	e012      	b.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	3324      	adds	r3, #36	; 0x24
 80033da:	2102      	movs	r1, #2
 80033dc:	4618      	mov	r0, r3
 80033de:	f000 fd2b 	bl	8003e38 <RCCEx_PLL3_Config>
 80033e2:	4603      	mov	r3, r0
 80033e4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80033e6:	e009      	b.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	75fb      	strb	r3, [r7, #23]
      break;
 80033ec:	e006      	b.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80033ee:	bf00      	nop
 80033f0:	e004      	b.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80033f2:	bf00      	nop
 80033f4:	e002      	b.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80033f6:	bf00      	nop
 80033f8:	e000      	b.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80033fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033fc:	7dfb      	ldrb	r3, [r7, #23]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d10a      	bne.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003402:	4b61      	ldr	r3, [pc, #388]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003404:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003406:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003410:	495d      	ldr	r1, [pc, #372]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003412:	4313      	orrs	r3, r2
 8003414:	658b      	str	r3, [r1, #88]	; 0x58
 8003416:	e001      	b.n	800341c <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003418:	7dfb      	ldrb	r3, [r7, #23]
 800341a:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f003 0308 	and.w	r3, r3, #8
 8003424:	2b00      	cmp	r3, #0
 8003426:	d01a      	beq.n	800345e <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800342e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003432:	d10a      	bne.n	800344a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	3324      	adds	r3, #36	; 0x24
 8003438:	2102      	movs	r1, #2
 800343a:	4618      	mov	r0, r3
 800343c:	f000 fcfc 	bl	8003e38 <RCCEx_PLL3_Config>
 8003440:	4603      	mov	r3, r0
 8003442:	2b00      	cmp	r3, #0
 8003444:	d001      	beq.n	800344a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
        {
          status = HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800344a:	4b4f      	ldr	r3, [pc, #316]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800344c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800344e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003458:	494b      	ldr	r1, [pc, #300]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800345a:	4313      	orrs	r3, r2
 800345c:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 0310 	and.w	r3, r3, #16
 8003466:	2b00      	cmp	r3, #0
 8003468:	d01a      	beq.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0xb60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003470:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003474:	d10a      	bne.n	800348c <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	3324      	adds	r3, #36	; 0x24
 800347a:	2102      	movs	r1, #2
 800347c:	4618      	mov	r0, r3
 800347e:	f000 fcdb 	bl	8003e38 <RCCEx_PLL3_Config>
 8003482:	4603      	mov	r3, r0
 8003484:	2b00      	cmp	r3, #0
 8003486:	d001      	beq.n	800348c <HAL_RCCEx_PeriphCLKConfig+0xb4c>
      {
        status = HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800348c:	4b3e      	ldr	r3, [pc, #248]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800348e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003490:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800349a:	493b      	ldr	r1, [pc, #236]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800349c:	4313      	orrs	r3, r2
 800349e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d034      	beq.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80034b2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80034b6:	d01d      	beq.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0xbb4>
 80034b8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80034bc:	d817      	bhi.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0xbae>
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d003      	beq.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0xb8a>
 80034c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034c6:	d009      	beq.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80034c8:	e011      	b.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0xbae>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	3304      	adds	r3, #4
 80034ce:	2100      	movs	r1, #0
 80034d0:	4618      	mov	r0, r3
 80034d2:	f000 fbff 	bl	8003cd4 <RCCEx_PLL2_Config>
 80034d6:	4603      	mov	r3, r0
 80034d8:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80034da:	e00c      	b.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0xbb6>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	3324      	adds	r3, #36	; 0x24
 80034e0:	2102      	movs	r1, #2
 80034e2:	4618      	mov	r0, r3
 80034e4:	f000 fca8 	bl	8003e38 <RCCEx_PLL3_Config>
 80034e8:	4603      	mov	r3, r0
 80034ea:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80034ec:	e003      	b.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	75fb      	strb	r3, [r7, #23]
      break;
 80034f2:	e000      	b.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      break;
 80034f4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80034f6:	7dfb      	ldrb	r3, [r7, #23]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d10a      	bne.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80034fc:	4b22      	ldr	r3, [pc, #136]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80034fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003500:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800350a:	491f      	ldr	r1, [pc, #124]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800350c:	4313      	orrs	r3, r2
 800350e:	658b      	str	r3, [r1, #88]	; 0x58
 8003510:	e001      	b.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003512:	7dfb      	ldrb	r3, [r7, #23]
 8003514:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d036      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0xc50>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003528:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800352c:	d01c      	beq.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 800352e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003532:	d816      	bhi.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8003534:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003538:	d003      	beq.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0xc02>
 800353a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800353e:	d007      	beq.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8003540:	e00f      	b.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003542:	4b11      	ldr	r3, [pc, #68]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003546:	4a10      	ldr	r2, [pc, #64]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003548:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800354c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800354e:	e00c      	b.n	800356a <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	3324      	adds	r3, #36	; 0x24
 8003554:	2101      	movs	r1, #1
 8003556:	4618      	mov	r0, r3
 8003558:	f000 fc6e 	bl	8003e38 <RCCEx_PLL3_Config>
 800355c:	4603      	mov	r3, r0
 800355e:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8003560:	e003      	b.n	800356a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	75fb      	strb	r3, [r7, #23]
      break;
 8003566:	e000      	b.n	800356a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8003568:	bf00      	nop
    }

    if(ret == HAL_OK)
 800356a:	7dfb      	ldrb	r3, [r7, #23]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d10d      	bne.n	800358c <HAL_RCCEx_PeriphCLKConfig+0xc4c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003570:	4b05      	ldr	r3, [pc, #20]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003572:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003574:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800357e:	4902      	ldr	r1, [pc, #8]	; (8003588 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003580:	4313      	orrs	r3, r2
 8003582:	654b      	str	r3, [r1, #84]	; 0x54
 8003584:	e004      	b.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 8003586:	bf00      	nop
 8003588:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800358c:	7dfb      	ldrb	r3, [r7, #23]
 800358e:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003598:	2b00      	cmp	r3, #0
 800359a:	d029      	beq.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d003      	beq.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 80035a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035a8:	d007      	beq.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0xc7a>
 80035aa:	e00f      	b.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0xc8c>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035ac:	4b69      	ldr	r3, [pc, #420]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80035ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035b0:	4a68      	ldr	r2, [pc, #416]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80035b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035b6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80035b8:	e00b      	b.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0xc92>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	3304      	adds	r3, #4
 80035be:	2102      	movs	r1, #2
 80035c0:	4618      	mov	r0, r3
 80035c2:	f000 fb87 	bl	8003cd4 <RCCEx_PLL2_Config>
 80035c6:	4603      	mov	r3, r0
 80035c8:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80035ca:	e002      	b.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0xc92>

    default:
      ret = HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	75fb      	strb	r3, [r7, #23]
      break;
 80035d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035d2:	7dfb      	ldrb	r3, [r7, #23]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d109      	bne.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0xcac>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80035d8:	4b5e      	ldr	r3, [pc, #376]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80035da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035dc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035e4:	495b      	ldr	r1, [pc, #364]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80035e6:	4313      	orrs	r3, r2
 80035e8:	64cb      	str	r3, [r1, #76]	; 0x4c
 80035ea:	e001      	b.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035ec:	7dfb      	ldrb	r3, [r7, #23]
 80035ee:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d00a      	beq.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0xcd2>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	3324      	adds	r3, #36	; 0x24
 8003600:	2102      	movs	r1, #2
 8003602:	4618      	mov	r0, r3
 8003604:	f000 fc18 	bl	8003e38 <RCCEx_PLL3_Config>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d001      	beq.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0xcd2>
    {
      status=HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d032      	beq.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {

    switch(PeriphClkInit->RngClockSelection)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003624:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003628:	d017      	beq.n	800365a <HAL_RCCEx_PeriphCLKConfig+0xd1a>
 800362a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800362e:	d811      	bhi.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003630:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003634:	d013      	beq.n	800365e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
 8003636:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800363a:	d80b      	bhi.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800363c:	2b00      	cmp	r3, #0
 800363e:	d010      	beq.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0xd22>
 8003640:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003644:	d106      	bne.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0xd14>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003646:	4b43      	ldr	r3, [pc, #268]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800364a:	4a42      	ldr	r2, [pc, #264]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800364c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003650:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8003652:	e007      	b.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	75fb      	strb	r3, [r7, #23]
      break;
 8003658:	e004      	b.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 800365a:	bf00      	nop
 800365c:	e002      	b.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 800365e:	bf00      	nop
 8003660:	e000      	b.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 8003662:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003664:	7dfb      	ldrb	r3, [r7, #23]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d10a      	bne.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800366a:	4b3a      	ldr	r3, [pc, #232]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800366c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800366e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003678:	4936      	ldr	r1, [pc, #216]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800367a:	4313      	orrs	r3, r2
 800367c:	654b      	str	r3, [r1, #84]	; 0x54
 800367e:	e001      	b.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0xd44>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003680:	7dfb      	ldrb	r3, [r7, #23]
 8003682:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800368c:	2b00      	cmp	r3, #0
 800368e:	d008      	beq.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0xd62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003690:	4b30      	ldr	r3, [pc, #192]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003692:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003694:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800369c:	492d      	ldr	r1, [pc, #180]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800369e:	4313      	orrs	r3, r2
 80036a0:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d008      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0xd80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80036ae:	4b29      	ldr	r3, [pc, #164]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80036b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036b2:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036ba:	4926      	ldr	r1, [pc, #152]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80036bc:	4313      	orrs	r3, r2
 80036be:	650b      	str	r3, [r1, #80]	; 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d008      	beq.n	80036de <HAL_RCCEx_PeriphCLKConfig+0xd9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 80036cc:	4b21      	ldr	r3, [pc, #132]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80036ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036d0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036d8:	491e      	ldr	r1, [pc, #120]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80036da:	4313      	orrs	r3, r2
 80036dc:	658b      	str	r3, [r1, #88]	; 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d00d      	beq.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0xdc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80036ea:	4b1a      	ldr	r3, [pc, #104]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80036ec:	691b      	ldr	r3, [r3, #16]
 80036ee:	4a19      	ldr	r2, [pc, #100]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80036f0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80036f4:	6113      	str	r3, [r2, #16]
 80036f6:	4b17      	ldr	r3, [pc, #92]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80036f8:	691a      	ldr	r2, [r3, #16]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003700:	4914      	ldr	r1, [pc, #80]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003702:	4313      	orrs	r3, r2
 8003704:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	2b00      	cmp	r3, #0
 800370c:	da08      	bge.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0xde0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800370e:	4b11      	ldr	r3, [pc, #68]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003712:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800371a:	490e      	ldr	r1, [pc, #56]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800371c:	4313      	orrs	r3, r2
 800371e:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d009      	beq.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0xe00>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800372c:	4b09      	ldr	r3, [pc, #36]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800372e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003730:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800373a:	4906      	ldr	r1, [pc, #24]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800373c:	4313      	orrs	r3, r2
 800373e:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8003740:	7dbb      	ldrb	r3, [r7, #22]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d101      	bne.n	800374a <HAL_RCCEx_PeriphCLKConfig+0xe0a>
  {
    return HAL_OK;
 8003746:	2300      	movs	r3, #0
 8003748:	e000      	b.n	800374c <HAL_RCCEx_PeriphCLKConfig+0xe0c>
  }
  return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
}
 800374c:	4618      	mov	r0, r3
 800374e:	3718      	adds	r7, #24
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}
 8003754:	58024400 	.word	0x58024400

08003758 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 800375c:	f7ff f852 	bl	8002804 <HAL_RCC_GetHCLKFreq>
 8003760:	4602      	mov	r2, r0
 8003762:	4b06      	ldr	r3, [pc, #24]	; (800377c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003764:	6a1b      	ldr	r3, [r3, #32]
 8003766:	091b      	lsrs	r3, r3, #4
 8003768:	f003 0307 	and.w	r3, r3, #7
 800376c:	4904      	ldr	r1, [pc, #16]	; (8003780 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800376e:	5ccb      	ldrb	r3, [r1, r3]
 8003770:	f003 031f 	and.w	r3, r3, #31
 8003774:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8003778:	4618      	mov	r0, r3
 800377a:	bd80      	pop	{r7, pc}
 800377c:	58024400 	.word	0x58024400
 8003780:	08007850 	.word	0x08007850

08003784 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8003784:	b480      	push	{r7}
 8003786:	b089      	sub	sp, #36	; 0x24
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800378c:	4ba1      	ldr	r3, [pc, #644]	; (8003a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800378e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003790:	f003 0303 	and.w	r3, r3, #3
 8003794:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8003796:	4b9f      	ldr	r3, [pc, #636]	; (8003a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800379a:	0b1b      	lsrs	r3, r3, #12
 800379c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80037a0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80037a2:	4b9c      	ldr	r3, [pc, #624]	; (8003a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80037a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037a6:	091b      	lsrs	r3, r3, #4
 80037a8:	f003 0301 	and.w	r3, r3, #1
 80037ac:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80037ae:	4b99      	ldr	r3, [pc, #612]	; (8003a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80037b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037b2:	08db      	lsrs	r3, r3, #3
 80037b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80037b8:	693a      	ldr	r2, [r7, #16]
 80037ba:	fb02 f303 	mul.w	r3, r2, r3
 80037be:	ee07 3a90 	vmov	s15, r3
 80037c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037c6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	f000 8111 	beq.w	80039f4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80037d2:	69bb      	ldr	r3, [r7, #24]
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	f000 8083 	beq.w	80038e0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80037da:	69bb      	ldr	r3, [r7, #24]
 80037dc:	2b02      	cmp	r3, #2
 80037de:	f200 80a1 	bhi.w	8003924 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80037e2:	69bb      	ldr	r3, [r7, #24]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d003      	beq.n	80037f0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80037e8:	69bb      	ldr	r3, [r7, #24]
 80037ea:	2b01      	cmp	r3, #1
 80037ec:	d056      	beq.n	800389c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80037ee:	e099      	b.n	8003924 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80037f0:	4b88      	ldr	r3, [pc, #544]	; (8003a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 0320 	and.w	r3, r3, #32
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d02d      	beq.n	8003858 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80037fc:	4b85      	ldr	r3, [pc, #532]	; (8003a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	08db      	lsrs	r3, r3, #3
 8003802:	f003 0303 	and.w	r3, r3, #3
 8003806:	4a84      	ldr	r2, [pc, #528]	; (8003a18 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8003808:	fa22 f303 	lsr.w	r3, r2, r3
 800380c:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	ee07 3a90 	vmov	s15, r3
 8003814:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	ee07 3a90 	vmov	s15, r3
 800381e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003822:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003826:	4b7b      	ldr	r3, [pc, #492]	; (8003a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800382a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800382e:	ee07 3a90 	vmov	s15, r3
 8003832:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003836:	ed97 6a03 	vldr	s12, [r7, #12]
 800383a:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003a1c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800383e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003842:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003846:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800384a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800384e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003852:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8003856:	e087      	b.n	8003968 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	ee07 3a90 	vmov	s15, r3
 800385e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003862:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8003a20 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003866:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800386a:	4b6a      	ldr	r3, [pc, #424]	; (8003a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800386c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800386e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003872:	ee07 3a90 	vmov	s15, r3
 8003876:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800387a:	ed97 6a03 	vldr	s12, [r7, #12]
 800387e:	eddf 5a67 	vldr	s11, [pc, #412]	; 8003a1c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003882:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003886:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800388a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800388e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003892:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003896:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800389a:	e065      	b.n	8003968 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	ee07 3a90 	vmov	s15, r3
 80038a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038a6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003a24 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80038aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038ae:	4b59      	ldr	r3, [pc, #356]	; (8003a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80038b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038b6:	ee07 3a90 	vmov	s15, r3
 80038ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038be:	ed97 6a03 	vldr	s12, [r7, #12]
 80038c2:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003a1c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80038c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80038ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80038ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80038d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80038d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038da:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80038de:	e043      	b.n	8003968 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	ee07 3a90 	vmov	s15, r3
 80038e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038ea:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8003a28 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80038ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038f2:	4b48      	ldr	r3, [pc, #288]	; (8003a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80038f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038fa:	ee07 3a90 	vmov	s15, r3
 80038fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003902:	ed97 6a03 	vldr	s12, [r7, #12]
 8003906:	eddf 5a45 	vldr	s11, [pc, #276]	; 8003a1c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800390a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800390e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003912:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003916:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800391a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800391e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003922:	e021      	b.n	8003968 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	ee07 3a90 	vmov	s15, r3
 800392a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800392e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003a24 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003932:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003936:	4b37      	ldr	r3, [pc, #220]	; (8003a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003938:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800393a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800393e:	ee07 3a90 	vmov	s15, r3
 8003942:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003946:	ed97 6a03 	vldr	s12, [r7, #12]
 800394a:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003a1c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800394e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003952:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003956:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800395a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800395e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003962:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003966:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8003968:	4b2a      	ldr	r3, [pc, #168]	; (8003a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800396a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800396c:	0a5b      	lsrs	r3, r3, #9
 800396e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003972:	ee07 3a90 	vmov	s15, r3
 8003976:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800397a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800397e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003982:	edd7 6a07 	vldr	s13, [r7, #28]
 8003986:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800398a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800398e:	ee17 2a90 	vmov	r2, s15
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8003996:	4b1f      	ldr	r3, [pc, #124]	; (8003a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800399a:	0c1b      	lsrs	r3, r3, #16
 800399c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80039a0:	ee07 3a90 	vmov	s15, r3
 80039a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039a8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80039ac:	ee37 7a87 	vadd.f32	s14, s15, s14
 80039b0:	edd7 6a07 	vldr	s13, [r7, #28]
 80039b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039bc:	ee17 2a90 	vmov	r2, s15
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 80039c4:	4b13      	ldr	r3, [pc, #76]	; (8003a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80039c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039c8:	0e1b      	lsrs	r3, r3, #24
 80039ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80039ce:	ee07 3a90 	vmov	s15, r3
 80039d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039d6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80039da:	ee37 7a87 	vadd.f32	s14, s15, s14
 80039de:	edd7 6a07 	vldr	s13, [r7, #28]
 80039e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039ea:	ee17 2a90 	vmov	r2, s15
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80039f2:	e008      	b.n	8003a06 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2200      	movs	r2, #0
 8003a04:	609a      	str	r2, [r3, #8]
}
 8003a06:	bf00      	nop
 8003a08:	3724      	adds	r7, #36	; 0x24
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a10:	4770      	bx	lr
 8003a12:	bf00      	nop
 8003a14:	58024400 	.word	0x58024400
 8003a18:	03d09000 	.word	0x03d09000
 8003a1c:	46000000 	.word	0x46000000
 8003a20:	4c742400 	.word	0x4c742400
 8003a24:	4a742400 	.word	0x4a742400
 8003a28:	4af42400 	.word	0x4af42400

08003a2c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b089      	sub	sp, #36	; 0x24
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003a34:	4ba1      	ldr	r3, [pc, #644]	; (8003cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003a36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a38:	f003 0303 	and.w	r3, r3, #3
 8003a3c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8003a3e:	4b9f      	ldr	r3, [pc, #636]	; (8003cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003a40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a42:	0d1b      	lsrs	r3, r3, #20
 8003a44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a48:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003a4a:	4b9c      	ldr	r3, [pc, #624]	; (8003cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003a4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a4e:	0a1b      	lsrs	r3, r3, #8
 8003a50:	f003 0301 	and.w	r3, r3, #1
 8003a54:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8003a56:	4b99      	ldr	r3, [pc, #612]	; (8003cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a5a:	08db      	lsrs	r3, r3, #3
 8003a5c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003a60:	693a      	ldr	r2, [r7, #16]
 8003a62:	fb02 f303 	mul.w	r3, r2, r3
 8003a66:	ee07 3a90 	vmov	s15, r3
 8003a6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a6e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	f000 8111 	beq.w	8003c9c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8003a7a:	69bb      	ldr	r3, [r7, #24]
 8003a7c:	2b02      	cmp	r3, #2
 8003a7e:	f000 8083 	beq.w	8003b88 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8003a82:	69bb      	ldr	r3, [r7, #24]
 8003a84:	2b02      	cmp	r3, #2
 8003a86:	f200 80a1 	bhi.w	8003bcc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8003a8a:	69bb      	ldr	r3, [r7, #24]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d003      	beq.n	8003a98 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8003a90:	69bb      	ldr	r3, [r7, #24]
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d056      	beq.n	8003b44 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8003a96:	e099      	b.n	8003bcc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003a98:	4b88      	ldr	r3, [pc, #544]	; (8003cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f003 0320 	and.w	r3, r3, #32
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d02d      	beq.n	8003b00 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003aa4:	4b85      	ldr	r3, [pc, #532]	; (8003cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	08db      	lsrs	r3, r3, #3
 8003aaa:	f003 0303 	and.w	r3, r3, #3
 8003aae:	4a84      	ldr	r2, [pc, #528]	; (8003cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8003ab0:	fa22 f303 	lsr.w	r3, r2, r3
 8003ab4:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	ee07 3a90 	vmov	s15, r3
 8003abc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	ee07 3a90 	vmov	s15, r3
 8003ac6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003aca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ace:	4b7b      	ldr	r3, [pc, #492]	; (8003cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ad6:	ee07 3a90 	vmov	s15, r3
 8003ada:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ade:	ed97 6a03 	vldr	s12, [r7, #12]
 8003ae2:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003ae6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003aea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003aee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003af2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003af6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003afa:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8003afe:	e087      	b.n	8003c10 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	ee07 3a90 	vmov	s15, r3
 8003b06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b0a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8003cc8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8003b0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b12:	4b6a      	ldr	r3, [pc, #424]	; (8003cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b1a:	ee07 3a90 	vmov	s15, r3
 8003b1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b22:	ed97 6a03 	vldr	s12, [r7, #12]
 8003b26:	eddf 5a67 	vldr	s11, [pc, #412]	; 8003cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003b2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003b36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b3e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003b42:	e065      	b.n	8003c10 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	ee07 3a90 	vmov	s15, r3
 8003b4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b4e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003ccc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003b52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b56:	4b59      	ldr	r3, [pc, #356]	; (8003cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b5e:	ee07 3a90 	vmov	s15, r3
 8003b62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b66:	ed97 6a03 	vldr	s12, [r7, #12]
 8003b6a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003b6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003b7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b82:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003b86:	e043      	b.n	8003c10 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	ee07 3a90 	vmov	s15, r3
 8003b8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b92:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8003cd0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8003b96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b9a:	4b48      	ldr	r3, [pc, #288]	; (8003cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ba2:	ee07 3a90 	vmov	s15, r3
 8003ba6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003baa:	ed97 6a03 	vldr	s12, [r7, #12]
 8003bae:	eddf 5a45 	vldr	s11, [pc, #276]	; 8003cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003bb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003bb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003bba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003bbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003bc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bc6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003bca:	e021      	b.n	8003c10 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	ee07 3a90 	vmov	s15, r3
 8003bd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bd6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003ccc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003bda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003bde:	4b37      	ldr	r3, [pc, #220]	; (8003cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003be6:	ee07 3a90 	vmov	s15, r3
 8003bea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bee:	ed97 6a03 	vldr	s12, [r7, #12]
 8003bf2:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003bf6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003bfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003bfe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003c02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c0a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003c0e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8003c10:	4b2a      	ldr	r3, [pc, #168]	; (8003cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c14:	0a5b      	lsrs	r3, r3, #9
 8003c16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c1a:	ee07 3a90 	vmov	s15, r3
 8003c1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c22:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003c26:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003c2a:	edd7 6a07 	vldr	s13, [r7, #28]
 8003c2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c36:	ee17 2a90 	vmov	r2, s15
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8003c3e:	4b1f      	ldr	r3, [pc, #124]	; (8003cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c42:	0c1b      	lsrs	r3, r3, #16
 8003c44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c48:	ee07 3a90 	vmov	s15, r3
 8003c4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c50:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003c54:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003c58:	edd7 6a07 	vldr	s13, [r7, #28]
 8003c5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c64:	ee17 2a90 	vmov	r2, s15
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8003c6c:	4b13      	ldr	r3, [pc, #76]	; (8003cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c70:	0e1b      	lsrs	r3, r3, #24
 8003c72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c76:	ee07 3a90 	vmov	s15, r3
 8003c7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c7e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003c82:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003c86:	edd7 6a07 	vldr	s13, [r7, #28]
 8003c8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c92:	ee17 2a90 	vmov	r2, s15
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8003c9a:	e008      	b.n	8003cae <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2200      	movs	r2, #0
 8003cac:	609a      	str	r2, [r3, #8]
}
 8003cae:	bf00      	nop
 8003cb0:	3724      	adds	r7, #36	; 0x24
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb8:	4770      	bx	lr
 8003cba:	bf00      	nop
 8003cbc:	58024400 	.word	0x58024400
 8003cc0:	03d09000 	.word	0x03d09000
 8003cc4:	46000000 	.word	0x46000000
 8003cc8:	4c742400 	.word	0x4c742400
 8003ccc:	4a742400 	.word	0x4a742400
 8003cd0:	4af42400 	.word	0x4af42400

08003cd4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
 8003cdc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003ce2:	4b53      	ldr	r3, [pc, #332]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003ce4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ce6:	f003 0303 	and.w	r3, r3, #3
 8003cea:	2b03      	cmp	r3, #3
 8003cec:	d101      	bne.n	8003cf2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e099      	b.n	8003e26 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003cf2:	4b4f      	ldr	r3, [pc, #316]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a4e      	ldr	r2, [pc, #312]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003cf8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003cfc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cfe:	f7fd fb3d 	bl	800137c <HAL_GetTick>
 8003d02:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003d04:	e008      	b.n	8003d18 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8003d06:	f7fd fb39 	bl	800137c <HAL_GetTick>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	1ad3      	subs	r3, r2, r3
 8003d10:	2b02      	cmp	r3, #2
 8003d12:	d901      	bls.n	8003d18 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003d14:	2303      	movs	r3, #3
 8003d16:	e086      	b.n	8003e26 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003d18:	4b45      	ldr	r3, [pc, #276]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d1f0      	bne.n	8003d06 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003d24:	4b42      	ldr	r3, [pc, #264]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d28:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	031b      	lsls	r3, r3, #12
 8003d32:	493f      	ldr	r1, [pc, #252]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003d34:	4313      	orrs	r3, r2
 8003d36:	628b      	str	r3, [r1, #40]	; 0x28
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	3b01      	subs	r3, #1
 8003d3e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	3b01      	subs	r3, #1
 8003d48:	025b      	lsls	r3, r3, #9
 8003d4a:	b29b      	uxth	r3, r3
 8003d4c:	431a      	orrs	r2, r3
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	68db      	ldr	r3, [r3, #12]
 8003d52:	3b01      	subs	r3, #1
 8003d54:	041b      	lsls	r3, r3, #16
 8003d56:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003d5a:	431a      	orrs	r2, r3
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	691b      	ldr	r3, [r3, #16]
 8003d60:	3b01      	subs	r3, #1
 8003d62:	061b      	lsls	r3, r3, #24
 8003d64:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003d68:	4931      	ldr	r1, [pc, #196]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003d6e:	4b30      	ldr	r3, [pc, #192]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d72:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	695b      	ldr	r3, [r3, #20]
 8003d7a:	492d      	ldr	r1, [pc, #180]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003d80:	4b2b      	ldr	r3, [pc, #172]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d84:	f023 0220 	bic.w	r2, r3, #32
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	699b      	ldr	r3, [r3, #24]
 8003d8c:	4928      	ldr	r1, [pc, #160]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003d92:	4b27      	ldr	r3, [pc, #156]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d96:	4a26      	ldr	r2, [pc, #152]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003d98:	f023 0310 	bic.w	r3, r3, #16
 8003d9c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003d9e:	4b24      	ldr	r3, [pc, #144]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003da0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003da2:	4b24      	ldr	r3, [pc, #144]	; (8003e34 <RCCEx_PLL2_Config+0x160>)
 8003da4:	4013      	ands	r3, r2
 8003da6:	687a      	ldr	r2, [r7, #4]
 8003da8:	69d2      	ldr	r2, [r2, #28]
 8003daa:	00d2      	lsls	r2, r2, #3
 8003dac:	4920      	ldr	r1, [pc, #128]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003dae:	4313      	orrs	r3, r2
 8003db0:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003db2:	4b1f      	ldr	r3, [pc, #124]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003db6:	4a1e      	ldr	r2, [pc, #120]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003db8:	f043 0310 	orr.w	r3, r3, #16
 8003dbc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d106      	bne.n	8003dd2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003dc4:	4b1a      	ldr	r3, [pc, #104]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dc8:	4a19      	ldr	r2, [pc, #100]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003dca:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003dce:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003dd0:	e00f      	b.n	8003df2 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	d106      	bne.n	8003de6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003dd8:	4b15      	ldr	r3, [pc, #84]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003dda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ddc:	4a14      	ldr	r2, [pc, #80]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003dde:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003de2:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003de4:	e005      	b.n	8003df2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8003de6:	4b12      	ldr	r3, [pc, #72]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dea:	4a11      	ldr	r2, [pc, #68]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003dec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003df0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003df2:	4b0f      	ldr	r3, [pc, #60]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a0e      	ldr	r2, [pc, #56]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003df8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003dfc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dfe:	f7fd fabd 	bl	800137c <HAL_GetTick>
 8003e02:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003e04:	e008      	b.n	8003e18 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8003e06:	f7fd fab9 	bl	800137c <HAL_GetTick>
 8003e0a:	4602      	mov	r2, r0
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	1ad3      	subs	r3, r2, r3
 8003e10:	2b02      	cmp	r3, #2
 8003e12:	d901      	bls.n	8003e18 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003e14:	2303      	movs	r3, #3
 8003e16:	e006      	b.n	8003e26 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003e18:	4b05      	ldr	r3, [pc, #20]	; (8003e30 <RCCEx_PLL2_Config+0x15c>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d0f0      	beq.n	8003e06 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8003e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3710      	adds	r7, #16
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}
 8003e2e:	bf00      	nop
 8003e30:	58024400 	.word	0x58024400
 8003e34:	ffff0007 	.word	0xffff0007

08003e38 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
 8003e40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e42:	2300      	movs	r3, #0
 8003e44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003e46:	4b53      	ldr	r3, [pc, #332]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e4a:	f003 0303 	and.w	r3, r3, #3
 8003e4e:	2b03      	cmp	r3, #3
 8003e50:	d101      	bne.n	8003e56 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e099      	b.n	8003f8a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003e56:	4b4f      	ldr	r3, [pc, #316]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a4e      	ldr	r2, [pc, #312]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003e5c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e60:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e62:	f7fd fa8b 	bl	800137c <HAL_GetTick>
 8003e66:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003e68:	e008      	b.n	8003e7c <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8003e6a:	f7fd fa87 	bl	800137c <HAL_GetTick>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	2b02      	cmp	r3, #2
 8003e76:	d901      	bls.n	8003e7c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003e78:	2303      	movs	r3, #3
 8003e7a:	e086      	b.n	8003f8a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003e7c:	4b45      	ldr	r3, [pc, #276]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d1f0      	bne.n	8003e6a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8003e88:	4b42      	ldr	r3, [pc, #264]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e8c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	051b      	lsls	r3, r3, #20
 8003e96:	493f      	ldr	r1, [pc, #252]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	628b      	str	r3, [r1, #40]	; 0x28
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	3b01      	subs	r3, #1
 8003ea2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	3b01      	subs	r3, #1
 8003eac:	025b      	lsls	r3, r3, #9
 8003eae:	b29b      	uxth	r3, r3
 8003eb0:	431a      	orrs	r2, r3
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	68db      	ldr	r3, [r3, #12]
 8003eb6:	3b01      	subs	r3, #1
 8003eb8:	041b      	lsls	r3, r3, #16
 8003eba:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003ebe:	431a      	orrs	r2, r3
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	691b      	ldr	r3, [r3, #16]
 8003ec4:	3b01      	subs	r3, #1
 8003ec6:	061b      	lsls	r3, r3, #24
 8003ec8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003ecc:	4931      	ldr	r1, [pc, #196]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003ed2:	4b30      	ldr	r3, [pc, #192]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003ed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ed6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	695b      	ldr	r3, [r3, #20]
 8003ede:	492d      	ldr	r1, [pc, #180]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003ee4:	4b2b      	ldr	r3, [pc, #172]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ee8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	699b      	ldr	r3, [r3, #24]
 8003ef0:	4928      	ldr	r1, [pc, #160]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8003ef6:	4b27      	ldr	r3, [pc, #156]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003ef8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003efa:	4a26      	ldr	r2, [pc, #152]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003efc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f00:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003f02:	4b24      	ldr	r3, [pc, #144]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003f04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f06:	4b24      	ldr	r3, [pc, #144]	; (8003f98 <RCCEx_PLL3_Config+0x160>)
 8003f08:	4013      	ands	r3, r2
 8003f0a:	687a      	ldr	r2, [r7, #4]
 8003f0c:	69d2      	ldr	r2, [r2, #28]
 8003f0e:	00d2      	lsls	r2, r2, #3
 8003f10:	4920      	ldr	r1, [pc, #128]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003f12:	4313      	orrs	r3, r2
 8003f14:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8003f16:	4b1f      	ldr	r3, [pc, #124]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f1a:	4a1e      	ldr	r2, [pc, #120]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003f1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f20:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d106      	bne.n	8003f36 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8003f28:	4b1a      	ldr	r3, [pc, #104]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f2c:	4a19      	ldr	r2, [pc, #100]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003f2e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003f32:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003f34:	e00f      	b.n	8003f56 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d106      	bne.n	8003f4a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8003f3c:	4b15      	ldr	r3, [pc, #84]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f40:	4a14      	ldr	r2, [pc, #80]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003f42:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003f46:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003f48:	e005      	b.n	8003f56 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8003f4a:	4b12      	ldr	r3, [pc, #72]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f4e:	4a11      	ldr	r2, [pc, #68]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003f50:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f54:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8003f56:	4b0f      	ldr	r3, [pc, #60]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a0e      	ldr	r2, [pc, #56]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003f5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f60:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f62:	f7fd fa0b 	bl	800137c <HAL_GetTick>
 8003f66:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003f68:	e008      	b.n	8003f7c <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8003f6a:	f7fd fa07 	bl	800137c <HAL_GetTick>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	1ad3      	subs	r3, r2, r3
 8003f74:	2b02      	cmp	r3, #2
 8003f76:	d901      	bls.n	8003f7c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003f78:	2303      	movs	r3, #3
 8003f7a:	e006      	b.n	8003f8a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003f7c:	4b05      	ldr	r3, [pc, #20]	; (8003f94 <RCCEx_PLL3_Config+0x15c>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d0f0      	beq.n	8003f6a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8003f88:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3710      	adds	r7, #16
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	58024400 	.word	0x58024400
 8003f98:	ffff0007 	.word	0xffff0007

08003f9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b082      	sub	sp, #8
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d101      	bne.n	8003fae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e049      	b.n	8004042 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d106      	bne.n	8003fc8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003fc2:	6878      	ldr	r0, [r7, #4]
 8003fc4:	f000 f841 	bl	800404a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2202      	movs	r2, #2
 8003fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	3304      	adds	r3, #4
 8003fd8:	4619      	mov	r1, r3
 8003fda:	4610      	mov	r0, r2
 8003fdc:	f000 fa00 	bl	80043e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2201      	movs	r2, #1
 8004014:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2201      	movs	r2, #1
 800401c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2201      	movs	r2, #1
 8004024:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2201      	movs	r2, #1
 800402c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2201      	movs	r2, #1
 8004034:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2201      	movs	r2, #1
 800403c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004040:	2300      	movs	r3, #0
}
 8004042:	4618      	mov	r0, r3
 8004044:	3708      	adds	r7, #8
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}

0800404a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800404a:	b480      	push	{r7}
 800404c:	b083      	sub	sp, #12
 800404e:	af00      	add	r7, sp, #0
 8004050:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004052:	bf00      	nop
 8004054:	370c      	adds	r7, #12
 8004056:	46bd      	mov	sp, r7
 8004058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405c:	4770      	bx	lr
	...

08004060 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004060:	b480      	push	{r7}
 8004062:	b085      	sub	sp, #20
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800406e:	b2db      	uxtb	r3, r3
 8004070:	2b01      	cmp	r3, #1
 8004072:	d001      	beq.n	8004078 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	e054      	b.n	8004122 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2202      	movs	r2, #2
 800407c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	68da      	ldr	r2, [r3, #12]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f042 0201 	orr.w	r2, r2, #1
 800408e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a26      	ldr	r2, [pc, #152]	; (8004130 <HAL_TIM_Base_Start_IT+0xd0>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d022      	beq.n	80040e0 <HAL_TIM_Base_Start_IT+0x80>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040a2:	d01d      	beq.n	80040e0 <HAL_TIM_Base_Start_IT+0x80>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a22      	ldr	r2, [pc, #136]	; (8004134 <HAL_TIM_Base_Start_IT+0xd4>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d018      	beq.n	80040e0 <HAL_TIM_Base_Start_IT+0x80>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a21      	ldr	r2, [pc, #132]	; (8004138 <HAL_TIM_Base_Start_IT+0xd8>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d013      	beq.n	80040e0 <HAL_TIM_Base_Start_IT+0x80>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a1f      	ldr	r2, [pc, #124]	; (800413c <HAL_TIM_Base_Start_IT+0xdc>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d00e      	beq.n	80040e0 <HAL_TIM_Base_Start_IT+0x80>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a1e      	ldr	r2, [pc, #120]	; (8004140 <HAL_TIM_Base_Start_IT+0xe0>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d009      	beq.n	80040e0 <HAL_TIM_Base_Start_IT+0x80>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a1c      	ldr	r2, [pc, #112]	; (8004144 <HAL_TIM_Base_Start_IT+0xe4>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d004      	beq.n	80040e0 <HAL_TIM_Base_Start_IT+0x80>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a1b      	ldr	r2, [pc, #108]	; (8004148 <HAL_TIM_Base_Start_IT+0xe8>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d115      	bne.n	800410c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	689a      	ldr	r2, [r3, #8]
 80040e6:	4b19      	ldr	r3, [pc, #100]	; (800414c <HAL_TIM_Base_Start_IT+0xec>)
 80040e8:	4013      	ands	r3, r2
 80040ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2b06      	cmp	r3, #6
 80040f0:	d015      	beq.n	800411e <HAL_TIM_Base_Start_IT+0xbe>
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040f8:	d011      	beq.n	800411e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f042 0201 	orr.w	r2, r2, #1
 8004108:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800410a:	e008      	b.n	800411e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f042 0201 	orr.w	r2, r2, #1
 800411a:	601a      	str	r2, [r3, #0]
 800411c:	e000      	b.n	8004120 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800411e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004120:	2300      	movs	r3, #0
}
 8004122:	4618      	mov	r0, r3
 8004124:	3714      	adds	r7, #20
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr
 800412e:	bf00      	nop
 8004130:	40010000 	.word	0x40010000
 8004134:	40000400 	.word	0x40000400
 8004138:	40000800 	.word	0x40000800
 800413c:	40000c00 	.word	0x40000c00
 8004140:	40010400 	.word	0x40010400
 8004144:	40001800 	.word	0x40001800
 8004148:	40014000 	.word	0x40014000
 800414c:	00010007 	.word	0x00010007

08004150 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b082      	sub	sp, #8
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	691b      	ldr	r3, [r3, #16]
 800415e:	f003 0302 	and.w	r3, r3, #2
 8004162:	2b02      	cmp	r3, #2
 8004164:	d122      	bne.n	80041ac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	f003 0302 	and.w	r3, r3, #2
 8004170:	2b02      	cmp	r3, #2
 8004172:	d11b      	bne.n	80041ac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f06f 0202 	mvn.w	r2, #2
 800417c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2201      	movs	r2, #1
 8004182:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	699b      	ldr	r3, [r3, #24]
 800418a:	f003 0303 	and.w	r3, r3, #3
 800418e:	2b00      	cmp	r3, #0
 8004190:	d003      	beq.n	800419a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f000 f905 	bl	80043a2 <HAL_TIM_IC_CaptureCallback>
 8004198:	e005      	b.n	80041a6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f000 f8f7 	bl	800438e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f000 f908 	bl	80043b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	691b      	ldr	r3, [r3, #16]
 80041b2:	f003 0304 	and.w	r3, r3, #4
 80041b6:	2b04      	cmp	r3, #4
 80041b8:	d122      	bne.n	8004200 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	f003 0304 	and.w	r3, r3, #4
 80041c4:	2b04      	cmp	r3, #4
 80041c6:	d11b      	bne.n	8004200 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f06f 0204 	mvn.w	r2, #4
 80041d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2202      	movs	r2, #2
 80041d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	699b      	ldr	r3, [r3, #24]
 80041de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d003      	beq.n	80041ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f000 f8db 	bl	80043a2 <HAL_TIM_IC_CaptureCallback>
 80041ec:	e005      	b.n	80041fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f000 f8cd 	bl	800438e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f000 f8de 	bl	80043b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	691b      	ldr	r3, [r3, #16]
 8004206:	f003 0308 	and.w	r3, r3, #8
 800420a:	2b08      	cmp	r3, #8
 800420c:	d122      	bne.n	8004254 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	68db      	ldr	r3, [r3, #12]
 8004214:	f003 0308 	and.w	r3, r3, #8
 8004218:	2b08      	cmp	r3, #8
 800421a:	d11b      	bne.n	8004254 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f06f 0208 	mvn.w	r2, #8
 8004224:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2204      	movs	r2, #4
 800422a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	69db      	ldr	r3, [r3, #28]
 8004232:	f003 0303 	and.w	r3, r3, #3
 8004236:	2b00      	cmp	r3, #0
 8004238:	d003      	beq.n	8004242 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f000 f8b1 	bl	80043a2 <HAL_TIM_IC_CaptureCallback>
 8004240:	e005      	b.n	800424e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f000 f8a3 	bl	800438e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004248:	6878      	ldr	r0, [r7, #4]
 800424a:	f000 f8b4 	bl	80043b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2200      	movs	r2, #0
 8004252:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	691b      	ldr	r3, [r3, #16]
 800425a:	f003 0310 	and.w	r3, r3, #16
 800425e:	2b10      	cmp	r3, #16
 8004260:	d122      	bne.n	80042a8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	f003 0310 	and.w	r3, r3, #16
 800426c:	2b10      	cmp	r3, #16
 800426e:	d11b      	bne.n	80042a8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f06f 0210 	mvn.w	r2, #16
 8004278:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2208      	movs	r2, #8
 800427e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	69db      	ldr	r3, [r3, #28]
 8004286:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800428a:	2b00      	cmp	r3, #0
 800428c:	d003      	beq.n	8004296 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800428e:	6878      	ldr	r0, [r7, #4]
 8004290:	f000 f887 	bl	80043a2 <HAL_TIM_IC_CaptureCallback>
 8004294:	e005      	b.n	80042a2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f000 f879 	bl	800438e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f000 f88a 	bl	80043b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	691b      	ldr	r3, [r3, #16]
 80042ae:	f003 0301 	and.w	r3, r3, #1
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d10e      	bne.n	80042d4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	f003 0301 	and.w	r3, r3, #1
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d107      	bne.n	80042d4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f06f 0201 	mvn.w	r2, #1
 80042cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f7fc fe3e 	bl	8000f50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	691b      	ldr	r3, [r3, #16]
 80042da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042de:	2b80      	cmp	r3, #128	; 0x80
 80042e0:	d10e      	bne.n	8004300 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042ec:	2b80      	cmp	r3, #128	; 0x80
 80042ee:	d107      	bne.n	8004300 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80042f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f000 f914 	bl	8004528 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	691b      	ldr	r3, [r3, #16]
 8004306:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800430a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800430e:	d10e      	bne.n	800432e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	68db      	ldr	r3, [r3, #12]
 8004316:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800431a:	2b80      	cmp	r3, #128	; 0x80
 800431c:	d107      	bne.n	800432e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004326:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004328:	6878      	ldr	r0, [r7, #4]
 800432a:	f000 f907 	bl	800453c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	691b      	ldr	r3, [r3, #16]
 8004334:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004338:	2b40      	cmp	r3, #64	; 0x40
 800433a:	d10e      	bne.n	800435a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	68db      	ldr	r3, [r3, #12]
 8004342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004346:	2b40      	cmp	r3, #64	; 0x40
 8004348:	d107      	bne.n	800435a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004352:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f000 f838 	bl	80043ca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	691b      	ldr	r3, [r3, #16]
 8004360:	f003 0320 	and.w	r3, r3, #32
 8004364:	2b20      	cmp	r3, #32
 8004366:	d10e      	bne.n	8004386 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	68db      	ldr	r3, [r3, #12]
 800436e:	f003 0320 	and.w	r3, r3, #32
 8004372:	2b20      	cmp	r3, #32
 8004374:	d107      	bne.n	8004386 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f06f 0220 	mvn.w	r2, #32
 800437e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004380:	6878      	ldr	r0, [r7, #4]
 8004382:	f000 f8c7 	bl	8004514 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004386:	bf00      	nop
 8004388:	3708      	adds	r7, #8
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}

0800438e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800438e:	b480      	push	{r7}
 8004390:	b083      	sub	sp, #12
 8004392:	af00      	add	r7, sp, #0
 8004394:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004396:	bf00      	nop
 8004398:	370c      	adds	r7, #12
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr

080043a2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80043a2:	b480      	push	{r7}
 80043a4:	b083      	sub	sp, #12
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80043aa:	bf00      	nop
 80043ac:	370c      	adds	r7, #12
 80043ae:	46bd      	mov	sp, r7
 80043b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b4:	4770      	bx	lr

080043b6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80043b6:	b480      	push	{r7}
 80043b8:	b083      	sub	sp, #12
 80043ba:	af00      	add	r7, sp, #0
 80043bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80043be:	bf00      	nop
 80043c0:	370c      	adds	r7, #12
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr

080043ca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80043ca:	b480      	push	{r7}
 80043cc:	b083      	sub	sp, #12
 80043ce:	af00      	add	r7, sp, #0
 80043d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80043d2:	bf00      	nop
 80043d4:	370c      	adds	r7, #12
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr
	...

080043e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b085      	sub	sp, #20
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	4a40      	ldr	r2, [pc, #256]	; (80044f4 <TIM_Base_SetConfig+0x114>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d013      	beq.n	8004420 <TIM_Base_SetConfig+0x40>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043fe:	d00f      	beq.n	8004420 <TIM_Base_SetConfig+0x40>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	4a3d      	ldr	r2, [pc, #244]	; (80044f8 <TIM_Base_SetConfig+0x118>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d00b      	beq.n	8004420 <TIM_Base_SetConfig+0x40>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	4a3c      	ldr	r2, [pc, #240]	; (80044fc <TIM_Base_SetConfig+0x11c>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d007      	beq.n	8004420 <TIM_Base_SetConfig+0x40>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	4a3b      	ldr	r2, [pc, #236]	; (8004500 <TIM_Base_SetConfig+0x120>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d003      	beq.n	8004420 <TIM_Base_SetConfig+0x40>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	4a3a      	ldr	r2, [pc, #232]	; (8004504 <TIM_Base_SetConfig+0x124>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d108      	bne.n	8004432 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004426:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	68fa      	ldr	r2, [r7, #12]
 800442e:	4313      	orrs	r3, r2
 8004430:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	4a2f      	ldr	r2, [pc, #188]	; (80044f4 <TIM_Base_SetConfig+0x114>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d01f      	beq.n	800447a <TIM_Base_SetConfig+0x9a>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004440:	d01b      	beq.n	800447a <TIM_Base_SetConfig+0x9a>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	4a2c      	ldr	r2, [pc, #176]	; (80044f8 <TIM_Base_SetConfig+0x118>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d017      	beq.n	800447a <TIM_Base_SetConfig+0x9a>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	4a2b      	ldr	r2, [pc, #172]	; (80044fc <TIM_Base_SetConfig+0x11c>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d013      	beq.n	800447a <TIM_Base_SetConfig+0x9a>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4a2a      	ldr	r2, [pc, #168]	; (8004500 <TIM_Base_SetConfig+0x120>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d00f      	beq.n	800447a <TIM_Base_SetConfig+0x9a>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	4a29      	ldr	r2, [pc, #164]	; (8004504 <TIM_Base_SetConfig+0x124>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d00b      	beq.n	800447a <TIM_Base_SetConfig+0x9a>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a28      	ldr	r2, [pc, #160]	; (8004508 <TIM_Base_SetConfig+0x128>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d007      	beq.n	800447a <TIM_Base_SetConfig+0x9a>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4a27      	ldr	r2, [pc, #156]	; (800450c <TIM_Base_SetConfig+0x12c>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d003      	beq.n	800447a <TIM_Base_SetConfig+0x9a>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a26      	ldr	r2, [pc, #152]	; (8004510 <TIM_Base_SetConfig+0x130>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d108      	bne.n	800448c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004480:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	68db      	ldr	r3, [r3, #12]
 8004486:	68fa      	ldr	r2, [r7, #12]
 8004488:	4313      	orrs	r3, r2
 800448a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	695b      	ldr	r3, [r3, #20]
 8004496:	4313      	orrs	r3, r2
 8004498:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	68fa      	ldr	r2, [r7, #12]
 800449e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	689a      	ldr	r2, [r3, #8]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	4a10      	ldr	r2, [pc, #64]	; (80044f4 <TIM_Base_SetConfig+0x114>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d00f      	beq.n	80044d8 <TIM_Base_SetConfig+0xf8>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	4a12      	ldr	r2, [pc, #72]	; (8004504 <TIM_Base_SetConfig+0x124>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d00b      	beq.n	80044d8 <TIM_Base_SetConfig+0xf8>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	4a11      	ldr	r2, [pc, #68]	; (8004508 <TIM_Base_SetConfig+0x128>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d007      	beq.n	80044d8 <TIM_Base_SetConfig+0xf8>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	4a10      	ldr	r2, [pc, #64]	; (800450c <TIM_Base_SetConfig+0x12c>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d003      	beq.n	80044d8 <TIM_Base_SetConfig+0xf8>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	4a0f      	ldr	r2, [pc, #60]	; (8004510 <TIM_Base_SetConfig+0x130>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d103      	bne.n	80044e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	691a      	ldr	r2, [r3, #16]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2201      	movs	r2, #1
 80044e4:	615a      	str	r2, [r3, #20]
}
 80044e6:	bf00      	nop
 80044e8:	3714      	adds	r7, #20
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr
 80044f2:	bf00      	nop
 80044f4:	40010000 	.word	0x40010000
 80044f8:	40000400 	.word	0x40000400
 80044fc:	40000800 	.word	0x40000800
 8004500:	40000c00 	.word	0x40000c00
 8004504:	40010400 	.word	0x40010400
 8004508:	40014000 	.word	0x40014000
 800450c:	40014400 	.word	0x40014400
 8004510:	40014800 	.word	0x40014800

08004514 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004514:	b480      	push	{r7}
 8004516:	b083      	sub	sp, #12
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800451c:	bf00      	nop
 800451e:	370c      	adds	r7, #12
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr

08004528 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004528:	b480      	push	{r7}
 800452a:	b083      	sub	sp, #12
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004530:	bf00      	nop
 8004532:	370c      	adds	r7, #12
 8004534:	46bd      	mov	sp, r7
 8004536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453a:	4770      	bx	lr

0800453c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800453c:	b480      	push	{r7}
 800453e:	b083      	sub	sp, #12
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004544:	bf00      	nop
 8004546:	370c      	adds	r7, #12
 8004548:	46bd      	mov	sp, r7
 800454a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454e:	4770      	bx	lr

08004550 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b082      	sub	sp, #8
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d101      	bne.n	8004562 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e042      	b.n	80045e8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004568:	2b00      	cmp	r3, #0
 800456a:	d106      	bne.n	800457a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f7fc fd1d 	bl	8000fb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2224      	movs	r2, #36	; 0x24
 800457e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	681a      	ldr	r2, [r3, #0]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f022 0201 	bic.w	r2, r2, #1
 8004590:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 f8c2 	bl	800471c <UART_SetConfig>
 8004598:	4603      	mov	r3, r0
 800459a:	2b01      	cmp	r3, #1
 800459c:	d101      	bne.n	80045a2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	e022      	b.n	80045e8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d002      	beq.n	80045b0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f000 ff14 	bl	80053d8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	685a      	ldr	r2, [r3, #4]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80045be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	689a      	ldr	r2, [r3, #8]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80045ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f042 0201 	orr.w	r2, r2, #1
 80045de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80045e0:	6878      	ldr	r0, [r7, #4]
 80045e2:	f000 ff9b 	bl	800551c <UART_CheckIdleState>
 80045e6:	4603      	mov	r3, r0
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	3708      	adds	r7, #8
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bd80      	pop	{r7, pc}

080045f0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b08a      	sub	sp, #40	; 0x28
 80045f4:	af02      	add	r7, sp, #8
 80045f6:	60f8      	str	r0, [r7, #12]
 80045f8:	60b9      	str	r1, [r7, #8]
 80045fa:	603b      	str	r3, [r7, #0]
 80045fc:	4613      	mov	r3, r2
 80045fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004606:	2b20      	cmp	r3, #32
 8004608:	f040 8083 	bne.w	8004712 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d002      	beq.n	8004618 <HAL_UART_Transmit+0x28>
 8004612:	88fb      	ldrh	r3, [r7, #6]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d101      	bne.n	800461c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	e07b      	b.n	8004714 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004622:	2b01      	cmp	r3, #1
 8004624:	d101      	bne.n	800462a <HAL_UART_Transmit+0x3a>
 8004626:	2302      	movs	r3, #2
 8004628:	e074      	b.n	8004714 <HAL_UART_Transmit+0x124>
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2201      	movs	r2, #1
 800462e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2200      	movs	r2, #0
 8004636:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2221      	movs	r2, #33	; 0x21
 800463e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004642:	f7fc fe9b 	bl	800137c <HAL_GetTick>
 8004646:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	88fa      	ldrh	r2, [r7, #6]
 800464c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	88fa      	ldrh	r2, [r7, #6]
 8004654:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004660:	d108      	bne.n	8004674 <HAL_UART_Transmit+0x84>
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	691b      	ldr	r3, [r3, #16]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d104      	bne.n	8004674 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800466a:	2300      	movs	r3, #0
 800466c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	61bb      	str	r3, [r7, #24]
 8004672:	e003      	b.n	800467c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004678:	2300      	movs	r3, #0
 800467a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2200      	movs	r2, #0
 8004680:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8004684:	e02c      	b.n	80046e0 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	9300      	str	r3, [sp, #0]
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	2200      	movs	r2, #0
 800468e:	2180      	movs	r1, #128	; 0x80
 8004690:	68f8      	ldr	r0, [r7, #12]
 8004692:	f000 ff8e 	bl	80055b2 <UART_WaitOnFlagUntilTimeout>
 8004696:	4603      	mov	r3, r0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d001      	beq.n	80046a0 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	e039      	b.n	8004714 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 80046a0:	69fb      	ldr	r3, [r7, #28]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d10b      	bne.n	80046be <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80046a6:	69bb      	ldr	r3, [r7, #24]
 80046a8:	881b      	ldrh	r3, [r3, #0]
 80046aa:	461a      	mov	r2, r3
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80046b4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80046b6:	69bb      	ldr	r3, [r7, #24]
 80046b8:	3302      	adds	r3, #2
 80046ba:	61bb      	str	r3, [r7, #24]
 80046bc:	e007      	b.n	80046ce <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80046be:	69fb      	ldr	r3, [r7, #28]
 80046c0:	781a      	ldrb	r2, [r3, #0]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80046c8:	69fb      	ldr	r3, [r7, #28]
 80046ca:	3301      	adds	r3, #1
 80046cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	3b01      	subs	r3, #1
 80046d8:	b29a      	uxth	r2, r3
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80046e6:	b29b      	uxth	r3, r3
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d1cc      	bne.n	8004686 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	9300      	str	r3, [sp, #0]
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	2200      	movs	r2, #0
 80046f4:	2140      	movs	r1, #64	; 0x40
 80046f6:	68f8      	ldr	r0, [r7, #12]
 80046f8:	f000 ff5b 	bl	80055b2 <UART_WaitOnFlagUntilTimeout>
 80046fc:	4603      	mov	r3, r0
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d001      	beq.n	8004706 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8004702:	2303      	movs	r3, #3
 8004704:	e006      	b.n	8004714 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2220      	movs	r2, #32
 800470a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800470e:	2300      	movs	r3, #0
 8004710:	e000      	b.n	8004714 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8004712:	2302      	movs	r3, #2
  }
}
 8004714:	4618      	mov	r0, r3
 8004716:	3720      	adds	r7, #32
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}

0800471c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800471c:	b5b0      	push	{r4, r5, r7, lr}
 800471e:	b08e      	sub	sp, #56	; 0x38
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004724:	2300      	movs	r3, #0
 8004726:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	689a      	ldr	r2, [r3, #8]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	691b      	ldr	r3, [r3, #16]
 8004732:	431a      	orrs	r2, r3
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	695b      	ldr	r3, [r3, #20]
 8004738:	431a      	orrs	r2, r3
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	69db      	ldr	r3, [r3, #28]
 800473e:	4313      	orrs	r3, r2
 8004740:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	681a      	ldr	r2, [r3, #0]
 8004748:	4bbf      	ldr	r3, [pc, #764]	; (8004a48 <UART_SetConfig+0x32c>)
 800474a:	4013      	ands	r3, r2
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	6812      	ldr	r2, [r2, #0]
 8004750:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004752:	430b      	orrs	r3, r1
 8004754:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	68da      	ldr	r2, [r3, #12]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	430a      	orrs	r2, r1
 800476a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4ab5      	ldr	r2, [pc, #724]	; (8004a4c <UART_SetConfig+0x330>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d004      	beq.n	8004786 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6a1b      	ldr	r3, [r3, #32]
 8004780:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004782:	4313      	orrs	r3, r2
 8004784:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	689a      	ldr	r2, [r3, #8]
 800478c:	4bb0      	ldr	r3, [pc, #704]	; (8004a50 <UART_SetConfig+0x334>)
 800478e:	4013      	ands	r3, r2
 8004790:	687a      	ldr	r2, [r7, #4]
 8004792:	6812      	ldr	r2, [r2, #0]
 8004794:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004796:	430b      	orrs	r3, r1
 8004798:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047a0:	f023 010f 	bic.w	r1, r3, #15
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	430a      	orrs	r2, r1
 80047ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4aa7      	ldr	r2, [pc, #668]	; (8004a54 <UART_SetConfig+0x338>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d176      	bne.n	80048a8 <UART_SetConfig+0x18c>
 80047ba:	4ba7      	ldr	r3, [pc, #668]	; (8004a58 <UART_SetConfig+0x33c>)
 80047bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047be:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80047c2:	2b28      	cmp	r3, #40	; 0x28
 80047c4:	d86c      	bhi.n	80048a0 <UART_SetConfig+0x184>
 80047c6:	a201      	add	r2, pc, #4	; (adr r2, 80047cc <UART_SetConfig+0xb0>)
 80047c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047cc:	08004871 	.word	0x08004871
 80047d0:	080048a1 	.word	0x080048a1
 80047d4:	080048a1 	.word	0x080048a1
 80047d8:	080048a1 	.word	0x080048a1
 80047dc:	080048a1 	.word	0x080048a1
 80047e0:	080048a1 	.word	0x080048a1
 80047e4:	080048a1 	.word	0x080048a1
 80047e8:	080048a1 	.word	0x080048a1
 80047ec:	08004879 	.word	0x08004879
 80047f0:	080048a1 	.word	0x080048a1
 80047f4:	080048a1 	.word	0x080048a1
 80047f8:	080048a1 	.word	0x080048a1
 80047fc:	080048a1 	.word	0x080048a1
 8004800:	080048a1 	.word	0x080048a1
 8004804:	080048a1 	.word	0x080048a1
 8004808:	080048a1 	.word	0x080048a1
 800480c:	08004881 	.word	0x08004881
 8004810:	080048a1 	.word	0x080048a1
 8004814:	080048a1 	.word	0x080048a1
 8004818:	080048a1 	.word	0x080048a1
 800481c:	080048a1 	.word	0x080048a1
 8004820:	080048a1 	.word	0x080048a1
 8004824:	080048a1 	.word	0x080048a1
 8004828:	080048a1 	.word	0x080048a1
 800482c:	08004889 	.word	0x08004889
 8004830:	080048a1 	.word	0x080048a1
 8004834:	080048a1 	.word	0x080048a1
 8004838:	080048a1 	.word	0x080048a1
 800483c:	080048a1 	.word	0x080048a1
 8004840:	080048a1 	.word	0x080048a1
 8004844:	080048a1 	.word	0x080048a1
 8004848:	080048a1 	.word	0x080048a1
 800484c:	08004891 	.word	0x08004891
 8004850:	080048a1 	.word	0x080048a1
 8004854:	080048a1 	.word	0x080048a1
 8004858:	080048a1 	.word	0x080048a1
 800485c:	080048a1 	.word	0x080048a1
 8004860:	080048a1 	.word	0x080048a1
 8004864:	080048a1 	.word	0x080048a1
 8004868:	080048a1 	.word	0x080048a1
 800486c:	08004899 	.word	0x08004899
 8004870:	2301      	movs	r3, #1
 8004872:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004876:	e326      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004878:	2304      	movs	r3, #4
 800487a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800487e:	e322      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004880:	2308      	movs	r3, #8
 8004882:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004886:	e31e      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004888:	2310      	movs	r3, #16
 800488a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800488e:	e31a      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004890:	2320      	movs	r3, #32
 8004892:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004896:	e316      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004898:	2340      	movs	r3, #64	; 0x40
 800489a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800489e:	e312      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 80048a0:	2380      	movs	r3, #128	; 0x80
 80048a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80048a6:	e30e      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a6b      	ldr	r2, [pc, #428]	; (8004a5c <UART_SetConfig+0x340>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d130      	bne.n	8004914 <UART_SetConfig+0x1f8>
 80048b2:	4b69      	ldr	r3, [pc, #420]	; (8004a58 <UART_SetConfig+0x33c>)
 80048b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048b6:	f003 0307 	and.w	r3, r3, #7
 80048ba:	2b05      	cmp	r3, #5
 80048bc:	d826      	bhi.n	800490c <UART_SetConfig+0x1f0>
 80048be:	a201      	add	r2, pc, #4	; (adr r2, 80048c4 <UART_SetConfig+0x1a8>)
 80048c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048c4:	080048dd 	.word	0x080048dd
 80048c8:	080048e5 	.word	0x080048e5
 80048cc:	080048ed 	.word	0x080048ed
 80048d0:	080048f5 	.word	0x080048f5
 80048d4:	080048fd 	.word	0x080048fd
 80048d8:	08004905 	.word	0x08004905
 80048dc:	2300      	movs	r3, #0
 80048de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80048e2:	e2f0      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 80048e4:	2304      	movs	r3, #4
 80048e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80048ea:	e2ec      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 80048ec:	2308      	movs	r3, #8
 80048ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80048f2:	e2e8      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 80048f4:	2310      	movs	r3, #16
 80048f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80048fa:	e2e4      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 80048fc:	2320      	movs	r3, #32
 80048fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004902:	e2e0      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004904:	2340      	movs	r3, #64	; 0x40
 8004906:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800490a:	e2dc      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 800490c:	2380      	movs	r3, #128	; 0x80
 800490e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004912:	e2d8      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a51      	ldr	r2, [pc, #324]	; (8004a60 <UART_SetConfig+0x344>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d130      	bne.n	8004980 <UART_SetConfig+0x264>
 800491e:	4b4e      	ldr	r3, [pc, #312]	; (8004a58 <UART_SetConfig+0x33c>)
 8004920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004922:	f003 0307 	and.w	r3, r3, #7
 8004926:	2b05      	cmp	r3, #5
 8004928:	d826      	bhi.n	8004978 <UART_SetConfig+0x25c>
 800492a:	a201      	add	r2, pc, #4	; (adr r2, 8004930 <UART_SetConfig+0x214>)
 800492c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004930:	08004949 	.word	0x08004949
 8004934:	08004951 	.word	0x08004951
 8004938:	08004959 	.word	0x08004959
 800493c:	08004961 	.word	0x08004961
 8004940:	08004969 	.word	0x08004969
 8004944:	08004971 	.word	0x08004971
 8004948:	2300      	movs	r3, #0
 800494a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800494e:	e2ba      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004950:	2304      	movs	r3, #4
 8004952:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004956:	e2b6      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004958:	2308      	movs	r3, #8
 800495a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800495e:	e2b2      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004960:	2310      	movs	r3, #16
 8004962:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004966:	e2ae      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004968:	2320      	movs	r3, #32
 800496a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800496e:	e2aa      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004970:	2340      	movs	r3, #64	; 0x40
 8004972:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004976:	e2a6      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004978:	2380      	movs	r3, #128	; 0x80
 800497a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800497e:	e2a2      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a37      	ldr	r2, [pc, #220]	; (8004a64 <UART_SetConfig+0x348>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d130      	bne.n	80049ec <UART_SetConfig+0x2d0>
 800498a:	4b33      	ldr	r3, [pc, #204]	; (8004a58 <UART_SetConfig+0x33c>)
 800498c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800498e:	f003 0307 	and.w	r3, r3, #7
 8004992:	2b05      	cmp	r3, #5
 8004994:	d826      	bhi.n	80049e4 <UART_SetConfig+0x2c8>
 8004996:	a201      	add	r2, pc, #4	; (adr r2, 800499c <UART_SetConfig+0x280>)
 8004998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800499c:	080049b5 	.word	0x080049b5
 80049a0:	080049bd 	.word	0x080049bd
 80049a4:	080049c5 	.word	0x080049c5
 80049a8:	080049cd 	.word	0x080049cd
 80049ac:	080049d5 	.word	0x080049d5
 80049b0:	080049dd 	.word	0x080049dd
 80049b4:	2300      	movs	r3, #0
 80049b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80049ba:	e284      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 80049bc:	2304      	movs	r3, #4
 80049be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80049c2:	e280      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 80049c4:	2308      	movs	r3, #8
 80049c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80049ca:	e27c      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 80049cc:	2310      	movs	r3, #16
 80049ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80049d2:	e278      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 80049d4:	2320      	movs	r3, #32
 80049d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80049da:	e274      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 80049dc:	2340      	movs	r3, #64	; 0x40
 80049de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80049e2:	e270      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 80049e4:	2380      	movs	r3, #128	; 0x80
 80049e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80049ea:	e26c      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a1d      	ldr	r2, [pc, #116]	; (8004a68 <UART_SetConfig+0x34c>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d142      	bne.n	8004a7c <UART_SetConfig+0x360>
 80049f6:	4b18      	ldr	r3, [pc, #96]	; (8004a58 <UART_SetConfig+0x33c>)
 80049f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049fa:	f003 0307 	and.w	r3, r3, #7
 80049fe:	2b05      	cmp	r3, #5
 8004a00:	d838      	bhi.n	8004a74 <UART_SetConfig+0x358>
 8004a02:	a201      	add	r2, pc, #4	; (adr r2, 8004a08 <UART_SetConfig+0x2ec>)
 8004a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a08:	08004a21 	.word	0x08004a21
 8004a0c:	08004a29 	.word	0x08004a29
 8004a10:	08004a31 	.word	0x08004a31
 8004a14:	08004a39 	.word	0x08004a39
 8004a18:	08004a41 	.word	0x08004a41
 8004a1c:	08004a6d 	.word	0x08004a6d
 8004a20:	2300      	movs	r3, #0
 8004a22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004a26:	e24e      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004a28:	2304      	movs	r3, #4
 8004a2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004a2e:	e24a      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004a30:	2308      	movs	r3, #8
 8004a32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004a36:	e246      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004a38:	2310      	movs	r3, #16
 8004a3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004a3e:	e242      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004a40:	2320      	movs	r3, #32
 8004a42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004a46:	e23e      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004a48:	cfff69f3 	.word	0xcfff69f3
 8004a4c:	58000c00 	.word	0x58000c00
 8004a50:	11fff4ff 	.word	0x11fff4ff
 8004a54:	40011000 	.word	0x40011000
 8004a58:	58024400 	.word	0x58024400
 8004a5c:	40004400 	.word	0x40004400
 8004a60:	40004800 	.word	0x40004800
 8004a64:	40004c00 	.word	0x40004c00
 8004a68:	40005000 	.word	0x40005000
 8004a6c:	2340      	movs	r3, #64	; 0x40
 8004a6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004a72:	e228      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004a74:	2380      	movs	r3, #128	; 0x80
 8004a76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004a7a:	e224      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4ab1      	ldr	r2, [pc, #708]	; (8004d48 <UART_SetConfig+0x62c>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d176      	bne.n	8004b74 <UART_SetConfig+0x458>
 8004a86:	4bb1      	ldr	r3, [pc, #708]	; (8004d4c <UART_SetConfig+0x630>)
 8004a88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a8a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004a8e:	2b28      	cmp	r3, #40	; 0x28
 8004a90:	d86c      	bhi.n	8004b6c <UART_SetConfig+0x450>
 8004a92:	a201      	add	r2, pc, #4	; (adr r2, 8004a98 <UART_SetConfig+0x37c>)
 8004a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a98:	08004b3d 	.word	0x08004b3d
 8004a9c:	08004b6d 	.word	0x08004b6d
 8004aa0:	08004b6d 	.word	0x08004b6d
 8004aa4:	08004b6d 	.word	0x08004b6d
 8004aa8:	08004b6d 	.word	0x08004b6d
 8004aac:	08004b6d 	.word	0x08004b6d
 8004ab0:	08004b6d 	.word	0x08004b6d
 8004ab4:	08004b6d 	.word	0x08004b6d
 8004ab8:	08004b45 	.word	0x08004b45
 8004abc:	08004b6d 	.word	0x08004b6d
 8004ac0:	08004b6d 	.word	0x08004b6d
 8004ac4:	08004b6d 	.word	0x08004b6d
 8004ac8:	08004b6d 	.word	0x08004b6d
 8004acc:	08004b6d 	.word	0x08004b6d
 8004ad0:	08004b6d 	.word	0x08004b6d
 8004ad4:	08004b6d 	.word	0x08004b6d
 8004ad8:	08004b4d 	.word	0x08004b4d
 8004adc:	08004b6d 	.word	0x08004b6d
 8004ae0:	08004b6d 	.word	0x08004b6d
 8004ae4:	08004b6d 	.word	0x08004b6d
 8004ae8:	08004b6d 	.word	0x08004b6d
 8004aec:	08004b6d 	.word	0x08004b6d
 8004af0:	08004b6d 	.word	0x08004b6d
 8004af4:	08004b6d 	.word	0x08004b6d
 8004af8:	08004b55 	.word	0x08004b55
 8004afc:	08004b6d 	.word	0x08004b6d
 8004b00:	08004b6d 	.word	0x08004b6d
 8004b04:	08004b6d 	.word	0x08004b6d
 8004b08:	08004b6d 	.word	0x08004b6d
 8004b0c:	08004b6d 	.word	0x08004b6d
 8004b10:	08004b6d 	.word	0x08004b6d
 8004b14:	08004b6d 	.word	0x08004b6d
 8004b18:	08004b5d 	.word	0x08004b5d
 8004b1c:	08004b6d 	.word	0x08004b6d
 8004b20:	08004b6d 	.word	0x08004b6d
 8004b24:	08004b6d 	.word	0x08004b6d
 8004b28:	08004b6d 	.word	0x08004b6d
 8004b2c:	08004b6d 	.word	0x08004b6d
 8004b30:	08004b6d 	.word	0x08004b6d
 8004b34:	08004b6d 	.word	0x08004b6d
 8004b38:	08004b65 	.word	0x08004b65
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b42:	e1c0      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004b44:	2304      	movs	r3, #4
 8004b46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b4a:	e1bc      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004b4c:	2308      	movs	r3, #8
 8004b4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b52:	e1b8      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004b54:	2310      	movs	r3, #16
 8004b56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b5a:	e1b4      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004b5c:	2320      	movs	r3, #32
 8004b5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b62:	e1b0      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004b64:	2340      	movs	r3, #64	; 0x40
 8004b66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b6a:	e1ac      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004b6c:	2380      	movs	r3, #128	; 0x80
 8004b6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b72:	e1a8      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a75      	ldr	r2, [pc, #468]	; (8004d50 <UART_SetConfig+0x634>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d130      	bne.n	8004be0 <UART_SetConfig+0x4c4>
 8004b7e:	4b73      	ldr	r3, [pc, #460]	; (8004d4c <UART_SetConfig+0x630>)
 8004b80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b82:	f003 0307 	and.w	r3, r3, #7
 8004b86:	2b05      	cmp	r3, #5
 8004b88:	d826      	bhi.n	8004bd8 <UART_SetConfig+0x4bc>
 8004b8a:	a201      	add	r2, pc, #4	; (adr r2, 8004b90 <UART_SetConfig+0x474>)
 8004b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b90:	08004ba9 	.word	0x08004ba9
 8004b94:	08004bb1 	.word	0x08004bb1
 8004b98:	08004bb9 	.word	0x08004bb9
 8004b9c:	08004bc1 	.word	0x08004bc1
 8004ba0:	08004bc9 	.word	0x08004bc9
 8004ba4:	08004bd1 	.word	0x08004bd1
 8004ba8:	2300      	movs	r3, #0
 8004baa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004bae:	e18a      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004bb0:	2304      	movs	r3, #4
 8004bb2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004bb6:	e186      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004bb8:	2308      	movs	r3, #8
 8004bba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004bbe:	e182      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004bc0:	2310      	movs	r3, #16
 8004bc2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004bc6:	e17e      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004bc8:	2320      	movs	r3, #32
 8004bca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004bce:	e17a      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004bd0:	2340      	movs	r3, #64	; 0x40
 8004bd2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004bd6:	e176      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004bd8:	2380      	movs	r3, #128	; 0x80
 8004bda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004bde:	e172      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a5b      	ldr	r2, [pc, #364]	; (8004d54 <UART_SetConfig+0x638>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d130      	bne.n	8004c4c <UART_SetConfig+0x530>
 8004bea:	4b58      	ldr	r3, [pc, #352]	; (8004d4c <UART_SetConfig+0x630>)
 8004bec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bee:	f003 0307 	and.w	r3, r3, #7
 8004bf2:	2b05      	cmp	r3, #5
 8004bf4:	d826      	bhi.n	8004c44 <UART_SetConfig+0x528>
 8004bf6:	a201      	add	r2, pc, #4	; (adr r2, 8004bfc <UART_SetConfig+0x4e0>)
 8004bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bfc:	08004c15 	.word	0x08004c15
 8004c00:	08004c1d 	.word	0x08004c1d
 8004c04:	08004c25 	.word	0x08004c25
 8004c08:	08004c2d 	.word	0x08004c2d
 8004c0c:	08004c35 	.word	0x08004c35
 8004c10:	08004c3d 	.word	0x08004c3d
 8004c14:	2300      	movs	r3, #0
 8004c16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c1a:	e154      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004c1c:	2304      	movs	r3, #4
 8004c1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c22:	e150      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004c24:	2308      	movs	r3, #8
 8004c26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c2a:	e14c      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004c2c:	2310      	movs	r3, #16
 8004c2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c32:	e148      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004c34:	2320      	movs	r3, #32
 8004c36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c3a:	e144      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004c3c:	2340      	movs	r3, #64	; 0x40
 8004c3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c42:	e140      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004c44:	2380      	movs	r3, #128	; 0x80
 8004c46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c4a:	e13c      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a41      	ldr	r2, [pc, #260]	; (8004d58 <UART_SetConfig+0x63c>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	f040 8082 	bne.w	8004d5c <UART_SetConfig+0x640>
 8004c58:	4b3c      	ldr	r3, [pc, #240]	; (8004d4c <UART_SetConfig+0x630>)
 8004c5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c5c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c60:	2b28      	cmp	r3, #40	; 0x28
 8004c62:	d86d      	bhi.n	8004d40 <UART_SetConfig+0x624>
 8004c64:	a201      	add	r2, pc, #4	; (adr r2, 8004c6c <UART_SetConfig+0x550>)
 8004c66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c6a:	bf00      	nop
 8004c6c:	08004d11 	.word	0x08004d11
 8004c70:	08004d41 	.word	0x08004d41
 8004c74:	08004d41 	.word	0x08004d41
 8004c78:	08004d41 	.word	0x08004d41
 8004c7c:	08004d41 	.word	0x08004d41
 8004c80:	08004d41 	.word	0x08004d41
 8004c84:	08004d41 	.word	0x08004d41
 8004c88:	08004d41 	.word	0x08004d41
 8004c8c:	08004d19 	.word	0x08004d19
 8004c90:	08004d41 	.word	0x08004d41
 8004c94:	08004d41 	.word	0x08004d41
 8004c98:	08004d41 	.word	0x08004d41
 8004c9c:	08004d41 	.word	0x08004d41
 8004ca0:	08004d41 	.word	0x08004d41
 8004ca4:	08004d41 	.word	0x08004d41
 8004ca8:	08004d41 	.word	0x08004d41
 8004cac:	08004d21 	.word	0x08004d21
 8004cb0:	08004d41 	.word	0x08004d41
 8004cb4:	08004d41 	.word	0x08004d41
 8004cb8:	08004d41 	.word	0x08004d41
 8004cbc:	08004d41 	.word	0x08004d41
 8004cc0:	08004d41 	.word	0x08004d41
 8004cc4:	08004d41 	.word	0x08004d41
 8004cc8:	08004d41 	.word	0x08004d41
 8004ccc:	08004d29 	.word	0x08004d29
 8004cd0:	08004d41 	.word	0x08004d41
 8004cd4:	08004d41 	.word	0x08004d41
 8004cd8:	08004d41 	.word	0x08004d41
 8004cdc:	08004d41 	.word	0x08004d41
 8004ce0:	08004d41 	.word	0x08004d41
 8004ce4:	08004d41 	.word	0x08004d41
 8004ce8:	08004d41 	.word	0x08004d41
 8004cec:	08004d31 	.word	0x08004d31
 8004cf0:	08004d41 	.word	0x08004d41
 8004cf4:	08004d41 	.word	0x08004d41
 8004cf8:	08004d41 	.word	0x08004d41
 8004cfc:	08004d41 	.word	0x08004d41
 8004d00:	08004d41 	.word	0x08004d41
 8004d04:	08004d41 	.word	0x08004d41
 8004d08:	08004d41 	.word	0x08004d41
 8004d0c:	08004d39 	.word	0x08004d39
 8004d10:	2301      	movs	r3, #1
 8004d12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004d16:	e0d6      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004d18:	2304      	movs	r3, #4
 8004d1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004d1e:	e0d2      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004d20:	2308      	movs	r3, #8
 8004d22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004d26:	e0ce      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004d28:	2310      	movs	r3, #16
 8004d2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004d2e:	e0ca      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004d30:	2320      	movs	r3, #32
 8004d32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004d36:	e0c6      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004d38:	2340      	movs	r3, #64	; 0x40
 8004d3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004d3e:	e0c2      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004d40:	2380      	movs	r3, #128	; 0x80
 8004d42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004d46:	e0be      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004d48:	40011400 	.word	0x40011400
 8004d4c:	58024400 	.word	0x58024400
 8004d50:	40007800 	.word	0x40007800
 8004d54:	40007c00 	.word	0x40007c00
 8004d58:	40011800 	.word	0x40011800
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4aad      	ldr	r2, [pc, #692]	; (8005018 <UART_SetConfig+0x8fc>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d176      	bne.n	8004e54 <UART_SetConfig+0x738>
 8004d66:	4bad      	ldr	r3, [pc, #692]	; (800501c <UART_SetConfig+0x900>)
 8004d68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d6a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004d6e:	2b28      	cmp	r3, #40	; 0x28
 8004d70:	d86c      	bhi.n	8004e4c <UART_SetConfig+0x730>
 8004d72:	a201      	add	r2, pc, #4	; (adr r2, 8004d78 <UART_SetConfig+0x65c>)
 8004d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d78:	08004e1d 	.word	0x08004e1d
 8004d7c:	08004e4d 	.word	0x08004e4d
 8004d80:	08004e4d 	.word	0x08004e4d
 8004d84:	08004e4d 	.word	0x08004e4d
 8004d88:	08004e4d 	.word	0x08004e4d
 8004d8c:	08004e4d 	.word	0x08004e4d
 8004d90:	08004e4d 	.word	0x08004e4d
 8004d94:	08004e4d 	.word	0x08004e4d
 8004d98:	08004e25 	.word	0x08004e25
 8004d9c:	08004e4d 	.word	0x08004e4d
 8004da0:	08004e4d 	.word	0x08004e4d
 8004da4:	08004e4d 	.word	0x08004e4d
 8004da8:	08004e4d 	.word	0x08004e4d
 8004dac:	08004e4d 	.word	0x08004e4d
 8004db0:	08004e4d 	.word	0x08004e4d
 8004db4:	08004e4d 	.word	0x08004e4d
 8004db8:	08004e2d 	.word	0x08004e2d
 8004dbc:	08004e4d 	.word	0x08004e4d
 8004dc0:	08004e4d 	.word	0x08004e4d
 8004dc4:	08004e4d 	.word	0x08004e4d
 8004dc8:	08004e4d 	.word	0x08004e4d
 8004dcc:	08004e4d 	.word	0x08004e4d
 8004dd0:	08004e4d 	.word	0x08004e4d
 8004dd4:	08004e4d 	.word	0x08004e4d
 8004dd8:	08004e35 	.word	0x08004e35
 8004ddc:	08004e4d 	.word	0x08004e4d
 8004de0:	08004e4d 	.word	0x08004e4d
 8004de4:	08004e4d 	.word	0x08004e4d
 8004de8:	08004e4d 	.word	0x08004e4d
 8004dec:	08004e4d 	.word	0x08004e4d
 8004df0:	08004e4d 	.word	0x08004e4d
 8004df4:	08004e4d 	.word	0x08004e4d
 8004df8:	08004e3d 	.word	0x08004e3d
 8004dfc:	08004e4d 	.word	0x08004e4d
 8004e00:	08004e4d 	.word	0x08004e4d
 8004e04:	08004e4d 	.word	0x08004e4d
 8004e08:	08004e4d 	.word	0x08004e4d
 8004e0c:	08004e4d 	.word	0x08004e4d
 8004e10:	08004e4d 	.word	0x08004e4d
 8004e14:	08004e4d 	.word	0x08004e4d
 8004e18:	08004e45 	.word	0x08004e45
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e22:	e050      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004e24:	2304      	movs	r3, #4
 8004e26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e2a:	e04c      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004e2c:	2308      	movs	r3, #8
 8004e2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e32:	e048      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004e34:	2310      	movs	r3, #16
 8004e36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e3a:	e044      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004e3c:	2320      	movs	r3, #32
 8004e3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e42:	e040      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004e44:	2340      	movs	r3, #64	; 0x40
 8004e46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e4a:	e03c      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004e4c:	2380      	movs	r3, #128	; 0x80
 8004e4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e52:	e038      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a71      	ldr	r2, [pc, #452]	; (8005020 <UART_SetConfig+0x904>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d130      	bne.n	8004ec0 <UART_SetConfig+0x7a4>
 8004e5e:	4b6f      	ldr	r3, [pc, #444]	; (800501c <UART_SetConfig+0x900>)
 8004e60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e62:	f003 0307 	and.w	r3, r3, #7
 8004e66:	2b05      	cmp	r3, #5
 8004e68:	d826      	bhi.n	8004eb8 <UART_SetConfig+0x79c>
 8004e6a:	a201      	add	r2, pc, #4	; (adr r2, 8004e70 <UART_SetConfig+0x754>)
 8004e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e70:	08004e89 	.word	0x08004e89
 8004e74:	08004e91 	.word	0x08004e91
 8004e78:	08004e99 	.word	0x08004e99
 8004e7c:	08004ea1 	.word	0x08004ea1
 8004e80:	08004ea9 	.word	0x08004ea9
 8004e84:	08004eb1 	.word	0x08004eb1
 8004e88:	2302      	movs	r3, #2
 8004e8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e8e:	e01a      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004e90:	2304      	movs	r3, #4
 8004e92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e96:	e016      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004e98:	2308      	movs	r3, #8
 8004e9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e9e:	e012      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004ea0:	2310      	movs	r3, #16
 8004ea2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004ea6:	e00e      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004ea8:	2320      	movs	r3, #32
 8004eaa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004eae:	e00a      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004eb0:	2340      	movs	r3, #64	; 0x40
 8004eb2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004eb6:	e006      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004eb8:	2380      	movs	r3, #128	; 0x80
 8004eba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004ebe:	e002      	b.n	8004ec6 <UART_SetConfig+0x7aa>
 8004ec0:	2380      	movs	r3, #128	; 0x80
 8004ec2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a55      	ldr	r2, [pc, #340]	; (8005020 <UART_SetConfig+0x904>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	f040 80f0 	bne.w	80050b2 <UART_SetConfig+0x996>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004ed2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004ed6:	2b20      	cmp	r3, #32
 8004ed8:	dc46      	bgt.n	8004f68 <UART_SetConfig+0x84c>
 8004eda:	2b02      	cmp	r3, #2
 8004edc:	db75      	blt.n	8004fca <UART_SetConfig+0x8ae>
 8004ede:	3b02      	subs	r3, #2
 8004ee0:	2b1e      	cmp	r3, #30
 8004ee2:	d872      	bhi.n	8004fca <UART_SetConfig+0x8ae>
 8004ee4:	a201      	add	r2, pc, #4	; (adr r2, 8004eec <UART_SetConfig+0x7d0>)
 8004ee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eea:	bf00      	nop
 8004eec:	08004f6f 	.word	0x08004f6f
 8004ef0:	08004fcb 	.word	0x08004fcb
 8004ef4:	08004f77 	.word	0x08004f77
 8004ef8:	08004fcb 	.word	0x08004fcb
 8004efc:	08004fcb 	.word	0x08004fcb
 8004f00:	08004fcb 	.word	0x08004fcb
 8004f04:	08004f87 	.word	0x08004f87
 8004f08:	08004fcb 	.word	0x08004fcb
 8004f0c:	08004fcb 	.word	0x08004fcb
 8004f10:	08004fcb 	.word	0x08004fcb
 8004f14:	08004fcb 	.word	0x08004fcb
 8004f18:	08004fcb 	.word	0x08004fcb
 8004f1c:	08004fcb 	.word	0x08004fcb
 8004f20:	08004fcb 	.word	0x08004fcb
 8004f24:	08004f97 	.word	0x08004f97
 8004f28:	08004fcb 	.word	0x08004fcb
 8004f2c:	08004fcb 	.word	0x08004fcb
 8004f30:	08004fcb 	.word	0x08004fcb
 8004f34:	08004fcb 	.word	0x08004fcb
 8004f38:	08004fcb 	.word	0x08004fcb
 8004f3c:	08004fcb 	.word	0x08004fcb
 8004f40:	08004fcb 	.word	0x08004fcb
 8004f44:	08004fcb 	.word	0x08004fcb
 8004f48:	08004fcb 	.word	0x08004fcb
 8004f4c:	08004fcb 	.word	0x08004fcb
 8004f50:	08004fcb 	.word	0x08004fcb
 8004f54:	08004fcb 	.word	0x08004fcb
 8004f58:	08004fcb 	.word	0x08004fcb
 8004f5c:	08004fcb 	.word	0x08004fcb
 8004f60:	08004fcb 	.word	0x08004fcb
 8004f64:	08004fbd 	.word	0x08004fbd
 8004f68:	2b40      	cmp	r3, #64	; 0x40
 8004f6a:	d02a      	beq.n	8004fc2 <UART_SetConfig+0x8a6>
 8004f6c:	e02d      	b.n	8004fca <UART_SetConfig+0x8ae>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8004f6e:	f7fe fbf3 	bl	8003758 <HAL_RCCEx_GetD3PCLK1Freq>
 8004f72:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8004f74:	e02f      	b.n	8004fd6 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004f76:	f107 0314 	add.w	r3, r7, #20
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f7fe fc02 	bl	8003784 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004f80:	69bb      	ldr	r3, [r7, #24]
 8004f82:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004f84:	e027      	b.n	8004fd6 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004f86:	f107 0308 	add.w	r3, r7, #8
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f7fe fd4e 	bl	8003a2c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004f94:	e01f      	b.n	8004fd6 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004f96:	4b21      	ldr	r3, [pc, #132]	; (800501c <UART_SetConfig+0x900>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f003 0320 	and.w	r3, r3, #32
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d009      	beq.n	8004fb6 <UART_SetConfig+0x89a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004fa2:	4b1e      	ldr	r3, [pc, #120]	; (800501c <UART_SetConfig+0x900>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	08db      	lsrs	r3, r3, #3
 8004fa8:	f003 0303 	and.w	r3, r3, #3
 8004fac:	4a1d      	ldr	r2, [pc, #116]	; (8005024 <UART_SetConfig+0x908>)
 8004fae:	fa22 f303 	lsr.w	r3, r2, r3
 8004fb2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004fb4:	e00f      	b.n	8004fd6 <UART_SetConfig+0x8ba>
          pclk = (uint32_t) HSI_VALUE;
 8004fb6:	4b1b      	ldr	r3, [pc, #108]	; (8005024 <UART_SetConfig+0x908>)
 8004fb8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004fba:	e00c      	b.n	8004fd6 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004fbc:	4b1a      	ldr	r3, [pc, #104]	; (8005028 <UART_SetConfig+0x90c>)
 8004fbe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004fc0:	e009      	b.n	8004fd6 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004fc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004fc6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004fc8:	e005      	b.n	8004fd6 <UART_SetConfig+0x8ba>
      default:
        pclk = 0U;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8004fd4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004fd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	f000 81e6 	beq.w	80053aa <UART_SetConfig+0xc8e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fe2:	4a12      	ldr	r2, [pc, #72]	; (800502c <UART_SetConfig+0x910>)
 8004fe4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004fe8:	461a      	mov	r2, r3
 8004fea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fec:	fbb3 f3f2 	udiv	r3, r3, r2
 8004ff0:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	685a      	ldr	r2, [r3, #4]
 8004ff6:	4613      	mov	r3, r2
 8004ff8:	005b      	lsls	r3, r3, #1
 8004ffa:	4413      	add	r3, r2
 8004ffc:	6a3a      	ldr	r2, [r7, #32]
 8004ffe:	429a      	cmp	r2, r3
 8005000:	d305      	bcc.n	800500e <UART_SetConfig+0x8f2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005008:	6a3a      	ldr	r2, [r7, #32]
 800500a:	429a      	cmp	r2, r3
 800500c:	d910      	bls.n	8005030 <UART_SetConfig+0x914>
      {
        ret = HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8005014:	e1c9      	b.n	80053aa <UART_SetConfig+0xc8e>
 8005016:	bf00      	nop
 8005018:	40011c00 	.word	0x40011c00
 800501c:	58024400 	.word	0x58024400
 8005020:	58000c00 	.word	0x58000c00
 8005024:	03d09000 	.word	0x03d09000
 8005028:	003d0900 	.word	0x003d0900
 800502c:	08007860 	.word	0x08007860
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005032:	4618      	mov	r0, r3
 8005034:	f04f 0100 	mov.w	r1, #0
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800503c:	4ac1      	ldr	r2, [pc, #772]	; (8005344 <UART_SetConfig+0xc28>)
 800503e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005042:	b29a      	uxth	r2, r3
 8005044:	f04f 0300 	mov.w	r3, #0
 8005048:	f7fb fa76 	bl	8000538 <__aeabi_uldivmod>
 800504c:	4602      	mov	r2, r0
 800504e:	460b      	mov	r3, r1
 8005050:	4610      	mov	r0, r2
 8005052:	4619      	mov	r1, r3
 8005054:	f04f 0200 	mov.w	r2, #0
 8005058:	f04f 0300 	mov.w	r3, #0
 800505c:	020b      	lsls	r3, r1, #8
 800505e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005062:	0202      	lsls	r2, r0, #8
 8005064:	6879      	ldr	r1, [r7, #4]
 8005066:	6849      	ldr	r1, [r1, #4]
 8005068:	0849      	lsrs	r1, r1, #1
 800506a:	4608      	mov	r0, r1
 800506c:	f04f 0100 	mov.w	r1, #0
 8005070:	1814      	adds	r4, r2, r0
 8005072:	eb43 0501 	adc.w	r5, r3, r1
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	461a      	mov	r2, r3
 800507c:	f04f 0300 	mov.w	r3, #0
 8005080:	4620      	mov	r0, r4
 8005082:	4629      	mov	r1, r5
 8005084:	f7fb fa58 	bl	8000538 <__aeabi_uldivmod>
 8005088:	4602      	mov	r2, r0
 800508a:	460b      	mov	r3, r1
 800508c:	4613      	mov	r3, r2
 800508e:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005092:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005096:	d308      	bcc.n	80050aa <UART_SetConfig+0x98e>
 8005098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800509a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800509e:	d204      	bcs.n	80050aa <UART_SetConfig+0x98e>
        {
          huart->Instance->BRR = usartdiv;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80050a6:	60da      	str	r2, [r3, #12]
 80050a8:	e17f      	b.n	80053aa <UART_SetConfig+0xc8e>
        }
        else
        {
          ret = HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80050b0:	e17b      	b.n	80053aa <UART_SetConfig+0xc8e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	69db      	ldr	r3, [r3, #28]
 80050b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050ba:	f040 80bd 	bne.w	8005238 <UART_SetConfig+0xb1c>
  {
    switch (clocksource)
 80050be:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80050c2:	2b20      	cmp	r3, #32
 80050c4:	dc48      	bgt.n	8005158 <UART_SetConfig+0xa3c>
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	db7b      	blt.n	80051c2 <UART_SetConfig+0xaa6>
 80050ca:	2b20      	cmp	r3, #32
 80050cc:	d879      	bhi.n	80051c2 <UART_SetConfig+0xaa6>
 80050ce:	a201      	add	r2, pc, #4	; (adr r2, 80050d4 <UART_SetConfig+0x9b8>)
 80050d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050d4:	0800515f 	.word	0x0800515f
 80050d8:	08005167 	.word	0x08005167
 80050dc:	080051c3 	.word	0x080051c3
 80050e0:	080051c3 	.word	0x080051c3
 80050e4:	0800516f 	.word	0x0800516f
 80050e8:	080051c3 	.word	0x080051c3
 80050ec:	080051c3 	.word	0x080051c3
 80050f0:	080051c3 	.word	0x080051c3
 80050f4:	0800517f 	.word	0x0800517f
 80050f8:	080051c3 	.word	0x080051c3
 80050fc:	080051c3 	.word	0x080051c3
 8005100:	080051c3 	.word	0x080051c3
 8005104:	080051c3 	.word	0x080051c3
 8005108:	080051c3 	.word	0x080051c3
 800510c:	080051c3 	.word	0x080051c3
 8005110:	080051c3 	.word	0x080051c3
 8005114:	0800518f 	.word	0x0800518f
 8005118:	080051c3 	.word	0x080051c3
 800511c:	080051c3 	.word	0x080051c3
 8005120:	080051c3 	.word	0x080051c3
 8005124:	080051c3 	.word	0x080051c3
 8005128:	080051c3 	.word	0x080051c3
 800512c:	080051c3 	.word	0x080051c3
 8005130:	080051c3 	.word	0x080051c3
 8005134:	080051c3 	.word	0x080051c3
 8005138:	080051c3 	.word	0x080051c3
 800513c:	080051c3 	.word	0x080051c3
 8005140:	080051c3 	.word	0x080051c3
 8005144:	080051c3 	.word	0x080051c3
 8005148:	080051c3 	.word	0x080051c3
 800514c:	080051c3 	.word	0x080051c3
 8005150:	080051c3 	.word	0x080051c3
 8005154:	080051b5 	.word	0x080051b5
 8005158:	2b40      	cmp	r3, #64	; 0x40
 800515a:	d02e      	beq.n	80051ba <UART_SetConfig+0xa9e>
 800515c:	e031      	b.n	80051c2 <UART_SetConfig+0xaa6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800515e:	f7fd fb81 	bl	8002864 <HAL_RCC_GetPCLK1Freq>
 8005162:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8005164:	e033      	b.n	80051ce <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005166:	f7fd fb93 	bl	8002890 <HAL_RCC_GetPCLK2Freq>
 800516a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800516c:	e02f      	b.n	80051ce <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800516e:	f107 0314 	add.w	r3, r7, #20
 8005172:	4618      	mov	r0, r3
 8005174:	f7fe fb06 	bl	8003784 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005178:	69bb      	ldr	r3, [r7, #24]
 800517a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800517c:	e027      	b.n	80051ce <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800517e:	f107 0308 	add.w	r3, r7, #8
 8005182:	4618      	mov	r0, r3
 8005184:	f7fe fc52 	bl	8003a2c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800518c:	e01f      	b.n	80051ce <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800518e:	4b6e      	ldr	r3, [pc, #440]	; (8005348 <UART_SetConfig+0xc2c>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f003 0320 	and.w	r3, r3, #32
 8005196:	2b00      	cmp	r3, #0
 8005198:	d009      	beq.n	80051ae <UART_SetConfig+0xa92>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800519a:	4b6b      	ldr	r3, [pc, #428]	; (8005348 <UART_SetConfig+0xc2c>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	08db      	lsrs	r3, r3, #3
 80051a0:	f003 0303 	and.w	r3, r3, #3
 80051a4:	4a69      	ldr	r2, [pc, #420]	; (800534c <UART_SetConfig+0xc30>)
 80051a6:	fa22 f303 	lsr.w	r3, r2, r3
 80051aa:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80051ac:	e00f      	b.n	80051ce <UART_SetConfig+0xab2>
          pclk = (uint32_t) HSI_VALUE;
 80051ae:	4b67      	ldr	r3, [pc, #412]	; (800534c <UART_SetConfig+0xc30>)
 80051b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80051b2:	e00c      	b.n	80051ce <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80051b4:	4b66      	ldr	r3, [pc, #408]	; (8005350 <UART_SetConfig+0xc34>)
 80051b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80051b8:	e009      	b.n	80051ce <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051be:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80051c0:	e005      	b.n	80051ce <UART_SetConfig+0xab2>
      default:
        pclk = 0U;
 80051c2:	2300      	movs	r3, #0
 80051c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80051cc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80051ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	f000 80ea 	beq.w	80053aa <UART_SetConfig+0xc8e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051da:	4a5a      	ldr	r2, [pc, #360]	; (8005344 <UART_SetConfig+0xc28>)
 80051dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80051e0:	461a      	mov	r2, r3
 80051e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80051e8:	005a      	lsls	r2, r3, #1
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	085b      	lsrs	r3, r3, #1
 80051f0:	441a      	add	r2, r3
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80051fa:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051fe:	2b0f      	cmp	r3, #15
 8005200:	d916      	bls.n	8005230 <UART_SetConfig+0xb14>
 8005202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005204:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005208:	d212      	bcs.n	8005230 <UART_SetConfig+0xb14>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800520a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800520c:	b29b      	uxth	r3, r3
 800520e:	f023 030f 	bic.w	r3, r3, #15
 8005212:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005216:	085b      	lsrs	r3, r3, #1
 8005218:	b29b      	uxth	r3, r3
 800521a:	f003 0307 	and.w	r3, r3, #7
 800521e:	b29a      	uxth	r2, r3
 8005220:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005222:	4313      	orrs	r3, r2
 8005224:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800522c:	60da      	str	r2, [r3, #12]
 800522e:	e0bc      	b.n	80053aa <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 8005230:	2301      	movs	r3, #1
 8005232:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8005236:	e0b8      	b.n	80053aa <UART_SetConfig+0xc8e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005238:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800523c:	2b20      	cmp	r3, #32
 800523e:	dc4b      	bgt.n	80052d8 <UART_SetConfig+0xbbc>
 8005240:	2b00      	cmp	r3, #0
 8005242:	f2c0 8087 	blt.w	8005354 <UART_SetConfig+0xc38>
 8005246:	2b20      	cmp	r3, #32
 8005248:	f200 8084 	bhi.w	8005354 <UART_SetConfig+0xc38>
 800524c:	a201      	add	r2, pc, #4	; (adr r2, 8005254 <UART_SetConfig+0xb38>)
 800524e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005252:	bf00      	nop
 8005254:	080052df 	.word	0x080052df
 8005258:	080052e7 	.word	0x080052e7
 800525c:	08005355 	.word	0x08005355
 8005260:	08005355 	.word	0x08005355
 8005264:	080052ef 	.word	0x080052ef
 8005268:	08005355 	.word	0x08005355
 800526c:	08005355 	.word	0x08005355
 8005270:	08005355 	.word	0x08005355
 8005274:	080052ff 	.word	0x080052ff
 8005278:	08005355 	.word	0x08005355
 800527c:	08005355 	.word	0x08005355
 8005280:	08005355 	.word	0x08005355
 8005284:	08005355 	.word	0x08005355
 8005288:	08005355 	.word	0x08005355
 800528c:	08005355 	.word	0x08005355
 8005290:	08005355 	.word	0x08005355
 8005294:	0800530f 	.word	0x0800530f
 8005298:	08005355 	.word	0x08005355
 800529c:	08005355 	.word	0x08005355
 80052a0:	08005355 	.word	0x08005355
 80052a4:	08005355 	.word	0x08005355
 80052a8:	08005355 	.word	0x08005355
 80052ac:	08005355 	.word	0x08005355
 80052b0:	08005355 	.word	0x08005355
 80052b4:	08005355 	.word	0x08005355
 80052b8:	08005355 	.word	0x08005355
 80052bc:	08005355 	.word	0x08005355
 80052c0:	08005355 	.word	0x08005355
 80052c4:	08005355 	.word	0x08005355
 80052c8:	08005355 	.word	0x08005355
 80052cc:	08005355 	.word	0x08005355
 80052d0:	08005355 	.word	0x08005355
 80052d4:	08005335 	.word	0x08005335
 80052d8:	2b40      	cmp	r3, #64	; 0x40
 80052da:	d02e      	beq.n	800533a <UART_SetConfig+0xc1e>
 80052dc:	e03a      	b.n	8005354 <UART_SetConfig+0xc38>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052de:	f7fd fac1 	bl	8002864 <HAL_RCC_GetPCLK1Freq>
 80052e2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80052e4:	e03c      	b.n	8005360 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052e6:	f7fd fad3 	bl	8002890 <HAL_RCC_GetPCLK2Freq>
 80052ea:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80052ec:	e038      	b.n	8005360 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80052ee:	f107 0314 	add.w	r3, r7, #20
 80052f2:	4618      	mov	r0, r3
 80052f4:	f7fe fa46 	bl	8003784 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80052f8:	69bb      	ldr	r3, [r7, #24]
 80052fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80052fc:	e030      	b.n	8005360 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80052fe:	f107 0308 	add.w	r3, r7, #8
 8005302:	4618      	mov	r0, r3
 8005304:	f7fe fb92 	bl	8003a2c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800530c:	e028      	b.n	8005360 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800530e:	4b0e      	ldr	r3, [pc, #56]	; (8005348 <UART_SetConfig+0xc2c>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f003 0320 	and.w	r3, r3, #32
 8005316:	2b00      	cmp	r3, #0
 8005318:	d009      	beq.n	800532e <UART_SetConfig+0xc12>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800531a:	4b0b      	ldr	r3, [pc, #44]	; (8005348 <UART_SetConfig+0xc2c>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	08db      	lsrs	r3, r3, #3
 8005320:	f003 0303 	and.w	r3, r3, #3
 8005324:	4a09      	ldr	r2, [pc, #36]	; (800534c <UART_SetConfig+0xc30>)
 8005326:	fa22 f303 	lsr.w	r3, r2, r3
 800532a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800532c:	e018      	b.n	8005360 <UART_SetConfig+0xc44>
          pclk = (uint32_t) HSI_VALUE;
 800532e:	4b07      	ldr	r3, [pc, #28]	; (800534c <UART_SetConfig+0xc30>)
 8005330:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005332:	e015      	b.n	8005360 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005334:	4b06      	ldr	r3, [pc, #24]	; (8005350 <UART_SetConfig+0xc34>)
 8005336:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005338:	e012      	b.n	8005360 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800533a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800533e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005340:	e00e      	b.n	8005360 <UART_SetConfig+0xc44>
 8005342:	bf00      	nop
 8005344:	08007860 	.word	0x08007860
 8005348:	58024400 	.word	0x58024400
 800534c:	03d09000 	.word	0x03d09000
 8005350:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 8005354:	2300      	movs	r3, #0
 8005356:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800535e:	bf00      	nop
    }

    if (pclk != 0U)
 8005360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005362:	2b00      	cmp	r3, #0
 8005364:	d021      	beq.n	80053aa <UART_SetConfig+0xc8e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800536a:	4a1a      	ldr	r2, [pc, #104]	; (80053d4 <UART_SetConfig+0xcb8>)
 800536c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005370:	461a      	mov	r2, r3
 8005372:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005374:	fbb3 f2f2 	udiv	r2, r3, r2
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	085b      	lsrs	r3, r3, #1
 800537e:	441a      	add	r2, r3
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	fbb2 f3f3 	udiv	r3, r2, r3
 8005388:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800538a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800538c:	2b0f      	cmp	r3, #15
 800538e:	d909      	bls.n	80053a4 <UART_SetConfig+0xc88>
 8005390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005392:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005396:	d205      	bcs.n	80053a4 <UART_SetConfig+0xc88>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800539a:	b29a      	uxth	r2, r3
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	60da      	str	r2, [r3, #12]
 80053a2:	e002      	b.n	80053aa <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
 80053a6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2201      	movs	r2, #1
 80053ae:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2201      	movs	r2, #1
 80053b6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80053c6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 80053ca:	4618      	mov	r0, r3
 80053cc:	3738      	adds	r7, #56	; 0x38
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bdb0      	pop	{r4, r5, r7, pc}
 80053d2:	bf00      	nop
 80053d4:	08007860 	.word	0x08007860

080053d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053e4:	f003 0301 	and.w	r3, r3, #1
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d00a      	beq.n	8005402 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	430a      	orrs	r2, r1
 8005400:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005406:	f003 0302 	and.w	r3, r3, #2
 800540a:	2b00      	cmp	r3, #0
 800540c:	d00a      	beq.n	8005424 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	430a      	orrs	r2, r1
 8005422:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005428:	f003 0304 	and.w	r3, r3, #4
 800542c:	2b00      	cmp	r3, #0
 800542e:	d00a      	beq.n	8005446 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	430a      	orrs	r2, r1
 8005444:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800544a:	f003 0308 	and.w	r3, r3, #8
 800544e:	2b00      	cmp	r3, #0
 8005450:	d00a      	beq.n	8005468 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	430a      	orrs	r2, r1
 8005466:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800546c:	f003 0310 	and.w	r3, r3, #16
 8005470:	2b00      	cmp	r3, #0
 8005472:	d00a      	beq.n	800548a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	689b      	ldr	r3, [r3, #8]
 800547a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	430a      	orrs	r2, r1
 8005488:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800548e:	f003 0320 	and.w	r3, r3, #32
 8005492:	2b00      	cmp	r3, #0
 8005494:	d00a      	beq.n	80054ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	430a      	orrs	r2, r1
 80054aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d01a      	beq.n	80054ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	430a      	orrs	r2, r1
 80054cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80054d6:	d10a      	bne.n	80054ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	430a      	orrs	r2, r1
 80054ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d00a      	beq.n	8005510 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	430a      	orrs	r2, r1
 800550e:	605a      	str	r2, [r3, #4]
  }
}
 8005510:	bf00      	nop
 8005512:	370c      	adds	r7, #12
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr

0800551c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b086      	sub	sp, #24
 8005520:	af02      	add	r7, sp, #8
 8005522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2200      	movs	r2, #0
 8005528:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800552c:	f7fb ff26 	bl	800137c <HAL_GetTick>
 8005530:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f003 0308 	and.w	r3, r3, #8
 800553c:	2b08      	cmp	r3, #8
 800553e:	d10e      	bne.n	800555e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005540:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005544:	9300      	str	r3, [sp, #0]
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2200      	movs	r2, #0
 800554a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f000 f82f 	bl	80055b2 <UART_WaitOnFlagUntilTimeout>
 8005554:	4603      	mov	r3, r0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d001      	beq.n	800555e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800555a:	2303      	movs	r3, #3
 800555c:	e025      	b.n	80055aa <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f003 0304 	and.w	r3, r3, #4
 8005568:	2b04      	cmp	r3, #4
 800556a:	d10e      	bne.n	800558a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800556c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005570:	9300      	str	r3, [sp, #0]
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2200      	movs	r2, #0
 8005576:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f000 f819 	bl	80055b2 <UART_WaitOnFlagUntilTimeout>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d001      	beq.n	800558a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005586:	2303      	movs	r3, #3
 8005588:	e00f      	b.n	80055aa <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2220      	movs	r2, #32
 800558e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2220      	movs	r2, #32
 8005596:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2200      	movs	r2, #0
 800559e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2200      	movs	r2, #0
 80055a4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80055a8:	2300      	movs	r3, #0
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3710      	adds	r7, #16
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}

080055b2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80055b2:	b580      	push	{r7, lr}
 80055b4:	b09c      	sub	sp, #112	; 0x70
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	60f8      	str	r0, [r7, #12]
 80055ba:	60b9      	str	r1, [r7, #8]
 80055bc:	603b      	str	r3, [r7, #0]
 80055be:	4613      	mov	r3, r2
 80055c0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055c2:	e0a9      	b.n	8005718 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80055c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055ca:	f000 80a5 	beq.w	8005718 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055ce:	f7fb fed5 	bl	800137c <HAL_GetTick>
 80055d2:	4602      	mov	r2, r0
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	1ad3      	subs	r3, r2, r3
 80055d8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80055da:	429a      	cmp	r2, r3
 80055dc:	d302      	bcc.n	80055e4 <UART_WaitOnFlagUntilTimeout+0x32>
 80055de:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d140      	bne.n	8005666 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055ec:	e853 3f00 	ldrex	r3, [r3]
 80055f0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80055f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055f4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80055f8:	667b      	str	r3, [r7, #100]	; 0x64
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	461a      	mov	r2, r3
 8005600:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005602:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005604:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005606:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005608:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800560a:	e841 2300 	strex	r3, r2, [r1]
 800560e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005610:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005612:	2b00      	cmp	r3, #0
 8005614:	d1e6      	bne.n	80055e4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	3308      	adds	r3, #8
 800561c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800561e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005620:	e853 3f00 	ldrex	r3, [r3]
 8005624:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005628:	f023 0301 	bic.w	r3, r3, #1
 800562c:	663b      	str	r3, [r7, #96]	; 0x60
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	3308      	adds	r3, #8
 8005634:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005636:	64ba      	str	r2, [r7, #72]	; 0x48
 8005638:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800563a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800563c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800563e:	e841 2300 	strex	r3, r2, [r1]
 8005642:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005644:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005646:	2b00      	cmp	r3, #0
 8005648:	d1e5      	bne.n	8005616 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2220      	movs	r2, #32
 800564e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2220      	movs	r2, #32
 8005656:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2200      	movs	r2, #0
 800565e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8005662:	2303      	movs	r3, #3
 8005664:	e069      	b.n	800573a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f003 0304 	and.w	r3, r3, #4
 8005670:	2b00      	cmp	r3, #0
 8005672:	d051      	beq.n	8005718 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	69db      	ldr	r3, [r3, #28]
 800567a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800567e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005682:	d149      	bne.n	8005718 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800568c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005696:	e853 3f00 	ldrex	r3, [r3]
 800569a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800569c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800569e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80056a2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	461a      	mov	r2, r3
 80056aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056ac:	637b      	str	r3, [r7, #52]	; 0x34
 80056ae:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80056b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80056b4:	e841 2300 	strex	r3, r2, [r1]
 80056b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80056ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d1e6      	bne.n	800568e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	3308      	adds	r3, #8
 80056c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	e853 3f00 	ldrex	r3, [r3]
 80056ce:	613b      	str	r3, [r7, #16]
   return(result);
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	f023 0301 	bic.w	r3, r3, #1
 80056d6:	66bb      	str	r3, [r7, #104]	; 0x68
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	3308      	adds	r3, #8
 80056de:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80056e0:	623a      	str	r2, [r7, #32]
 80056e2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056e4:	69f9      	ldr	r1, [r7, #28]
 80056e6:	6a3a      	ldr	r2, [r7, #32]
 80056e8:	e841 2300 	strex	r3, r2, [r1]
 80056ec:	61bb      	str	r3, [r7, #24]
   return(result);
 80056ee:	69bb      	ldr	r3, [r7, #24]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d1e5      	bne.n	80056c0 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2220      	movs	r2, #32
 80056f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2220      	movs	r2, #32
 8005700:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2220      	movs	r2, #32
 8005708:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2200      	movs	r2, #0
 8005710:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8005714:	2303      	movs	r3, #3
 8005716:	e010      	b.n	800573a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	69da      	ldr	r2, [r3, #28]
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	4013      	ands	r3, r2
 8005722:	68ba      	ldr	r2, [r7, #8]
 8005724:	429a      	cmp	r2, r3
 8005726:	bf0c      	ite	eq
 8005728:	2301      	moveq	r3, #1
 800572a:	2300      	movne	r3, #0
 800572c:	b2db      	uxtb	r3, r3
 800572e:	461a      	mov	r2, r3
 8005730:	79fb      	ldrb	r3, [r7, #7]
 8005732:	429a      	cmp	r2, r3
 8005734:	f43f af46 	beq.w	80055c4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005738:	2300      	movs	r3, #0
}
 800573a:	4618      	mov	r0, r3
 800573c:	3770      	adds	r7, #112	; 0x70
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}

08005742 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005742:	b480      	push	{r7}
 8005744:	b085      	sub	sp, #20
 8005746:	af00      	add	r7, sp, #0
 8005748:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005750:	2b01      	cmp	r3, #1
 8005752:	d101      	bne.n	8005758 <HAL_UARTEx_DisableFifoMode+0x16>
 8005754:	2302      	movs	r3, #2
 8005756:	e027      	b.n	80057a8 <HAL_UARTEx_DisableFifoMode+0x66>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2201      	movs	r2, #1
 800575c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2224      	movs	r2, #36	; 0x24
 8005764:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f022 0201 	bic.w	r2, r2, #1
 800577e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005786:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2200      	movs	r2, #0
 800578c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	68fa      	ldr	r2, [r7, #12]
 8005794:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2220      	movs	r2, #32
 800579a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80057a6:	2300      	movs	r3, #0
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	3714      	adds	r7, #20
 80057ac:	46bd      	mov	sp, r7
 80057ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b2:	4770      	bx	lr

080057b4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b084      	sub	sp, #16
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
 80057bc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d101      	bne.n	80057cc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80057c8:	2302      	movs	r3, #2
 80057ca:	e02d      	b.n	8005828 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2201      	movs	r2, #1
 80057d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2224      	movs	r2, #36	; 0x24
 80057d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	681a      	ldr	r2, [r3, #0]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f022 0201 	bic.w	r2, r2, #1
 80057f2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	683a      	ldr	r2, [r7, #0]
 8005804:	430a      	orrs	r2, r1
 8005806:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005808:	6878      	ldr	r0, [r7, #4]
 800580a:	f000 f84f 	bl	80058ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	68fa      	ldr	r2, [r7, #12]
 8005814:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2220      	movs	r2, #32
 800581a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2200      	movs	r2, #0
 8005822:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005826:	2300      	movs	r3, #0
}
 8005828:	4618      	mov	r0, r3
 800582a:	3710      	adds	r7, #16
 800582c:	46bd      	mov	sp, r7
 800582e:	bd80      	pop	{r7, pc}

08005830 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b084      	sub	sp, #16
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
 8005838:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005840:	2b01      	cmp	r3, #1
 8005842:	d101      	bne.n	8005848 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005844:	2302      	movs	r3, #2
 8005846:	e02d      	b.n	80058a4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2201      	movs	r2, #1
 800584c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2224      	movs	r2, #36	; 0x24
 8005854:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	681a      	ldr	r2, [r3, #0]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f022 0201 	bic.w	r2, r2, #1
 800586e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	683a      	ldr	r2, [r7, #0]
 8005880:	430a      	orrs	r2, r1
 8005882:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005884:	6878      	ldr	r0, [r7, #4]
 8005886:	f000 f811 	bl	80058ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	68fa      	ldr	r2, [r7, #12]
 8005890:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2220      	movs	r2, #32
 8005896:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80058a2:	2300      	movs	r3, #0
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	3710      	adds	r7, #16
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}

080058ac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b085      	sub	sp, #20
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d108      	bne.n	80058ce <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2201      	movs	r2, #1
 80058c0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2201      	movs	r2, #1
 80058c8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80058cc:	e031      	b.n	8005932 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80058ce:	2310      	movs	r3, #16
 80058d0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80058d2:	2310      	movs	r3, #16
 80058d4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	0e5b      	lsrs	r3, r3, #25
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	f003 0307 	and.w	r3, r3, #7
 80058e4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	0f5b      	lsrs	r3, r3, #29
 80058ee:	b2db      	uxtb	r3, r3
 80058f0:	f003 0307 	and.w	r3, r3, #7
 80058f4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80058f6:	7bbb      	ldrb	r3, [r7, #14]
 80058f8:	7b3a      	ldrb	r2, [r7, #12]
 80058fa:	4911      	ldr	r1, [pc, #68]	; (8005940 <UARTEx_SetNbDataToProcess+0x94>)
 80058fc:	5c8a      	ldrb	r2, [r1, r2]
 80058fe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005902:	7b3a      	ldrb	r2, [r7, #12]
 8005904:	490f      	ldr	r1, [pc, #60]	; (8005944 <UARTEx_SetNbDataToProcess+0x98>)
 8005906:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005908:	fb93 f3f2 	sdiv	r3, r3, r2
 800590c:	b29a      	uxth	r2, r3
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005914:	7bfb      	ldrb	r3, [r7, #15]
 8005916:	7b7a      	ldrb	r2, [r7, #13]
 8005918:	4909      	ldr	r1, [pc, #36]	; (8005940 <UARTEx_SetNbDataToProcess+0x94>)
 800591a:	5c8a      	ldrb	r2, [r1, r2]
 800591c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005920:	7b7a      	ldrb	r2, [r7, #13]
 8005922:	4908      	ldr	r1, [pc, #32]	; (8005944 <UARTEx_SetNbDataToProcess+0x98>)
 8005924:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005926:	fb93 f3f2 	sdiv	r3, r3, r2
 800592a:	b29a      	uxth	r2, r3
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005932:	bf00      	nop
 8005934:	3714      	adds	r7, #20
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr
 800593e:	bf00      	nop
 8005940:	08007878 	.word	0x08007878
 8005944:	08007880 	.word	0x08007880

08005948 <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b096      	sub	sp, #88	; 0x58
 800594c:	af00      	add	r7, sp, #0
 800594e:	60f8      	str	r0, [r7, #12]
 8005950:	60b9      	str	r1, [r7, #8]
 8005952:	607a      	str	r2, [r7, #4]
 8005954:	603b      	str	r3, [r7, #0]
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	3303      	adds	r3, #3
 800595a:	f023 0303 	bic.w	r3, r3, #3
 800595e:	607b      	str	r3, [r7, #4]
{
unsigned int posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005960:	f3ef 8310 	mrs	r3, PRIMASK
 8005964:	637b      	str	r3, [r7, #52]	; 0x34
#endif
    return(posture);
 8005966:	6b7b      	ldr	r3, [r7, #52]	; 0x34

__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{
unsigned int int_posture;

    int_posture = __get_interrupt_posture();
 8005968:	633b      	str	r3, [r7, #48]	; 0x30

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 800596a:	b672      	cpsid	i
#endif
    return(int_posture);
 800596c:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable interrupts.  */
    TX_DISABLE
 800596e:	657b      	str	r3, [r7, #84]	; 0x54

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8005970:	4b55      	ldr	r3, [pc, #340]	; (8005ac8 <_tx_byte_allocate+0x180>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	64bb      	str	r3, [r7, #72]	; 0x48
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 8005976:	2300      	movs	r3, #0
 8005978:	64fb      	str	r3, [r7, #76]	; 0x4c
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800597e:	621a      	str	r2, [r3, #32]
 8005980:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005982:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005986:	f383 8810 	msr	PRIMASK, r3
}
 800598a:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 800598c:	6879      	ldr	r1, [r7, #4]
 800598e:	68f8      	ldr	r0, [r7, #12]
 8005990:	f000 f9b2 	bl	8005cf8 <_tx_byte_pool_search>
 8005994:	6478      	str	r0, [r7, #68]	; 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005996:	f3ef 8310 	mrs	r3, PRIMASK
 800599a:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 800599c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    int_posture = __get_interrupt_posture();
 800599e:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 80059a0:	b672      	cpsid	i
    return(int_posture);
 80059a2:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 80059a4:	657b      	str	r3, [r7, #84]	; 0x54

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 80059a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d002      	beq.n	80059b2 <_tx_byte_allocate+0x6a>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 80059ac:	2301      	movs	r3, #1
 80059ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059b0:	e006      	b.n	80059c0 <_tx_byte_allocate+0x78>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	6a1b      	ldr	r3, [r3, #32]
 80059b6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80059b8:	429a      	cmp	r2, r3
 80059ba:	d101      	bne.n	80059c0 <_tx_byte_allocate+0x78>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 80059bc:	2301      	movs	r3, #1
 80059be:	64fb      	str	r3, [r7, #76]	; 0x4c
            }
        }

    } while (finished == TX_FALSE);
 80059c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d0d9      	beq.n	800597a <_tx_byte_allocate+0x32>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80059ca:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 80059cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d008      	beq.n	80059e4 <_tx_byte_allocate+0x9c>
 80059d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80059d4:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80059d6:	6a3b      	ldr	r3, [r7, #32]
 80059d8:	f383 8810 	msr	PRIMASK, r3
}
 80059dc:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 80059de:	2300      	movs	r3, #0
 80059e0:	653b      	str	r3, [r7, #80]	; 0x50
 80059e2:	e06c      	b.n	8005abe <_tx_byte_allocate+0x176>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d061      	beq.n	8005aae <_tx_byte_allocate+0x166>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 80059ea:	4b38      	ldr	r3, [pc, #224]	; (8005acc <_tx_byte_allocate+0x184>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d007      	beq.n	8005a02 <_tx_byte_allocate+0xba>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 80059f2:	2310      	movs	r3, #16
 80059f4:	653b      	str	r3, [r7, #80]	; 0x50
 80059f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80059f8:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80059fa:	69fb      	ldr	r3, [r7, #28]
 80059fc:	f383 8810 	msr	PRIMASK, r3
}
 8005a00:	e05d      	b.n	8005abe <_tx_byte_allocate+0x176>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 8005a02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a04:	4a32      	ldr	r2, [pc, #200]	; (8005ad0 <_tx_byte_allocate+0x188>)
 8005a06:	669a      	str	r2, [r3, #104]	; 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 8005a08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a0a:	68fa      	ldr	r2, [r7, #12]
 8005a0c:	66da      	str	r2, [r3, #108]	; 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 8005a0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a10:	68ba      	ldr	r2, [r7, #8]
 8005a12:	67da      	str	r2, [r3, #124]	; 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 8005a14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a16:	687a      	ldr	r2, [r7, #4]
 8005a18:	679a      	str	r2, [r3, #120]	; 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 8005a1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a1c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005a20:	1c5a      	adds	r2, r3, #1
 8005a22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a24:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a2c:	643b      	str	r3, [r7, #64]	; 0x40

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a32:	1c5a      	adds	r2, r3, #1
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	629a      	str	r2, [r3, #40]	; 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 8005a38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d109      	bne.n	8005a52 <_tx_byte_allocate+0x10a>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a42:	625a      	str	r2, [r3, #36]	; 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8005a44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a46:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a48:	671a      	str	r2, [r3, #112]	; 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8005a4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a4c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a4e:	675a      	str	r2, [r3, #116]	; 0x74
 8005a50:	e011      	b.n	8005a76 <_tx_byte_allocate+0x12e>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a56:	63fb      	str	r3, [r7, #60]	; 0x3c
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 8005a58:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a5a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005a5c:	671a      	str	r2, [r3, #112]	; 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8005a5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a62:	63bb      	str	r3, [r7, #56]	; 0x38
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8005a64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a66:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a68:	675a      	str	r2, [r3, #116]	; 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8005a6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a6c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a6e:	671a      	str	r2, [r3, #112]	; 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8005a70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a72:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a74:	675a      	str	r2, [r3, #116]	; 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 8005a76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a78:	2209      	movs	r2, #9
 8005a7a:	631a      	str	r2, [r3, #48]	; 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8005a7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a7e:	2201      	movs	r2, #1
 8005a80:	639a      	str	r2, [r3, #56]	; 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8005a82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a84:	683a      	ldr	r2, [r7, #0]
 8005a86:	64da      	str	r2, [r3, #76]	; 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8005a88:	4b10      	ldr	r3, [pc, #64]	; (8005acc <_tx_byte_allocate+0x184>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	3301      	adds	r3, #1
 8005a8e:	4a0f      	ldr	r2, [pc, #60]	; (8005acc <_tx_byte_allocate+0x184>)
 8005a90:	6013      	str	r3, [r2, #0]
 8005a92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a94:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005a96:	69bb      	ldr	r3, [r7, #24]
 8005a98:	f383 8810 	msr	PRIMASK, r3
}
 8005a9c:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8005a9e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8005aa0:	f000 ff22 	bl	80068e8 <_tx_thread_system_suspend>
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 8005aa4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005aa6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005aaa:	653b      	str	r3, [r7, #80]	; 0x50
 8005aac:	e007      	b.n	8005abe <_tx_byte_allocate+0x176>
 8005aae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ab0:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	f383 8810 	msr	PRIMASK, r3
}
 8005ab8:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 8005aba:	2310      	movs	r3, #16
 8005abc:	653b      	str	r3, [r7, #80]	; 0x50
        }
    }

    /* Return completion status.  */
    return(status);
 8005abe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	3758      	adds	r7, #88	; 0x58
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}
 8005ac8:	24001d88 	.word	0x24001d88
 8005acc:	24001d84 	.word	0x24001d84
 8005ad0:	08005ad5 	.word	0x08005ad5

08005ad4 <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b08e      	sub	sp, #56	; 0x38
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
 8005adc:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005ade:	f3ef 8310 	mrs	r3, PRIMASK
 8005ae2:	623b      	str	r3, [r7, #32]
    return(posture);
 8005ae4:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8005ae6:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005ae8:	b672      	cpsid	i
    return(int_posture);
 8005aea:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 8005aec:	637b      	str	r3, [r7, #52]	; 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005af2:	4a33      	ldr	r2, [pc, #204]	; (8005bc0 <_tx_byte_pool_cleanup+0xec>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d158      	bne.n	8005baa <_tx_byte_pool_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005afe:	683a      	ldr	r2, [r7, #0]
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d152      	bne.n	8005baa <_tx_byte_pool_cleanup+0xd6>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005b08:	633b      	str	r3, [r7, #48]	; 0x30

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 8005b0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d04c      	beq.n	8005baa <_tx_byte_pool_cleanup+0xd6>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 8005b10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a2b      	ldr	r2, [pc, #172]	; (8005bc4 <_tx_byte_pool_cleanup+0xf0>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d147      	bne.n	8005baa <_tx_byte_pool_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 8005b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d043      	beq.n	8005baa <_tx_byte_pool_cleanup+0xd6>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2200      	movs	r2, #0
 8005b26:	669a      	str	r2, [r3, #104]	; 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 8005b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b2c:	1e5a      	subs	r2, r3, #1
 8005b2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b30:	629a      	str	r2, [r3, #40]	; 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 8005b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b36:	62fb      	str	r3, [r7, #44]	; 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8005b38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d103      	bne.n	8005b46 <_tx_byte_pool_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 8005b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b40:	2200      	movs	r2, #0
 8005b42:	625a      	str	r2, [r3, #36]	; 0x24
 8005b44:	e013      	b.n	8005b6e <_tx_byte_pool_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b4a:	62bb      	str	r3, [r7, #40]	; 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b50:	627b      	str	r3, [r7, #36]	; 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8005b52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b56:	675a      	str	r2, [r3, #116]	; 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 8005b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b5c:	671a      	str	r2, [r3, #112]	; 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 8005b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b62:	687a      	ldr	r2, [r7, #4]
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d102      	bne.n	8005b6e <_tx_byte_pool_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 8005b68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b6c:	625a      	str	r2, [r3, #36]	; 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b72:	2b09      	cmp	r3, #9
 8005b74:	d119      	bne.n	8005baa <_tx_byte_pool_cleanup+0xd6>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2210      	movs	r2, #16
 8005b7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8005b7e:	4b12      	ldr	r3, [pc, #72]	; (8005bc8 <_tx_byte_pool_cleanup+0xf4>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	3301      	adds	r3, #1
 8005b84:	4a10      	ldr	r2, [pc, #64]	; (8005bc8 <_tx_byte_pool_cleanup+0xf4>)
 8005b86:	6013      	str	r3, [r2, #0]
 8005b88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b8a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	f383 8810 	msr	PRIMASK, r3
}
 8005b92:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 8005b94:	6878      	ldr	r0, [r7, #4]
 8005b96:	f000 fd93 	bl	80066c0 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005b9a:	f3ef 8310 	mrs	r3, PRIMASK
 8005b9e:	61bb      	str	r3, [r7, #24]
    return(posture);
 8005ba0:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8005ba2:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005ba4:	b672      	cpsid	i
    return(int_posture);
 8005ba6:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8005ba8:	637b      	str	r3, [r7, #52]	; 0x34
 8005baa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bac:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	f383 8810 	msr	PRIMASK, r3
}
 8005bb4:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8005bb6:	bf00      	nop
 8005bb8:	3738      	adds	r7, #56	; 0x38
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}
 8005bbe:	bf00      	nop
 8005bc0:	08005ad5 	.word	0x08005ad5
 8005bc4:	42595445 	.word	0x42595445
 8005bc8:	24001d84 	.word	0x24001d84

08005bcc <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b08e      	sub	sp, #56	; 0x38
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	60f8      	str	r0, [r7, #12]
 8005bd4:	60b9      	str	r1, [r7, #8]
 8005bd6:	607a      	str	r2, [r7, #4]
 8005bd8:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 8005bda:	2234      	movs	r2, #52	; 0x34
 8005bdc:	2100      	movs	r1, #0
 8005bde:	68f8      	ldr	r0, [r7, #12]
 8005be0:	f001 fdf6 	bl	80077d0 <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	f023 0303 	bic.w	r3, r3, #3
 8005bea:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	68ba      	ldr	r2, [r7, #8]
 8005bf0:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	687a      	ldr	r2, [r7, #4]
 8005bf6:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	683a      	ldr	r2, [r7, #0]
 8005bfc:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	687a      	ldr	r2, [r7, #4]
 8005c02:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	687a      	ldr	r2, [r7, #4]
 8005c08:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	f1a3 0208 	sub.w	r2, r3, #8
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2202      	movs	r2, #2
 8005c18:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	637b      	str	r3, [r7, #52]	; 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 8005c1e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	4413      	add	r3, r2
 8005c24:	637b      	str	r3, [r7, #52]	; 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 8005c26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c28:	3b04      	subs	r3, #4
 8005c2a:	637b      	str	r3, [r7, #52]	; 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	633b      	str	r3, [r7, #48]	; 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8005c30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c32:	62fb      	str	r3, [r7, #44]	; 0x2c
    *block_indirect_ptr =  temp_ptr;
 8005c34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c38:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 8005c3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c3c:	3b04      	subs	r3, #4
 8005c3e:	637b      	str	r3, [r7, #52]	; 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8005c40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c42:	62fb      	str	r3, [r7, #44]	; 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8005c44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c46:	687a      	ldr	r2, [r7, #4]
 8005c48:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	633b      	str	r3, [r7, #48]	; 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 8005c4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c50:	62fb      	str	r3, [r7, #44]	; 0x2c
    *block_indirect_ptr =  block_ptr;
 8005c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c54:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005c56:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	637b      	str	r3, [r7, #52]	; 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 8005c5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c5e:	3304      	adds	r3, #4
 8005c60:	637b      	str	r3, [r7, #52]	; 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 8005c62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c64:	62bb      	str	r3, [r7, #40]	; 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 8005c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c68:	4a1f      	ldr	r2, [pc, #124]	; (8005ce8 <_tx_byte_pool_create+0x11c>)
 8005c6a:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	621a      	str	r2, [r3, #32]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005c72:	f3ef 8310 	mrs	r3, PRIMASK
 8005c76:	61bb      	str	r3, [r7, #24]
    return(posture);
 8005c78:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8005c7a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005c7c:	b672      	cpsid	i
    return(int_posture);
 8005c7e:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 8005c80:	627b      	str	r3, [r7, #36]	; 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	4a19      	ldr	r2, [pc, #100]	; (8005cec <_tx_byte_pool_create+0x120>)
 8005c86:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 8005c88:	4b19      	ldr	r3, [pc, #100]	; (8005cf0 <_tx_byte_pool_create+0x124>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d109      	bne.n	8005ca4 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 8005c90:	4a18      	ldr	r2, [pc, #96]	; (8005cf4 <_tx_byte_pool_create+0x128>)
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	68fa      	ldr	r2, [r7, #12]
 8005c9a:	62da      	str	r2, [r3, #44]	; 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	68fa      	ldr	r2, [r7, #12]
 8005ca0:	631a      	str	r2, [r3, #48]	; 0x30
 8005ca2:	e011      	b.n	8005cc8 <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 8005ca4:	4b13      	ldr	r3, [pc, #76]	; (8005cf4 <_tx_byte_pool_create+0x128>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 8005caa:	6a3b      	ldr	r3, [r7, #32]
 8005cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cae:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 8005cb0:	6a3b      	ldr	r3, [r7, #32]
 8005cb2:	68fa      	ldr	r2, [r7, #12]
 8005cb4:	631a      	str	r2, [r3, #48]	; 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 8005cb6:	69fb      	ldr	r3, [r7, #28]
 8005cb8:	68fa      	ldr	r2, [r7, #12]
 8005cba:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	69fa      	ldr	r2, [r7, #28]
 8005cc0:	631a      	str	r2, [r3, #48]	; 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	6a3a      	ldr	r2, [r7, #32]
 8005cc6:	62da      	str	r2, [r3, #44]	; 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 8005cc8:	4b09      	ldr	r3, [pc, #36]	; (8005cf0 <_tx_byte_pool_create+0x124>)
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	3301      	adds	r3, #1
 8005cce:	4a08      	ldr	r2, [pc, #32]	; (8005cf0 <_tx_byte_pool_create+0x124>)
 8005cd0:	6013      	str	r3, [r2, #0]
 8005cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd4:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005cd6:	693b      	ldr	r3, [r7, #16]
 8005cd8:	f383 8810 	msr	PRIMASK, r3
}
 8005cdc:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8005cde:	2300      	movs	r3, #0
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3738      	adds	r7, #56	; 0x38
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}
 8005ce8:	ffffeeee 	.word	0xffffeeee
 8005cec:	42595445 	.word	0x42595445
 8005cf0:	24001ce8 	.word	0x24001ce8
 8005cf4:	24001ccc 	.word	0x24001ccc

08005cf8 <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b097      	sub	sp, #92	; 0x5c
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
 8005d00:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 8005d02:	2300      	movs	r3, #0
 8005d04:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005d06:	f3ef 8310 	mrs	r3, PRIMASK
 8005d0a:	627b      	str	r3, [r7, #36]	; 0x24
    return(posture);
 8005d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    int_posture = __get_interrupt_posture();
 8005d0e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005d10:	b672      	cpsid	i
    return(int_posture);
 8005d12:	6a3b      	ldr	r3, [r7, #32]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 8005d14:	657b      	str	r3, [r7, #84]	; 0x54

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	689a      	ldr	r2, [r3, #8]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	68db      	ldr	r3, [r3, #12]
 8005d1e:	3b02      	subs	r3, #2
 8005d20:	00db      	lsls	r3, r3, #3
 8005d22:	4413      	add	r3, r2
 8005d24:	643b      	str	r3, [r7, #64]	; 0x40
    if (memory_size >= total_theoretical_available)
 8005d26:	683a      	ldr	r2, [r7, #0]
 8005d28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d2a:	429a      	cmp	r2, r3
 8005d2c:	d308      	bcc.n	8005d40 <_tx_byte_pool_search+0x48>
 8005d2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005d30:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005d32:	69fb      	ldr	r3, [r7, #28]
 8005d34:	f383 8810 	msr	PRIMASK, r3
}
 8005d38:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	653b      	str	r3, [r7, #80]	; 0x50
 8005d3e:	e0dd      	b.n	8005efc <_tx_byte_pool_search+0x204>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8005d40:	4b72      	ldr	r3, [pc, #456]	; (8005f0c <_tx_byte_pool_search+0x214>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005d4a:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	695b      	ldr	r3, [r3, #20]
 8005d50:	653b      	str	r3, [r7, #80]	; 0x50
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	68db      	ldr	r3, [r3, #12]
 8005d56:	3301      	adds	r3, #1
 8005d58:	64bb      	str	r3, [r7, #72]	; 0x48
        available_bytes =  ((ULONG) 0);
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	64fb      	str	r3, [r7, #76]	; 0x4c
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 8005d5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d60:	3304      	adds	r3, #4
 8005d62:	63bb      	str	r3, [r7, #56]	; 0x38
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8005d64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d66:	637b      	str	r3, [r7, #52]	; 0x34
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 8005d68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a68      	ldr	r2, [pc, #416]	; (8005f10 <_tx_byte_pool_search+0x218>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d143      	bne.n	8005dfa <_tx_byte_pool_search+0x102>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 8005d72:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d104      	bne.n	8005d82 <_tx_byte_pool_search+0x8a>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005d7c:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	647b      	str	r3, [r7, #68]	; 0x44
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8005d82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d84:	633b      	str	r3, [r7, #48]	; 0x30
                next_ptr =             *this_block_link_ptr;
 8005d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	62fb      	str	r3, [r7, #44]	; 0x2c

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 8005d8c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005d8e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d90:	1ad3      	subs	r3, r2, r3
 8005d92:	64fb      	str	r3, [r7, #76]	; 0x4c
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 8005d94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d96:	3b08      	subs	r3, #8
 8005d98:	64fb      	str	r3, [r7, #76]	; 0x4c

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 8005d9a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	429a      	cmp	r2, r3
 8005da0:	d257      	bcs.n	8005e52 <_tx_byte_pool_search+0x15a>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 8005da2:	2300      	movs	r3, #0
 8005da4:	64fb      	str	r3, [r7, #76]	; 0x4c

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 8005da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005da8:	3304      	adds	r3, #4
 8005daa:	63bb      	str	r3, [r7, #56]	; 0x38
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8005dac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dae:	637b      	str	r3, [r7, #52]	; 0x34
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 8005db0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a56      	ldr	r2, [pc, #344]	; (8005f10 <_tx_byte_pool_search+0x218>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d113      	bne.n	8005de2 <_tx_byte_pool_search+0xea>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8005dba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dbc:	62bb      	str	r3, [r7, #40]	; 0x28
                        *this_block_link_ptr =  *next_block_link_ptr;
 8005dbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dc0:	681a      	ldr	r2, [r3, #0]
 8005dc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dc4:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	68db      	ldr	r3, [r3, #12]
 8005dca:	1e5a      	subs	r2, r3, #1
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	695b      	ldr	r3, [r3, #20]
 8005dd4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005dd6:	429a      	cmp	r2, r3
 8005dd8:	d114      	bne.n	8005e04 <_tx_byte_pool_search+0x10c>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005dde:	615a      	str	r2, [r3, #20]
 8005de0:	e010      	b.n	8005e04 <_tx_byte_pool_search+0x10c>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8005de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005de4:	62bb      	str	r3, [r7, #40]	; 0x28
                        current_ptr =  *next_block_link_ptr;
 8005de6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	653b      	str	r3, [r7, #80]	; 0x50

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 8005dec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d008      	beq.n	8005e04 <_tx_byte_pool_search+0x10c>
                        {
                            examine_blocks--;
 8005df2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005df4:	3b01      	subs	r3, #1
 8005df6:	64bb      	str	r3, [r7, #72]	; 0x48
 8005df8:	e004      	b.n	8005e04 <_tx_byte_pool_search+0x10c>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8005dfa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005dfc:	633b      	str	r3, [r7, #48]	; 0x30
                current_ptr =  *this_block_link_ptr;
 8005dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	653b      	str	r3, [r7, #80]	; 0x50
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 8005e04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d002      	beq.n	8005e10 <_tx_byte_pool_search+0x118>
            {

                examine_blocks--;
 8005e0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e0c:	3b01      	subs	r3, #1
 8005e0e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005e10:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e12:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005e14:	693b      	ldr	r3, [r7, #16]
 8005e16:	f383 8810 	msr	PRIMASK, r3
}
 8005e1a:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005e1c:	f3ef 8310 	mrs	r3, PRIMASK
 8005e20:	61bb      	str	r3, [r7, #24]
    return(posture);
 8005e22:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8005e24:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005e26:	b672      	cpsid	i
    return(int_posture);
 8005e28:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 8005e2a:	657b      	str	r3, [r7, #84]	; 0x54

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6a1b      	ldr	r3, [r3, #32]
 8005e30:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005e32:	429a      	cmp	r2, r3
 8005e34:	d009      	beq.n	8005e4a <_tx_byte_pool_search+0x152>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	695b      	ldr	r3, [r3, #20]
 8005e3a:	653b      	str	r3, [r7, #80]	; 0x50
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	68db      	ldr	r3, [r3, #12]
 8005e40:	3301      	adds	r3, #1
 8005e42:	64bb      	str	r3, [r7, #72]	; 0x48

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005e48:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 8005e4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d186      	bne.n	8005d5e <_tx_byte_pool_search+0x66>
 8005e50:	e000      	b.n	8005e54 <_tx_byte_pool_search+0x15c>
                    break;
 8005e52:	bf00      	nop

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 8005e54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d048      	beq.n	8005eec <_tx_byte_pool_search+0x1f4>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 8005e5a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	1ad3      	subs	r3, r2, r3
 8005e60:	2b13      	cmp	r3, #19
 8005e62:	d91e      	bls.n	8005ea2 <_tx_byte_pool_search+0x1aa>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	3308      	adds	r3, #8
 8005e68:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005e6a:	4413      	add	r3, r2
 8005e6c:	62fb      	str	r3, [r7, #44]	; 0x2c

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8005e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e70:	62bb      	str	r3, [r7, #40]	; 0x28
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8005e72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e74:	633b      	str	r3, [r7, #48]	; 0x30
                *next_block_link_ptr =  *this_block_link_ptr;
 8005e76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e7c:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 8005e7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e80:	3304      	adds	r3, #4
 8005e82:	63bb      	str	r3, [r7, #56]	; 0x38
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8005e84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e86:	637b      	str	r3, [r7, #52]	; 0x34
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 8005e88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e8a:	4a21      	ldr	r2, [pc, #132]	; (8005f10 <_tx_byte_pool_search+0x218>)
 8005e8c:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	68db      	ldr	r3, [r3, #12]
 8005e92:	1c5a      	adds	r2, r3, #1
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 8005e98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e9c:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	64fb      	str	r3, [r7, #76]	; 0x4c
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 8005ea2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ea4:	3304      	adds	r3, #4
 8005ea6:	63bb      	str	r3, [r7, #56]	; 0x38
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 8005ea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eaa:	633b      	str	r3, [r7, #48]	; 0x30
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8005eac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eae:	687a      	ldr	r2, [r7, #4]
 8005eb0:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	689a      	ldr	r2, [r3, #8]
 8005eb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005eb8:	1ad3      	subs	r3, r2, r3
 8005eba:	f1a3 0208 	sub.w	r2, r3, #8
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	695b      	ldr	r3, [r3, #20]
 8005ec6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d105      	bne.n	8005ed8 <_tx_byte_pool_search+0x1e0>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8005ecc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ece:	633b      	str	r3, [r7, #48]	; 0x30
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 8005ed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ed2:	681a      	ldr	r2, [r3, #0]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	615a      	str	r2, [r3, #20]
 8005ed8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005eda:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	f383 8810 	msr	PRIMASK, r3
}
 8005ee2:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8005ee4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ee6:	3308      	adds	r3, #8
 8005ee8:	653b      	str	r3, [r7, #80]	; 0x50
 8005eea:	e007      	b.n	8005efc <_tx_byte_pool_search+0x204>
 8005eec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005eee:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	f383 8810 	msr	PRIMASK, r3
}
 8005ef6:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 8005ef8:	2300      	movs	r3, #0
 8005efa:	653b      	str	r3, [r7, #80]	; 0x50
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 8005efc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	375c      	adds	r7, #92	; 0x5c
 8005f02:	46bd      	mov	sp, r7
 8005f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f08:	4770      	bx	lr
 8005f0a:	bf00      	nop
 8005f0c:	24001d88 	.word	0x24001d88
 8005f10:	ffffeeee 	.word	0xffffeeee

08005f14 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 8005f18:	f000 fb0c 	bl	8006534 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 8005f1c:	f000 ff24 	bl	8006d68 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 8005f20:	4b12      	ldr	r3, [pc, #72]	; (8005f6c <_tx_initialize_high_level+0x58>)
 8005f22:	2200      	movs	r2, #0
 8005f24:	601a      	str	r2, [r3, #0]
 8005f26:	4b12      	ldr	r3, [pc, #72]	; (8005f70 <_tx_initialize_high_level+0x5c>)
 8005f28:	2200      	movs	r2, #0
 8005f2a:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 8005f2c:	4b11      	ldr	r3, [pc, #68]	; (8005f74 <_tx_initialize_high_level+0x60>)
 8005f2e:	2200      	movs	r2, #0
 8005f30:	601a      	str	r2, [r3, #0]
 8005f32:	4b11      	ldr	r3, [pc, #68]	; (8005f78 <_tx_initialize_high_level+0x64>)
 8005f34:	2200      	movs	r2, #0
 8005f36:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 8005f38:	4b10      	ldr	r3, [pc, #64]	; (8005f7c <_tx_initialize_high_level+0x68>)
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	601a      	str	r2, [r3, #0]
 8005f3e:	4b10      	ldr	r3, [pc, #64]	; (8005f80 <_tx_initialize_high_level+0x6c>)
 8005f40:	2200      	movs	r2, #0
 8005f42:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 8005f44:	4b0f      	ldr	r3, [pc, #60]	; (8005f84 <_tx_initialize_high_level+0x70>)
 8005f46:	2200      	movs	r2, #0
 8005f48:	601a      	str	r2, [r3, #0]
 8005f4a:	4b0f      	ldr	r3, [pc, #60]	; (8005f88 <_tx_initialize_high_level+0x74>)
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 8005f50:	4b0e      	ldr	r3, [pc, #56]	; (8005f8c <_tx_initialize_high_level+0x78>)
 8005f52:	2200      	movs	r2, #0
 8005f54:	601a      	str	r2, [r3, #0]
 8005f56:	4b0e      	ldr	r3, [pc, #56]	; (8005f90 <_tx_initialize_high_level+0x7c>)
 8005f58:	2200      	movs	r2, #0
 8005f5a:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 8005f5c:	4b0d      	ldr	r3, [pc, #52]	; (8005f94 <_tx_initialize_high_level+0x80>)
 8005f5e:	2200      	movs	r2, #0
 8005f60:	601a      	str	r2, [r3, #0]
 8005f62:	4b0d      	ldr	r3, [pc, #52]	; (8005f98 <_tx_initialize_high_level+0x84>)
 8005f64:	2200      	movs	r2, #0
 8005f66:	601a      	str	r2, [r3, #0]
#endif
}
 8005f68:	bf00      	nop
 8005f6a:	bd80      	pop	{r7, pc}
 8005f6c:	24001cc8 	.word	0x24001cc8
 8005f70:	24001cd8 	.word	0x24001cd8
 8005f74:	24001ce4 	.word	0x24001ce4
 8005f78:	24001cc4 	.word	0x24001cc4
 8005f7c:	24001cb8 	.word	0x24001cb8
 8005f80:	24001cdc 	.word	0x24001cdc
 8005f84:	24001ce0 	.word	0x24001ce0
 8005f88:	24001cd4 	.word	0x24001cd4
 8005f8c:	24001ccc 	.word	0x24001ccc
 8005f90:	24001ce8 	.word	0x24001ce8
 8005f94:	24001cc0 	.word	0x24001cc0
 8005f98:	24001cbc 	.word	0x24001cbc

08005f9c <_tx_initialize_kernel_enter>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 8005fa0:	4b10      	ldr	r3, [pc, #64]	; (8005fe4 <_tx_initialize_kernel_enter+0x48>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f113 3f0f 	cmn.w	r3, #252645135	; 0xf0f0f0f
 8005fa8:	d00c      	beq.n	8005fc4 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8005faa:	4b0e      	ldr	r3, [pc, #56]	; (8005fe4 <_tx_initialize_kernel_enter+0x48>)
 8005fac:	f04f 32f0 	mov.w	r2, #4042322160	; 0xf0f0f0f0
 8005fb0:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 8005fb2:	f7fa f99d 	bl	80002f0 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 8005fb6:	f7ff ffad 	bl	8005f14 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 8005fba:	4b0b      	ldr	r3, [pc, #44]	; (8005fe8 <_tx_initialize_kernel_enter+0x4c>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	3301      	adds	r3, #1
 8005fc0:	4a09      	ldr	r2, [pc, #36]	; (8005fe8 <_tx_initialize_kernel_enter+0x4c>)
 8005fc2:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8005fc4:	4b07      	ldr	r3, [pc, #28]	; (8005fe4 <_tx_initialize_kernel_enter+0x48>)
 8005fc6:	f04f 32f0 	mov.w	r2, #4042322160	; 0xf0f0f0f0
 8005fca:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 8005fcc:	4b07      	ldr	r3, [pc, #28]	; (8005fec <_tx_initialize_kernel_enter+0x50>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f7fa fc2d 	bl	8000830 <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 8005fd6:	4b03      	ldr	r3, [pc, #12]	; (8005fe4 <_tx_initialize_kernel_enter+0x48>)
 8005fd8:	2200      	movs	r2, #0
 8005fda:	601a      	str	r2, [r3, #0]

    /* Call any port specific pre-scheduler processing.  */
    TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 8005fdc:	f7fa f9c8 	bl	8000370 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8005fe0:	bf00      	nop
 8005fe2:	bd80      	pop	{r7, pc}
 8005fe4:	240001c8 	.word	0x240001c8
 8005fe8:	24001d84 	.word	0x24001d84
 8005fec:	24001cd0 	.word	0x24001cd0

08005ff0 <_tx_semaphore_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_semaphore_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b08e      	sub	sp, #56	; 0x38
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
 8005ff8:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005ffa:	f3ef 8310 	mrs	r3, PRIMASK
 8005ffe:	623b      	str	r3, [r7, #32]
    return(posture);
 8006000:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8006002:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8006004:	b672      	cpsid	i
    return(int_posture);
 8006006:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the semaphore.  */
    TX_DISABLE
 8006008:	637b      	str	r3, [r7, #52]	; 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_semaphore_cleanup))
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800600e:	4a33      	ldr	r2, [pc, #204]	; (80060dc <_tx_semaphore_cleanup+0xec>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d158      	bne.n	80060c6 <_tx_semaphore_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800601a:	683a      	ldr	r2, [r7, #0]
 800601c:	429a      	cmp	r2, r3
 800601e:	d152      	bne.n	80060c6 <_tx_semaphore_cleanup+0xd6>
        {

            /* Setup pointer to semaphore control block.  */
            semaphore_ptr =  TX_VOID_TO_SEMAPHORE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006024:	633b      	str	r3, [r7, #48]	; 0x30

            /* Check for a NULL semaphore pointer.  */
            if (semaphore_ptr != TX_NULL)
 8006026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006028:	2b00      	cmp	r3, #0
 800602a:	d04c      	beq.n	80060c6 <_tx_semaphore_cleanup+0xd6>
            {

                /* Check for a valid semaphore ID.  */
                if (semaphore_ptr -> tx_semaphore_id == TX_SEMAPHORE_ID)
 800602c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4a2b      	ldr	r2, [pc, #172]	; (80060e0 <_tx_semaphore_cleanup+0xf0>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d147      	bne.n	80060c6 <_tx_semaphore_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (semaphore_ptr -> tx_semaphore_suspended_count != TX_NO_SUSPENSIONS)
 8006036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006038:	691b      	ldr	r3, [r3, #16]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d043      	beq.n	80060c6 <_tx_semaphore_cleanup+0xd6>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2200      	movs	r2, #0
 8006042:	669a      	str	r2, [r3, #104]	; 0x68

                        /* Decrement the suspended count.  */
                        semaphore_ptr -> tx_semaphore_suspended_count--;
 8006044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006046:	691b      	ldr	r3, [r3, #16]
 8006048:	1e5a      	subs	r2, r3, #1
 800604a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800604c:	611a      	str	r2, [r3, #16]

                        /* Pickup the suspended count.  */
                        suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 800604e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006050:	691b      	ldr	r3, [r3, #16]
 8006052:	62fb      	str	r3, [r7, #44]	; 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8006054:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006056:	2b00      	cmp	r3, #0
 8006058:	d103      	bne.n	8006062 <_tx_semaphore_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 800605a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800605c:	2200      	movs	r2, #0
 800605e:	60da      	str	r2, [r3, #12]
 8006060:	e013      	b.n	800608a <_tx_semaphore_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006066:	62bb      	str	r3, [r7, #40]	; 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800606c:	627b      	str	r3, [r7, #36]	; 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800606e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006070:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006072:	675a      	str	r2, [r3, #116]	; 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 8006074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006076:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006078:	671a      	str	r2, [r3, #112]	; 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (semaphore_ptr -> tx_semaphore_suspension_list == thread_ptr)
 800607a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800607c:	68db      	ldr	r3, [r3, #12]
 800607e:	687a      	ldr	r2, [r7, #4]
 8006080:	429a      	cmp	r2, r3
 8006082:	d102      	bne.n	800608a <_tx_semaphore_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 8006084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006086:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006088:	60da      	str	r2, [r3, #12]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_SEMAPHORE_SUSP)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800608e:	2b06      	cmp	r3, #6
 8006090:	d119      	bne.n	80060c6 <_tx_semaphore_cleanup+0xd6>
                            /* Increment the number of timeouts on this semaphore.  */
                            semaphore_ptr -> tx_semaphore_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_INSTANCE;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	220d      	movs	r2, #13
 8006096:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800609a:	4b12      	ldr	r3, [pc, #72]	; (80060e4 <_tx_semaphore_cleanup+0xf4>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	3301      	adds	r3, #1
 80060a0:	4a10      	ldr	r2, [pc, #64]	; (80060e4 <_tx_semaphore_cleanup+0xf4>)
 80060a2:	6013      	str	r3, [r2, #0]
 80060a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060a6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80060a8:	693b      	ldr	r3, [r7, #16]
 80060aa:	f383 8810 	msr	PRIMASK, r3
}
 80060ae:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 80060b0:	6878      	ldr	r0, [r7, #4]
 80060b2:	f000 fb05 	bl	80066c0 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80060b6:	f3ef 8310 	mrs	r3, PRIMASK
 80060ba:	61bb      	str	r3, [r7, #24]
    return(posture);
 80060bc:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80060be:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80060c0:	b672      	cpsid	i
    return(int_posture);
 80060c2:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 80060c4:	637b      	str	r3, [r7, #52]	; 0x34
 80060c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060c8:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	f383 8810 	msr	PRIMASK, r3
}
 80060d0:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 80060d2:	bf00      	nop
 80060d4:	3738      	adds	r7, #56	; 0x38
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd80      	pop	{r7, pc}
 80060da:	bf00      	nop
 80060dc:	08005ff1 	.word	0x08005ff1
 80060e0:	53454d41 	.word	0x53454d41
 80060e4:	24001d84 	.word	0x24001d84

080060e8 <_tx_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b08a      	sub	sp, #40	; 0x28
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	60f8      	str	r0, [r7, #12]
 80060f0:	60b9      	str	r1, [r7, #8]
 80060f2:	607a      	str	r2, [r7, #4]
TX_SEMAPHORE    *next_semaphore;
TX_SEMAPHORE    *previous_semaphore;


    /* Initialize semaphore control block to all zeros.  */
    TX_MEMSET(semaphore_ptr, 0, (sizeof(TX_SEMAPHORE)));
 80060f4:	221c      	movs	r2, #28
 80060f6:	2100      	movs	r1, #0
 80060f8:	68f8      	ldr	r0, [r7, #12]
 80060fa:	f001 fb69 	bl	80077d0 <memset>

    /* Setup the basic semaphore fields.  */
    semaphore_ptr -> tx_semaphore_name =             name_ptr;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	68ba      	ldr	r2, [r7, #8]
 8006102:	605a      	str	r2, [r3, #4]
    semaphore_ptr -> tx_semaphore_count =            initial_count;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	687a      	ldr	r2, [r7, #4]
 8006108:	609a      	str	r2, [r3, #8]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800610a:	f3ef 8310 	mrs	r3, PRIMASK
 800610e:	61bb      	str	r3, [r7, #24]
    return(posture);
 8006110:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8006112:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8006114:	b672      	cpsid	i
    return(int_posture);
 8006116:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the semaphore on the created list.  */
    TX_DISABLE
 8006118:	627b      	str	r3, [r7, #36]	; 0x24

    /* Setup the semaphore ID to make it valid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_SEMAPHORE_ID;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	4a18      	ldr	r2, [pc, #96]	; (8006180 <_tx_semaphore_create+0x98>)
 800611e:	601a      	str	r2, [r3, #0]

    /* Place the semaphore on the list of created semaphores.  First,
       check for an empty list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 8006120:	4b18      	ldr	r3, [pc, #96]	; (8006184 <_tx_semaphore_create+0x9c>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d109      	bne.n	800613c <_tx_semaphore_create+0x54>
    {

        /* The created semaphore list is empty.  Add semaphore to empty list.  */
        _tx_semaphore_created_ptr =                       semaphore_ptr;
 8006128:	4a17      	ldr	r2, [pc, #92]	; (8006188 <_tx_semaphore_create+0xa0>)
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	6013      	str	r3, [r2, #0]
        semaphore_ptr -> tx_semaphore_created_next =      semaphore_ptr;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	68fa      	ldr	r2, [r7, #12]
 8006132:	615a      	str	r2, [r3, #20]
        semaphore_ptr -> tx_semaphore_created_previous =  semaphore_ptr;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	68fa      	ldr	r2, [r7, #12]
 8006138:	619a      	str	r2, [r3, #24]
 800613a:	e011      	b.n	8006160 <_tx_semaphore_create+0x78>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_semaphore =      _tx_semaphore_created_ptr;
 800613c:	4b12      	ldr	r3, [pc, #72]	; (8006188 <_tx_semaphore_create+0xa0>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	623b      	str	r3, [r7, #32]
        previous_semaphore =  next_semaphore -> tx_semaphore_created_previous;
 8006142:	6a3b      	ldr	r3, [r7, #32]
 8006144:	699b      	ldr	r3, [r3, #24]
 8006146:	61fb      	str	r3, [r7, #28]

        /* Place the new semaphore in the list.  */
        next_semaphore -> tx_semaphore_created_previous =  semaphore_ptr;
 8006148:	6a3b      	ldr	r3, [r7, #32]
 800614a:	68fa      	ldr	r2, [r7, #12]
 800614c:	619a      	str	r2, [r3, #24]
        previous_semaphore -> tx_semaphore_created_next =  semaphore_ptr;
 800614e:	69fb      	ldr	r3, [r7, #28]
 8006150:	68fa      	ldr	r2, [r7, #12]
 8006152:	615a      	str	r2, [r3, #20]

        /* Setup this semaphore's next and previous created links.  */
        semaphore_ptr -> tx_semaphore_created_previous =  previous_semaphore;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	69fa      	ldr	r2, [r7, #28]
 8006158:	619a      	str	r2, [r3, #24]
        semaphore_ptr -> tx_semaphore_created_next =      next_semaphore;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	6a3a      	ldr	r2, [r7, #32]
 800615e:	615a      	str	r2, [r3, #20]
    }

    /* Increment the created count.  */
    _tx_semaphore_created_count++;
 8006160:	4b08      	ldr	r3, [pc, #32]	; (8006184 <_tx_semaphore_create+0x9c>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	3301      	adds	r3, #1
 8006166:	4a07      	ldr	r2, [pc, #28]	; (8006184 <_tx_semaphore_create+0x9c>)
 8006168:	6013      	str	r3, [r2, #0]
 800616a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800616c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800616e:	693b      	ldr	r3, [r7, #16]
 8006170:	f383 8810 	msr	PRIMASK, r3
}
 8006174:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8006176:	2300      	movs	r3, #0
}
 8006178:	4618      	mov	r0, r3
 800617a:	3728      	adds	r7, #40	; 0x28
 800617c:	46bd      	mov	sp, r7
 800617e:	bd80      	pop	{r7, pc}
 8006180:	53454d41 	.word	0x53454d41
 8006184:	24001cd8 	.word	0x24001cd8
 8006188:	24001cc8 	.word	0x24001cc8

0800618c <_tx_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b08e      	sub	sp, #56	; 0x38
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	6039      	str	r1, [r7, #0]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 8006196:	2300      	movs	r3, #0
 8006198:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800619a:	f3ef 8310 	mrs	r3, PRIMASK
 800619e:	623b      	str	r3, [r7, #32]
    return(posture);
 80061a0:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 80061a2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 80061a4:	b672      	cpsid	i
    return(int_posture);
 80061a6:	69fb      	ldr	r3, [r7, #28]

    /* Disable interrupts to get an instance from the semaphore.  */
    TX_DISABLE
 80061a8:	633b      	str	r3, [r7, #48]	; 0x30

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_GET_INSERT

    /* Determine if there is an instance of the semaphore.  */
    if (semaphore_ptr -> tx_semaphore_count != ((ULONG) 0))
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	689b      	ldr	r3, [r3, #8]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d00a      	beq.n	80061c8 <_tx_semaphore_get+0x3c>
    {

        /* Decrement the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count--;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	1e5a      	subs	r2, r3, #1
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	609a      	str	r2, [r3, #8]
 80061bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061be:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80061c0:	69bb      	ldr	r3, [r7, #24]
 80061c2:	f383 8810 	msr	PRIMASK, r3
}
 80061c6:	e068      	b.n	800629a <_tx_semaphore_get+0x10e>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d05d      	beq.n	800628a <_tx_semaphore_get+0xfe>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 80061ce:	4b35      	ldr	r3, [pc, #212]	; (80062a4 <_tx_semaphore_get+0x118>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d008      	beq.n	80061e8 <_tx_semaphore_get+0x5c>
 80061d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061d8:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	f383 8810 	msr	PRIMASK, r3
}
 80061e0:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_NO_INSTANCE;
 80061e2:	230d      	movs	r3, #13
 80061e4:	637b      	str	r3, [r7, #52]	; 0x34
 80061e6:	e058      	b.n	800629a <_tx_semaphore_get+0x10e>
            /* Increment the number of suspensions on this semaphore.  */
            semaphore_ptr -> tx_semaphore_performance_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 80061e8:	4b2f      	ldr	r3, [pc, #188]	; (80062a8 <_tx_semaphore_get+0x11c>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	62fb      	str	r3, [r7, #44]	; 0x2c

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_semaphore_cleanup);
 80061ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061f0:	4a2e      	ldr	r2, [pc, #184]	; (80062ac <_tx_semaphore_get+0x120>)
 80061f2:	669a      	str	r2, [r3, #104]	; 0x68

            /* Setup cleanup information, i.e. this semaphore control
               block.  */
            thread_ptr -> tx_thread_suspend_control_block =  (VOID *) semaphore_ptr;
 80061f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061f6:	687a      	ldr	r2, [r7, #4]
 80061f8:	66da      	str	r2, [r3, #108]	; 0x6c

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 80061fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061fc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006200:	1c5a      	adds	r2, r3, #1
 8006202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006204:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
#endif

            /* Setup suspension list.  */
            if (semaphore_ptr -> tx_semaphore_suspended_count == TX_NO_SUSPENSIONS)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	691b      	ldr	r3, [r3, #16]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d109      	bne.n	8006224 <_tx_semaphore_get+0x98>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                semaphore_ptr -> tx_semaphore_suspension_list =         thread_ptr;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006214:	60da      	str	r2, [r3, #12]
                thread_ptr -> tx_thread_suspended_next =                thread_ptr;
 8006216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006218:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800621a:	671a      	str	r2, [r3, #112]	; 0x70
                thread_ptr -> tx_thread_suspended_previous =            thread_ptr;
 800621c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800621e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006220:	675a      	str	r2, [r3, #116]	; 0x74
 8006222:	e011      	b.n	8006248 <_tx_semaphore_get+0xbc>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   semaphore_ptr -> tx_semaphore_suspension_list;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	68db      	ldr	r3, [r3, #12]
 8006228:	62bb      	str	r3, [r7, #40]	; 0x28
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800622a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800622c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800622e:	671a      	str	r2, [r3, #112]	; 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8006230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006232:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006234:	627b      	str	r3, [r7, #36]	; 0x24
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8006236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006238:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800623a:	675a      	str	r2, [r3, #116]	; 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800623c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800623e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006240:	671a      	str	r2, [r3, #112]	; 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8006242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006244:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006246:	675a      	str	r2, [r3, #116]	; 0x74
            }

            /* Increment the number of suspensions.  */
            semaphore_ptr -> tx_semaphore_suspended_count++;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	691b      	ldr	r3, [r3, #16]
 800624c:	1c5a      	adds	r2, r3, #1
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	611a      	str	r2, [r3, #16]

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SEMAPHORE_SUSP;
 8006252:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006254:	2206      	movs	r2, #6
 8006256:	631a      	str	r2, [r3, #48]	; 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8006258:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800625a:	2201      	movs	r2, #1
 800625c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800625e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006260:	683a      	ldr	r2, [r7, #0]
 8006262:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8006264:	4b0f      	ldr	r3, [pc, #60]	; (80062a4 <_tx_semaphore_get+0x118>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	3301      	adds	r3, #1
 800626a:	4a0e      	ldr	r2, [pc, #56]	; (80062a4 <_tx_semaphore_get+0x118>)
 800626c:	6013      	str	r3, [r2, #0]
 800626e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006270:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	f383 8810 	msr	PRIMASK, r3
}
 8006278:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800627a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800627c:	f000 fb34 	bl	80068e8 <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 8006280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006282:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006286:	637b      	str	r3, [r7, #52]	; 0x34
 8006288:	e007      	b.n	800629a <_tx_semaphore_get+0x10e>
 800628a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800628c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	f383 8810 	msr	PRIMASK, r3
}
 8006294:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_NO_INSTANCE;
 8006296:	230d      	movs	r3, #13
 8006298:	637b      	str	r3, [r7, #52]	; 0x34
    }

    /* Return completion status.  */
    return(status);
 800629a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800629c:	4618      	mov	r0, r3
 800629e:	3738      	adds	r7, #56	; 0x38
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}
 80062a4:	24001d84 	.word	0x24001d84
 80062a8:	24001d88 	.word	0x24001d88
 80062ac:	08005ff1 	.word	0x08005ff1

080062b0 <_tx_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b08c      	sub	sp, #48	; 0x30
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80062b8:	f3ef 8310 	mrs	r3, PRIMASK
 80062bc:	61bb      	str	r3, [r7, #24]
    return(posture);
 80062be:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80062c0:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80062c2:	b672      	cpsid	i
    return(int_posture);
 80062c4:	697b      	ldr	r3, [r7, #20]
TX_THREAD       *next_thread;
TX_THREAD       *previous_thread;


    /* Disable interrupts to put an instance back to the semaphore.  */
    TX_DISABLE
 80062c6:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_PUT_INSERT

    /* Pickup the number of suspended threads.  */
    suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	691b      	ldr	r3, [r3, #16]
 80062cc:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Determine if there are any threads suspended on the semaphore.  */
    if (suspended_count == TX_NO_SUSPENSIONS)
 80062ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d10a      	bne.n	80062ea <_tx_semaphore_put+0x3a>
    {

        /* Increment the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count++;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	1c5a      	adds	r2, r3, #1
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	609a      	str	r2, [r3, #8]
 80062de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062e0:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	f383 8810 	msr	PRIMASK, r3
}
 80062e8:	e033      	b.n	8006352 <_tx_semaphore_put+0xa2>
    {

        /* A thread is suspended on this semaphore.  */

        /* Pickup the pointer to the first suspended thread.  */
        thread_ptr =  semaphore_ptr -> tx_semaphore_suspension_list;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	68db      	ldr	r3, [r3, #12]
 80062ee:	627b      	str	r3, [r7, #36]	; 0x24

        /* Remove the suspended thread from the list.  */

        /* See if this is the only suspended thread on the list.  */
        suspended_count--;
 80062f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062f2:	3b01      	subs	r3, #1
 80062f4:	62bb      	str	r3, [r7, #40]	; 0x28
        if (suspended_count == TX_NO_SUSPENSIONS)
 80062f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d103      	bne.n	8006304 <_tx_semaphore_put+0x54>
        {

            /* Yes, the only suspended thread.  */

            /* Update the head pointer.  */
            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2200      	movs	r2, #0
 8006300:	60da      	str	r2, [r3, #12]
 8006302:	e00e      	b.n	8006322 <_tx_semaphore_put+0x72>
        {

            /* At least one more thread is on the same expiration list.  */

            /* Update the list head pointer.  */
            next_thread =                                     thread_ptr -> tx_thread_suspended_next;
 8006304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006306:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006308:	623b      	str	r3, [r7, #32]
            semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6a3a      	ldr	r2, [r7, #32]
 800630e:	60da      	str	r2, [r3, #12]

            /* Update the links of the adjacent threads.  */
            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8006310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006312:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006314:	61fb      	str	r3, [r7, #28]
            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8006316:	6a3b      	ldr	r3, [r7, #32]
 8006318:	69fa      	ldr	r2, [r7, #28]
 800631a:	675a      	str	r2, [r3, #116]	; 0x74
            previous_thread -> tx_thread_suspended_next =   next_thread;
 800631c:	69fb      	ldr	r3, [r7, #28]
 800631e:	6a3a      	ldr	r2, [r7, #32]
 8006320:	671a      	str	r2, [r3, #112]	; 0x70
        }

        /* Decrement the suspension count.  */
        semaphore_ptr -> tx_semaphore_suspended_count =  suspended_count;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006326:	611a      	str	r2, [r3, #16]

        /* Prepare for resumption of the first thread.  */

        /* Clear cleanup routine to avoid timeout.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8006328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800632a:	2200      	movs	r2, #0
 800632c:	669a      	str	r2, [r3, #104]	; 0x68
        /* Pickup the application notify function.  */
        semaphore_put_notify =  semaphore_ptr -> tx_semaphore_put_notify;
#endif

        /* Put return status into the thread control block.  */
        thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800632e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006330:	2200      	movs	r2, #0
 8006332:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 8006336:	4b09      	ldr	r3, [pc, #36]	; (800635c <_tx_semaphore_put+0xac>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	3301      	adds	r3, #1
 800633c:	4a07      	ldr	r2, [pc, #28]	; (800635c <_tx_semaphore_put+0xac>)
 800633e:	6013      	str	r3, [r2, #0]
 8006340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006342:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f383 8810 	msr	PRIMASK, r3
}
 800634a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume thread.  */
        _tx_thread_system_resume(thread_ptr);
 800634c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800634e:	f000 f9b7 	bl	80066c0 <_tx_thread_system_resume>
        }
#endif
    }

    /* Return successful completion.  */
    return(TX_SUCCESS);
 8006352:	2300      	movs	r3, #0
}
 8006354:	4618      	mov	r0, r3
 8006356:	3730      	adds	r7, #48	; 0x30
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}
 800635c:	24001d84 	.word	0x24001d84

08006360 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b092      	sub	sp, #72	; 0x48
 8006364:	af00      	add	r7, sp, #0
 8006366:	60f8      	str	r0, [r7, #12]
 8006368:	60b9      	str	r1, [r7, #8]
 800636a:	607a      	str	r2, [r7, #4]
 800636c:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 800636e:	2300      	movs	r3, #0
 8006370:	643b      	str	r3, [r7, #64]	; 0x40
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 8006372:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006374:	21ef      	movs	r1, #239	; 0xef
 8006376:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8006378:	f001 fa2a 	bl	80077d0 <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 800637c:	22b0      	movs	r2, #176	; 0xb0
 800637e:	2100      	movs	r1, #0
 8006380:	68f8      	ldr	r0, [r7, #12]
 8006382:	f001 fa25 	bl	80077d0 <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	68ba      	ldr	r2, [r7, #8]
 800638a:	629a      	str	r2, [r3, #40]	; 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	687a      	ldr	r2, [r7, #4]
 8006390:	645a      	str	r2, [r3, #68]	; 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	683a      	ldr	r2, [r7, #0]
 8006396:	649a      	str	r2, [r3, #72]	; 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800639c:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80063a2:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80063a8:	62da      	str	r2, [r3, #44]	; 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80063ae:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80063b6:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80063bc:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2220      	movs	r2, #32
 80063c2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 80063c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80063c8:	63fb      	str	r3, [r7, #60]	; 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 80063ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80063cc:	3b01      	subs	r3, #1
 80063ce:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80063d0:	4413      	add	r3, r2
 80063d2:	63fb      	str	r3, [r7, #60]	; 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80063d8:	611a      	str	r2, [r3, #16]

#ifndef TX_DISABLE_PREEMPTION_THRESHOLD

    /* Preemption-threshold is enabled, setup accordingly.  */
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80063de:	63da      	str	r2, [r3, #60]	; 0x3c
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80063e4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2203      	movs	r2, #3
 80063ec:	631a      	str	r2, [r3, #48]	; 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	4a48      	ldr	r2, [pc, #288]	; (8006514 <_tx_thread_create+0x1b4>)
 80063f2:	655a      	str	r2, [r3, #84]	; 0x54
 80063f4:	68fa      	ldr	r2, [r7, #12]
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	659a      	str	r2, [r3, #88]	; 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 80063fa:	4947      	ldr	r1, [pc, #284]	; (8006518 <_tx_thread_create+0x1b8>)
 80063fc:	68f8      	ldr	r0, [r7, #12]
 80063fe:	f7fa f817 	bl	8000430 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006402:	f3ef 8310 	mrs	r3, PRIMASK
 8006406:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 8006408:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    int_posture = __get_interrupt_posture();
 800640a:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800640c:	b672      	cpsid	i
    return(int_posture);
 800640e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 8006410:	63bb      	str	r3, [r7, #56]	; 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	4a41      	ldr	r2, [pc, #260]	; (800651c <_tx_thread_create+0x1bc>)
 8006416:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 8006418:	4b41      	ldr	r3, [pc, #260]	; (8006520 <_tx_thread_create+0x1c0>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d10b      	bne.n	8006438 <_tx_thread_create+0xd8>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 8006420:	4a40      	ldr	r2, [pc, #256]	; (8006524 <_tx_thread_create+0x1c4>)
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	68fa      	ldr	r2, [r7, #12]
 800642a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	68fa      	ldr	r2, [r7, #12]
 8006432:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8006436:	e016      	b.n	8006466 <_tx_thread_create+0x106>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 8006438:	4b3a      	ldr	r3, [pc, #232]	; (8006524 <_tx_thread_create+0x1c4>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	637b      	str	r3, [r7, #52]	; 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 800643e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006440:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006444:	633b      	str	r3, [r7, #48]	; 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 8006446:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006448:	68fa      	ldr	r2, [r7, #12]
 800644a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 800644e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006450:	68fa      	ldr	r2, [r7, #12]
 8006452:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800645a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006462:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 8006466:	4b2e      	ldr	r3, [pc, #184]	; (8006520 <_tx_thread_create+0x1c0>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	3301      	adds	r3, #1
 800646c:	4a2c      	ldr	r2, [pc, #176]	; (8006520 <_tx_thread_create+0x1c0>)
 800646e:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8006470:	4b2d      	ldr	r3, [pc, #180]	; (8006528 <_tx_thread_create+0x1c8>)
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	3301      	adds	r3, #1
 8006476:	4a2c      	ldr	r2, [pc, #176]	; (8006528 <_tx_thread_create+0x1c8>)
 8006478:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 800647a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800647c:	2b01      	cmp	r3, #1
 800647e:	d129      	bne.n	80064d4 <_tx_thread_create+0x174>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8006480:	f3ef 8305 	mrs	r3, IPSR
 8006484:	627b      	str	r3, [r7, #36]	; 0x24
    return(ipsr_value);
 8006486:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8006488:	4b28      	ldr	r3, [pc, #160]	; (800652c <_tx_thread_create+0x1cc>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	4313      	orrs	r3, r2
 800648e:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8006492:	d30d      	bcc.n	80064b0 <_tx_thread_create+0x150>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8006494:	4b26      	ldr	r3, [pc, #152]	; (8006530 <_tx_thread_create+0x1d0>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	647b      	str	r3, [r7, #68]	; 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 800649a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800649c:	2b00      	cmp	r3, #0
 800649e:	d009      	beq.n	80064b4 <_tx_thread_create+0x154>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 80064a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80064a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064a4:	643b      	str	r3, [r7, #64]	; 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 80064a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80064a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80064ac:	63da      	str	r2, [r3, #60]	; 0x3c
 80064ae:	e001      	b.n	80064b4 <_tx_thread_create+0x154>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 80064b0:	2300      	movs	r3, #0
 80064b2:	647b      	str	r3, [r7, #68]	; 0x44
 80064b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064b6:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80064b8:	6a3b      	ldr	r3, [r7, #32]
 80064ba:	f383 8810 	msr	PRIMASK, r3
}
 80064be:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 80064c0:	68f8      	ldr	r0, [r7, #12]
 80064c2:	f000 f8fd 	bl	80066c0 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 80064c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d01e      	beq.n	800650a <_tx_thread_create+0x1aa>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 80064cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80064ce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80064d0:	63da      	str	r2, [r3, #60]	; 0x3c
 80064d2:	e01a      	b.n	800650a <_tx_thread_create+0x1aa>
 80064d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064d6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80064d8:	693b      	ldr	r3, [r7, #16]
 80064da:	f383 8810 	msr	PRIMASK, r3
}
 80064de:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80064e0:	f3ef 8310 	mrs	r3, PRIMASK
 80064e4:	61bb      	str	r3, [r7, #24]
    return(posture);
 80064e6:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80064e8:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80064ea:	b672      	cpsid	i
    return(int_posture);
 80064ec:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 80064ee:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 80064f0:	4b0d      	ldr	r3, [pc, #52]	; (8006528 <_tx_thread_create+0x1c8>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	3b01      	subs	r3, #1
 80064f6:	4a0c      	ldr	r2, [pc, #48]	; (8006528 <_tx_thread_create+0x1c8>)
 80064f8:	6013      	str	r3, [r2, #0]
 80064fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064fc:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80064fe:	69fb      	ldr	r3, [r7, #28]
 8006500:	f383 8810 	msr	PRIMASK, r3
}
 8006504:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8006506:	f000 f8a1 	bl	800664c <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 800650a:	2300      	movs	r3, #0
}
 800650c:	4618      	mov	r0, r3
 800650e:	3748      	adds	r7, #72	; 0x48
 8006510:	46bd      	mov	sp, r7
 8006512:	bd80      	pop	{r7, pc}
 8006514:	08006cad 	.word	0x08006cad
 8006518:	080065b5 	.word	0x080065b5
 800651c:	54485244 	.word	0x54485244
 8006520:	24001d7c 	.word	0x24001d7c
 8006524:	24001d74 	.word	0x24001d74
 8006528:	24001d84 	.word	0x24001d84
 800652c:	240001c8 	.word	0x240001c8
 8006530:	24001d8c 	.word	0x24001d8c

08006534 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 8006538:	4b13      	ldr	r3, [pc, #76]	; (8006588 <_tx_thread_initialize+0x54>)
 800653a:	2200      	movs	r2, #0
 800653c:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 800653e:	4b13      	ldr	r3, [pc, #76]	; (800658c <_tx_thread_initialize+0x58>)
 8006540:	2200      	movs	r2, #0
 8006542:	601a      	str	r2, [r3, #0]
 8006544:	4b12      	ldr	r3, [pc, #72]	; (8006590 <_tx_thread_initialize+0x5c>)
 8006546:	2200      	movs	r2, #0
 8006548:	601a      	str	r2, [r3, #0]
 800654a:	4b12      	ldr	r3, [pc, #72]	; (8006594 <_tx_thread_initialize+0x60>)
 800654c:	2200      	movs	r2, #0
 800654e:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8006550:	4b11      	ldr	r3, [pc, #68]	; (8006598 <_tx_thread_initialize+0x64>)
 8006552:	2220      	movs	r2, #32
 8006554:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 8006556:	2280      	movs	r2, #128	; 0x80
 8006558:	2100      	movs	r1, #0
 800655a:	4810      	ldr	r0, [pc, #64]	; (800659c <_tx_thread_initialize+0x68>)
 800655c:	f001 f938 	bl	80077d0 <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 8006560:	4b0f      	ldr	r3, [pc, #60]	; (80065a0 <_tx_thread_initialize+0x6c>)
 8006562:	2200      	movs	r2, #0
 8006564:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 8006566:	4b0f      	ldr	r3, [pc, #60]	; (80065a4 <_tx_thread_initialize+0x70>)
 8006568:	2200      	movs	r2, #0
 800656a:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 800656c:	4b0e      	ldr	r3, [pc, #56]	; (80065a8 <_tx_thread_initialize+0x74>)
 800656e:	2200      	movs	r2, #0
 8006570:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 8006572:	4b0e      	ldr	r3, [pc, #56]	; (80065ac <_tx_thread_initialize+0x78>)
 8006574:	2200      	movs	r2, #0
 8006576:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 8006578:	4b0d      	ldr	r3, [pc, #52]	; (80065b0 <_tx_thread_initialize+0x7c>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f043 7381 	orr.w	r3, r3, #16908288	; 0x1020000
    _tx_build_options =  _tx_build_options 
 8006580:	4a0b      	ldr	r2, [pc, #44]	; (80065b0 <_tx_thread_initialize+0x7c>)
 8006582:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 8006584:	bf00      	nop
 8006586:	bd80      	pop	{r7, pc}
 8006588:	24001d88 	.word	0x24001d88
 800658c:	24001d8c 	.word	0x24001d8c
 8006590:	24001d70 	.word	0x24001d70
 8006594:	24001d94 	.word	0x24001d94
 8006598:	24001d90 	.word	0x24001d90
 800659c:	24001cec 	.word	0x24001cec
 80065a0:	24001d74 	.word	0x24001d74
 80065a4:	24001d7c 	.word	0x24001d7c
 80065a8:	24001d84 	.word	0x24001d84
 80065ac:	24001d6c 	.word	0x24001d6c
 80065b0:	24001d78 	.word	0x24001d78

080065b4 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b088      	sub	sp, #32
 80065b8:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80065ba:	4b21      	ldr	r3, [pc, #132]	; (8006640 <_tx_thread_shell_entry+0x8c>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 80065c0:	69fb      	ldr	r3, [r7, #28]
 80065c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065c4:	69fa      	ldr	r2, [r7, #28]
 80065c6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80065c8:	4610      	mov	r0, r2
 80065ca:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 80065cc:	4b1d      	ldr	r3, [pc, #116]	; (8006644 <_tx_thread_shell_entry+0x90>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d003      	beq.n	80065dc <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 80065d4:	4b1b      	ldr	r3, [pc, #108]	; (8006644 <_tx_thread_shell_entry+0x90>)
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	69f8      	ldr	r0, [r7, #28]
 80065da:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80065dc:	f3ef 8310 	mrs	r3, PRIMASK
 80065e0:	607b      	str	r3, [r7, #4]
    return(posture);
 80065e2:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 80065e4:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 80065e6:	b672      	cpsid	i
    return(int_posture);
 80065e8:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 80065ea:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 80065ec:	69fb      	ldr	r3, [r7, #28]
 80065ee:	2201      	movs	r2, #1
 80065f0:	631a      	str	r2, [r3, #48]	; 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80065f2:	69fb      	ldr	r3, [r7, #28]
 80065f4:	2201      	movs	r2, #1
 80065f6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 80065f8:	69fb      	ldr	r3, [r7, #28]
 80065fa:	2200      	movs	r2, #0
 80065fc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 80065fe:	4b12      	ldr	r3, [pc, #72]	; (8006648 <_tx_thread_shell_entry+0x94>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	3301      	adds	r3, #1
 8006604:	4a10      	ldr	r2, [pc, #64]	; (8006648 <_tx_thread_shell_entry+0x94>)
 8006606:	6013      	str	r3, [r2, #0]
 8006608:	69bb      	ldr	r3, [r7, #24]
 800660a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	f383 8810 	msr	PRIMASK, r3
}
 8006612:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 8006614:	f3ef 8314 	mrs	r3, CONTROL
 8006618:	60fb      	str	r3, [r7, #12]
    return(control_value);
 800661a:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 800661c:	617b      	str	r3, [r7, #20]
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	f023 0304 	bic.w	r3, r3, #4
 8006624:	617b      	str	r3, [r7, #20]
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	f383 8814 	msr	CONTROL, r3
}
 8006630:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 8006632:	69f8      	ldr	r0, [r7, #28]
 8006634:	f000 f958 	bl	80068e8 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8006638:	bf00      	nop
 800663a:	3720      	adds	r7, #32
 800663c:	46bd      	mov	sp, r7
 800663e:	bd80      	pop	{r7, pc}
 8006640:	24001d88 	.word	0x24001d88
 8006644:	24001d6c 	.word	0x24001d6c
 8006648:	24001d84 	.word	0x24001d84

0800664c <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 800664c:	b480      	push	{r7}
 800664e:	b089      	sub	sp, #36	; 0x24
 8006650:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8006652:	4b17      	ldr	r3, [pc, #92]	; (80066b0 <_tx_thread_system_preempt_check+0x64>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 8006658:	69fb      	ldr	r3, [r7, #28]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d121      	bne.n	80066a2 <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 800665e:	4b15      	ldr	r3, [pc, #84]	; (80066b4 <_tx_thread_system_preempt_check+0x68>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 8006664:	4b14      	ldr	r3, [pc, #80]	; (80066b8 <_tx_thread_system_preempt_check+0x6c>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 800666a:	69ba      	ldr	r2, [r7, #24]
 800666c:	697b      	ldr	r3, [r7, #20]
 800666e:	429a      	cmp	r2, r3
 8006670:	d017      	beq.n	80066a2 <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8006672:	4b12      	ldr	r3, [pc, #72]	; (80066bc <_tx_thread_system_preempt_check+0x70>)
 8006674:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006678:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800667a:	f3ef 8305 	mrs	r3, IPSR
 800667e:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8006680:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 8006682:	2b00      	cmp	r3, #0
 8006684:	d10c      	bne.n	80066a0 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006686:	f3ef 8310 	mrs	r3, PRIMASK
 800668a:	60fb      	str	r3, [r7, #12]
    return(posture);
 800668c:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 800668e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8006690:	b662      	cpsie	i
}
 8006692:	bf00      	nop
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f383 8810 	msr	PRIMASK, r3
}
 800669e:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 80066a0:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 80066a2:	bf00      	nop
 80066a4:	3724      	adds	r7, #36	; 0x24
 80066a6:	46bd      	mov	sp, r7
 80066a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ac:	4770      	bx	lr
 80066ae:	bf00      	nop
 80066b0:	24001d84 	.word	0x24001d84
 80066b4:	24001d88 	.word	0x24001d88
 80066b8:	24001d8c 	.word	0x24001d8c
 80066bc:	e000ed04 	.word	0xe000ed04

080066c0 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b096      	sub	sp, #88	; 0x58
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80066c8:	f3ef 8310 	mrs	r3, PRIMASK
 80066cc:	637b      	str	r3, [r7, #52]	; 0x34
    return(posture);
 80066ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    int_posture = __get_interrupt_posture();
 80066d0:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 80066d2:	b672      	cpsid	i
    return(int_posture);
 80066d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 80066d6:	657b      	str	r3, [r7, #84]	; 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d005      	beq.n	80066ec <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	334c      	adds	r3, #76	; 0x4c
 80066e4:	4618      	mov	r0, r3
 80066e6:	f000 fc1d 	bl	8006f24 <_tx_timer_system_deactivate>
 80066ea:	e002      	b.n	80066f2 <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2200      	movs	r2, #0
 80066f0:	64da      	str	r2, [r3, #76]	; 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 80066f2:	4b75      	ldr	r3, [pc, #468]	; (80068c8 <_tx_thread_system_resume+0x208>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	3b01      	subs	r3, #1
 80066f8:	4a73      	ldr	r2, [pc, #460]	; (80068c8 <_tx_thread_system_resume+0x208>)
 80066fa:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006700:	2b00      	cmp	r3, #0
 8006702:	f040 8096 	bne.w	8006832 <_tx_thread_system_resume+0x172>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800670a:	2b00      	cmp	r3, #0
 800670c:	f000 80aa 	beq.w	8006864 <_tx_thread_system_resume+0x1a4>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006714:	2b00      	cmp	r3, #0
 8006716:	f040 8085 	bne.w	8006824 <_tx_thread_system_resume+0x164>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2200      	movs	r2, #0
 800671e:	631a      	str	r2, [r3, #48]	; 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006724:	653b      	str	r3, [r7, #80]	; 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 8006726:	4a69      	ldr	r2, [pc, #420]	; (80068cc <_tx_thread_system_resume+0x20c>)
 8006728:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800672a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800672e:	64fb      	str	r3, [r7, #76]	; 0x4c
                if (head_ptr == TX_NULL)
 8006730:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006732:	2b00      	cmp	r3, #0
 8006734:	d166      	bne.n	8006804 <_tx_thread_system_resume+0x144>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 8006736:	4965      	ldr	r1, [pc, #404]	; (80068cc <_tx_thread_system_resume+0x20c>)
 8006738:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800673a:	687a      	ldr	r2, [r7, #4]
 800673c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	687a      	ldr	r2, [r7, #4]
 8006744:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	687a      	ldr	r2, [r7, #4]
 800674a:	625a      	str	r2, [r3, #36]	; 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 800674c:	2201      	movs	r2, #1
 800674e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006750:	fa02 f303 	lsl.w	r3, r2, r3
 8006754:	647b      	str	r3, [r7, #68]	; 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 8006756:	4b5e      	ldr	r3, [pc, #376]	; (80068d0 <_tx_thread_system_resume+0x210>)
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800675c:	4313      	orrs	r3, r2
 800675e:	4a5c      	ldr	r2, [pc, #368]	; (80068d0 <_tx_thread_system_resume+0x210>)
 8006760:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 8006762:	4b5c      	ldr	r3, [pc, #368]	; (80068d4 <_tx_thread_system_resume+0x214>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006768:	429a      	cmp	r2, r3
 800676a:	d27b      	bcs.n	8006864 <_tx_thread_system_resume+0x1a4>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 800676c:	4a59      	ldr	r2, [pc, #356]	; (80068d4 <_tx_thread_system_resume+0x214>)
 800676e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006770:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 8006772:	4b59      	ldr	r3, [pc, #356]	; (80068d8 <_tx_thread_system_resume+0x218>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	643b      	str	r3, [r7, #64]	; 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 8006778:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800677a:	2b00      	cmp	r3, #0
 800677c:	d103      	bne.n	8006786 <_tx_thread_system_resume+0xc6>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 800677e:	4a56      	ldr	r2, [pc, #344]	; (80068d8 <_tx_thread_system_resume+0x218>)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6013      	str	r3, [r2, #0]
 8006784:	e06e      	b.n	8006864 <_tx_thread_system_resume+0x1a4>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 8006786:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006788:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800678a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800678c:	429a      	cmp	r2, r3
 800678e:	d269      	bcs.n	8006864 <_tx_thread_system_resume+0x1a4>
                            {

#ifndef TX_DISABLE_PREEMPTION_THRESHOLD

                                /* Determine if the preempted thread had preemption-threshold set.  */
                                if (execute_ptr -> tx_thread_preempt_threshold != execute_ptr -> tx_thread_priority)
 8006790:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006792:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006794:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006798:	429a      	cmp	r2, r3
 800679a:	d00b      	beq.n	80067b4 <_tx_thread_system_resume+0xf4>
                                    TX_DIV32_BIT_SET(execute_ptr -> tx_thread_priority, priority_bit)
                                    _tx_thread_preempted_map_active =  _tx_thread_preempted_map_active | priority_bit;
#endif

                                    /* Remember that this thread was preempted by a thread above the thread's threshold.  */
                                    TX_MOD32_BIT_SET(execute_ptr -> tx_thread_priority, priority_bit)
 800679c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800679e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067a0:	2201      	movs	r2, #1
 80067a2:	fa02 f303 	lsl.w	r3, r2, r3
 80067a6:	647b      	str	r3, [r7, #68]	; 0x44
                                    _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] | priority_bit;
 80067a8:	4b4c      	ldr	r3, [pc, #304]	; (80068dc <_tx_thread_system_resume+0x21c>)
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80067ae:	4313      	orrs	r3, r2
 80067b0:	4a4a      	ldr	r2, [pc, #296]	; (80068dc <_tx_thread_system_resume+0x21c>)
 80067b2:	6013      	str	r3, [r2, #0]
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 80067b4:	4a48      	ldr	r2, [pc, #288]	; (80068d8 <_tx_thread_system_resume+0x218>)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6013      	str	r3, [r2, #0]
 80067ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80067be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067c0:	f383 8810 	msr	PRIMASK, r3
}
 80067c4:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80067c6:	4b40      	ldr	r3, [pc, #256]	; (80068c8 <_tx_thread_system_resume+0x208>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	63fb      	str	r3, [r7, #60]	; 0x3c
                                if (combined_flags == ((ULONG) 0))
 80067cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d174      	bne.n	80068bc <_tx_thread_system_resume+0x1fc>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80067d2:	4b43      	ldr	r3, [pc, #268]	; (80068e0 <_tx_thread_system_resume+0x220>)
 80067d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067d8:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80067da:	f3ef 8305 	mrs	r3, IPSR
 80067de:	62bb      	str	r3, [r7, #40]	; 0x28
    return(ipsr_value);
 80067e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    if (__get_ipsr_value() == 0)
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d10c      	bne.n	8006800 <_tx_thread_system_resume+0x140>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80067e6:	f3ef 8310 	mrs	r3, PRIMASK
 80067ea:	627b      	str	r3, [r7, #36]	; 0x24
    return(posture);
 80067ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
        interrupt_save = __get_interrupt_posture();
 80067ee:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 80067f0:	b662      	cpsie	i
}
 80067f2:	bf00      	nop
 80067f4:	6a3b      	ldr	r3, [r7, #32]
 80067f6:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80067f8:	69fb      	ldr	r3, [r7, #28]
 80067fa:	f383 8810 	msr	PRIMASK, r3
}
 80067fe:	bf00      	nop
}
 8006800:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 8006802:	e05b      	b.n	80068bc <_tx_thread_system_resume+0x1fc>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 8006804:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006808:	64bb      	str	r3, [r7, #72]	; 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 800680a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800680c:	687a      	ldr	r2, [r7, #4]
 800680e:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 8006810:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006812:	687a      	ldr	r2, [r7, #4]
 8006814:	625a      	str	r2, [r3, #36]	; 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800681a:	625a      	str	r2, [r3, #36]	; 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006820:	621a      	str	r2, [r3, #32]
 8006822:	e01f      	b.n	8006864 <_tx_thread_system_resume+0x1a4>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2200      	movs	r2, #0
 8006828:	635a      	str	r2, [r3, #52]	; 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2203      	movs	r2, #3
 800682e:	631a      	str	r2, [r3, #48]	; 0x30
 8006830:	e018      	b.n	8006864 <_tx_thread_system_resume+0x1a4>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006836:	2b01      	cmp	r3, #1
 8006838:	d014      	beq.n	8006864 <_tx_thread_system_resume+0x1a4>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800683e:	2b02      	cmp	r3, #2
 8006840:	d010      	beq.n	8006864 <_tx_thread_system_resume+0x1a4>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006846:	2b00      	cmp	r3, #0
 8006848:	d106      	bne.n	8006858 <_tx_thread_system_resume+0x198>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2200      	movs	r2, #0
 800684e:	639a      	str	r2, [r3, #56]	; 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2200      	movs	r2, #0
 8006854:	631a      	str	r2, [r3, #48]	; 0x30
 8006856:	e005      	b.n	8006864 <_tx_thread_system_resume+0x1a4>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2200      	movs	r2, #0
 800685c:	635a      	str	r2, [r3, #52]	; 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2203      	movs	r2, #3
 8006862:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8006864:	4b1f      	ldr	r3, [pc, #124]	; (80068e4 <_tx_thread_system_resume+0x224>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	63bb      	str	r3, [r7, #56]	; 0x38
 800686a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800686c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800686e:	69bb      	ldr	r3, [r7, #24]
 8006870:	f383 8810 	msr	PRIMASK, r3
}
 8006874:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8006876:	4b18      	ldr	r3, [pc, #96]	; (80068d8 <_tx_thread_system_resume+0x218>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800687c:	429a      	cmp	r2, r3
 800687e:	d020      	beq.n	80068c2 <_tx_thread_system_resume+0x202>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8006880:	4b11      	ldr	r3, [pc, #68]	; (80068c8 <_tx_thread_system_resume+0x208>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	63fb      	str	r3, [r7, #60]	; 0x3c
        if (combined_flags == ((ULONG) 0))
 8006886:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006888:	2b00      	cmp	r3, #0
 800688a:	d11a      	bne.n	80068c2 <_tx_thread_system_resume+0x202>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800688c:	4b14      	ldr	r3, [pc, #80]	; (80068e0 <_tx_thread_system_resume+0x220>)
 800688e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006892:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8006894:	f3ef 8305 	mrs	r3, IPSR
 8006898:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800689a:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 800689c:	2b00      	cmp	r3, #0
 800689e:	d10f      	bne.n	80068c0 <_tx_thread_system_resume+0x200>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80068a0:	f3ef 8310 	mrs	r3, PRIMASK
 80068a4:	613b      	str	r3, [r7, #16]
    return(posture);
 80068a6:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 80068a8:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 80068aa:	b662      	cpsie	i
}
 80068ac:	bf00      	nop
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	f383 8810 	msr	PRIMASK, r3
}
 80068b8:	bf00      	nop
}
 80068ba:	e001      	b.n	80068c0 <_tx_thread_system_resume+0x200>
                                return;
 80068bc:	bf00      	nop
 80068be:	e000      	b.n	80068c2 <_tx_thread_system_resume+0x202>
 80068c0:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 80068c2:	3758      	adds	r7, #88	; 0x58
 80068c4:	46bd      	mov	sp, r7
 80068c6:	bd80      	pop	{r7, pc}
 80068c8:	24001d84 	.word	0x24001d84
 80068cc:	24001cec 	.word	0x24001cec
 80068d0:	24001d70 	.word	0x24001d70
 80068d4:	24001d90 	.word	0x24001d90
 80068d8:	24001d8c 	.word	0x24001d8c
 80068dc:	24001d94 	.word	0x24001d94
 80068e0:	e000ed04 	.word	0xe000ed04
 80068e4:	24001d88 	.word	0x24001d88

080068e8 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b0a0      	sub	sp, #128	; 0x80
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 80068f0:	4b5a      	ldr	r3, [pc, #360]	; (8006a5c <_tx_thread_system_suspend+0x174>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	67bb      	str	r3, [r7, #120]	; 0x78
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80068f6:	f3ef 8310 	mrs	r3, PRIMASK
 80068fa:	657b      	str	r3, [r7, #84]	; 0x54
    return(posture);
 80068fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    int_posture = __get_interrupt_posture();
 80068fe:	653b      	str	r3, [r7, #80]	; 0x50
    __asm__ volatile ("CPSID i" : : : "memory");
 8006900:	b672      	cpsid	i
    return(int_posture);
 8006902:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8006904:	67fb      	str	r3, [r7, #124]	; 0x7c

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 8006906:	687a      	ldr	r2, [r7, #4]
 8006908:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800690a:	429a      	cmp	r2, r3
 800690c:	d112      	bne.n	8006934 <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006912:	677b      	str	r3, [r7, #116]	; 0x74

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 8006914:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006916:	2b00      	cmp	r3, #0
 8006918:	d008      	beq.n	800692c <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 800691a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800691c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006920:	d004      	beq.n	800692c <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	334c      	adds	r3, #76	; 0x4c
 8006926:	4618      	mov	r0, r3
 8006928:	f000 fa9a 	bl	8006e60 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	69db      	ldr	r3, [r3, #28]
 8006930:	4a4b      	ldr	r2, [pc, #300]	; (8006a60 <_tx_thread_system_suspend+0x178>)
 8006932:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8006934:	4b4b      	ldr	r3, [pc, #300]	; (8006a64 <_tx_thread_system_suspend+0x17c>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	3b01      	subs	r3, #1
 800693a:	4a4a      	ldr	r2, [pc, #296]	; (8006a64 <_tx_thread_system_suspend+0x17c>)
 800693c:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006942:	2b01      	cmp	r3, #1
 8006944:	f040 8122 	bne.w	8006b8c <_tx_thread_system_suspend+0x2a4>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2200      	movs	r2, #0
 800694c:	639a      	str	r2, [r3, #56]	; 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006952:	673b      	str	r3, [r7, #112]	; 0x70

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6a1b      	ldr	r3, [r3, #32]
 8006958:	66fb      	str	r3, [r7, #108]	; 0x6c

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 800695a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	429a      	cmp	r2, r3
 8006960:	d027      	beq.n	80069b2 <_tx_thread_system_suspend+0xca>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006966:	65bb      	str	r3, [r7, #88]	; 0x58

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 8006968:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800696a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800696c:	625a      	str	r2, [r3, #36]	; 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 800696e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006970:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006972:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 8006974:	4a3c      	ldr	r2, [pc, #240]	; (8006a68 <_tx_thread_system_suspend+0x180>)
 8006976:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006978:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800697c:	687a      	ldr	r2, [r7, #4]
 800697e:	429a      	cmp	r2, r3
 8006980:	f040 808b 	bne.w	8006a9a <_tx_thread_system_suspend+0x1b2>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 8006984:	4938      	ldr	r1, [pc, #224]	; (8006a68 <_tx_thread_system_suspend+0x180>)
 8006986:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006988:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800698a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                /* Calculate the index into the bit map array.  */
                map_index =  priority/((UINT) 32);
#endif

                /* Check for a thread preempted that had preemption threshold set.  */
                if (_tx_thread_preempted_maps[MAP_INDEX] != ((ULONG) 0))
 800698e:	4b37      	ldr	r3, [pc, #220]	; (8006a6c <_tx_thread_system_suspend+0x184>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	2b00      	cmp	r3, #0
 8006994:	f000 8081 	beq.w	8006a9a <_tx_thread_system_suspend+0x1b2>
                {

                    /* Ensure that this thread's priority is clear in the preempt map.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 8006998:	2201      	movs	r2, #1
 800699a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800699c:	fa02 f303 	lsl.w	r3, r2, r3
 80069a0:	66bb      	str	r3, [r7, #104]	; 0x68
                    _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] & (~(priority_bit));
 80069a2:	4b32      	ldr	r3, [pc, #200]	; (8006a6c <_tx_thread_system_suspend+0x184>)
 80069a4:	681a      	ldr	r2, [r3, #0]
 80069a6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80069a8:	43db      	mvns	r3, r3
 80069aa:	4013      	ands	r3, r2
 80069ac:	4a2f      	ldr	r2, [pc, #188]	; (8006a6c <_tx_thread_system_suspend+0x184>)
 80069ae:	6013      	str	r3, [r2, #0]
 80069b0:	e073      	b.n	8006a9a <_tx_thread_system_suspend+0x1b2>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 80069b2:	4a2d      	ldr	r2, [pc, #180]	; (8006a68 <_tx_thread_system_suspend+0x180>)
 80069b4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80069b6:	2100      	movs	r1, #0
 80069b8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 80069bc:	2201      	movs	r2, #1
 80069be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80069c0:	fa02 f303 	lsl.w	r3, r2, r3
 80069c4:	66bb      	str	r3, [r7, #104]	; 0x68
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 80069c6:	4b2a      	ldr	r3, [pc, #168]	; (8006a70 <_tx_thread_system_suspend+0x188>)
 80069c8:	681a      	ldr	r2, [r3, #0]
 80069ca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80069cc:	43db      	mvns	r3, r3
 80069ce:	4013      	ands	r3, r2
 80069d0:	4a27      	ldr	r2, [pc, #156]	; (8006a70 <_tx_thread_system_suspend+0x188>)
 80069d2:	6013      	str	r3, [r2, #0]
#endif

#ifndef TX_DISABLE_PREEMPTION_THRESHOLD

            /* Check for a thread preempted that had preemption-threshold set.  */
            if (_tx_thread_preempted_maps[MAP_INDEX] != ((ULONG) 0))
 80069d4:	4b25      	ldr	r3, [pc, #148]	; (8006a6c <_tx_thread_system_suspend+0x184>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d00b      	beq.n	80069f4 <_tx_thread_system_suspend+0x10c>
            {

                /* Ensure that this thread's priority is clear in the preempt map.  */
                TX_MOD32_BIT_SET(priority, priority_bit)
 80069dc:	2201      	movs	r2, #1
 80069de:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80069e0:	fa02 f303 	lsl.w	r3, r2, r3
 80069e4:	66bb      	str	r3, [r7, #104]	; 0x68
                _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] & (~(priority_bit));
 80069e6:	4b21      	ldr	r3, [pc, #132]	; (8006a6c <_tx_thread_system_suspend+0x184>)
 80069e8:	681a      	ldr	r2, [r3, #0]
 80069ea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80069ec:	43db      	mvns	r3, r3
 80069ee:	4013      	ands	r3, r2
 80069f0:	4a1e      	ldr	r2, [pc, #120]	; (8006a6c <_tx_thread_system_suspend+0x184>)
 80069f2:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 80069f4:	2300      	movs	r3, #0
 80069f6:	667b      	str	r3, [r7, #100]	; 0x64
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 80069f8:	4b1d      	ldr	r3, [pc, #116]	; (8006a70 <_tx_thread_system_suspend+0x188>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	663b      	str	r3, [r7, #96]	; 0x60

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 80069fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d13d      	bne.n	8006a80 <_tx_thread_system_suspend+0x198>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8006a04:	4b1b      	ldr	r3, [pc, #108]	; (8006a74 <_tx_thread_system_suspend+0x18c>)
 8006a06:	2220      	movs	r2, #32
 8006a08:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 8006a0a:	4b1b      	ldr	r3, [pc, #108]	; (8006a78 <_tx_thread_system_suspend+0x190>)
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	601a      	str	r2, [r3, #0]
 8006a10:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006a12:	64fb      	str	r3, [r7, #76]	; 0x4c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006a14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a16:	f383 8810 	msr	PRIMASK, r3
}
 8006a1a:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8006a1c:	4b11      	ldr	r3, [pc, #68]	; (8006a64 <_tx_thread_system_suspend+0x17c>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	65fb      	str	r3, [r7, #92]	; 0x5c
                if (combined_flags == ((ULONG) 0))
 8006a22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	f040 80db 	bne.w	8006be0 <_tx_thread_system_suspend+0x2f8>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8006a2a:	4b14      	ldr	r3, [pc, #80]	; (8006a7c <_tx_thread_system_suspend+0x194>)
 8006a2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a30:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8006a32:	f3ef 8305 	mrs	r3, IPSR
 8006a36:	64bb      	str	r3, [r7, #72]	; 0x48
    return(ipsr_value);
 8006a38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    if (__get_ipsr_value() == 0)
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d10c      	bne.n	8006a58 <_tx_thread_system_suspend+0x170>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006a3e:	f3ef 8310 	mrs	r3, PRIMASK
 8006a42:	647b      	str	r3, [r7, #68]	; 0x44
    return(posture);
 8006a44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
        interrupt_save = __get_interrupt_posture();
 8006a46:	643b      	str	r3, [r7, #64]	; 0x40
    __asm__ volatile ("CPSIE  i": : : "memory");
 8006a48:	b662      	cpsie	i
}
 8006a4a:	bf00      	nop
 8006a4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006a4e:	63fb      	str	r3, [r7, #60]	; 0x3c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006a50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a52:	f383 8810 	msr	PRIMASK, r3
}
 8006a56:	bf00      	nop
}
 8006a58:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 8006a5a:	e0c1      	b.n	8006be0 <_tx_thread_system_suspend+0x2f8>
 8006a5c:	24001d88 	.word	0x24001d88
 8006a60:	24001e20 	.word	0x24001e20
 8006a64:	24001d84 	.word	0x24001d84
 8006a68:	24001cec 	.word	0x24001cec
 8006a6c:	24001d94 	.word	0x24001d94
 8006a70:	24001d70 	.word	0x24001d70
 8006a74:	24001d90 	.word	0x24001d90
 8006a78:	24001d8c 	.word	0x24001d8c
 8006a7c:	e000ed04 	.word	0xe000ed04
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 8006a80:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006a82:	fa93 f3a3 	rbit	r3, r3
 8006a86:	663b      	str	r3, [r7, #96]	; 0x60
 8006a88:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006a8a:	fab3 f383 	clz	r3, r3
 8006a8e:	66bb      	str	r3, [r7, #104]	; 0x68

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 8006a90:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006a92:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006a94:	4413      	add	r3, r2
 8006a96:	4a56      	ldr	r2, [pc, #344]	; (8006bf0 <_tx_thread_system_suspend+0x308>)
 8006a98:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 8006a9a:	4b56      	ldr	r3, [pc, #344]	; (8006bf4 <_tx_thread_system_suspend+0x30c>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	687a      	ldr	r2, [r7, #4]
 8006aa0:	429a      	cmp	r2, r3
 8006aa2:	d173      	bne.n	8006b8c <_tx_thread_system_suspend+0x2a4>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8006aa4:	4b52      	ldr	r3, [pc, #328]	; (8006bf0 <_tx_thread_system_suspend+0x308>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a53      	ldr	r2, [pc, #332]	; (8006bf8 <_tx_thread_system_suspend+0x310>)
 8006aaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006aae:	4a51      	ldr	r2, [pc, #324]	; (8006bf4 <_tx_thread_system_suspend+0x30c>)
 8006ab0:	6013      	str	r3, [r2, #0]

            /* Determine if a previous thread with preemption-threshold was preempted.  */
#if TX_MAX_PRIORITIES > 32
            if (_tx_thread_preempted_map_active != ((ULONG) 0))
#else
            if (_tx_thread_preempted_maps[MAP_INDEX] != ((ULONG) 0))
 8006ab2:	4b52      	ldr	r3, [pc, #328]	; (8006bfc <_tx_thread_system_suspend+0x314>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d043      	beq.n	8006b42 <_tx_thread_system_suspend+0x25a>
            {

                /* Yes, there was a thread preempted when it was using preemption-threshold.  */

                /* Disable preemption.  */
                _tx_thread_preempt_disable++;
 8006aba:	4b51      	ldr	r3, [pc, #324]	; (8006c00 <_tx_thread_system_suspend+0x318>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	3301      	adds	r3, #1
 8006ac0:	4a4f      	ldr	r2, [pc, #316]	; (8006c00 <_tx_thread_system_suspend+0x318>)
 8006ac2:	6013      	str	r3, [r2, #0]
 8006ac4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006ac6:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006ac8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aca:	f383 8810 	msr	PRIMASK, r3
}
 8006ace:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006ad0:	f3ef 8310 	mrs	r3, PRIMASK
 8006ad4:	63bb      	str	r3, [r7, #56]	; 0x38
    return(posture);
 8006ad6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    int_posture = __get_interrupt_posture();
 8006ad8:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 8006ada:	b672      	cpsid	i
    return(int_posture);
 8006adc:	6b7b      	ldr	r3, [r7, #52]	; 0x34

                /* Interrupts are enabled briefly here to keep the interrupt
                   lockout time deterministic.  */

                /* Disable interrupts again.  */
                TX_DISABLE
 8006ade:	67fb      	str	r3, [r7, #124]	; 0x7c

                /* Decrement the preemption disable variable.  */
                _tx_thread_preempt_disable--;
 8006ae0:	4b47      	ldr	r3, [pc, #284]	; (8006c00 <_tx_thread_system_suspend+0x318>)
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	3b01      	subs	r3, #1
 8006ae6:	4a46      	ldr	r2, [pc, #280]	; (8006c00 <_tx_thread_system_suspend+0x318>)
 8006ae8:	6013      	str	r3, [r2, #0]
                /* Calculate the base priority as well.  */
                base_priority =  map_index * ((UINT) 32);
#else

                /* Setup the base priority to zero.  */
                base_priority =   ((UINT) 0);
 8006aea:	2300      	movs	r3, #0
 8006aec:	667b      	str	r3, [r7, #100]	; 0x64
#endif

                /* Setup temporary preempted map.  */
                priority_map =  _tx_thread_preempted_maps[MAP_INDEX];
 8006aee:	4b43      	ldr	r3, [pc, #268]	; (8006bfc <_tx_thread_system_suspend+0x314>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	663b      	str	r3, [r7, #96]	; 0x60

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 8006af4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006af6:	fa93 f3a3 	rbit	r3, r3
 8006afa:	663b      	str	r3, [r7, #96]	; 0x60
 8006afc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006afe:	fab3 f383 	clz	r3, r3
 8006b02:	66bb      	str	r3, [r7, #104]	; 0x68

                /* Setup the highest priority preempted thread.  */
                priority =  base_priority + ((UINT) priority_bit);
 8006b04:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006b06:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006b08:	4413      	add	r3, r2
 8006b0a:	673b      	str	r3, [r7, #112]	; 0x70

                /* Determine if the next highest priority thread is above the highest priority threshold value.  */
                if (_tx_thread_highest_priority >= (_tx_thread_priority_list[priority] -> tx_thread_preempt_threshold))
 8006b0c:	4a3a      	ldr	r2, [pc, #232]	; (8006bf8 <_tx_thread_system_suspend+0x310>)
 8006b0e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006b10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b14:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006b16:	4b36      	ldr	r3, [pc, #216]	; (8006bf0 <_tx_thread_system_suspend+0x308>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	429a      	cmp	r2, r3
 8006b1c:	d811      	bhi.n	8006b42 <_tx_thread_system_suspend+0x25a>
                {

                    /* Thread not allowed to execute until earlier preempted thread finishes or lowers its
                       preemption-threshold.  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[priority];
 8006b1e:	4a36      	ldr	r2, [pc, #216]	; (8006bf8 <_tx_thread_system_suspend+0x310>)
 8006b20:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006b22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b26:	4a33      	ldr	r2, [pc, #204]	; (8006bf4 <_tx_thread_system_suspend+0x30c>)
 8006b28:	6013      	str	r3, [r2, #0]

                    /* Clear the corresponding bit in the preempted map, since the preemption has been restored.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 8006b2a:	2201      	movs	r2, #1
 8006b2c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b32:	66bb      	str	r3, [r7, #104]	; 0x68
                    _tx_thread_preempted_maps[MAP_INDEX] =  _tx_thread_preempted_maps[MAP_INDEX] & (~(priority_bit));
 8006b34:	4b31      	ldr	r3, [pc, #196]	; (8006bfc <_tx_thread_system_suspend+0x314>)
 8006b36:	681a      	ldr	r2, [r3, #0]
 8006b38:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006b3a:	43db      	mvns	r3, r3
 8006b3c:	4013      	ands	r3, r2
 8006b3e:	4a2f      	ldr	r2, [pc, #188]	; (8006bfc <_tx_thread_system_suspend+0x314>)
 8006b40:	6013      	str	r3, [r2, #0]
 8006b42:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006b44:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b48:	f383 8810 	msr	PRIMASK, r3
}
 8006b4c:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8006b4e:	4b2c      	ldr	r3, [pc, #176]	; (8006c00 <_tx_thread_system_suspend+0x318>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	65fb      	str	r3, [r7, #92]	; 0x5c
            if (combined_flags == ((ULONG) 0))
 8006b54:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d144      	bne.n	8006be4 <_tx_thread_system_suspend+0x2fc>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8006b5a:	4b2a      	ldr	r3, [pc, #168]	; (8006c04 <_tx_thread_system_suspend+0x31c>)
 8006b5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b60:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8006b62:	f3ef 8305 	mrs	r3, IPSR
 8006b66:	62bb      	str	r3, [r7, #40]	; 0x28
    return(ipsr_value);
 8006b68:	6abb      	ldr	r3, [r7, #40]	; 0x28
    if (__get_ipsr_value() == 0)
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d10c      	bne.n	8006b88 <_tx_thread_system_suspend+0x2a0>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006b6e:	f3ef 8310 	mrs	r3, PRIMASK
 8006b72:	627b      	str	r3, [r7, #36]	; 0x24
    return(posture);
 8006b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
        interrupt_save = __get_interrupt_posture();
 8006b76:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8006b78:	b662      	cpsie	i
}
 8006b7a:	bf00      	nop
 8006b7c:	6a3b      	ldr	r3, [r7, #32]
 8006b7e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006b80:	69fb      	ldr	r3, [r7, #28]
 8006b82:	f383 8810 	msr	PRIMASK, r3
}
 8006b86:	bf00      	nop
}
 8006b88:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 8006b8a:	e02b      	b.n	8006be4 <_tx_thread_system_suspend+0x2fc>
 8006b8c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006b8e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006b90:	69bb      	ldr	r3, [r7, #24]
 8006b92:	f383 8810 	msr	PRIMASK, r3
}
 8006b96:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8006b98:	4b16      	ldr	r3, [pc, #88]	; (8006bf4 <_tx_thread_system_suspend+0x30c>)
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	d022      	beq.n	8006be8 <_tx_thread_system_suspend+0x300>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8006ba2:	4b17      	ldr	r3, [pc, #92]	; (8006c00 <_tx_thread_system_suspend+0x318>)
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	65fb      	str	r3, [r7, #92]	; 0x5c
        if (combined_flags == ((ULONG) 0))
 8006ba8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d11c      	bne.n	8006be8 <_tx_thread_system_suspend+0x300>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8006bae:	4b15      	ldr	r3, [pc, #84]	; (8006c04 <_tx_thread_system_suspend+0x31c>)
 8006bb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006bb4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8006bb6:	f3ef 8305 	mrs	r3, IPSR
 8006bba:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8006bbc:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d10c      	bne.n	8006bdc <_tx_thread_system_suspend+0x2f4>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006bc2:	f3ef 8310 	mrs	r3, PRIMASK
 8006bc6:	613b      	str	r3, [r7, #16]
    return(posture);
 8006bc8:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 8006bca:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8006bcc:	b662      	cpsie	i
}
 8006bce:	bf00      	nop
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	f383 8810 	msr	PRIMASK, r3
}
 8006bda:	bf00      	nop
}
 8006bdc:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 8006bde:	e003      	b.n	8006be8 <_tx_thread_system_suspend+0x300>
                return;
 8006be0:	bf00      	nop
 8006be2:	e002      	b.n	8006bea <_tx_thread_system_suspend+0x302>
            return;
 8006be4:	bf00      	nop
 8006be6:	e000      	b.n	8006bea <_tx_thread_system_suspend+0x302>
    return;
 8006be8:	bf00      	nop
}
 8006bea:	3780      	adds	r7, #128	; 0x80
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bd80      	pop	{r7, pc}
 8006bf0:	24001d90 	.word	0x24001d90
 8006bf4:	24001d8c 	.word	0x24001d8c
 8006bf8:	24001cec 	.word	0x24001cec
 8006bfc:	24001d94 	.word	0x24001d94
 8006c00:	24001d84 	.word	0x24001d84
 8006c04:	e000ed04 	.word	0xe000ed04

08006c08 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 8006c08:	b480      	push	{r7}
 8006c0a:	b087      	sub	sp, #28
 8006c0c:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8006c0e:	4b21      	ldr	r3, [pc, #132]	; (8006c94 <_tx_thread_time_slice+0x8c>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006c14:	f3ef 8310 	mrs	r3, PRIMASK
 8006c18:	60fb      	str	r3, [r7, #12]
    return(posture);
 8006c1a:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 8006c1c:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 8006c1e:	b672      	cpsid	i
    return(int_posture);
 8006c20:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 8006c22:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8006c24:	4b1c      	ldr	r3, [pc, #112]	; (8006c98 <_tx_thread_time_slice+0x90>)
 8006c26:	2200      	movs	r2, #0
 8006c28:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 8006c2a:	697b      	ldr	r3, [r7, #20]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d024      	beq.n	8006c7a <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 8006c30:	697b      	ldr	r3, [r7, #20]
 8006c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d120      	bne.n	8006c7a <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	69da      	ldr	r2, [r3, #28]
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	699b      	ldr	r3, [r3, #24]
 8006c44:	4a15      	ldr	r2, [pc, #84]	; (8006c9c <_tx_thread_time_slice+0x94>)
 8006c46:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	6a1b      	ldr	r3, [r3, #32]
 8006c4c:	697a      	ldr	r2, [r7, #20]
 8006c4e:	429a      	cmp	r2, r3
 8006c50:	d013      	beq.n	8006c7a <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 8006c52:	697b      	ldr	r3, [r7, #20]
 8006c54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c5a:	429a      	cmp	r2, r3
 8006c5c:	d10d      	bne.n	8006c7a <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 8006c5e:	697b      	ldr	r3, [r7, #20]
 8006c60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c62:	697a      	ldr	r2, [r7, #20]
 8006c64:	6a12      	ldr	r2, [r2, #32]
 8006c66:	490e      	ldr	r1, [pc, #56]	; (8006ca0 <_tx_thread_time_slice+0x98>)
 8006c68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8006c6c:	4b0d      	ldr	r3, [pc, #52]	; (8006ca4 <_tx_thread_time_slice+0x9c>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a0b      	ldr	r2, [pc, #44]	; (8006ca0 <_tx_thread_time_slice+0x98>)
 8006c72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c76:	4a0c      	ldr	r2, [pc, #48]	; (8006ca8 <_tx_thread_time_slice+0xa0>)
 8006c78:	6013      	str	r3, [r2, #0]
 8006c7a:	693b      	ldr	r3, [r7, #16]
 8006c7c:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	f383 8810 	msr	PRIMASK, r3
}
 8006c84:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 8006c86:	bf00      	nop
 8006c88:	371c      	adds	r7, #28
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c90:	4770      	bx	lr
 8006c92:	bf00      	nop
 8006c94:	24001d88 	.word	0x24001d88
 8006c98:	240022f4 	.word	0x240022f4
 8006c9c:	24001e20 	.word	0x24001e20
 8006ca0:	24001cec 	.word	0x24001cec
 8006ca4:	24001d90 	.word	0x24001d90
 8006ca8:	24001d8c 	.word	0x24001d8c

08006cac <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b08a      	sub	sp, #40	; 0x28
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006cb8:	f3ef 8310 	mrs	r3, PRIMASK
 8006cbc:	617b      	str	r3, [r7, #20]
    return(posture);
 8006cbe:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8006cc0:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8006cc2:	b672      	cpsid	i
    return(int_posture);
 8006cc4:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 8006cc6:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 8006cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ccc:	2b04      	cmp	r3, #4
 8006cce:	d10e      	bne.n	8006cee <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 8006cd0:	4b13      	ldr	r3, [pc, #76]	; (8006d20 <_tx_thread_timeout+0x74>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	3301      	adds	r3, #1
 8006cd6:	4a12      	ldr	r2, [pc, #72]	; (8006d20 <_tx_thread_timeout+0x74>)
 8006cd8:	6013      	str	r3, [r2, #0]
 8006cda:	6a3b      	ldr	r3, [r7, #32]
 8006cdc:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	f383 8810 	msr	PRIMASK, r3
}
 8006ce4:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 8006ce6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006ce8:	f7ff fcea 	bl	80066c0 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8006cec:	e013      	b.n	8006d16 <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 8006cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cf0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006cf2:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 8006cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cf6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006cfa:	61bb      	str	r3, [r7, #24]
 8006cfc:	6a3b      	ldr	r3, [r7, #32]
 8006cfe:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	f383 8810 	msr	PRIMASK, r3
}
 8006d06:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 8006d08:	69fb      	ldr	r3, [r7, #28]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d003      	beq.n	8006d16 <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 8006d0e:	69fb      	ldr	r3, [r7, #28]
 8006d10:	69b9      	ldr	r1, [r7, #24]
 8006d12:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006d14:	4798      	blx	r3
}
 8006d16:	bf00      	nop
 8006d18:	3728      	adds	r7, #40	; 0x28
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}
 8006d1e:	bf00      	nop
 8006d20:	24001d84 	.word	0x24001d84

08006d24 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b084      	sub	sp, #16
 8006d28:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006d2a:	f3ef 8310 	mrs	r3, PRIMASK
 8006d2e:	607b      	str	r3, [r7, #4]
    return(posture);
 8006d30:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8006d32:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8006d34:	b672      	cpsid	i
    return(int_posture);
 8006d36:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 8006d38:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 8006d3a:	4b09      	ldr	r3, [pc, #36]	; (8006d60 <_tx_timer_expiration_process+0x3c>)
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	3301      	adds	r3, #1
 8006d40:	4a07      	ldr	r2, [pc, #28]	; (8006d60 <_tx_timer_expiration_process+0x3c>)
 8006d42:	6013      	str	r3, [r2, #0]
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	f383 8810 	msr	PRIMASK, r3
}
 8006d4e:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 8006d50:	4804      	ldr	r0, [pc, #16]	; (8006d64 <_tx_timer_expiration_process+0x40>)
 8006d52:	f7ff fcb5 	bl	80066c0 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8006d56:	bf00      	nop
 8006d58:	3710      	adds	r7, #16
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}
 8006d5e:	bf00      	nop
 8006d60:	24001d84 	.word	0x24001d84
 8006d64:	24001e2c 	.word	0x24001e2c

08006d68 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 8006d68:	b590      	push	{r4, r7, lr}
 8006d6a:	b089      	sub	sp, #36	; 0x24
 8006d6c:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 8006d6e:	4b28      	ldr	r3, [pc, #160]	; (8006e10 <_tx_timer_initialize+0xa8>)
 8006d70:	2200      	movs	r2, #0
 8006d72:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 8006d74:	4b27      	ldr	r3, [pc, #156]	; (8006e14 <_tx_timer_initialize+0xac>)
 8006d76:	2200      	movs	r2, #0
 8006d78:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8006d7a:	4b27      	ldr	r3, [pc, #156]	; (8006e18 <_tx_timer_initialize+0xb0>)
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 8006d80:	4b26      	ldr	r3, [pc, #152]	; (8006e1c <_tx_timer_initialize+0xb4>)
 8006d82:	2200      	movs	r2, #0
 8006d84:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 8006d86:	4b26      	ldr	r3, [pc, #152]	; (8006e20 <_tx_timer_initialize+0xb8>)
 8006d88:	2200      	movs	r2, #0
 8006d8a:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 8006d8c:	2280      	movs	r2, #128	; 0x80
 8006d8e:	2100      	movs	r1, #0
 8006d90:	4824      	ldr	r0, [pc, #144]	; (8006e24 <_tx_timer_initialize+0xbc>)
 8006d92:	f000 fd1d 	bl	80077d0 <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 8006d96:	4b24      	ldr	r3, [pc, #144]	; (8006e28 <_tx_timer_initialize+0xc0>)
 8006d98:	4a22      	ldr	r2, [pc, #136]	; (8006e24 <_tx_timer_initialize+0xbc>)
 8006d9a:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 8006d9c:	4b23      	ldr	r3, [pc, #140]	; (8006e2c <_tx_timer_initialize+0xc4>)
 8006d9e:	4a21      	ldr	r2, [pc, #132]	; (8006e24 <_tx_timer_initialize+0xbc>)
 8006da0:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 8006da2:	4b23      	ldr	r3, [pc, #140]	; (8006e30 <_tx_timer_initialize+0xc8>)
 8006da4:	4a23      	ldr	r2, [pc, #140]	; (8006e34 <_tx_timer_initialize+0xcc>)
 8006da6:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 8006da8:	4b21      	ldr	r3, [pc, #132]	; (8006e30 <_tx_timer_initialize+0xc8>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	3304      	adds	r3, #4
 8006dae:	4a20      	ldr	r2, [pc, #128]	; (8006e30 <_tx_timer_initialize+0xc8>)
 8006db0:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 8006db2:	4b21      	ldr	r3, [pc, #132]	; (8006e38 <_tx_timer_initialize+0xd0>)
 8006db4:	4a21      	ldr	r2, [pc, #132]	; (8006e3c <_tx_timer_initialize+0xd4>)
 8006db6:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 8006db8:	4b21      	ldr	r3, [pc, #132]	; (8006e40 <_tx_timer_initialize+0xd8>)
 8006dba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006dbe:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 8006dc0:	4b20      	ldr	r3, [pc, #128]	; (8006e44 <_tx_timer_initialize+0xdc>)
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 8006dc6:	4b1c      	ldr	r3, [pc, #112]	; (8006e38 <_tx_timer_initialize+0xd0>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4a1d      	ldr	r2, [pc, #116]	; (8006e40 <_tx_timer_initialize+0xd8>)
 8006dcc:	6812      	ldr	r2, [r2, #0]
 8006dce:	491d      	ldr	r1, [pc, #116]	; (8006e44 <_tx_timer_initialize+0xdc>)
 8006dd0:	6809      	ldr	r1, [r1, #0]
 8006dd2:	481c      	ldr	r0, [pc, #112]	; (8006e44 <_tx_timer_initialize+0xdc>)
 8006dd4:	6800      	ldr	r0, [r0, #0]
 8006dd6:	2400      	movs	r4, #0
 8006dd8:	9405      	str	r4, [sp, #20]
 8006dda:	2400      	movs	r4, #0
 8006ddc:	9404      	str	r4, [sp, #16]
 8006dde:	9003      	str	r0, [sp, #12]
 8006de0:	9102      	str	r1, [sp, #8]
 8006de2:	9201      	str	r2, [sp, #4]
 8006de4:	9300      	str	r3, [sp, #0]
 8006de6:	4b18      	ldr	r3, [pc, #96]	; (8006e48 <_tx_timer_initialize+0xe0>)
 8006de8:	4a18      	ldr	r2, [pc, #96]	; (8006e4c <_tx_timer_initialize+0xe4>)
 8006dea:	4919      	ldr	r1, [pc, #100]	; (8006e50 <_tx_timer_initialize+0xe8>)
 8006dec:	4819      	ldr	r0, [pc, #100]	; (8006e54 <_tx_timer_initialize+0xec>)
 8006dee:	f7ff fab7 	bl	8006360 <_tx_thread_create>
 8006df2:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d1e5      	bne.n	8006dc6 <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 8006dfa:	4b17      	ldr	r3, [pc, #92]	; (8006e58 <_tx_timer_initialize+0xf0>)
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 8006e00:	4b16      	ldr	r3, [pc, #88]	; (8006e5c <_tx_timer_initialize+0xf4>)
 8006e02:	2200      	movs	r2, #0
 8006e04:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 8006e06:	bf00      	nop
 8006e08:	370c      	adds	r7, #12
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd90      	pop	{r4, r7, pc}
 8006e0e:	bf00      	nop
 8006e10:	240022f8 	.word	0x240022f8
 8006e14:	24001e20 	.word	0x24001e20
 8006e18:	240022f4 	.word	0x240022f4
 8006e1c:	24001e1c 	.word	0x24001e1c
 8006e20:	24001edc 	.word	0x24001edc
 8006e24:	24001d9c 	.word	0x24001d9c
 8006e28:	24001ee0 	.word	0x24001ee0
 8006e2c:	24001d98 	.word	0x24001d98
 8006e30:	24001e28 	.word	0x24001e28
 8006e34:	24001e18 	.word	0x24001e18
 8006e38:	240022ec 	.word	0x240022ec
 8006e3c:	24001eec 	.word	0x24001eec
 8006e40:	24001ee8 	.word	0x24001ee8
 8006e44:	24001e24 	.word	0x24001e24
 8006e48:	4154494d 	.word	0x4154494d
 8006e4c:	08006f95 	.word	0x08006f95
 8006e50:	0800783c 	.word	0x0800783c
 8006e54:	24001e2c 	.word	0x24001e2c
 8006e58:	24001ee4 	.word	0x24001ee4
 8006e5c:	240022f0 	.word	0x240022f0

08006e60 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 8006e60:	b480      	push	{r7}
 8006e62:	b089      	sub	sp, #36	; 0x24
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d04a      	beq.n	8006f0a <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e7a:	d046      	beq.n	8006f0a <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	699b      	ldr	r3, [r3, #24]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d142      	bne.n	8006f0a <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	2b20      	cmp	r3, #32
 8006e88:	d902      	bls.n	8006e90 <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 8006e8a:	231f      	movs	r3, #31
 8006e8c:	61bb      	str	r3, [r7, #24]
 8006e8e:	e002      	b.n	8006e96 <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 8006e90:	697b      	ldr	r3, [r7, #20]
 8006e92:	3b01      	subs	r3, #1
 8006e94:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 8006e96:	4b20      	ldr	r3, [pc, #128]	; (8006f18 <_tx_timer_system_activate+0xb8>)
 8006e98:	681a      	ldr	r2, [r3, #0]
 8006e9a:	69bb      	ldr	r3, [r7, #24]
 8006e9c:	009b      	lsls	r3, r3, #2
 8006e9e:	4413      	add	r3, r2
 8006ea0:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 8006ea2:	4b1e      	ldr	r3, [pc, #120]	; (8006f1c <_tx_timer_system_activate+0xbc>)
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	69fa      	ldr	r2, [r7, #28]
 8006ea8:	429a      	cmp	r2, r3
 8006eaa:	d30b      	bcc.n	8006ec4 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 8006eac:	4b1b      	ldr	r3, [pc, #108]	; (8006f1c <_tx_timer_system_activate+0xbc>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	69fa      	ldr	r2, [r7, #28]
 8006eb2:	1ad3      	subs	r3, r2, r3
 8006eb4:	109b      	asrs	r3, r3, #2
 8006eb6:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 8006eb8:	4b19      	ldr	r3, [pc, #100]	; (8006f20 <_tx_timer_system_activate+0xc0>)
 8006eba:	681a      	ldr	r2, [r3, #0]
 8006ebc:	693b      	ldr	r3, [r7, #16]
 8006ebe:	009b      	lsls	r3, r3, #2
 8006ec0:	4413      	add	r3, r2
 8006ec2:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 8006ec4:	69fb      	ldr	r3, [r7, #28]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d109      	bne.n	8006ee0 <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	687a      	ldr	r2, [r7, #4]
 8006ed0:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	687a      	ldr	r2, [r7, #4]
 8006ed6:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 8006ed8:	69fb      	ldr	r3, [r7, #28]
 8006eda:	687a      	ldr	r2, [r7, #4]
 8006edc:	601a      	str	r2, [r3, #0]
 8006ede:	e011      	b.n	8006f04 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 8006ee0:	69fb      	ldr	r3, [r7, #28]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	695b      	ldr	r3, [r3, #20]
 8006eea:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	687a      	ldr	r2, [r7, #4]
 8006ef0:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	687a      	ldr	r2, [r7, #4]
 8006ef6:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	68fa      	ldr	r2, [r7, #12]
 8006efc:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	68ba      	ldr	r2, [r7, #8]
 8006f02:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	69fa      	ldr	r2, [r7, #28]
 8006f08:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 8006f0a:	bf00      	nop
 8006f0c:	3724      	adds	r7, #36	; 0x24
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f14:	4770      	bx	lr
 8006f16:	bf00      	nop
 8006f18:	24001d98 	.word	0x24001d98
 8006f1c:	24001e28 	.word	0x24001e28
 8006f20:	24001ee0 	.word	0x24001ee0

08006f24 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 8006f24:	b480      	push	{r7}
 8006f26:	b087      	sub	sp, #28
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	699b      	ldr	r3, [r3, #24]
 8006f30:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d026      	beq.n	8006f86 <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	691b      	ldr	r3, [r3, #16]
 8006f3c:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 8006f3e:	687a      	ldr	r2, [r7, #4]
 8006f40:	693b      	ldr	r3, [r7, #16]
 8006f42:	429a      	cmp	r2, r3
 8006f44:	d108      	bne.n	8006f58 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	687a      	ldr	r2, [r7, #4]
 8006f4c:	429a      	cmp	r2, r3
 8006f4e:	d117      	bne.n	8006f80 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	2200      	movs	r2, #0
 8006f54:	601a      	str	r2, [r3, #0]
 8006f56:	e013      	b.n	8006f80 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	695b      	ldr	r3, [r3, #20]
 8006f5c:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	68fa      	ldr	r2, [r7, #12]
 8006f62:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	693a      	ldr	r2, [r7, #16]
 8006f68:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	687a      	ldr	r2, [r7, #4]
 8006f70:	429a      	cmp	r2, r3
 8006f72:	d105      	bne.n	8006f80 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	697a      	ldr	r2, [r7, #20]
 8006f78:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	693a      	ldr	r2, [r7, #16]
 8006f7e:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2200      	movs	r2, #0
 8006f84:	619a      	str	r2, [r3, #24]
    }
}
 8006f86:	bf00      	nop
 8006f88:	371c      	adds	r7, #28
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f90:	4770      	bx	lr
	...

08006f94 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b098      	sub	sp, #96	; 0x60
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	657b      	str	r3, [r7, #84]	; 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	4a73      	ldr	r2, [pc, #460]	; (8007170 <_tx_timer_thread_entry+0x1dc>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	f040 80de 	bne.w	8007166 <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006faa:	f3ef 8310 	mrs	r3, PRIMASK
 8006fae:	643b      	str	r3, [r7, #64]	; 0x40
    return(posture);
 8006fb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    int_posture = __get_interrupt_posture();
 8006fb2:	63fb      	str	r3, [r7, #60]	; 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8006fb4:	b672      	cpsid	i
    return(int_posture);
 8006fb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 8006fb8:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 8006fba:	4b6e      	ldr	r3, [pc, #440]	; (8007174 <_tx_timer_thread_entry+0x1e0>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d003      	beq.n	8006fd0 <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	f107 020c 	add.w	r2, r7, #12
 8006fce:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 8006fd0:	4b68      	ldr	r3, [pc, #416]	; (8007174 <_tx_timer_thread_entry+0x1e0>)
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 8006fd8:	4b66      	ldr	r3, [pc, #408]	; (8007174 <_tx_timer_thread_entry+0x1e0>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	3304      	adds	r3, #4
 8006fde:	4a65      	ldr	r2, [pc, #404]	; (8007174 <_tx_timer_thread_entry+0x1e0>)
 8006fe0:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 8006fe2:	4b64      	ldr	r3, [pc, #400]	; (8007174 <_tx_timer_thread_entry+0x1e0>)
 8006fe4:	681a      	ldr	r2, [r3, #0]
 8006fe6:	4b64      	ldr	r3, [pc, #400]	; (8007178 <_tx_timer_thread_entry+0x1e4>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	429a      	cmp	r2, r3
 8006fec:	d103      	bne.n	8006ff6 <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 8006fee:	4b63      	ldr	r3, [pc, #396]	; (800717c <_tx_timer_thread_entry+0x1e8>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4a60      	ldr	r2, [pc, #384]	; (8007174 <_tx_timer_thread_entry+0x1e0>)
 8006ff4:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 8006ff6:	4b62      	ldr	r3, [pc, #392]	; (8007180 <_tx_timer_thread_entry+0x1ec>)
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	601a      	str	r2, [r3, #0]
 8006ffc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006ffe:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007002:	f383 8810 	msr	PRIMASK, r3
}
 8007006:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007008:	f3ef 8310 	mrs	r3, PRIMASK
 800700c:	63bb      	str	r3, [r7, #56]	; 0x38
    return(posture);
 800700e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    int_posture = __get_interrupt_posture();
 8007010:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 8007012:	b672      	cpsid	i
    return(int_posture);
 8007014:	6b7b      	ldr	r3, [r7, #52]	; 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 8007016:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 8007018:	e07f      	b.n	800711a <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	64fb      	str	r3, [r7, #76]	; 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	691b      	ldr	r3, [r3, #16]
 8007022:	64bb      	str	r3, [r7, #72]	; 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 8007024:	2300      	movs	r3, #0
 8007026:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 8007028:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800702a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800702c:	429a      	cmp	r2, r3
 800702e:	d102      	bne.n	8007036 <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 8007030:	2300      	movs	r3, #0
 8007032:	60fb      	str	r3, [r7, #12]
 8007034:	e00e      	b.n	8007054 <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 8007036:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007038:	695b      	ldr	r3, [r3, #20]
 800703a:	647b      	str	r3, [r7, #68]	; 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800703c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800703e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007040:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 8007042:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007044:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007046:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 8007048:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800704a:	f107 020c 	add.w	r2, r7, #12
 800704e:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 8007050:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007052:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 8007054:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	2b20      	cmp	r3, #32
 800705a:	d911      	bls.n	8007080 <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 800705c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 8007064:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007066:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 8007068:	2300      	movs	r3, #0
 800706a:	65bb      	str	r3, [r7, #88]	; 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800706c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800706e:	f107 0208 	add.w	r2, r7, #8
 8007072:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 8007074:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007076:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007078:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 800707a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800707c:	60bb      	str	r3, [r7, #8]
 800707e:	e01a      	b.n	80070b6 <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 8007080:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007082:	689b      	ldr	r3, [r3, #8]
 8007084:	65bb      	str	r3, [r7, #88]	; 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 8007086:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007088:	68db      	ldr	r3, [r3, #12]
 800708a:	657b      	str	r3, [r7, #84]	; 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 800708c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800708e:	685a      	ldr	r2, [r3, #4]
 8007090:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007092:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 8007094:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d009      	beq.n	80070b0 <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800709c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800709e:	f107 0208 	add.w	r2, r7, #8
 80070a2:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 80070a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070a6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80070a8:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 80070aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070ac:	60bb      	str	r3, [r7, #8]
 80070ae:	e002      	b.n	80070b6 <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 80070b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070b2:	2200      	movs	r2, #0
 80070b4:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 80070b6:	4a33      	ldr	r2, [pc, #204]	; (8007184 <_tx_timer_thread_entry+0x1f0>)
 80070b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070ba:	6013      	str	r3, [r2, #0]
 80070bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80070be:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80070c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070c2:	f383 8810 	msr	PRIMASK, r3
}
 80070c6:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 80070c8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d002      	beq.n	80070d4 <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 80070ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80070d0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80070d2:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80070d4:	f3ef 8310 	mrs	r3, PRIMASK
 80070d8:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 80070da:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 80070dc:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 80070de:	b672      	cpsid	i
    return(int_posture);
 80070e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 80070e2:	65fb      	str	r3, [r7, #92]	; 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 80070e4:	4b27      	ldr	r3, [pc, #156]	; (8007184 <_tx_timer_thread_entry+0x1f0>)
 80070e6:	2200      	movs	r2, #0
 80070e8:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 80070ea:	68bb      	ldr	r3, [r7, #8]
 80070ec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80070ee:	429a      	cmp	r2, r3
 80070f0:	d105      	bne.n	80070fe <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 80070f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070f4:	2200      	movs	r2, #0
 80070f6:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 80070f8:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80070fa:	f7ff feb1 	bl	8006e60 <_tx_timer_system_activate>
 80070fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007100:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007102:	69bb      	ldr	r3, [r7, #24]
 8007104:	f383 8810 	msr	PRIMASK, r3
}
 8007108:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800710a:	f3ef 8310 	mrs	r3, PRIMASK
 800710e:	623b      	str	r3, [r7, #32]
    return(posture);
 8007110:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8007112:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007114:	b672      	cpsid	i
    return(int_posture);
 8007116:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 8007118:	65fb      	str	r3, [r7, #92]	; 0x5c
            while (expired_timers != TX_NULL)
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	2b00      	cmp	r3, #0
 800711e:	f47f af7c 	bne.w	800701a <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 8007122:	4b17      	ldr	r3, [pc, #92]	; (8007180 <_tx_timer_thread_entry+0x1ec>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d116      	bne.n	8007158 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 800712a:	4b17      	ldr	r3, [pc, #92]	; (8007188 <_tx_timer_thread_entry+0x1f4>)
 800712c:	653b      	str	r3, [r7, #80]	; 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800712e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007130:	2203      	movs	r2, #3
 8007132:	631a      	str	r2, [r3, #48]	; 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8007134:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007136:	2201      	movs	r2, #1
 8007138:	639a      	str	r2, [r3, #56]	; 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 800713a:	4b14      	ldr	r3, [pc, #80]	; (800718c <_tx_timer_thread_entry+0x1f8>)
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	3301      	adds	r3, #1
 8007140:	4a12      	ldr	r2, [pc, #72]	; (800718c <_tx_timer_thread_entry+0x1f8>)
 8007142:	6013      	str	r3, [r2, #0]
 8007144:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007146:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	f383 8810 	msr	PRIMASK, r3
}
 800714e:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8007150:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8007152:	f7ff fbc9 	bl	80068e8 <_tx_thread_system_suspend>
 8007156:	e728      	b.n	8006faa <_tx_timer_thread_entry+0x16>
 8007158:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800715a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800715c:	693b      	ldr	r3, [r7, #16]
 800715e:	f383 8810 	msr	PRIMASK, r3
}
 8007162:	bf00      	nop
            TX_DISABLE
 8007164:	e721      	b.n	8006faa <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 8007166:	bf00      	nop
 8007168:	3760      	adds	r7, #96	; 0x60
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}
 800716e:	bf00      	nop
 8007170:	4154494d 	.word	0x4154494d
 8007174:	24001d98 	.word	0x24001d98
 8007178:	24001e28 	.word	0x24001e28
 800717c:	24001ee0 	.word	0x24001ee0
 8007180:	24001e1c 	.word	0x24001e1c
 8007184:	24001edc 	.word	0x24001edc
 8007188:	24001e2c 	.word	0x24001e2c
 800718c:	24001d84 	.word	0x24001d84

08007190 <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b08a      	sub	sp, #40	; 0x28
 8007194:	af00      	add	r7, sp, #0
 8007196:	60f8      	str	r0, [r7, #12]
 8007198:	60b9      	str	r1, [r7, #8]
 800719a:	607a      	str	r2, [r7, #4]
 800719c:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800719e:	2300      	movs	r3, #0
 80071a0:	627b      	str	r3, [r7, #36]	; 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d102      	bne.n	80071ae <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 80071a8:	2302      	movs	r3, #2
 80071aa:	627b      	str	r3, [r7, #36]	; 0x24
 80071ac:	e029      	b.n	8007202 <_txe_byte_allocate+0x72>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4a2d      	ldr	r2, [pc, #180]	; (8007268 <_txe_byte_allocate+0xd8>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d002      	beq.n	80071be <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 80071b8:	2302      	movs	r3, #2
 80071ba:	627b      	str	r3, [r7, #36]	; 0x24
 80071bc:	e021      	b.n	8007202 <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d102      	bne.n	80071ca <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 80071c4:	2303      	movs	r3, #3
 80071c6:	627b      	str	r3, [r7, #36]	; 0x24
 80071c8:	e01b      	b.n	8007202 <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d102      	bne.n	80071d6 <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 80071d0:	2305      	movs	r3, #5
 80071d2:	627b      	str	r3, [r7, #36]	; 0x24
 80071d4:	e015      	b.n	8007202 <_txe_byte_allocate+0x72>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	69db      	ldr	r3, [r3, #28]
 80071da:	687a      	ldr	r2, [r7, #4]
 80071dc:	429a      	cmp	r2, r3
 80071de:	d902      	bls.n	80071e6 <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 80071e0:	2305      	movs	r3, #5
 80071e2:	627b      	str	r3, [r7, #36]	; 0x24
 80071e4:	e00d      	b.n	8007202 <_txe_byte_allocate+0x72>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d00a      	beq.n	8007202 <_txe_byte_allocate+0x72>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80071ec:	f3ef 8305 	mrs	r3, IPSR
 80071f0:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 80071f2:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80071f4:	4b1d      	ldr	r3, [pc, #116]	; (800726c <_txe_byte_allocate+0xdc>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4313      	orrs	r3, r2
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d001      	beq.n	8007202 <_txe_byte_allocate+0x72>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 80071fe:	2304      	movs	r3, #4
 8007200:	627b      	str	r3, [r7, #36]	; 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 8007202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007204:	2b00      	cmp	r3, #0
 8007206:	d108      	bne.n	800721a <_txe_byte_allocate+0x8a>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8007208:	4b19      	ldr	r3, [pc, #100]	; (8007270 <_txe_byte_allocate+0xe0>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800720e:	6a3b      	ldr	r3, [r7, #32]
 8007210:	4a18      	ldr	r2, [pc, #96]	; (8007274 <_txe_byte_allocate+0xe4>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d101      	bne.n	800721a <_txe_byte_allocate+0x8a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 8007216:	2313      	movs	r3, #19
 8007218:	627b      	str	r3, [r7, #36]	; 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 800721a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800721c:	2b00      	cmp	r3, #0
 800721e:	d114      	bne.n	800724a <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007220:	f3ef 8305 	mrs	r3, IPSR
 8007224:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8007226:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8007228:	4b10      	ldr	r3, [pc, #64]	; (800726c <_txe_byte_allocate+0xdc>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4313      	orrs	r3, r2
 800722e:	2b00      	cmp	r3, #0
 8007230:	d00b      	beq.n	800724a <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007232:	f3ef 8305 	mrs	r3, IPSR
 8007236:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8007238:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800723a:	4b0c      	ldr	r3, [pc, #48]	; (800726c <_txe_byte_allocate+0xdc>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	4313      	orrs	r3, r2
 8007240:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8007244:	d201      	bcs.n	800724a <_txe_byte_allocate+0xba>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8007246:	2313      	movs	r3, #19
 8007248:	627b      	str	r3, [r7, #36]	; 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800724a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800724c:	2b00      	cmp	r3, #0
 800724e:	d106      	bne.n	800725e <_txe_byte_allocate+0xce>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	687a      	ldr	r2, [r7, #4]
 8007254:	68b9      	ldr	r1, [r7, #8]
 8007256:	68f8      	ldr	r0, [r7, #12]
 8007258:	f7fe fb76 	bl	8005948 <_tx_byte_allocate>
 800725c:	6278      	str	r0, [r7, #36]	; 0x24
    }

    /* Return completion status.  */
    return(status);
 800725e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007260:	4618      	mov	r0, r3
 8007262:	3728      	adds	r7, #40	; 0x28
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}
 8007268:	42595445 	.word	0x42595445
 800726c:	240001c8 	.word	0x240001c8
 8007270:	24001d88 	.word	0x24001d88
 8007274:	24001e2c 	.word	0x24001e2c

08007278 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b092      	sub	sp, #72	; 0x48
 800727c:	af00      	add	r7, sp, #0
 800727e:	60f8      	str	r0, [r7, #12]
 8007280:	60b9      	str	r1, [r7, #8]
 8007282:	607a      	str	r2, [r7, #4]
 8007284:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8007286:	2300      	movs	r3, #0
 8007288:	647b      	str	r3, [r7, #68]	; 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d102      	bne.n	8007296 <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8007290:	2302      	movs	r3, #2
 8007292:	647b      	str	r3, [r7, #68]	; 0x44
 8007294:	e075      	b.n	8007382 <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 8007296:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007298:	2b34      	cmp	r3, #52	; 0x34
 800729a:	d002      	beq.n	80072a2 <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800729c:	2302      	movs	r3, #2
 800729e:	647b      	str	r3, [r7, #68]	; 0x44
 80072a0:	e06f      	b.n	8007382 <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80072a2:	f3ef 8310 	mrs	r3, PRIMASK
 80072a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 80072a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    int_posture = __get_interrupt_posture();
 80072aa:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 80072ac:	b672      	cpsid	i
    return(int_posture);
 80072ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 80072b0:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 80072b2:	4b3b      	ldr	r3, [pc, #236]	; (80073a0 <_txe_byte_pool_create+0x128>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	3301      	adds	r3, #1
 80072b8:	4a39      	ldr	r2, [pc, #228]	; (80073a0 <_txe_byte_pool_create+0x128>)
 80072ba:	6013      	str	r3, [r2, #0]
 80072bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072be:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80072c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072c2:	f383 8810 	msr	PRIMASK, r3
}
 80072c6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 80072c8:	4b36      	ldr	r3, [pc, #216]	; (80073a4 <_txe_byte_pool_create+0x12c>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 80072ce:	2300      	movs	r3, #0
 80072d0:	643b      	str	r3, [r7, #64]	; 0x40
 80072d2:	e009      	b.n	80072e8 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 80072d4:	68fa      	ldr	r2, [r7, #12]
 80072d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072d8:	429a      	cmp	r2, r3
 80072da:	d00b      	beq.n	80072f4 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 80072dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 80072e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80072e4:	3301      	adds	r3, #1
 80072e6:	643b      	str	r3, [r7, #64]	; 0x40
 80072e8:	4b2f      	ldr	r3, [pc, #188]	; (80073a8 <_txe_byte_pool_create+0x130>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80072ee:	429a      	cmp	r2, r3
 80072f0:	d3f0      	bcc.n	80072d4 <_txe_byte_pool_create+0x5c>
 80072f2:	e000      	b.n	80072f6 <_txe_byte_pool_create+0x7e>
                break;
 80072f4:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80072f6:	f3ef 8310 	mrs	r3, PRIMASK
 80072fa:	623b      	str	r3, [r7, #32]
    return(posture);
 80072fc:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 80072fe:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007300:	b672      	cpsid	i
    return(int_posture);
 8007302:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8007304:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8007306:	4b26      	ldr	r3, [pc, #152]	; (80073a0 <_txe_byte_pool_create+0x128>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	3b01      	subs	r3, #1
 800730c:	4a24      	ldr	r2, [pc, #144]	; (80073a0 <_txe_byte_pool_create+0x128>)
 800730e:	6013      	str	r3, [r2, #0]
 8007310:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007312:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007316:	f383 8810 	msr	PRIMASK, r3
}
 800731a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800731c:	f7ff f996 	bl	800664c <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 8007320:	68fa      	ldr	r2, [r7, #12]
 8007322:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007324:	429a      	cmp	r2, r3
 8007326:	d102      	bne.n	800732e <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 8007328:	2302      	movs	r3, #2
 800732a:	647b      	str	r3, [r7, #68]	; 0x44
 800732c:	e029      	b.n	8007382 <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d102      	bne.n	800733a <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 8007334:	2303      	movs	r3, #3
 8007336:	647b      	str	r3, [r7, #68]	; 0x44
 8007338:	e023      	b.n	8007382 <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	2b63      	cmp	r3, #99	; 0x63
 800733e:	d802      	bhi.n	8007346 <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 8007340:	2305      	movs	r3, #5
 8007342:	647b      	str	r3, [r7, #68]	; 0x44
 8007344:	e01d      	b.n	8007382 <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8007346:	4b19      	ldr	r3, [pc, #100]	; (80073ac <_txe_byte_pool_create+0x134>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	637b      	str	r3, [r7, #52]	; 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800734c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800734e:	4a18      	ldr	r2, [pc, #96]	; (80073b0 <_txe_byte_pool_create+0x138>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d101      	bne.n	8007358 <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8007354:	2313      	movs	r3, #19
 8007356:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007358:	f3ef 8305 	mrs	r3, IPSR
 800735c:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800735e:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8007360:	4b14      	ldr	r3, [pc, #80]	; (80073b4 <_txe_byte_pool_create+0x13c>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	4313      	orrs	r3, r2
 8007366:	2b00      	cmp	r3, #0
 8007368:	d00b      	beq.n	8007382 <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800736a:	f3ef 8305 	mrs	r3, IPSR
 800736e:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8007370:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8007372:	4b10      	ldr	r3, [pc, #64]	; (80073b4 <_txe_byte_pool_create+0x13c>)
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	4313      	orrs	r3, r2
 8007378:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 800737c:	d201      	bcs.n	8007382 <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800737e:	2313      	movs	r3, #19
 8007380:	647b      	str	r3, [r7, #68]	; 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8007382:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007384:	2b00      	cmp	r3, #0
 8007386:	d106      	bne.n	8007396 <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	687a      	ldr	r2, [r7, #4]
 800738c:	68b9      	ldr	r1, [r7, #8]
 800738e:	68f8      	ldr	r0, [r7, #12]
 8007390:	f7fe fc1c 	bl	8005bcc <_tx_byte_pool_create>
 8007394:	6478      	str	r0, [r7, #68]	; 0x44
    }

    /* Return completion status.  */
    return(status);
 8007396:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8007398:	4618      	mov	r0, r3
 800739a:	3748      	adds	r7, #72	; 0x48
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}
 80073a0:	24001d84 	.word	0x24001d84
 80073a4:	24001ccc 	.word	0x24001ccc
 80073a8:	24001ce8 	.word	0x24001ce8
 80073ac:	24001d88 	.word	0x24001d88
 80073b0:	24001e2c 	.word	0x24001e2c
 80073b4:	240001c8 	.word	0x240001c8

080073b8 <_txe_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count, UINT semaphore_control_block_size)
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b092      	sub	sp, #72	; 0x48
 80073bc:	af00      	add	r7, sp, #0
 80073be:	60f8      	str	r0, [r7, #12]
 80073c0:	60b9      	str	r1, [r7, #8]
 80073c2:	607a      	str	r2, [r7, #4]
 80073c4:	603b      	str	r3, [r7, #0]
TX_THREAD           *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80073c6:	2300      	movs	r3, #0
 80073c8:	647b      	str	r3, [r7, #68]	; 0x44

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d102      	bne.n	80073d6 <_txe_semaphore_create+0x1e>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 80073d0:	230c      	movs	r3, #12
 80073d2:	647b      	str	r3, [r7, #68]	; 0x44
 80073d4:	e054      	b.n	8007480 <_txe_semaphore_create+0xc8>
    }

    /* Now check for a valid semaphore ID.  */
    else if (semaphore_control_block_size != (sizeof(TX_SEMAPHORE)))
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	2b1c      	cmp	r3, #28
 80073da:	d002      	beq.n	80073e2 <_txe_semaphore_create+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 80073dc:	230c      	movs	r3, #12
 80073de:	647b      	str	r3, [r7, #68]	; 0x44
 80073e0:	e04e      	b.n	8007480 <_txe_semaphore_create+0xc8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80073e2:	f3ef 8310 	mrs	r3, PRIMASK
 80073e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 80073e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    int_posture = __get_interrupt_posture();
 80073ea:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 80073ec:	b672      	cpsid	i
    return(int_posture);
 80073ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 80073f0:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 80073f2:	4b36      	ldr	r3, [pc, #216]	; (80074cc <_txe_semaphore_create+0x114>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	3301      	adds	r3, #1
 80073f8:	4a34      	ldr	r2, [pc, #208]	; (80074cc <_txe_semaphore_create+0x114>)
 80073fa:	6013      	str	r3, [r2, #0]
 80073fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073fe:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007402:	f383 8810 	msr	PRIMASK, r3
}
 8007406:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_semaphore =  _tx_semaphore_created_ptr;
 8007408:	4b31      	ldr	r3, [pc, #196]	; (80074d0 <_txe_semaphore_create+0x118>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 800740e:	2300      	movs	r3, #0
 8007410:	643b      	str	r3, [r7, #64]	; 0x40
 8007412:	e009      	b.n	8007428 <_txe_semaphore_create+0x70>
        {

            /* Determine if this semaphore matches the current semaphore in the list.  */
            if (semaphore_ptr == next_semaphore)
 8007414:	68fa      	ldr	r2, [r7, #12]
 8007416:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007418:	429a      	cmp	r2, r3
 800741a:	d00b      	beq.n	8007434 <_txe_semaphore_create+0x7c>
            }
            else
            {

                /* Move to next semaphore.  */
                next_semaphore =  next_semaphore -> tx_semaphore_created_next;
 800741c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800741e:	695b      	ldr	r3, [r3, #20]
 8007420:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 8007422:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007424:	3301      	adds	r3, #1
 8007426:	643b      	str	r3, [r7, #64]	; 0x40
 8007428:	4b2a      	ldr	r3, [pc, #168]	; (80074d4 <_txe_semaphore_create+0x11c>)
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800742e:	429a      	cmp	r2, r3
 8007430:	d3f0      	bcc.n	8007414 <_txe_semaphore_create+0x5c>
 8007432:	e000      	b.n	8007436 <_txe_semaphore_create+0x7e>
                break;
 8007434:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007436:	f3ef 8310 	mrs	r3, PRIMASK
 800743a:	623b      	str	r3, [r7, #32]
    return(posture);
 800743c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800743e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007440:	b672      	cpsid	i
    return(int_posture);
 8007442:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8007444:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8007446:	4b21      	ldr	r3, [pc, #132]	; (80074cc <_txe_semaphore_create+0x114>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	3b01      	subs	r3, #1
 800744c:	4a1f      	ldr	r2, [pc, #124]	; (80074cc <_txe_semaphore_create+0x114>)
 800744e:	6013      	str	r3, [r2, #0]
 8007450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007452:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007456:	f383 8810 	msr	PRIMASK, r3
}
 800745a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800745c:	f7ff f8f6 	bl	800664c <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate semaphore.  */
        if (semaphore_ptr == next_semaphore)
 8007460:	68fa      	ldr	r2, [r7, #12]
 8007462:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007464:	429a      	cmp	r2, r3
 8007466:	d102      	bne.n	800746e <_txe_semaphore_create+0xb6>
        {

            /* Semaphore is already created, return appropriate error code.  */
            status =  TX_SEMAPHORE_ERROR;
 8007468:	230c      	movs	r3, #12
 800746a:	647b      	str	r3, [r7, #68]	; 0x44
 800746c:	e008      	b.n	8007480 <_txe_semaphore_create+0xc8>
#ifndef TX_TIMER_PROCESS_IN_ISR
        else
        {

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800746e:	4b1a      	ldr	r3, [pc, #104]	; (80074d8 <_txe_semaphore_create+0x120>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	637b      	str	r3, [r7, #52]	; 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8007474:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007476:	4a19      	ldr	r2, [pc, #100]	; (80074dc <_txe_semaphore_create+0x124>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d101      	bne.n	8007480 <_txe_semaphore_create+0xc8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800747c:	2313      	movs	r3, #19
 800747e:	647b      	str	r3, [r7, #68]	; 0x44
        }
#endif
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8007480:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007482:	2b00      	cmp	r3, #0
 8007484:	d114      	bne.n	80074b0 <_txe_semaphore_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007486:	f3ef 8305 	mrs	r3, IPSR
 800748a:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800748c:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800748e:	4b14      	ldr	r3, [pc, #80]	; (80074e0 <_txe_semaphore_create+0x128>)
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	4313      	orrs	r3, r2
 8007494:	2b00      	cmp	r3, #0
 8007496:	d00b      	beq.n	80074b0 <_txe_semaphore_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007498:	f3ef 8305 	mrs	r3, IPSR
 800749c:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800749e:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 80074a0:	4b0f      	ldr	r3, [pc, #60]	; (80074e0 <_txe_semaphore_create+0x128>)
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4313      	orrs	r3, r2
 80074a6:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 80074aa:	d201      	bcs.n	80074b0 <_txe_semaphore_create+0xf8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 80074ac:	2313      	movs	r3, #19
 80074ae:	647b      	str	r3, [r7, #68]	; 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80074b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d105      	bne.n	80074c2 <_txe_semaphore_create+0x10a>
    {

        /* Call actual semaphore create function.  */
        status =  _tx_semaphore_create(semaphore_ptr, name_ptr, initial_count);
 80074b6:	687a      	ldr	r2, [r7, #4]
 80074b8:	68b9      	ldr	r1, [r7, #8]
 80074ba:	68f8      	ldr	r0, [r7, #12]
 80074bc:	f7fe fe14 	bl	80060e8 <_tx_semaphore_create>
 80074c0:	6478      	str	r0, [r7, #68]	; 0x44
    }

    /* Return completion status.  */
    return(status);
 80074c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	3748      	adds	r7, #72	; 0x48
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bd80      	pop	{r7, pc}
 80074cc:	24001d84 	.word	0x24001d84
 80074d0:	24001cc8 	.word	0x24001cc8
 80074d4:	24001cd8 	.word	0x24001cd8
 80074d8:	24001d88 	.word	0x24001d88
 80074dc:	24001e2c 	.word	0x24001e2c
 80074e0:	240001c8 	.word	0x240001c8

080074e4 <_txe_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b086      	sub	sp, #24
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
 80074ec:	6039      	str	r1, [r7, #0]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80074ee:	2300      	movs	r3, #0
 80074f0:	617b      	str	r3, [r7, #20]

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d102      	bne.n	80074fe <_txe_semaphore_get+0x1a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 80074f8:	230c      	movs	r3, #12
 80074fa:	617b      	str	r3, [r7, #20]
 80074fc:	e01f      	b.n	800753e <_txe_semaphore_get+0x5a>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a15      	ldr	r2, [pc, #84]	; (8007558 <_txe_semaphore_get+0x74>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d002      	beq.n	800750e <_txe_semaphore_get+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8007508:	230c      	movs	r3, #12
 800750a:	617b      	str	r3, [r7, #20]
 800750c:	e017      	b.n	800753e <_txe_semaphore_get+0x5a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d014      	beq.n	800753e <_txe_semaphore_get+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007514:	f3ef 8305 	mrs	r3, IPSR
 8007518:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800751a:	68fa      	ldr	r2, [r7, #12]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800751c:	4b0f      	ldr	r3, [pc, #60]	; (800755c <_txe_semaphore_get+0x78>)
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4313      	orrs	r3, r2
 8007522:	2b00      	cmp	r3, #0
 8007524:	d002      	beq.n	800752c <_txe_semaphore_get+0x48>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8007526:	2304      	movs	r3, #4
 8007528:	617b      	str	r3, [r7, #20]
 800752a:	e008      	b.n	800753e <_txe_semaphore_get+0x5a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800752c:	4b0c      	ldr	r3, [pc, #48]	; (8007560 <_txe_semaphore_get+0x7c>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	613b      	str	r3, [r7, #16]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 8007532:	693b      	ldr	r3, [r7, #16]
 8007534:	4a0b      	ldr	r2, [pc, #44]	; (8007564 <_txe_semaphore_get+0x80>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d101      	bne.n	800753e <_txe_semaphore_get+0x5a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800753a:	2304      	movs	r3, #4
 800753c:	617b      	str	r3, [r7, #20]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800753e:	697b      	ldr	r3, [r7, #20]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d104      	bne.n	800754e <_txe_semaphore_get+0x6a>
    {

        /* Call actual get semaphore function.  */
        status =  _tx_semaphore_get(semaphore_ptr, wait_option);
 8007544:	6839      	ldr	r1, [r7, #0]
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f7fe fe20 	bl	800618c <_tx_semaphore_get>
 800754c:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800754e:	697b      	ldr	r3, [r7, #20]
}
 8007550:	4618      	mov	r0, r3
 8007552:	3718      	adds	r7, #24
 8007554:	46bd      	mov	sp, r7
 8007556:	bd80      	pop	{r7, pc}
 8007558:	53454d41 	.word	0x53454d41
 800755c:	240001c8 	.word	0x240001c8
 8007560:	24001d88 	.word	0x24001d88
 8007564:	24001e2c 	.word	0x24001e2c

08007568 <_txe_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b084      	sub	sp, #16
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]

UINT        status;


    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d102      	bne.n	800757c <_txe_semaphore_put+0x14>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8007576:	230c      	movs	r3, #12
 8007578:	60fb      	str	r3, [r7, #12]
 800757a:	e00b      	b.n	8007594 <_txe_semaphore_put+0x2c>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	4a07      	ldr	r2, [pc, #28]	; (80075a0 <_txe_semaphore_put+0x38>)
 8007582:	4293      	cmp	r3, r2
 8007584:	d002      	beq.n	800758c <_txe_semaphore_put+0x24>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8007586:	230c      	movs	r3, #12
 8007588:	60fb      	str	r3, [r7, #12]
 800758a:	e003      	b.n	8007594 <_txe_semaphore_put+0x2c>
    }
    else
    {

        /* Call actual put semaphore function.  */
        status =  _tx_semaphore_put(semaphore_ptr);
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f7fe fe8f 	bl	80062b0 <_tx_semaphore_put>
 8007592:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 8007594:	68fb      	ldr	r3, [r7, #12]
}
 8007596:	4618      	mov	r0, r3
 8007598:	3710      	adds	r7, #16
 800759a:	46bd      	mov	sp, r7
 800759c:	bd80      	pop	{r7, pc}
 800759e:	bf00      	nop
 80075a0:	53454d41 	.word	0x53454d41

080075a4 <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b09a      	sub	sp, #104	; 0x68
 80075a8:	af06      	add	r7, sp, #24
 80075aa:	60f8      	str	r0, [r7, #12]
 80075ac:	60b9      	str	r1, [r7, #8]
 80075ae:	607a      	str	r2, [r7, #4]
 80075b0:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80075b2:	2300      	movs	r3, #0
 80075b4:	64fb      	str	r3, [r7, #76]	; 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d102      	bne.n	80075c2 <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 80075bc:	230e      	movs	r3, #14
 80075be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80075c0:	e0bb      	b.n	800773a <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 80075c2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80075c4:	2bb0      	cmp	r3, #176	; 0xb0
 80075c6:	d002      	beq.n	80075ce <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 80075c8:	230e      	movs	r3, #14
 80075ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80075cc:	e0b5      	b.n	800773a <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80075ce:	f3ef 8310 	mrs	r3, PRIMASK
 80075d2:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 80075d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 80075d6:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 80075d8:	b672      	cpsid	i
    return(int_posture);
 80075da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 80075dc:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 80075de:	4b64      	ldr	r3, [pc, #400]	; (8007770 <_txe_thread_create+0x1cc>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	3301      	adds	r3, #1
 80075e4:	4a62      	ldr	r2, [pc, #392]	; (8007770 <_txe_thread_create+0x1cc>)
 80075e6:	6013      	str	r3, [r2, #0]
 80075e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80075ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80075ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075ee:	f383 8810 	msr	PRIMASK, r3
}
 80075f2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 80075f4:	2300      	movs	r3, #0
 80075f6:	64bb      	str	r3, [r7, #72]	; 0x48
        next_thread =  _tx_thread_created_ptr;
 80075f8:	4b5e      	ldr	r3, [pc, #376]	; (8007774 <_txe_thread_create+0x1d0>)
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	643b      	str	r3, [r7, #64]	; 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 80075fe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007600:	63bb      	str	r3, [r7, #56]	; 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 8007602:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007604:	3b01      	subs	r3, #1
 8007606:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007608:	4413      	add	r3, r2
 800760a:	63bb      	str	r3, [r7, #56]	; 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 800760c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800760e:	637b      	str	r3, [r7, #52]	; 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8007610:	2300      	movs	r3, #0
 8007612:	647b      	str	r3, [r7, #68]	; 0x44
 8007614:	e02b      	b.n	800766e <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 8007616:	68fa      	ldr	r2, [r7, #12]
 8007618:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800761a:	429a      	cmp	r2, r3
 800761c:	d101      	bne.n	8007622 <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 800761e:	2301      	movs	r3, #1
 8007620:	64bb      	str	r3, [r7, #72]	; 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 8007622:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007624:	2b01      	cmp	r3, #1
 8007626:	d028      	beq.n	800767a <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 8007628:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800762a:	68db      	ldr	r3, [r3, #12]
 800762c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800762e:	429a      	cmp	r2, r3
 8007630:	d308      	bcc.n	8007644 <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 8007632:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007634:	691b      	ldr	r3, [r3, #16]
 8007636:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007638:	429a      	cmp	r2, r3
 800763a:	d203      	bcs.n	8007644 <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800763c:	2300      	movs	r3, #0
 800763e:	65bb      	str	r3, [r7, #88]	; 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8007640:	2301      	movs	r3, #1
 8007642:	64bb      	str	r3, [r7, #72]	; 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 8007644:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007646:	68db      	ldr	r3, [r3, #12]
 8007648:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800764a:	429a      	cmp	r2, r3
 800764c:	d308      	bcc.n	8007660 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 800764e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007650:	691b      	ldr	r3, [r3, #16]
 8007652:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007654:	429a      	cmp	r2, r3
 8007656:	d203      	bcs.n	8007660 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8007658:	2300      	movs	r3, #0
 800765a:	65bb      	str	r3, [r7, #88]	; 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800765c:	2301      	movs	r3, #1
 800765e:	64bb      	str	r3, [r7, #72]	; 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 8007660:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007662:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007666:	643b      	str	r3, [r7, #64]	; 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8007668:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800766a:	3301      	adds	r3, #1
 800766c:	647b      	str	r3, [r7, #68]	; 0x44
 800766e:	4b42      	ldr	r3, [pc, #264]	; (8007778 <_txe_thread_create+0x1d4>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007674:	429a      	cmp	r2, r3
 8007676:	d3ce      	bcc.n	8007616 <_txe_thread_create+0x72>
 8007678:	e000      	b.n	800767c <_txe_thread_create+0xd8>
                break;
 800767a:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800767c:	f3ef 8310 	mrs	r3, PRIMASK
 8007680:	61fb      	str	r3, [r7, #28]
    return(posture);
 8007682:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8007684:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007686:	b672      	cpsid	i
    return(int_posture);
 8007688:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800768a:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800768c:	4b38      	ldr	r3, [pc, #224]	; (8007770 <_txe_thread_create+0x1cc>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	3b01      	subs	r3, #1
 8007692:	4a37      	ldr	r2, [pc, #220]	; (8007770 <_txe_thread_create+0x1cc>)
 8007694:	6013      	str	r3, [r2, #0]
 8007696:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007698:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800769a:	6a3b      	ldr	r3, [r7, #32]
 800769c:	f383 8810 	msr	PRIMASK, r3
}
 80076a0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 80076a2:	f7fe ffd3 	bl	800664c <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 80076a6:	68fa      	ldr	r2, [r7, #12]
 80076a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076aa:	429a      	cmp	r2, r3
 80076ac:	d102      	bne.n	80076b4 <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 80076ae:	230e      	movs	r3, #14
 80076b0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80076b2:	e042      	b.n	800773a <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 80076b4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d102      	bne.n	80076c0 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 80076ba:	2303      	movs	r3, #3
 80076bc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80076be:	e03c      	b.n	800773a <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d102      	bne.n	80076cc <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 80076c6:	2303      	movs	r3, #3
 80076c8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80076ca:	e036      	b.n	800773a <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 80076cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80076ce:	2bc7      	cmp	r3, #199	; 0xc7
 80076d0:	d802      	bhi.n	80076d8 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 80076d2:	2305      	movs	r3, #5
 80076d4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80076d6:	e030      	b.n	800773a <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 80076d8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80076da:	2b1f      	cmp	r3, #31
 80076dc:	d902      	bls.n	80076e4 <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 80076de:	230f      	movs	r3, #15
 80076e0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80076e2:	e02a      	b.n	800773a <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 80076e4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80076e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80076e8:	429a      	cmp	r2, r3
 80076ea:	d902      	bls.n	80076f2 <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 80076ec:	2318      	movs	r3, #24
 80076ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80076f0:	e023      	b.n	800773a <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 80076f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	d902      	bls.n	80076fe <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 80076f8:	2310      	movs	r3, #16
 80076fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80076fc:	e01d      	b.n	800773a <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 80076fe:	4b1f      	ldr	r3, [pc, #124]	; (800777c <_txe_thread_create+0x1d8>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	633b      	str	r3, [r7, #48]	; 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 8007704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007706:	4a1e      	ldr	r2, [pc, #120]	; (8007780 <_txe_thread_create+0x1dc>)
 8007708:	4293      	cmp	r3, r2
 800770a:	d101      	bne.n	8007710 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800770c:	2313      	movs	r3, #19
 800770e:	64fb      	str	r3, [r7, #76]	; 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007710:	f3ef 8305 	mrs	r3, IPSR
 8007714:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8007716:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8007718:	4b1a      	ldr	r3, [pc, #104]	; (8007784 <_txe_thread_create+0x1e0>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	4313      	orrs	r3, r2
 800771e:	2b00      	cmp	r3, #0
 8007720:	d00b      	beq.n	800773a <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007722:	f3ef 8305 	mrs	r3, IPSR
 8007726:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8007728:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800772a:	4b16      	ldr	r3, [pc, #88]	; (8007784 <_txe_thread_create+0x1e0>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	4313      	orrs	r3, r2
 8007730:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8007734:	d201      	bcs.n	800773a <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8007736:	2313      	movs	r3, #19
 8007738:	64fb      	str	r3, [r7, #76]	; 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800773a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800773c:	2b00      	cmp	r3, #0
 800773e:	d112      	bne.n	8007766 <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 8007740:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007742:	9305      	str	r3, [sp, #20]
 8007744:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007746:	9304      	str	r3, [sp, #16]
 8007748:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800774a:	9303      	str	r3, [sp, #12]
 800774c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800774e:	9302      	str	r3, [sp, #8]
 8007750:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007752:	9301      	str	r3, [sp, #4]
 8007754:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007756:	9300      	str	r3, [sp, #0]
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	687a      	ldr	r2, [r7, #4]
 800775c:	68b9      	ldr	r1, [r7, #8]
 800775e:	68f8      	ldr	r0, [r7, #12]
 8007760:	f7fe fdfe 	bl	8006360 <_tx_thread_create>
 8007764:	64f8      	str	r0, [r7, #76]	; 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 8007766:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8007768:	4618      	mov	r0, r3
 800776a:	3750      	adds	r7, #80	; 0x50
 800776c:	46bd      	mov	sp, r7
 800776e:	bd80      	pop	{r7, pc}
 8007770:	24001d84 	.word	0x24001d84
 8007774:	24001d74 	.word	0x24001d74
 8007778:	24001d7c 	.word	0x24001d7c
 800777c:	24001d88 	.word	0x24001d88
 8007780:	24001e2c 	.word	0x24001e2c
 8007784:	240001c8 	.word	0x240001c8

08007788 <__libc_init_array>:
 8007788:	b570      	push	{r4, r5, r6, lr}
 800778a:	4d0d      	ldr	r5, [pc, #52]	; (80077c0 <__libc_init_array+0x38>)
 800778c:	4c0d      	ldr	r4, [pc, #52]	; (80077c4 <__libc_init_array+0x3c>)
 800778e:	1b64      	subs	r4, r4, r5
 8007790:	10a4      	asrs	r4, r4, #2
 8007792:	2600      	movs	r6, #0
 8007794:	42a6      	cmp	r6, r4
 8007796:	d109      	bne.n	80077ac <__libc_init_array+0x24>
 8007798:	4d0b      	ldr	r5, [pc, #44]	; (80077c8 <__libc_init_array+0x40>)
 800779a:	4c0c      	ldr	r4, [pc, #48]	; (80077cc <__libc_init_array+0x44>)
 800779c:	f000 f820 	bl	80077e0 <_init>
 80077a0:	1b64      	subs	r4, r4, r5
 80077a2:	10a4      	asrs	r4, r4, #2
 80077a4:	2600      	movs	r6, #0
 80077a6:	42a6      	cmp	r6, r4
 80077a8:	d105      	bne.n	80077b6 <__libc_init_array+0x2e>
 80077aa:	bd70      	pop	{r4, r5, r6, pc}
 80077ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80077b0:	4798      	blx	r3
 80077b2:	3601      	adds	r6, #1
 80077b4:	e7ee      	b.n	8007794 <__libc_init_array+0xc>
 80077b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80077ba:	4798      	blx	r3
 80077bc:	3601      	adds	r6, #1
 80077be:	e7f2      	b.n	80077a6 <__libc_init_array+0x1e>
 80077c0:	08007890 	.word	0x08007890
 80077c4:	08007890 	.word	0x08007890
 80077c8:	08007890 	.word	0x08007890
 80077cc:	08007894 	.word	0x08007894

080077d0 <memset>:
 80077d0:	4402      	add	r2, r0
 80077d2:	4603      	mov	r3, r0
 80077d4:	4293      	cmp	r3, r2
 80077d6:	d100      	bne.n	80077da <memset+0xa>
 80077d8:	4770      	bx	lr
 80077da:	f803 1b01 	strb.w	r1, [r3], #1
 80077de:	e7f9      	b.n	80077d4 <memset+0x4>

080077e0 <_init>:
 80077e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077e2:	bf00      	nop
 80077e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077e6:	bc08      	pop	{r3}
 80077e8:	469e      	mov	lr, r3
 80077ea:	4770      	bx	lr

080077ec <_fini>:
 80077ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077ee:	bf00      	nop
 80077f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077f2:	bc08      	pop	{r3}
 80077f4:	469e      	mov	lr, r3
 80077f6:	4770      	bx	lr
