
Projeto2-Otimizacao-Energetica.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000316c  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000844  20400000  0040316c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000d8  20400844  004039b0  00020844  2**2
                  ALLOC
  3 .stack        00002004  2040091c  00403a88  00020844  2**0
                  ALLOC
  4 .heap         00000200  20402920  00405a8c  00020844  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020844  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020872  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000ac1e  00000000  00000000  000208cb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000017c5  00000000  00000000  0002b4e9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00007404  00000000  00000000  0002ccae  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000c30  00000000  00000000  000340b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000b40  00000000  00000000  00034ce2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001e170  00000000  00000000  00035822  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000ad58  00000000  00000000  00053992  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0008a57b  00000000  00000000  0005e6ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003bd0  00000000  00000000  000e8c68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20402920 	.word	0x20402920
  400004:	004014e1 	.word	0x004014e1
  400008:	00401591 	.word	0x00401591
  40000c:	00401591 	.word	0x00401591
  400010:	00401591 	.word	0x00401591
  400014:	00401591 	.word	0x00401591
  400018:	00401591 	.word	0x00401591
	...
  40002c:	00401591 	.word	0x00401591
  400030:	00401591 	.word	0x00401591
  400034:	00000000 	.word	0x00000000
  400038:	00401591 	.word	0x00401591
  40003c:	00401591 	.word	0x00401591
  400040:	00401591 	.word	0x00401591
  400044:	00401591 	.word	0x00401591
  400048:	00401e29 	.word	0x00401e29
  40004c:	00401591 	.word	0x00401591
  400050:	00401591 	.word	0x00401591
  400054:	00401591 	.word	0x00401591
  400058:	00401591 	.word	0x00401591
  40005c:	00401591 	.word	0x00401591
  400060:	00401591 	.word	0x00401591
  400064:	00000000 	.word	0x00000000
  400068:	004008d9 	.word	0x004008d9
  40006c:	004008f1 	.word	0x004008f1
  400070:	00400909 	.word	0x00400909
  400074:	00401591 	.word	0x00401591
  400078:	00401591 	.word	0x00401591
  40007c:	00401591 	.word	0x00401591
  400080:	00400921 	.word	0x00400921
  400084:	00400939 	.word	0x00400939
  400088:	00401591 	.word	0x00401591
  40008c:	00401591 	.word	0x00401591
  400090:	00401591 	.word	0x00401591
  400094:	00401591 	.word	0x00401591
  400098:	00401591 	.word	0x00401591
  40009c:	00401591 	.word	0x00401591
  4000a0:	00401df1 	.word	0x00401df1
  4000a4:	00401591 	.word	0x00401591
  4000a8:	00401591 	.word	0x00401591
  4000ac:	00401591 	.word	0x00401591
  4000b0:	00401591 	.word	0x00401591
  4000b4:	00401591 	.word	0x00401591
  4000b8:	00401591 	.word	0x00401591
  4000bc:	00401591 	.word	0x00401591
  4000c0:	00401591 	.word	0x00401591
  4000c4:	00401591 	.word	0x00401591
  4000c8:	00401591 	.word	0x00401591
  4000cc:	00401591 	.word	0x00401591
  4000d0:	00000000 	.word	0x00000000
  4000d4:	00401591 	.word	0x00401591
  4000d8:	00000000 	.word	0x00000000
  4000dc:	00401591 	.word	0x00401591
  4000e0:	00401591 	.word	0x00401591
  4000e4:	00401591 	.word	0x00401591
  4000e8:	00401591 	.word	0x00401591
  4000ec:	00401591 	.word	0x00401591
  4000f0:	00401591 	.word	0x00401591
  4000f4:	00401591 	.word	0x00401591
  4000f8:	00401591 	.word	0x00401591
  4000fc:	00401591 	.word	0x00401591
  400100:	00401591 	.word	0x00401591
  400104:	00401591 	.word	0x00401591
  400108:	00401591 	.word	0x00401591
  40010c:	00401591 	.word	0x00401591
  400110:	00401591 	.word	0x00401591
	...
  400120:	00401591 	.word	0x00401591
  400124:	00401591 	.word	0x00401591
  400128:	00401591 	.word	0x00401591
  40012c:	00401591 	.word	0x00401591
  400130:	00401591 	.word	0x00401591
  400134:	00000000 	.word	0x00000000
  400138:	00401591 	.word	0x00401591
  40013c:	00401591 	.word	0x00401591

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400844 	.word	0x20400844
  40015c:	00000000 	.word	0x00000000
  400160:	0040316c 	.word	0x0040316c

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	20400848 	.word	0x20400848
  400190:	0040316c 	.word	0x0040316c
  400194:	0040316c 	.word	0x0040316c
  400198:	00000000 	.word	0x00000000

0040019c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  40019c:	b580      	push	{r7, lr}
  40019e:	b082      	sub	sp, #8
  4001a0:	af00      	add	r7, sp, #0
  4001a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001a4:	687b      	ldr	r3, [r7, #4]
  4001a6:	2b07      	cmp	r3, #7
  4001a8:	d831      	bhi.n	40020e <osc_enable+0x72>
  4001aa:	a201      	add	r2, pc, #4	; (adr r2, 4001b0 <osc_enable+0x14>)
  4001ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001b0:	0040020d 	.word	0x0040020d
  4001b4:	004001d1 	.word	0x004001d1
  4001b8:	004001d9 	.word	0x004001d9
  4001bc:	004001e1 	.word	0x004001e1
  4001c0:	004001e9 	.word	0x004001e9
  4001c4:	004001f1 	.word	0x004001f1
  4001c8:	004001f9 	.word	0x004001f9
  4001cc:	00400203 	.word	0x00400203
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001d0:	2000      	movs	r0, #0
  4001d2:	4b11      	ldr	r3, [pc, #68]	; (400218 <osc_enable+0x7c>)
  4001d4:	4798      	blx	r3
		break;
  4001d6:	e01a      	b.n	40020e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001d8:	2001      	movs	r0, #1
  4001da:	4b0f      	ldr	r3, [pc, #60]	; (400218 <osc_enable+0x7c>)
  4001dc:	4798      	blx	r3
		break;
  4001de:	e016      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b0e      	ldr	r3, [pc, #56]	; (40021c <osc_enable+0x80>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e012      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001e8:	2010      	movs	r0, #16
  4001ea:	4b0c      	ldr	r3, [pc, #48]	; (40021c <osc_enable+0x80>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e00e      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4001f0:	2020      	movs	r0, #32
  4001f2:	4b0a      	ldr	r3, [pc, #40]	; (40021c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e00a      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001f8:	213e      	movs	r1, #62	; 0x3e
  4001fa:	2000      	movs	r0, #0
  4001fc:	4b08      	ldr	r3, [pc, #32]	; (400220 <osc_enable+0x84>)
  4001fe:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400200:	e005      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400202:	213e      	movs	r1, #62	; 0x3e
  400204:	2001      	movs	r0, #1
  400206:	4b06      	ldr	r3, [pc, #24]	; (400220 <osc_enable+0x84>)
  400208:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40020a:	e000      	b.n	40020e <osc_enable+0x72>

static inline void osc_enable(uint32_t ul_id)
{
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;
  40020c:	bf00      	nop
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
	}
}
  40020e:	bf00      	nop
  400210:	3708      	adds	r7, #8
  400212:	46bd      	mov	sp, r7
  400214:	bd80      	pop	{r7, pc}
  400216:	bf00      	nop
  400218:	00400a51 	.word	0x00400a51
  40021c:	00400abd 	.word	0x00400abd
  400220:	00400b2d 	.word	0x00400b2d

00400224 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400224:	b580      	push	{r7, lr}
  400226:	b082      	sub	sp, #8
  400228:	af00      	add	r7, sp, #0
  40022a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40022c:	687b      	ldr	r3, [r7, #4]
  40022e:	2b07      	cmp	r3, #7
  400230:	d826      	bhi.n	400280 <osc_is_ready+0x5c>
  400232:	a201      	add	r2, pc, #4	; (adr r2, 400238 <osc_is_ready+0x14>)
  400234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400238:	00400259 	.word	0x00400259
  40023c:	0040025d 	.word	0x0040025d
  400240:	0040025d 	.word	0x0040025d
  400244:	0040026f 	.word	0x0040026f
  400248:	0040026f 	.word	0x0040026f
  40024c:	0040026f 	.word	0x0040026f
  400250:	0040026f 	.word	0x0040026f
  400254:	0040026f 	.word	0x0040026f
	case OSC_SLCK_32K_RC:
		return 1;
  400258:	2301      	movs	r3, #1
  40025a:	e012      	b.n	400282 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40025c:	4b0b      	ldr	r3, [pc, #44]	; (40028c <osc_is_ready+0x68>)
  40025e:	4798      	blx	r3
  400260:	4603      	mov	r3, r0
  400262:	2b00      	cmp	r3, #0
  400264:	bf14      	ite	ne
  400266:	2301      	movne	r3, #1
  400268:	2300      	moveq	r3, #0
  40026a:	b2db      	uxtb	r3, r3
  40026c:	e009      	b.n	400282 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40026e:	4b08      	ldr	r3, [pc, #32]	; (400290 <osc_is_ready+0x6c>)
  400270:	4798      	blx	r3
  400272:	4603      	mov	r3, r0
  400274:	2b00      	cmp	r3, #0
  400276:	bf14      	ite	ne
  400278:	2301      	movne	r3, #1
  40027a:	2300      	moveq	r3, #0
  40027c:	b2db      	uxtb	r3, r3
  40027e:	e000      	b.n	400282 <osc_is_ready+0x5e>
	}

	return 0;
  400280:	2300      	movs	r3, #0
}
  400282:	4618      	mov	r0, r3
  400284:	3708      	adds	r7, #8
  400286:	46bd      	mov	sp, r7
  400288:	bd80      	pop	{r7, pc}
  40028a:	bf00      	nop
  40028c:	00400a89 	.word	0x00400a89
  400290:	00400ba5 	.word	0x00400ba5

00400294 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400294:	b480      	push	{r7}
  400296:	b083      	sub	sp, #12
  400298:	af00      	add	r7, sp, #0
  40029a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40029c:	687b      	ldr	r3, [r7, #4]
  40029e:	2b07      	cmp	r3, #7
  4002a0:	d825      	bhi.n	4002ee <osc_get_rate+0x5a>
  4002a2:	a201      	add	r2, pc, #4	; (adr r2, 4002a8 <osc_get_rate+0x14>)
  4002a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002a8:	004002c9 	.word	0x004002c9
  4002ac:	004002cf 	.word	0x004002cf
  4002b0:	004002d5 	.word	0x004002d5
  4002b4:	004002db 	.word	0x004002db
  4002b8:	004002df 	.word	0x004002df
  4002bc:	004002e3 	.word	0x004002e3
  4002c0:	004002e7 	.word	0x004002e7
  4002c4:	004002eb 	.word	0x004002eb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002cc:	e010      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d2:	e00d      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d8:	e00a      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002da:	4b08      	ldr	r3, [pc, #32]	; (4002fc <osc_get_rate+0x68>)
  4002dc:	e008      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002de:	4b08      	ldr	r3, [pc, #32]	; (400300 <osc_get_rate+0x6c>)
  4002e0:	e006      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002e2:	4b08      	ldr	r3, [pc, #32]	; (400304 <osc_get_rate+0x70>)
  4002e4:	e004      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002e6:	4b07      	ldr	r3, [pc, #28]	; (400304 <osc_get_rate+0x70>)
  4002e8:	e002      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002ea:	4b06      	ldr	r3, [pc, #24]	; (400304 <osc_get_rate+0x70>)
  4002ec:	e000      	b.n	4002f0 <osc_get_rate+0x5c>
	}

	return 0;
  4002ee:	2300      	movs	r3, #0
}
  4002f0:	4618      	mov	r0, r3
  4002f2:	370c      	adds	r7, #12
  4002f4:	46bd      	mov	sp, r7
  4002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002fa:	4770      	bx	lr
  4002fc:	003d0900 	.word	0x003d0900
  400300:	007a1200 	.word	0x007a1200
  400304:	00b71b00 	.word	0x00b71b00

00400308 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400308:	b580      	push	{r7, lr}
  40030a:	b082      	sub	sp, #8
  40030c:	af00      	add	r7, sp, #0
  40030e:	4603      	mov	r3, r0
  400310:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400312:	bf00      	nop
  400314:	79fb      	ldrb	r3, [r7, #7]
  400316:	4618      	mov	r0, r3
  400318:	4b05      	ldr	r3, [pc, #20]	; (400330 <osc_wait_ready+0x28>)
  40031a:	4798      	blx	r3
  40031c:	4603      	mov	r3, r0
  40031e:	f083 0301 	eor.w	r3, r3, #1
  400322:	b2db      	uxtb	r3, r3
  400324:	2b00      	cmp	r3, #0
  400326:	d1f5      	bne.n	400314 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400328:	bf00      	nop
  40032a:	3708      	adds	r7, #8
  40032c:	46bd      	mov	sp, r7
  40032e:	bd80      	pop	{r7, pc}
  400330:	00400225 	.word	0x00400225

00400334 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400334:	b580      	push	{r7, lr}
  400336:	b086      	sub	sp, #24
  400338:	af00      	add	r7, sp, #0
  40033a:	60f8      	str	r0, [r7, #12]
  40033c:	607a      	str	r2, [r7, #4]
  40033e:	603b      	str	r3, [r7, #0]
  400340:	460b      	mov	r3, r1
  400342:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	2b00      	cmp	r3, #0
  400348:	d107      	bne.n	40035a <pll_config_init+0x26>
  40034a:	683b      	ldr	r3, [r7, #0]
  40034c:	2b00      	cmp	r3, #0
  40034e:	d104      	bne.n	40035a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400350:	68fb      	ldr	r3, [r7, #12]
  400352:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400356:	601a      	str	r2, [r3, #0]
  400358:	e019      	b.n	40038e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40035a:	7afb      	ldrb	r3, [r7, #11]
  40035c:	4618      	mov	r0, r3
  40035e:	4b0e      	ldr	r3, [pc, #56]	; (400398 <pll_config_init+0x64>)
  400360:	4798      	blx	r3
  400362:	4602      	mov	r2, r0
  400364:	687b      	ldr	r3, [r7, #4]
  400366:	fbb2 f3f3 	udiv	r3, r2, r3
  40036a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40036c:	697b      	ldr	r3, [r7, #20]
  40036e:	683a      	ldr	r2, [r7, #0]
  400370:	fb02 f303 	mul.w	r3, r2, r3
  400374:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400376:	683b      	ldr	r3, [r7, #0]
  400378:	3b01      	subs	r3, #1
  40037a:	041a      	lsls	r2, r3, #16
  40037c:	4b07      	ldr	r3, [pc, #28]	; (40039c <pll_config_init+0x68>)
  40037e:	4013      	ands	r3, r2
  400380:	687a      	ldr	r2, [r7, #4]
  400382:	b2d2      	uxtb	r2, r2
  400384:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400386:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
	vco_hz *= ul_mul;
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40038a:	68fb      	ldr	r3, [r7, #12]
  40038c:	601a      	str	r2, [r3, #0]
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	}
}
  40038e:	bf00      	nop
  400390:	3718      	adds	r7, #24
  400392:	46bd      	mov	sp, r7
  400394:	bd80      	pop	{r7, pc}
  400396:	bf00      	nop
  400398:	00400295 	.word	0x00400295
  40039c:	07ff0000 	.word	0x07ff0000

004003a0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003a0:	b580      	push	{r7, lr}
  4003a2:	b082      	sub	sp, #8
  4003a4:	af00      	add	r7, sp, #0
  4003a6:	6078      	str	r0, [r7, #4]
  4003a8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003aa:	683b      	ldr	r3, [r7, #0]
  4003ac:	2b00      	cmp	r3, #0
  4003ae:	d108      	bne.n	4003c2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003b0:	4b09      	ldr	r3, [pc, #36]	; (4003d8 <pll_enable+0x38>)
  4003b2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003b4:	4a09      	ldr	r2, [pc, #36]	; (4003dc <pll_enable+0x3c>)
  4003b6:	687b      	ldr	r3, [r7, #4]
  4003b8:	681b      	ldr	r3, [r3, #0]
  4003ba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003be:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003c0:	e005      	b.n	4003ce <pll_enable+0x2e>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003c2:	4a06      	ldr	r2, [pc, #24]	; (4003dc <pll_enable+0x3c>)
  4003c4:	687b      	ldr	r3, [r7, #4]
  4003c6:	681b      	ldr	r3, [r3, #0]
  4003c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003cc:	61d3      	str	r3, [r2, #28]
	}
}
  4003ce:	bf00      	nop
  4003d0:	3708      	adds	r7, #8
  4003d2:	46bd      	mov	sp, r7
  4003d4:	bd80      	pop	{r7, pc}
  4003d6:	bf00      	nop
  4003d8:	00400bc1 	.word	0x00400bc1
  4003dc:	400e0600 	.word	0x400e0600

004003e0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003e0:	b580      	push	{r7, lr}
  4003e2:	b082      	sub	sp, #8
  4003e4:	af00      	add	r7, sp, #0
  4003e6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003e8:	687b      	ldr	r3, [r7, #4]
  4003ea:	2b00      	cmp	r3, #0
  4003ec:	d103      	bne.n	4003f6 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003ee:	4b05      	ldr	r3, [pc, #20]	; (400404 <pll_is_locked+0x24>)
  4003f0:	4798      	blx	r3
  4003f2:	4603      	mov	r3, r0
  4003f4:	e002      	b.n	4003fc <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4003f6:	4b04      	ldr	r3, [pc, #16]	; (400408 <pll_is_locked+0x28>)
  4003f8:	4798      	blx	r3
  4003fa:	4603      	mov	r3, r0
	}
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	3708      	adds	r7, #8
  400400:	46bd      	mov	sp, r7
  400402:	bd80      	pop	{r7, pc}
  400404:	00400bdd 	.word	0x00400bdd
  400408:	00400bf9 	.word	0x00400bf9

0040040c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40040c:	b580      	push	{r7, lr}
  40040e:	b082      	sub	sp, #8
  400410:	af00      	add	r7, sp, #0
  400412:	4603      	mov	r3, r0
  400414:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400416:	79fb      	ldrb	r3, [r7, #7]
  400418:	3b03      	subs	r3, #3
  40041a:	2b04      	cmp	r3, #4
  40041c:	d808      	bhi.n	400430 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40041e:	79fb      	ldrb	r3, [r7, #7]
  400420:	4618      	mov	r0, r3
  400422:	4b06      	ldr	r3, [pc, #24]	; (40043c <pll_enable_source+0x30>)
  400424:	4798      	blx	r3
		osc_wait_ready(e_src);
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	4618      	mov	r0, r3
  40042a:	4b05      	ldr	r3, [pc, #20]	; (400440 <pll_enable_source+0x34>)
  40042c:	4798      	blx	r3
		break;
  40042e:	e000      	b.n	400432 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400430:	bf00      	nop
	}
}
  400432:	bf00      	nop
  400434:	3708      	adds	r7, #8
  400436:	46bd      	mov	sp, r7
  400438:	bd80      	pop	{r7, pc}
  40043a:	bf00      	nop
  40043c:	0040019d 	.word	0x0040019d
  400440:	00400309 	.word	0x00400309

00400444 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400444:	b580      	push	{r7, lr}
  400446:	b082      	sub	sp, #8
  400448:	af00      	add	r7, sp, #0
  40044a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40044c:	bf00      	nop
  40044e:	6878      	ldr	r0, [r7, #4]
  400450:	4b04      	ldr	r3, [pc, #16]	; (400464 <pll_wait_for_lock+0x20>)
  400452:	4798      	blx	r3
  400454:	4603      	mov	r3, r0
  400456:	2b00      	cmp	r3, #0
  400458:	d0f9      	beq.n	40044e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40045a:	2300      	movs	r3, #0
}
  40045c:	4618      	mov	r0, r3
  40045e:	3708      	adds	r7, #8
  400460:	46bd      	mov	sp, r7
  400462:	bd80      	pop	{r7, pc}
  400464:	004003e1 	.word	0x004003e1

00400468 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400468:	b580      	push	{r7, lr}
  40046a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40046c:	2006      	movs	r0, #6
  40046e:	4b05      	ldr	r3, [pc, #20]	; (400484 <sysclk_get_main_hz+0x1c>)
  400470:	4798      	blx	r3
  400472:	4602      	mov	r2, r0
  400474:	4613      	mov	r3, r2
  400476:	009b      	lsls	r3, r3, #2
  400478:	4413      	add	r3, r2
  40047a:	009a      	lsls	r2, r3, #2
  40047c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40047e:	4618      	mov	r0, r3
  400480:	bd80      	pop	{r7, pc}
  400482:	bf00      	nop
  400484:	00400295 	.word	0x00400295

00400488 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400488:	b580      	push	{r7, lr}
  40048a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40048c:	4b02      	ldr	r3, [pc, #8]	; (400498 <sysclk_get_cpu_hz+0x10>)
  40048e:	4798      	blx	r3
  400490:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400492:	4618      	mov	r0, r3
  400494:	bd80      	pop	{r7, pc}
  400496:	bf00      	nop
  400498:	00400469 	.word	0x00400469

0040049c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40049c:	b590      	push	{r4, r7, lr}
  40049e:	b083      	sub	sp, #12
  4004a0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004a2:	4813      	ldr	r0, [pc, #76]	; (4004f0 <sysclk_init+0x54>)
  4004a4:	4b13      	ldr	r3, [pc, #76]	; (4004f4 <sysclk_init+0x58>)
  4004a6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004a8:	2006      	movs	r0, #6
  4004aa:	4b13      	ldr	r3, [pc, #76]	; (4004f8 <sysclk_init+0x5c>)
  4004ac:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004ae:	1d38      	adds	r0, r7, #4
  4004b0:	2319      	movs	r3, #25
  4004b2:	2201      	movs	r2, #1
  4004b4:	2106      	movs	r1, #6
  4004b6:	4c11      	ldr	r4, [pc, #68]	; (4004fc <sysclk_init+0x60>)
  4004b8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ba:	1d3b      	adds	r3, r7, #4
  4004bc:	2100      	movs	r1, #0
  4004be:	4618      	mov	r0, r3
  4004c0:	4b0f      	ldr	r3, [pc, #60]	; (400500 <sysclk_init+0x64>)
  4004c2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004c4:	2000      	movs	r0, #0
  4004c6:	4b0f      	ldr	r3, [pc, #60]	; (400504 <sysclk_init+0x68>)
  4004c8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004ca:	2002      	movs	r0, #2
  4004cc:	4b0e      	ldr	r3, [pc, #56]	; (400508 <sysclk_init+0x6c>)
  4004ce:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004d0:	2000      	movs	r0, #0
  4004d2:	4b0e      	ldr	r3, [pc, #56]	; (40050c <sysclk_init+0x70>)
  4004d4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004d6:	4b0e      	ldr	r3, [pc, #56]	; (400510 <sysclk_init+0x74>)
  4004d8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004da:	4b0e      	ldr	r3, [pc, #56]	; (400514 <sysclk_init+0x78>)
  4004dc:	4798      	blx	r3
  4004de:	4603      	mov	r3, r0
  4004e0:	4618      	mov	r0, r3
  4004e2:	4b04      	ldr	r3, [pc, #16]	; (4004f4 <sysclk_init+0x58>)
  4004e4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004e6:	bf00      	nop
  4004e8:	370c      	adds	r7, #12
  4004ea:	46bd      	mov	sp, r7
  4004ec:	bd90      	pop	{r4, r7, pc}
  4004ee:	bf00      	nop
  4004f0:	11e1a300 	.word	0x11e1a300
  4004f4:	00401705 	.word	0x00401705
  4004f8:	0040040d 	.word	0x0040040d
  4004fc:	00400335 	.word	0x00400335
  400500:	004003a1 	.word	0x004003a1
  400504:	00400445 	.word	0x00400445
  400508:	00400951 	.word	0x00400951
  40050c:	004009cd 	.word	0x004009cd
  400510:	00401599 	.word	0x00401599
  400514:	00400489 	.word	0x00400489

00400518 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400518:	b580      	push	{r7, lr}
  40051a:	b086      	sub	sp, #24
  40051c:	af00      	add	r7, sp, #0
  40051e:	60f8      	str	r0, [r7, #12]
  400520:	60b9      	str	r1, [r7, #8]
  400522:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400524:	2300      	movs	r3, #0
  400526:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400528:	68fb      	ldr	r3, [r7, #12]
  40052a:	2b00      	cmp	r3, #0
  40052c:	d012      	beq.n	400554 <_read+0x3c>
		return -1;
  40052e:	f04f 33ff 	mov.w	r3, #4294967295
  400532:	e013      	b.n	40055c <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  400534:	4b0b      	ldr	r3, [pc, #44]	; (400564 <_read+0x4c>)
  400536:	681b      	ldr	r3, [r3, #0]
  400538:	4a0b      	ldr	r2, [pc, #44]	; (400568 <_read+0x50>)
  40053a:	6812      	ldr	r2, [r2, #0]
  40053c:	68b9      	ldr	r1, [r7, #8]
  40053e:	4610      	mov	r0, r2
  400540:	4798      	blx	r3
		ptr++;
  400542:	68bb      	ldr	r3, [r7, #8]
  400544:	3301      	adds	r3, #1
  400546:	60bb      	str	r3, [r7, #8]
		nChars++;
  400548:	697b      	ldr	r3, [r7, #20]
  40054a:	3301      	adds	r3, #1
  40054c:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40054e:	687b      	ldr	r3, [r7, #4]
  400550:	3b01      	subs	r3, #1
  400552:	607b      	str	r3, [r7, #4]
  400554:	687b      	ldr	r3, [r7, #4]
  400556:	2b00      	cmp	r3, #0
  400558:	dcec      	bgt.n	400534 <_read+0x1c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  40055a:	697b      	ldr	r3, [r7, #20]
}
  40055c:	4618      	mov	r0, r3
  40055e:	3718      	adds	r7, #24
  400560:	46bd      	mov	sp, r7
  400562:	bd80      	pop	{r7, pc}
  400564:	2040090c 	.word	0x2040090c
  400568:	20400914 	.word	0x20400914

0040056c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40056c:	b580      	push	{r7, lr}
  40056e:	b086      	sub	sp, #24
  400570:	af00      	add	r7, sp, #0
  400572:	60f8      	str	r0, [r7, #12]
  400574:	60b9      	str	r1, [r7, #8]
  400576:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400578:	2300      	movs	r3, #0
  40057a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  40057c:	68fb      	ldr	r3, [r7, #12]
  40057e:	2b01      	cmp	r3, #1
  400580:	d01e      	beq.n	4005c0 <_write+0x54>
  400582:	68fb      	ldr	r3, [r7, #12]
  400584:	2b02      	cmp	r3, #2
  400586:	d01b      	beq.n	4005c0 <_write+0x54>
  400588:	68fb      	ldr	r3, [r7, #12]
  40058a:	2b03      	cmp	r3, #3
  40058c:	d018      	beq.n	4005c0 <_write+0x54>
		return -1;
  40058e:	f04f 33ff 	mov.w	r3, #4294967295
  400592:	e019      	b.n	4005c8 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400594:	4b0e      	ldr	r3, [pc, #56]	; (4005d0 <_write+0x64>)
  400596:	681a      	ldr	r2, [r3, #0]
  400598:	4b0e      	ldr	r3, [pc, #56]	; (4005d4 <_write+0x68>)
  40059a:	6818      	ldr	r0, [r3, #0]
  40059c:	68bb      	ldr	r3, [r7, #8]
  40059e:	1c59      	adds	r1, r3, #1
  4005a0:	60b9      	str	r1, [r7, #8]
  4005a2:	781b      	ldrb	r3, [r3, #0]
  4005a4:	4619      	mov	r1, r3
  4005a6:	4790      	blx	r2
  4005a8:	4603      	mov	r3, r0
  4005aa:	2b00      	cmp	r3, #0
  4005ac:	da02      	bge.n	4005b4 <_write+0x48>
			return -1;
  4005ae:	f04f 33ff 	mov.w	r3, #4294967295
  4005b2:	e009      	b.n	4005c8 <_write+0x5c>
		}
		++nChars;
  4005b4:	697b      	ldr	r3, [r7, #20]
  4005b6:	3301      	adds	r3, #1
  4005b8:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4005ba:	687b      	ldr	r3, [r7, #4]
  4005bc:	3b01      	subs	r3, #1
  4005be:	607b      	str	r3, [r7, #4]
  4005c0:	687b      	ldr	r3, [r7, #4]
  4005c2:	2b00      	cmp	r3, #0
  4005c4:	d1e6      	bne.n	400594 <_write+0x28>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4005c6:	697b      	ldr	r3, [r7, #20]
}
  4005c8:	4618      	mov	r0, r3
  4005ca:	3718      	adds	r7, #24
  4005cc:	46bd      	mov	sp, r7
  4005ce:	bd80      	pop	{r7, pc}
  4005d0:	20400910 	.word	0x20400910
  4005d4:	20400914 	.word	0x20400914

004005d8 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  4005d8:	b480      	push	{r7}
  4005da:	b085      	sub	sp, #20
  4005dc:	af00      	add	r7, sp, #0
  4005de:	60f8      	str	r0, [r7, #12]
  4005e0:	60b9      	str	r1, [r7, #8]
  4005e2:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4005e4:	687b      	ldr	r3, [r7, #4]
  4005e6:	2b00      	cmp	r3, #0
  4005e8:	d003      	beq.n	4005f2 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4005ea:	68fb      	ldr	r3, [r7, #12]
  4005ec:	68ba      	ldr	r2, [r7, #8]
  4005ee:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  4005f0:	e002      	b.n	4005f8 <pio_pull_up+0x20>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4005f2:	68fb      	ldr	r3, [r7, #12]
  4005f4:	68ba      	ldr	r2, [r7, #8]
  4005f6:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  4005f8:	bf00      	nop
  4005fa:	3714      	adds	r7, #20
  4005fc:	46bd      	mov	sp, r7
  4005fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400602:	4770      	bx	lr

00400604 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400604:	b480      	push	{r7}
  400606:	b083      	sub	sp, #12
  400608:	af00      	add	r7, sp, #0
  40060a:	6078      	str	r0, [r7, #4]
  40060c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40060e:	687b      	ldr	r3, [r7, #4]
  400610:	683a      	ldr	r2, [r7, #0]
  400612:	631a      	str	r2, [r3, #48]	; 0x30
}
  400614:	bf00      	nop
  400616:	370c      	adds	r7, #12
  400618:	46bd      	mov	sp, r7
  40061a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40061e:	4770      	bx	lr

00400620 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400620:	b480      	push	{r7}
  400622:	b083      	sub	sp, #12
  400624:	af00      	add	r7, sp, #0
  400626:	6078      	str	r0, [r7, #4]
  400628:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40062a:	687b      	ldr	r3, [r7, #4]
  40062c:	683a      	ldr	r2, [r7, #0]
  40062e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400630:	bf00      	nop
  400632:	370c      	adds	r7, #12
  400634:	46bd      	mov	sp, r7
  400636:	f85d 7b04 	ldr.w	r7, [sp], #4
  40063a:	4770      	bx	lr

0040063c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40063c:	b480      	push	{r7}
  40063e:	b087      	sub	sp, #28
  400640:	af00      	add	r7, sp, #0
  400642:	60f8      	str	r0, [r7, #12]
  400644:	60b9      	str	r1, [r7, #8]
  400646:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400648:	68fb      	ldr	r3, [r7, #12]
  40064a:	687a      	ldr	r2, [r7, #4]
  40064c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40064e:	68bb      	ldr	r3, [r7, #8]
  400650:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400654:	d04a      	beq.n	4006ec <pio_set_peripheral+0xb0>
  400656:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40065a:	d808      	bhi.n	40066e <pio_set_peripheral+0x32>
  40065c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400660:	d016      	beq.n	400690 <pio_set_peripheral+0x54>
  400662:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400666:	d02c      	beq.n	4006c2 <pio_set_peripheral+0x86>
  400668:	2b00      	cmp	r3, #0
  40066a:	d069      	beq.n	400740 <pio_set_peripheral+0x104>
  40066c:	e064      	b.n	400738 <pio_set_peripheral+0xfc>
  40066e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400672:	d065      	beq.n	400740 <pio_set_peripheral+0x104>
  400674:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400678:	d803      	bhi.n	400682 <pio_set_peripheral+0x46>
  40067a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40067e:	d04a      	beq.n	400716 <pio_set_peripheral+0xda>
  400680:	e05a      	b.n	400738 <pio_set_peripheral+0xfc>
  400682:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400686:	d05b      	beq.n	400740 <pio_set_peripheral+0x104>
  400688:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40068c:	d058      	beq.n	400740 <pio_set_peripheral+0x104>
  40068e:	e053      	b.n	400738 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400690:	68fb      	ldr	r3, [r7, #12]
  400692:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400694:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400696:	68fb      	ldr	r3, [r7, #12]
  400698:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40069a:	687b      	ldr	r3, [r7, #4]
  40069c:	43d9      	mvns	r1, r3
  40069e:	697b      	ldr	r3, [r7, #20]
  4006a0:	400b      	ands	r3, r1
  4006a2:	401a      	ands	r2, r3
  4006a4:	68fb      	ldr	r3, [r7, #12]
  4006a6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006a8:	68fb      	ldr	r3, [r7, #12]
  4006aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006ac:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4006ae:	68fb      	ldr	r3, [r7, #12]
  4006b0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006b2:	687b      	ldr	r3, [r7, #4]
  4006b4:	43d9      	mvns	r1, r3
  4006b6:	697b      	ldr	r3, [r7, #20]
  4006b8:	400b      	ands	r3, r1
  4006ba:	401a      	ands	r2, r3
  4006bc:	68fb      	ldr	r3, [r7, #12]
  4006be:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006c0:	e03a      	b.n	400738 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006c2:	68fb      	ldr	r3, [r7, #12]
  4006c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006c6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4006c8:	687a      	ldr	r2, [r7, #4]
  4006ca:	697b      	ldr	r3, [r7, #20]
  4006cc:	431a      	orrs	r2, r3
  4006ce:	68fb      	ldr	r3, [r7, #12]
  4006d0:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006d2:	68fb      	ldr	r3, [r7, #12]
  4006d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006d6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4006d8:	68fb      	ldr	r3, [r7, #12]
  4006da:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006dc:	687b      	ldr	r3, [r7, #4]
  4006de:	43d9      	mvns	r1, r3
  4006e0:	697b      	ldr	r3, [r7, #20]
  4006e2:	400b      	ands	r3, r1
  4006e4:	401a      	ands	r2, r3
  4006e6:	68fb      	ldr	r3, [r7, #12]
  4006e8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006ea:	e025      	b.n	400738 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006ec:	68fb      	ldr	r3, [r7, #12]
  4006ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006f0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4006f2:	68fb      	ldr	r3, [r7, #12]
  4006f4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4006f6:	687b      	ldr	r3, [r7, #4]
  4006f8:	43d9      	mvns	r1, r3
  4006fa:	697b      	ldr	r3, [r7, #20]
  4006fc:	400b      	ands	r3, r1
  4006fe:	401a      	ands	r2, r3
  400700:	68fb      	ldr	r3, [r7, #12]
  400702:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400704:	68fb      	ldr	r3, [r7, #12]
  400706:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400708:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40070a:	687a      	ldr	r2, [r7, #4]
  40070c:	697b      	ldr	r3, [r7, #20]
  40070e:	431a      	orrs	r2, r3
  400710:	68fb      	ldr	r3, [r7, #12]
  400712:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400714:	e010      	b.n	400738 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400716:	68fb      	ldr	r3, [r7, #12]
  400718:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40071a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40071c:	687a      	ldr	r2, [r7, #4]
  40071e:	697b      	ldr	r3, [r7, #20]
  400720:	431a      	orrs	r2, r3
  400722:	68fb      	ldr	r3, [r7, #12]
  400724:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400726:	68fb      	ldr	r3, [r7, #12]
  400728:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40072a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40072c:	687a      	ldr	r2, [r7, #4]
  40072e:	697b      	ldr	r3, [r7, #20]
  400730:	431a      	orrs	r2, r3
  400732:	68fb      	ldr	r3, [r7, #12]
  400734:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400736:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400738:	68fb      	ldr	r3, [r7, #12]
  40073a:	687a      	ldr	r2, [r7, #4]
  40073c:	605a      	str	r2, [r3, #4]
  40073e:	e000      	b.n	400742 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  400740:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  400742:	371c      	adds	r7, #28
  400744:	46bd      	mov	sp, r7
  400746:	f85d 7b04 	ldr.w	r7, [sp], #4
  40074a:	4770      	bx	lr

0040074c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40074c:	b580      	push	{r7, lr}
  40074e:	b084      	sub	sp, #16
  400750:	af00      	add	r7, sp, #0
  400752:	60f8      	str	r0, [r7, #12]
  400754:	60b9      	str	r1, [r7, #8]
  400756:	607a      	str	r2, [r7, #4]
  400758:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40075a:	68b9      	ldr	r1, [r7, #8]
  40075c:	68f8      	ldr	r0, [r7, #12]
  40075e:	4b12      	ldr	r3, [pc, #72]	; (4007a8 <pio_set_output+0x5c>)
  400760:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400762:	69ba      	ldr	r2, [r7, #24]
  400764:	68b9      	ldr	r1, [r7, #8]
  400766:	68f8      	ldr	r0, [r7, #12]
  400768:	4b10      	ldr	r3, [pc, #64]	; (4007ac <pio_set_output+0x60>)
  40076a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40076c:	683b      	ldr	r3, [r7, #0]
  40076e:	2b00      	cmp	r3, #0
  400770:	d003      	beq.n	40077a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400772:	68fb      	ldr	r3, [r7, #12]
  400774:	68ba      	ldr	r2, [r7, #8]
  400776:	651a      	str	r2, [r3, #80]	; 0x50
  400778:	e002      	b.n	400780 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40077a:	68fb      	ldr	r3, [r7, #12]
  40077c:	68ba      	ldr	r2, [r7, #8]
  40077e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400780:	687b      	ldr	r3, [r7, #4]
  400782:	2b00      	cmp	r3, #0
  400784:	d003      	beq.n	40078e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400786:	68fb      	ldr	r3, [r7, #12]
  400788:	68ba      	ldr	r2, [r7, #8]
  40078a:	631a      	str	r2, [r3, #48]	; 0x30
  40078c:	e002      	b.n	400794 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40078e:	68fb      	ldr	r3, [r7, #12]
  400790:	68ba      	ldr	r2, [r7, #8]
  400792:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400794:	68fb      	ldr	r3, [r7, #12]
  400796:	68ba      	ldr	r2, [r7, #8]
  400798:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40079a:	68fb      	ldr	r3, [r7, #12]
  40079c:	68ba      	ldr	r2, [r7, #8]
  40079e:	601a      	str	r2, [r3, #0]
}
  4007a0:	bf00      	nop
  4007a2:	3710      	adds	r7, #16
  4007a4:	46bd      	mov	sp, r7
  4007a6:	bd80      	pop	{r7, pc}
  4007a8:	004007d9 	.word	0x004007d9
  4007ac:	004005d9 	.word	0x004005d9

004007b0 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  4007b0:	b480      	push	{r7}
  4007b2:	b083      	sub	sp, #12
  4007b4:	af00      	add	r7, sp, #0
  4007b6:	6078      	str	r0, [r7, #4]
  4007b8:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  4007ba:	687b      	ldr	r3, [r7, #4]
  4007bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4007be:	683b      	ldr	r3, [r7, #0]
  4007c0:	4013      	ands	r3, r2
  4007c2:	2b00      	cmp	r3, #0
  4007c4:	d101      	bne.n	4007ca <pio_get_output_data_status+0x1a>
		return 0;
  4007c6:	2300      	movs	r3, #0
  4007c8:	e000      	b.n	4007cc <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  4007ca:	2301      	movs	r3, #1
	}
}
  4007cc:	4618      	mov	r0, r3
  4007ce:	370c      	adds	r7, #12
  4007d0:	46bd      	mov	sp, r7
  4007d2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007d6:	4770      	bx	lr

004007d8 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4007d8:	b480      	push	{r7}
  4007da:	b083      	sub	sp, #12
  4007dc:	af00      	add	r7, sp, #0
  4007de:	6078      	str	r0, [r7, #4]
  4007e0:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4007e2:	687b      	ldr	r3, [r7, #4]
  4007e4:	683a      	ldr	r2, [r7, #0]
  4007e6:	645a      	str	r2, [r3, #68]	; 0x44
}
  4007e8:	bf00      	nop
  4007ea:	370c      	adds	r7, #12
  4007ec:	46bd      	mov	sp, r7
  4007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007f2:	4770      	bx	lr

004007f4 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4007f4:	b480      	push	{r7}
  4007f6:	b083      	sub	sp, #12
  4007f8:	af00      	add	r7, sp, #0
  4007fa:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  4007fc:	687b      	ldr	r3, [r7, #4]
  4007fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400800:	4618      	mov	r0, r3
  400802:	370c      	adds	r7, #12
  400804:	46bd      	mov	sp, r7
  400806:	f85d 7b04 	ldr.w	r7, [sp], #4
  40080a:	4770      	bx	lr

0040080c <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  40080c:	b480      	push	{r7}
  40080e:	b083      	sub	sp, #12
  400810:	af00      	add	r7, sp, #0
  400812:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  400814:	687b      	ldr	r3, [r7, #4]
  400816:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400818:	4618      	mov	r0, r3
  40081a:	370c      	adds	r7, #12
  40081c:	46bd      	mov	sp, r7
  40081e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400822:	4770      	bx	lr

00400824 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400824:	b580      	push	{r7, lr}
  400826:	b084      	sub	sp, #16
  400828:	af00      	add	r7, sp, #0
  40082a:	6078      	str	r0, [r7, #4]
  40082c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40082e:	6878      	ldr	r0, [r7, #4]
  400830:	4b26      	ldr	r3, [pc, #152]	; (4008cc <pio_handler_process+0xa8>)
  400832:	4798      	blx	r3
  400834:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400836:	6878      	ldr	r0, [r7, #4]
  400838:	4b25      	ldr	r3, [pc, #148]	; (4008d0 <pio_handler_process+0xac>)
  40083a:	4798      	blx	r3
  40083c:	4602      	mov	r2, r0
  40083e:	68fb      	ldr	r3, [r7, #12]
  400840:	4013      	ands	r3, r2
  400842:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400844:	68fb      	ldr	r3, [r7, #12]
  400846:	2b00      	cmp	r3, #0
  400848:	d03c      	beq.n	4008c4 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  40084a:	2300      	movs	r3, #0
  40084c:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  40084e:	e034      	b.n	4008ba <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400850:	4a20      	ldr	r2, [pc, #128]	; (4008d4 <pio_handler_process+0xb0>)
  400852:	68bb      	ldr	r3, [r7, #8]
  400854:	011b      	lsls	r3, r3, #4
  400856:	4413      	add	r3, r2
  400858:	681a      	ldr	r2, [r3, #0]
  40085a:	683b      	ldr	r3, [r7, #0]
  40085c:	429a      	cmp	r2, r3
  40085e:	d126      	bne.n	4008ae <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400860:	4a1c      	ldr	r2, [pc, #112]	; (4008d4 <pio_handler_process+0xb0>)
  400862:	68bb      	ldr	r3, [r7, #8]
  400864:	011b      	lsls	r3, r3, #4
  400866:	4413      	add	r3, r2
  400868:	3304      	adds	r3, #4
  40086a:	681a      	ldr	r2, [r3, #0]
  40086c:	68fb      	ldr	r3, [r7, #12]
  40086e:	4013      	ands	r3, r2
  400870:	2b00      	cmp	r3, #0
  400872:	d01c      	beq.n	4008ae <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400874:	4a17      	ldr	r2, [pc, #92]	; (4008d4 <pio_handler_process+0xb0>)
  400876:	68bb      	ldr	r3, [r7, #8]
  400878:	011b      	lsls	r3, r3, #4
  40087a:	4413      	add	r3, r2
  40087c:	330c      	adds	r3, #12
  40087e:	681b      	ldr	r3, [r3, #0]
  400880:	4914      	ldr	r1, [pc, #80]	; (4008d4 <pio_handler_process+0xb0>)
  400882:	68ba      	ldr	r2, [r7, #8]
  400884:	0112      	lsls	r2, r2, #4
  400886:	440a      	add	r2, r1
  400888:	6810      	ldr	r0, [r2, #0]
  40088a:	4912      	ldr	r1, [pc, #72]	; (4008d4 <pio_handler_process+0xb0>)
  40088c:	68ba      	ldr	r2, [r7, #8]
  40088e:	0112      	lsls	r2, r2, #4
  400890:	440a      	add	r2, r1
  400892:	3204      	adds	r2, #4
  400894:	6812      	ldr	r2, [r2, #0]
  400896:	4611      	mov	r1, r2
  400898:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  40089a:	4a0e      	ldr	r2, [pc, #56]	; (4008d4 <pio_handler_process+0xb0>)
  40089c:	68bb      	ldr	r3, [r7, #8]
  40089e:	011b      	lsls	r3, r3, #4
  4008a0:	4413      	add	r3, r2
  4008a2:	3304      	adds	r3, #4
  4008a4:	681b      	ldr	r3, [r3, #0]
  4008a6:	43db      	mvns	r3, r3
  4008a8:	68fa      	ldr	r2, [r7, #12]
  4008aa:	4013      	ands	r3, r2
  4008ac:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4008ae:	68bb      	ldr	r3, [r7, #8]
  4008b0:	3301      	adds	r3, #1
  4008b2:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4008b4:	68bb      	ldr	r3, [r7, #8]
  4008b6:	2b06      	cmp	r3, #6
  4008b8:	d803      	bhi.n	4008c2 <pio_handler_process+0x9e>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4008ba:	68fb      	ldr	r3, [r7, #12]
  4008bc:	2b00      	cmp	r3, #0
  4008be:	d1c7      	bne.n	400850 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4008c0:	e000      	b.n	4008c4 <pio_handler_process+0xa0>
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
				break;
  4008c2:	bf00      	nop
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4008c4:	bf00      	nop
  4008c6:	3710      	adds	r7, #16
  4008c8:	46bd      	mov	sp, r7
  4008ca:	bd80      	pop	{r7, pc}
  4008cc:	004007f5 	.word	0x004007f5
  4008d0:	0040080d 	.word	0x0040080d
  4008d4:	20400860 	.word	0x20400860

004008d8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4008d8:	b580      	push	{r7, lr}
  4008da:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4008dc:	210a      	movs	r1, #10
  4008de:	4802      	ldr	r0, [pc, #8]	; (4008e8 <PIOA_Handler+0x10>)
  4008e0:	4b02      	ldr	r3, [pc, #8]	; (4008ec <PIOA_Handler+0x14>)
  4008e2:	4798      	blx	r3
}
  4008e4:	bf00      	nop
  4008e6:	bd80      	pop	{r7, pc}
  4008e8:	400e0e00 	.word	0x400e0e00
  4008ec:	00400825 	.word	0x00400825

004008f0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4008f0:	b580      	push	{r7, lr}
  4008f2:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4008f4:	210b      	movs	r1, #11
  4008f6:	4802      	ldr	r0, [pc, #8]	; (400900 <PIOB_Handler+0x10>)
  4008f8:	4b02      	ldr	r3, [pc, #8]	; (400904 <PIOB_Handler+0x14>)
  4008fa:	4798      	blx	r3
}
  4008fc:	bf00      	nop
  4008fe:	bd80      	pop	{r7, pc}
  400900:	400e1000 	.word	0x400e1000
  400904:	00400825 	.word	0x00400825

00400908 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400908:	b580      	push	{r7, lr}
  40090a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  40090c:	210c      	movs	r1, #12
  40090e:	4802      	ldr	r0, [pc, #8]	; (400918 <PIOC_Handler+0x10>)
  400910:	4b02      	ldr	r3, [pc, #8]	; (40091c <PIOC_Handler+0x14>)
  400912:	4798      	blx	r3
}
  400914:	bf00      	nop
  400916:	bd80      	pop	{r7, pc}
  400918:	400e1200 	.word	0x400e1200
  40091c:	00400825 	.word	0x00400825

00400920 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400920:	b580      	push	{r7, lr}
  400922:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400924:	2110      	movs	r1, #16
  400926:	4802      	ldr	r0, [pc, #8]	; (400930 <PIOD_Handler+0x10>)
  400928:	4b02      	ldr	r3, [pc, #8]	; (400934 <PIOD_Handler+0x14>)
  40092a:	4798      	blx	r3
}
  40092c:	bf00      	nop
  40092e:	bd80      	pop	{r7, pc}
  400930:	400e1400 	.word	0x400e1400
  400934:	00400825 	.word	0x00400825

00400938 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400938:	b580      	push	{r7, lr}
  40093a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  40093c:	2111      	movs	r1, #17
  40093e:	4802      	ldr	r0, [pc, #8]	; (400948 <PIOE_Handler+0x10>)
  400940:	4b02      	ldr	r3, [pc, #8]	; (40094c <PIOE_Handler+0x14>)
  400942:	4798      	blx	r3
}
  400944:	bf00      	nop
  400946:	bd80      	pop	{r7, pc}
  400948:	400e1600 	.word	0x400e1600
  40094c:	00400825 	.word	0x00400825

00400950 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400950:	b480      	push	{r7}
  400952:	b083      	sub	sp, #12
  400954:	af00      	add	r7, sp, #0
  400956:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400958:	687b      	ldr	r3, [r7, #4]
  40095a:	3b01      	subs	r3, #1
  40095c:	2b03      	cmp	r3, #3
  40095e:	d81a      	bhi.n	400996 <pmc_mck_set_division+0x46>
  400960:	a201      	add	r2, pc, #4	; (adr r2, 400968 <pmc_mck_set_division+0x18>)
  400962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400966:	bf00      	nop
  400968:	00400979 	.word	0x00400979
  40096c:	0040097f 	.word	0x0040097f
  400970:	00400987 	.word	0x00400987
  400974:	0040098f 	.word	0x0040098f
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400978:	2300      	movs	r3, #0
  40097a:	607b      	str	r3, [r7, #4]
			break;
  40097c:	e00e      	b.n	40099c <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  40097e:	f44f 7380 	mov.w	r3, #256	; 0x100
  400982:	607b      	str	r3, [r7, #4]
			break;
  400984:	e00a      	b.n	40099c <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400986:	f44f 7340 	mov.w	r3, #768	; 0x300
  40098a:	607b      	str	r3, [r7, #4]
			break;
  40098c:	e006      	b.n	40099c <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40098e:	f44f 7300 	mov.w	r3, #512	; 0x200
  400992:	607b      	str	r3, [r7, #4]
			break;
  400994:	e002      	b.n	40099c <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400996:	2300      	movs	r3, #0
  400998:	607b      	str	r3, [r7, #4]
			break;
  40099a:	bf00      	nop
	}
	PMC->PMC_MCKR =
  40099c:	490a      	ldr	r1, [pc, #40]	; (4009c8 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40099e:	4b0a      	ldr	r3, [pc, #40]	; (4009c8 <pmc_mck_set_division+0x78>)
  4009a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4009a2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  4009a6:	687b      	ldr	r3, [r7, #4]
  4009a8:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  4009aa:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4009ac:	bf00      	nop
  4009ae:	4b06      	ldr	r3, [pc, #24]	; (4009c8 <pmc_mck_set_division+0x78>)
  4009b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4009b2:	f003 0308 	and.w	r3, r3, #8
  4009b6:	2b00      	cmp	r3, #0
  4009b8:	d0f9      	beq.n	4009ae <pmc_mck_set_division+0x5e>
}
  4009ba:	bf00      	nop
  4009bc:	370c      	adds	r7, #12
  4009be:	46bd      	mov	sp, r7
  4009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009c4:	4770      	bx	lr
  4009c6:	bf00      	nop
  4009c8:	400e0600 	.word	0x400e0600

004009cc <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  4009cc:	b480      	push	{r7}
  4009ce:	b085      	sub	sp, #20
  4009d0:	af00      	add	r7, sp, #0
  4009d2:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4009d4:	491d      	ldr	r1, [pc, #116]	; (400a4c <pmc_switch_mck_to_pllack+0x80>)
  4009d6:	4b1d      	ldr	r3, [pc, #116]	; (400a4c <pmc_switch_mck_to_pllack+0x80>)
  4009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4009da:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  4009de:	687b      	ldr	r3, [r7, #4]
  4009e0:	4313      	orrs	r3, r2
  4009e2:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4009e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4009e8:	60fb      	str	r3, [r7, #12]
  4009ea:	e007      	b.n	4009fc <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4009ec:	68fb      	ldr	r3, [r7, #12]
  4009ee:	2b00      	cmp	r3, #0
  4009f0:	d101      	bne.n	4009f6 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4009f2:	2301      	movs	r3, #1
  4009f4:	e023      	b.n	400a3e <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  4009f6:	68fb      	ldr	r3, [r7, #12]
  4009f8:	3b01      	subs	r3, #1
  4009fa:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4009fc:	4b13      	ldr	r3, [pc, #76]	; (400a4c <pmc_switch_mck_to_pllack+0x80>)
  4009fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a00:	f003 0308 	and.w	r3, r3, #8
  400a04:	2b00      	cmp	r3, #0
  400a06:	d0f1      	beq.n	4009ec <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400a08:	4a10      	ldr	r2, [pc, #64]	; (400a4c <pmc_switch_mck_to_pllack+0x80>)
  400a0a:	4b10      	ldr	r3, [pc, #64]	; (400a4c <pmc_switch_mck_to_pllack+0x80>)
  400a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a0e:	f023 0303 	bic.w	r3, r3, #3
  400a12:	f043 0302 	orr.w	r3, r3, #2
  400a16:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400a18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400a1c:	60fb      	str	r3, [r7, #12]
  400a1e:	e007      	b.n	400a30 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400a20:	68fb      	ldr	r3, [r7, #12]
  400a22:	2b00      	cmp	r3, #0
  400a24:	d101      	bne.n	400a2a <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400a26:	2301      	movs	r3, #1
  400a28:	e009      	b.n	400a3e <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400a2a:	68fb      	ldr	r3, [r7, #12]
  400a2c:	3b01      	subs	r3, #1
  400a2e:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400a30:	4b06      	ldr	r3, [pc, #24]	; (400a4c <pmc_switch_mck_to_pllack+0x80>)
  400a32:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a34:	f003 0308 	and.w	r3, r3, #8
  400a38:	2b00      	cmp	r3, #0
  400a3a:	d0f1      	beq.n	400a20 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400a3c:	2300      	movs	r3, #0
}
  400a3e:	4618      	mov	r0, r3
  400a40:	3714      	adds	r7, #20
  400a42:	46bd      	mov	sp, r7
  400a44:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a48:	4770      	bx	lr
  400a4a:	bf00      	nop
  400a4c:	400e0600 	.word	0x400e0600

00400a50 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400a50:	b480      	push	{r7}
  400a52:	b083      	sub	sp, #12
  400a54:	af00      	add	r7, sp, #0
  400a56:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400a58:	687b      	ldr	r3, [r7, #4]
  400a5a:	2b01      	cmp	r3, #1
  400a5c:	d105      	bne.n	400a6a <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400a5e:	4907      	ldr	r1, [pc, #28]	; (400a7c <pmc_switch_sclk_to_32kxtal+0x2c>)
  400a60:	4b06      	ldr	r3, [pc, #24]	; (400a7c <pmc_switch_sclk_to_32kxtal+0x2c>)
  400a62:	689a      	ldr	r2, [r3, #8]
  400a64:	4b06      	ldr	r3, [pc, #24]	; (400a80 <pmc_switch_sclk_to_32kxtal+0x30>)
  400a66:	4313      	orrs	r3, r2
  400a68:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400a6a:	4b04      	ldr	r3, [pc, #16]	; (400a7c <pmc_switch_sclk_to_32kxtal+0x2c>)
  400a6c:	4a05      	ldr	r2, [pc, #20]	; (400a84 <pmc_switch_sclk_to_32kxtal+0x34>)
  400a6e:	601a      	str	r2, [r3, #0]
}
  400a70:	bf00      	nop
  400a72:	370c      	adds	r7, #12
  400a74:	46bd      	mov	sp, r7
  400a76:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a7a:	4770      	bx	lr
  400a7c:	400e1810 	.word	0x400e1810
  400a80:	a5100000 	.word	0xa5100000
  400a84:	a5000008 	.word	0xa5000008

00400a88 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400a88:	b480      	push	{r7}
  400a8a:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400a8c:	4b09      	ldr	r3, [pc, #36]	; (400ab4 <pmc_osc_is_ready_32kxtal+0x2c>)
  400a8e:	695b      	ldr	r3, [r3, #20]
  400a90:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400a94:	2b00      	cmp	r3, #0
  400a96:	d007      	beq.n	400aa8 <pmc_osc_is_ready_32kxtal+0x20>
  400a98:	4b07      	ldr	r3, [pc, #28]	; (400ab8 <pmc_osc_is_ready_32kxtal+0x30>)
  400a9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400aa0:	2b00      	cmp	r3, #0
  400aa2:	d001      	beq.n	400aa8 <pmc_osc_is_ready_32kxtal+0x20>
  400aa4:	2301      	movs	r3, #1
  400aa6:	e000      	b.n	400aaa <pmc_osc_is_ready_32kxtal+0x22>
  400aa8:	2300      	movs	r3, #0
}
  400aaa:	4618      	mov	r0, r3
  400aac:	46bd      	mov	sp, r7
  400aae:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ab2:	4770      	bx	lr
  400ab4:	400e1810 	.word	0x400e1810
  400ab8:	400e0600 	.word	0x400e0600

00400abc <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400abc:	b480      	push	{r7}
  400abe:	b083      	sub	sp, #12
  400ac0:	af00      	add	r7, sp, #0
  400ac2:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400ac4:	4915      	ldr	r1, [pc, #84]	; (400b1c <pmc_switch_mainck_to_fastrc+0x60>)
  400ac6:	4b15      	ldr	r3, [pc, #84]	; (400b1c <pmc_switch_mainck_to_fastrc+0x60>)
  400ac8:	6a1a      	ldr	r2, [r3, #32]
  400aca:	4b15      	ldr	r3, [pc, #84]	; (400b20 <pmc_switch_mainck_to_fastrc+0x64>)
  400acc:	4313      	orrs	r3, r2
  400ace:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400ad0:	bf00      	nop
  400ad2:	4b12      	ldr	r3, [pc, #72]	; (400b1c <pmc_switch_mainck_to_fastrc+0x60>)
  400ad4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400ada:	2b00      	cmp	r3, #0
  400adc:	d0f9      	beq.n	400ad2 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400ade:	490f      	ldr	r1, [pc, #60]	; (400b1c <pmc_switch_mainck_to_fastrc+0x60>)
  400ae0:	4b0e      	ldr	r3, [pc, #56]	; (400b1c <pmc_switch_mainck_to_fastrc+0x60>)
  400ae2:	6a1a      	ldr	r2, [r3, #32]
  400ae4:	4b0f      	ldr	r3, [pc, #60]	; (400b24 <pmc_switch_mainck_to_fastrc+0x68>)
  400ae6:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400ae8:	687a      	ldr	r2, [r7, #4]
  400aea:	4313      	orrs	r3, r2
  400aec:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400af0:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400af2:	bf00      	nop
  400af4:	4b09      	ldr	r3, [pc, #36]	; (400b1c <pmc_switch_mainck_to_fastrc+0x60>)
  400af6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400af8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400afc:	2b00      	cmp	r3, #0
  400afe:	d0f9      	beq.n	400af4 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400b00:	4906      	ldr	r1, [pc, #24]	; (400b1c <pmc_switch_mainck_to_fastrc+0x60>)
  400b02:	4b06      	ldr	r3, [pc, #24]	; (400b1c <pmc_switch_mainck_to_fastrc+0x60>)
  400b04:	6a1a      	ldr	r2, [r3, #32]
  400b06:	4b08      	ldr	r3, [pc, #32]	; (400b28 <pmc_switch_mainck_to_fastrc+0x6c>)
  400b08:	4013      	ands	r3, r2
  400b0a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400b0e:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400b10:	bf00      	nop
  400b12:	370c      	adds	r7, #12
  400b14:	46bd      	mov	sp, r7
  400b16:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b1a:	4770      	bx	lr
  400b1c:	400e0600 	.word	0x400e0600
  400b20:	00370008 	.word	0x00370008
  400b24:	ffc8ff8f 	.word	0xffc8ff8f
  400b28:	fec8ffff 	.word	0xfec8ffff

00400b2c <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400b2c:	b480      	push	{r7}
  400b2e:	b083      	sub	sp, #12
  400b30:	af00      	add	r7, sp, #0
  400b32:	6078      	str	r0, [r7, #4]
  400b34:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400b36:	687b      	ldr	r3, [r7, #4]
  400b38:	2b00      	cmp	r3, #0
  400b3a:	d008      	beq.n	400b4e <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400b3c:	4913      	ldr	r1, [pc, #76]	; (400b8c <pmc_switch_mainck_to_xtal+0x60>)
  400b3e:	4b13      	ldr	r3, [pc, #76]	; (400b8c <pmc_switch_mainck_to_xtal+0x60>)
  400b40:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400b42:	4a13      	ldr	r2, [pc, #76]	; (400b90 <pmc_switch_mainck_to_xtal+0x64>)
  400b44:	401a      	ands	r2, r3
  400b46:	4b13      	ldr	r3, [pc, #76]	; (400b94 <pmc_switch_mainck_to_xtal+0x68>)
  400b48:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400b4a:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400b4c:	e018      	b.n	400b80 <pmc_switch_mainck_to_xtal+0x54>
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400b4e:	490f      	ldr	r1, [pc, #60]	; (400b8c <pmc_switch_mainck_to_xtal+0x60>)
  400b50:	4b0e      	ldr	r3, [pc, #56]	; (400b8c <pmc_switch_mainck_to_xtal+0x60>)
  400b52:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400b54:	4b10      	ldr	r3, [pc, #64]	; (400b98 <pmc_switch_mainck_to_xtal+0x6c>)
  400b56:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400b58:	683a      	ldr	r2, [r7, #0]
  400b5a:	0212      	lsls	r2, r2, #8
  400b5c:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400b5e:	431a      	orrs	r2, r3
  400b60:	4b0e      	ldr	r3, [pc, #56]	; (400b9c <pmc_switch_mainck_to_xtal+0x70>)
  400b62:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400b64:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400b66:	bf00      	nop
  400b68:	4b08      	ldr	r3, [pc, #32]	; (400b8c <pmc_switch_mainck_to_xtal+0x60>)
  400b6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b6c:	f003 0301 	and.w	r3, r3, #1
  400b70:	2b00      	cmp	r3, #0
  400b72:	d0f9      	beq.n	400b68 <pmc_switch_mainck_to_xtal+0x3c>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400b74:	4905      	ldr	r1, [pc, #20]	; (400b8c <pmc_switch_mainck_to_xtal+0x60>)
  400b76:	4b05      	ldr	r3, [pc, #20]	; (400b8c <pmc_switch_mainck_to_xtal+0x60>)
  400b78:	6a1a      	ldr	r2, [r3, #32]
  400b7a:	4b09      	ldr	r3, [pc, #36]	; (400ba0 <pmc_switch_mainck_to_xtal+0x74>)
  400b7c:	4313      	orrs	r3, r2
  400b7e:	620b      	str	r3, [r1, #32]
	}
}
  400b80:	bf00      	nop
  400b82:	370c      	adds	r7, #12
  400b84:	46bd      	mov	sp, r7
  400b86:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b8a:	4770      	bx	lr
  400b8c:	400e0600 	.word	0x400e0600
  400b90:	fec8fffc 	.word	0xfec8fffc
  400b94:	01370002 	.word	0x01370002
  400b98:	ffc8fffc 	.word	0xffc8fffc
  400b9c:	00370001 	.word	0x00370001
  400ba0:	01370000 	.word	0x01370000

00400ba4 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400ba4:	b480      	push	{r7}
  400ba6:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400ba8:	4b04      	ldr	r3, [pc, #16]	; (400bbc <pmc_osc_is_ready_mainck+0x18>)
  400baa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400bb0:	4618      	mov	r0, r3
  400bb2:	46bd      	mov	sp, r7
  400bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bb8:	4770      	bx	lr
  400bba:	bf00      	nop
  400bbc:	400e0600 	.word	0x400e0600

00400bc0 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400bc0:	b480      	push	{r7}
  400bc2:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400bc4:	4b04      	ldr	r3, [pc, #16]	; (400bd8 <pmc_disable_pllack+0x18>)
  400bc6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400bca:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400bcc:	bf00      	nop
  400bce:	46bd      	mov	sp, r7
  400bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bd4:	4770      	bx	lr
  400bd6:	bf00      	nop
  400bd8:	400e0600 	.word	0x400e0600

00400bdc <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400bdc:	b480      	push	{r7}
  400bde:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400be0:	4b04      	ldr	r3, [pc, #16]	; (400bf4 <pmc_is_locked_pllack+0x18>)
  400be2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400be4:	f003 0302 	and.w	r3, r3, #2
}
  400be8:	4618      	mov	r0, r3
  400bea:	46bd      	mov	sp, r7
  400bec:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bf0:	4770      	bx	lr
  400bf2:	bf00      	nop
  400bf4:	400e0600 	.word	0x400e0600

00400bf8 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400bf8:	b480      	push	{r7}
  400bfa:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400bfc:	4b04      	ldr	r3, [pc, #16]	; (400c10 <pmc_is_locked_upll+0x18>)
  400bfe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c00:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400c04:	4618      	mov	r0, r3
  400c06:	46bd      	mov	sp, r7
  400c08:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c0c:	4770      	bx	lr
  400c0e:	bf00      	nop
  400c10:	400e0600 	.word	0x400e0600

00400c14 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400c14:	b480      	push	{r7}
  400c16:	b083      	sub	sp, #12
  400c18:	af00      	add	r7, sp, #0
  400c1a:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400c1c:	687b      	ldr	r3, [r7, #4]
  400c1e:	2b3f      	cmp	r3, #63	; 0x3f
  400c20:	d901      	bls.n	400c26 <pmc_enable_periph_clk+0x12>
		return 1;
  400c22:	2301      	movs	r3, #1
  400c24:	e02f      	b.n	400c86 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400c26:	687b      	ldr	r3, [r7, #4]
  400c28:	2b1f      	cmp	r3, #31
  400c2a:	d813      	bhi.n	400c54 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400c2c:	4b19      	ldr	r3, [pc, #100]	; (400c94 <pmc_enable_periph_clk+0x80>)
  400c2e:	699a      	ldr	r2, [r3, #24]
  400c30:	2101      	movs	r1, #1
  400c32:	687b      	ldr	r3, [r7, #4]
  400c34:	fa01 f303 	lsl.w	r3, r1, r3
  400c38:	401a      	ands	r2, r3
  400c3a:	2101      	movs	r1, #1
  400c3c:	687b      	ldr	r3, [r7, #4]
  400c3e:	fa01 f303 	lsl.w	r3, r1, r3
  400c42:	429a      	cmp	r2, r3
  400c44:	d01e      	beq.n	400c84 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400c46:	4a13      	ldr	r2, [pc, #76]	; (400c94 <pmc_enable_periph_clk+0x80>)
  400c48:	2101      	movs	r1, #1
  400c4a:	687b      	ldr	r3, [r7, #4]
  400c4c:	fa01 f303 	lsl.w	r3, r1, r3
  400c50:	6113      	str	r3, [r2, #16]
  400c52:	e017      	b.n	400c84 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400c54:	687b      	ldr	r3, [r7, #4]
  400c56:	3b20      	subs	r3, #32
  400c58:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400c5a:	4b0e      	ldr	r3, [pc, #56]	; (400c94 <pmc_enable_periph_clk+0x80>)
  400c5c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400c60:	2101      	movs	r1, #1
  400c62:	687b      	ldr	r3, [r7, #4]
  400c64:	fa01 f303 	lsl.w	r3, r1, r3
  400c68:	401a      	ands	r2, r3
  400c6a:	2101      	movs	r1, #1
  400c6c:	687b      	ldr	r3, [r7, #4]
  400c6e:	fa01 f303 	lsl.w	r3, r1, r3
  400c72:	429a      	cmp	r2, r3
  400c74:	d006      	beq.n	400c84 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400c76:	4a07      	ldr	r2, [pc, #28]	; (400c94 <pmc_enable_periph_clk+0x80>)
  400c78:	2101      	movs	r1, #1
  400c7a:	687b      	ldr	r3, [r7, #4]
  400c7c:	fa01 f303 	lsl.w	r3, r1, r3
  400c80:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400c84:	2300      	movs	r3, #0
}
  400c86:	4618      	mov	r0, r3
  400c88:	370c      	adds	r7, #12
  400c8a:	46bd      	mov	sp, r7
  400c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c90:	4770      	bx	lr
  400c92:	bf00      	nop
  400c94:	400e0600 	.word	0x400e0600

00400c98 <pmc_enable_sleepmode>:
 * \param uc_type 0 for wait for interrupt, 1 for wait for event.
 * \note For SAM4S, SAM4C, SAM4CM, SAM4CP, SAMV71 and SAM4E series,
 * since only WFI is effective, uc_type = 1 will be treated as uc_type = 0.
 */
void pmc_enable_sleepmode(uint8_t uc_type)
{
  400c98:	b480      	push	{r7}
  400c9a:	b083      	sub	sp, #12
  400c9c:	af00      	add	r7, sp, #0
  400c9e:	4603      	mov	r3, r0
  400ca0:	71fb      	strb	r3, [r7, #7]
#if !(SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMV71 || SAMV70 || SAME70 || SAMS70)
	PMC->PMC_FSMR &= (uint32_t) ~ PMC_FSMR_LPM; // Enter Sleep mode
#endif
	SCB->SCR &= (uint32_t) ~ SCB_SCR_SLEEPDEEP_Msk; // Deep sleep
  400ca2:	4a06      	ldr	r2, [pc, #24]	; (400cbc <pmc_enable_sleepmode+0x24>)
  400ca4:	4b05      	ldr	r3, [pc, #20]	; (400cbc <pmc_enable_sleepmode+0x24>)
  400ca6:	691b      	ldr	r3, [r3, #16]
  400ca8:	f023 0304 	bic.w	r3, r3, #4
  400cac:	6113      	str	r3, [r2, #16]
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
  400cae:	bf30      	wfi
		__WFI();
	} else {
		__WFE();
	}
#endif
}
  400cb0:	bf00      	nop
  400cb2:	370c      	adds	r7, #12
  400cb4:	46bd      	mov	sp, r7
  400cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cba:	4770      	bx	lr
  400cbc:	e000ed00 	.word	0xe000ed00

00400cc0 <rtc_set_hour_mode>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
  400cc0:	b480      	push	{r7}
  400cc2:	b083      	sub	sp, #12
  400cc4:	af00      	add	r7, sp, #0
  400cc6:	6078      	str	r0, [r7, #4]
  400cc8:	6039      	str	r1, [r7, #0]
	if (ul_mode) {
  400cca:	683b      	ldr	r3, [r7, #0]
  400ccc:	2b00      	cmp	r3, #0
  400cce:	d006      	beq.n	400cde <rtc_set_hour_mode+0x1e>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  400cd0:	687b      	ldr	r3, [r7, #4]
  400cd2:	685b      	ldr	r3, [r3, #4]
  400cd4:	f043 0201 	orr.w	r2, r3, #1
  400cd8:	687b      	ldr	r3, [r7, #4]
  400cda:	605a      	str	r2, [r3, #4]
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
	}
}
  400cdc:	e005      	b.n	400cea <rtc_set_hour_mode+0x2a>
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  400cde:	687b      	ldr	r3, [r7, #4]
  400ce0:	685b      	ldr	r3, [r3, #4]
  400ce2:	f023 0201 	bic.w	r2, r3, #1
  400ce6:	687b      	ldr	r3, [r7, #4]
  400ce8:	605a      	str	r2, [r3, #4]
	}
}
  400cea:	bf00      	nop
  400cec:	370c      	adds	r7, #12
  400cee:	46bd      	mov	sp, r7
  400cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cf4:	4770      	bx	lr
  400cf6:	bf00      	nop

00400cf8 <rtc_enable_interrupt>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
  400cf8:	b480      	push	{r7}
  400cfa:	b083      	sub	sp, #12
  400cfc:	af00      	add	r7, sp, #0
  400cfe:	6078      	str	r0, [r7, #4]
  400d00:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_IER = ul_sources;
  400d02:	687b      	ldr	r3, [r7, #4]
  400d04:	683a      	ldr	r2, [r7, #0]
  400d06:	621a      	str	r2, [r3, #32]
}
  400d08:	bf00      	nop
  400d0a:	370c      	adds	r7, #12
  400d0c:	46bd      	mov	sp, r7
  400d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d12:	4770      	bx	lr

00400d14 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  400d14:	b480      	push	{r7}
  400d16:	b087      	sub	sp, #28
  400d18:	af00      	add	r7, sp, #0
  400d1a:	60f8      	str	r0, [r7, #12]
  400d1c:	60b9      	str	r1, [r7, #8]
  400d1e:	607a      	str	r2, [r7, #4]
  400d20:	603b      	str	r3, [r7, #0]
	uint32_t ul_time = 0;
  400d22:	2300      	movs	r3, #0
  400d24:	617b      	str	r3, [r7, #20]

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  400d26:	68fb      	ldr	r3, [r7, #12]
  400d28:	685b      	ldr	r3, [r3, #4]
  400d2a:	f003 0301 	and.w	r3, r3, #1
  400d2e:	2b00      	cmp	r3, #0
  400d30:	d009      	beq.n	400d46 <rtc_set_time+0x32>
		if (ul_hour > 12) {
  400d32:	68bb      	ldr	r3, [r7, #8]
  400d34:	2b0c      	cmp	r3, #12
  400d36:	d906      	bls.n	400d46 <rtc_set_time+0x32>
			ul_hour -= 12;
  400d38:	68bb      	ldr	r3, [r7, #8]
  400d3a:	3b0c      	subs	r3, #12
  400d3c:	60bb      	str	r3, [r7, #8]
			ul_time |= RTC_TIMR_AMPM;
  400d3e:	697b      	ldr	r3, [r7, #20]
  400d40:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  400d44:	617b      	str	r3, [r7, #20]
		}
	}

	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400d46:	68bb      	ldr	r3, [r7, #8]
  400d48:	4a33      	ldr	r2, [pc, #204]	; (400e18 <rtc_set_time+0x104>)
  400d4a:	fba2 2303 	umull	r2, r3, r2, r3
  400d4e:	08db      	lsrs	r3, r3, #3
  400d50:	0518      	lsls	r0, r3, #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  400d52:	68b9      	ldr	r1, [r7, #8]
  400d54:	4b30      	ldr	r3, [pc, #192]	; (400e18 <rtc_set_time+0x104>)
  400d56:	fba3 2301 	umull	r2, r3, r3, r1
  400d5a:	08da      	lsrs	r2, r3, #3
  400d5c:	4613      	mov	r3, r2
  400d5e:	009b      	lsls	r3, r3, #2
  400d60:	4413      	add	r3, r2
  400d62:	005b      	lsls	r3, r3, #1
  400d64:	1aca      	subs	r2, r1, r3
  400d66:	0413      	lsls	r3, r2, #16
			ul_time |= RTC_TIMR_AMPM;
		}
	}

	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400d68:	4303      	orrs	r3, r0
  400d6a:	697a      	ldr	r2, [r7, #20]
  400d6c:	4313      	orrs	r3, r2
  400d6e:	617b      	str	r3, [r7, #20]
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);

	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400d70:	687b      	ldr	r3, [r7, #4]
  400d72:	4a29      	ldr	r2, [pc, #164]	; (400e18 <rtc_set_time+0x104>)
  400d74:	fba2 2303 	umull	r2, r3, r2, r3
  400d78:	08db      	lsrs	r3, r3, #3
  400d7a:	0318      	lsls	r0, r3, #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  400d7c:	6879      	ldr	r1, [r7, #4]
  400d7e:	4b26      	ldr	r3, [pc, #152]	; (400e18 <rtc_set_time+0x104>)
  400d80:	fba3 2301 	umull	r2, r3, r3, r1
  400d84:	08da      	lsrs	r2, r3, #3
  400d86:	4613      	mov	r3, r2
  400d88:	009b      	lsls	r3, r3, #2
  400d8a:	4413      	add	r3, r2
  400d8c:	005b      	lsls	r3, r3, #1
  400d8e:	1aca      	subs	r2, r1, r3
  400d90:	0213      	lsls	r3, r2, #8
	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);

	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400d92:	4303      	orrs	r3, r0
  400d94:	697a      	ldr	r2, [r7, #20]
  400d96:	4313      	orrs	r3, r2
  400d98:	617b      	str	r3, [r7, #20]
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400d9a:	683b      	ldr	r3, [r7, #0]
  400d9c:	4a1e      	ldr	r2, [pc, #120]	; (400e18 <rtc_set_time+0x104>)
  400d9e:	fba2 2303 	umull	r2, r3, r2, r3
  400da2:	08db      	lsrs	r3, r3, #3
  400da4:	0118      	lsls	r0, r3, #4
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  400da6:	6839      	ldr	r1, [r7, #0]
  400da8:	4b1b      	ldr	r3, [pc, #108]	; (400e18 <rtc_set_time+0x104>)
  400daa:	fba3 2301 	umull	r2, r3, r3, r1
  400dae:	08da      	lsrs	r2, r3, #3
  400db0:	4613      	mov	r3, r2
  400db2:	009b      	lsls	r3, r3, #2
  400db4:	4413      	add	r3, r2
  400db6:	005b      	lsls	r3, r3, #1
  400db8:	1aca      	subs	r2, r1, r3
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400dba:	ea40 0302 	orr.w	r3, r0, r2
  400dbe:	697a      	ldr	r2, [r7, #20]
  400dc0:	4313      	orrs	r3, r2
  400dc2:	617b      	str	r3, [r7, #20]
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);

	/* Update time register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  400dc4:	68fb      	ldr	r3, [r7, #12]
  400dc6:	681b      	ldr	r3, [r3, #0]
  400dc8:	f043 0201 	orr.w	r2, r3, #1
  400dcc:	68fb      	ldr	r3, [r7, #12]
  400dce:	601a      	str	r2, [r3, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400dd0:	bf00      	nop
  400dd2:	68fb      	ldr	r3, [r7, #12]
  400dd4:	699b      	ldr	r3, [r3, #24]
  400dd6:	f003 0301 	and.w	r3, r3, #1
  400dda:	2b00      	cmp	r3, #0
  400ddc:	d0f9      	beq.n	400dd2 <rtc_set_time+0xbe>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400dde:	68fb      	ldr	r3, [r7, #12]
  400de0:	2201      	movs	r2, #1
  400de2:	61da      	str	r2, [r3, #28]
	p_rtc->RTC_TIMR = ul_time;
  400de4:	68fb      	ldr	r3, [r7, #12]
  400de6:	697a      	ldr	r2, [r7, #20]
  400de8:	609a      	str	r2, [r3, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  400dea:	68fb      	ldr	r3, [r7, #12]
  400dec:	681b      	ldr	r3, [r3, #0]
  400dee:	f023 0201 	bic.w	r2, r3, #1
  400df2:	68fb      	ldr	r3, [r7, #12]
  400df4:	601a      	str	r2, [r3, #0]
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  400df6:	68fb      	ldr	r3, [r7, #12]
  400df8:	69db      	ldr	r3, [r3, #28]
  400dfa:	f043 0204 	orr.w	r2, r3, #4
  400dfe:	68fb      	ldr	r3, [r7, #12]
  400e00:	61da      	str	r2, [r3, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  400e02:	68fb      	ldr	r3, [r7, #12]
  400e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  400e06:	f003 0301 	and.w	r3, r3, #1
}
  400e0a:	4618      	mov	r0, r3
  400e0c:	371c      	adds	r7, #28
  400e0e:	46bd      	mov	sp, r7
  400e10:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e14:	4770      	bx	lr
  400e16:	bf00      	nop
  400e18:	cccccccd 	.word	0xcccccccd

00400e1c <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  400e1c:	b480      	push	{r7}
  400e1e:	b087      	sub	sp, #28
  400e20:	af00      	add	r7, sp, #0
  400e22:	60f8      	str	r0, [r7, #12]
  400e24:	60b9      	str	r1, [r7, #8]
  400e26:	607a      	str	r2, [r7, #4]
  400e28:	603b      	str	r3, [r7, #0]
	uint32_t ul_date = 0;
  400e2a:	2300      	movs	r3, #0
  400e2c:	617b      	str	r3, [r7, #20]

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  400e2e:	68bb      	ldr	r3, [r7, #8]
  400e30:	4a46      	ldr	r2, [pc, #280]	; (400f4c <rtc_set_date+0x130>)
  400e32:	fba2 2303 	umull	r2, r3, r2, r3
  400e36:	099b      	lsrs	r3, r3, #6
  400e38:	0118      	lsls	r0, r3, #4
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  400e3a:	68bb      	ldr	r3, [r7, #8]
  400e3c:	4a44      	ldr	r2, [pc, #272]	; (400f50 <rtc_set_date+0x134>)
  400e3e:	fba2 2303 	umull	r2, r3, r2, r3
  400e42:	0959      	lsrs	r1, r3, #5
  400e44:	4b43      	ldr	r3, [pc, #268]	; (400f54 <rtc_set_date+0x138>)
  400e46:	fba3 2301 	umull	r2, r3, r3, r1
  400e4a:	08da      	lsrs	r2, r3, #3
  400e4c:	4613      	mov	r3, r2
  400e4e:	009b      	lsls	r3, r3, #2
  400e50:	4413      	add	r3, r2
  400e52:	005b      	lsls	r3, r3, #1
  400e54:	1aca      	subs	r2, r1, r3
{
	uint32_t ul_date = 0;

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
  400e56:	ea40 0302 	orr.w	r3, r0, r2
		uint32_t ul_day, uint32_t ul_week)
{
	uint32_t ul_date = 0;

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  400e5a:	697a      	ldr	r2, [r7, #20]
  400e5c:	4313      	orrs	r3, r2
  400e5e:	617b      	str	r3, [r7, #20]
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  400e60:	68bb      	ldr	r3, [r7, #8]
  400e62:	4a3c      	ldr	r2, [pc, #240]	; (400f54 <rtc_set_date+0x138>)
  400e64:	fba2 2303 	umull	r2, r3, r2, r3
  400e68:	08d9      	lsrs	r1, r3, #3
  400e6a:	4b3a      	ldr	r3, [pc, #232]	; (400f54 <rtc_set_date+0x138>)
  400e6c:	fba3 2301 	umull	r2, r3, r3, r1
  400e70:	08da      	lsrs	r2, r3, #3
  400e72:	4613      	mov	r3, r2
  400e74:	009b      	lsls	r3, r3, #2
  400e76:	4413      	add	r3, r2
  400e78:	005b      	lsls	r3, r3, #1
  400e7a:	1aca      	subs	r2, r1, r3
  400e7c:	0310      	lsls	r0, r2, #12
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  400e7e:	68b9      	ldr	r1, [r7, #8]
  400e80:	4b34      	ldr	r3, [pc, #208]	; (400f54 <rtc_set_date+0x138>)
  400e82:	fba3 2301 	umull	r2, r3, r3, r1
  400e86:	08da      	lsrs	r2, r3, #3
  400e88:	4613      	mov	r3, r2
  400e8a:	009b      	lsls	r3, r3, #2
  400e8c:	4413      	add	r3, r2
  400e8e:	005b      	lsls	r3, r3, #1
  400e90:	1aca      	subs	r2, r1, r3
  400e92:	0213      	lsls	r3, r2, #8
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
  400e94:	4303      	orrs	r3, r0
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  400e96:	697a      	ldr	r2, [r7, #20]
  400e98:	4313      	orrs	r3, r2
  400e9a:	617b      	str	r3, [r7, #20]
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);

	/* Month */
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400e9c:	687b      	ldr	r3, [r7, #4]
  400e9e:	4a2d      	ldr	r2, [pc, #180]	; (400f54 <rtc_set_date+0x138>)
  400ea0:	fba2 2303 	umull	r2, r3, r2, r3
  400ea4:	08db      	lsrs	r3, r3, #3
  400ea6:	0518      	lsls	r0, r3, #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  400ea8:	6879      	ldr	r1, [r7, #4]
  400eaa:	4b2a      	ldr	r3, [pc, #168]	; (400f54 <rtc_set_date+0x138>)
  400eac:	fba3 2301 	umull	r2, r3, r3, r1
  400eb0:	08da      	lsrs	r2, r3, #3
  400eb2:	4613      	mov	r3, r2
  400eb4:	009b      	lsls	r3, r3, #2
  400eb6:	4413      	add	r3, r2
  400eb8:	005b      	lsls	r3, r3, #1
  400eba:	1aca      	subs	r2, r1, r3
  400ebc:	0413      	lsls	r3, r2, #16
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);

	/* Month */
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400ebe:	4303      	orrs	r3, r0
  400ec0:	697a      	ldr	r2, [r7, #20]
  400ec2:	4313      	orrs	r3, r2
  400ec4:	617b      	str	r3, [r7, #20]
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  400ec6:	6a3b      	ldr	r3, [r7, #32]
  400ec8:	055b      	lsls	r3, r3, #21
  400eca:	697a      	ldr	r2, [r7, #20]
  400ecc:	4313      	orrs	r3, r2
  400ece:	617b      	str	r3, [r7, #20]

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400ed0:	683b      	ldr	r3, [r7, #0]
  400ed2:	4a20      	ldr	r2, [pc, #128]	; (400f54 <rtc_set_date+0x138>)
  400ed4:	fba2 2303 	umull	r2, r3, r2, r3
  400ed8:	08db      	lsrs	r3, r3, #3
  400eda:	0718      	lsls	r0, r3, #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  400edc:	6839      	ldr	r1, [r7, #0]
  400ede:	4b1d      	ldr	r3, [pc, #116]	; (400f54 <rtc_set_date+0x138>)
  400ee0:	fba3 2301 	umull	r2, r3, r3, r1
  400ee4:	08da      	lsrs	r2, r3, #3
  400ee6:	4613      	mov	r3, r2
  400ee8:	009b      	lsls	r3, r3, #2
  400eea:	4413      	add	r3, r2
  400eec:	005b      	lsls	r3, r3, #1
  400eee:	1aca      	subs	r2, r1, r3
  400ef0:	0613      	lsls	r3, r2, #24

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400ef2:	4303      	orrs	r3, r0
  400ef4:	697a      	ldr	r2, [r7, #20]
  400ef6:	4313      	orrs	r3, r2
  400ef8:	617b      	str	r3, [r7, #20]
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);

	/* Update calendar register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  400efa:	68fb      	ldr	r3, [r7, #12]
  400efc:	681b      	ldr	r3, [r3, #0]
  400efe:	f043 0202 	orr.w	r2, r3, #2
  400f02:	68fb      	ldr	r3, [r7, #12]
  400f04:	601a      	str	r2, [r3, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400f06:	bf00      	nop
  400f08:	68fb      	ldr	r3, [r7, #12]
  400f0a:	699b      	ldr	r3, [r3, #24]
  400f0c:	f003 0301 	and.w	r3, r3, #1
  400f10:	2b00      	cmp	r3, #0
  400f12:	d0f9      	beq.n	400f08 <rtc_set_date+0xec>

	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400f14:	68fb      	ldr	r3, [r7, #12]
  400f16:	2201      	movs	r2, #1
  400f18:	61da      	str	r2, [r3, #28]
	p_rtc->RTC_CALR = ul_date;
  400f1a:	68fb      	ldr	r3, [r7, #12]
  400f1c:	697a      	ldr	r2, [r7, #20]
  400f1e:	60da      	str	r2, [r3, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  400f20:	68fb      	ldr	r3, [r7, #12]
  400f22:	681b      	ldr	r3, [r3, #0]
  400f24:	f023 0202 	bic.w	r2, r3, #2
  400f28:	68fb      	ldr	r3, [r7, #12]
  400f2a:	601a      	str	r2, [r3, #0]
	/* Clear SECENV in SCCR */
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  400f2c:	68fb      	ldr	r3, [r7, #12]
  400f2e:	69db      	ldr	r3, [r3, #28]
  400f30:	f043 0204 	orr.w	r2, r3, #4
  400f34:	68fb      	ldr	r3, [r7, #12]
  400f36:	61da      	str	r2, [r3, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  400f38:	68fb      	ldr	r3, [r7, #12]
  400f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  400f3c:	f003 0302 	and.w	r3, r3, #2
}
  400f40:	4618      	mov	r0, r3
  400f42:	371c      	adds	r7, #28
  400f44:	46bd      	mov	sp, r7
  400f46:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f4a:	4770      	bx	lr
  400f4c:	10624dd3 	.word	0x10624dd3
  400f50:	51eb851f 	.word	0x51eb851f
  400f54:	cccccccd 	.word	0xcccccccd

00400f58 <rtc_get_status>:
 * \param p_rtc Pointer to an RTC instance.
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
  400f58:	b480      	push	{r7}
  400f5a:	b083      	sub	sp, #12
  400f5c:	af00      	add	r7, sp, #0
  400f5e:	6078      	str	r0, [r7, #4]
	return (p_rtc->RTC_SR);
  400f60:	687b      	ldr	r3, [r7, #4]
  400f62:	699b      	ldr	r3, [r3, #24]
}
  400f64:	4618      	mov	r0, r3
  400f66:	370c      	adds	r7, #12
  400f68:	46bd      	mov	sp, r7
  400f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f6e:	4770      	bx	lr

00400f70 <rtc_clear_status>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
  400f70:	b480      	push	{r7}
  400f72:	b083      	sub	sp, #12
  400f74:	af00      	add	r7, sp, #0
  400f76:	6078      	str	r0, [r7, #4]
  400f78:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_SCCR = ul_clear;
  400f7a:	687b      	ldr	r3, [r7, #4]
  400f7c:	683a      	ldr	r2, [r7, #0]
  400f7e:	61da      	str	r2, [r3, #28]
}
  400f80:	bf00      	nop
  400f82:	370c      	adds	r7, #12
  400f84:	46bd      	mov	sp, r7
  400f86:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f8a:	4770      	bx	lr

00400f8c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400f8c:	b480      	push	{r7}
  400f8e:	b087      	sub	sp, #28
  400f90:	af00      	add	r7, sp, #0
  400f92:	60f8      	str	r0, [r7, #12]
  400f94:	60b9      	str	r1, [r7, #8]
  400f96:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400f98:	68fa      	ldr	r2, [r7, #12]
  400f9a:	68bb      	ldr	r3, [r7, #8]
  400f9c:	019b      	lsls	r3, r3, #6
  400f9e:	4413      	add	r3, r2
  400fa0:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400fa2:	697b      	ldr	r3, [r7, #20]
  400fa4:	2202      	movs	r2, #2
  400fa6:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400fa8:	697b      	ldr	r3, [r7, #20]
  400faa:	f04f 32ff 	mov.w	r2, #4294967295
  400fae:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400fb0:	697b      	ldr	r3, [r7, #20]
  400fb2:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400fb4:	697b      	ldr	r3, [r7, #20]
  400fb6:	687a      	ldr	r2, [r7, #4]
  400fb8:	605a      	str	r2, [r3, #4]
}
  400fba:	bf00      	nop
  400fbc:	371c      	adds	r7, #28
  400fbe:	46bd      	mov	sp, r7
  400fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fc4:	4770      	bx	lr
  400fc6:	bf00      	nop

00400fc8 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400fc8:	b480      	push	{r7}
  400fca:	b083      	sub	sp, #12
  400fcc:	af00      	add	r7, sp, #0
  400fce:	6078      	str	r0, [r7, #4]
  400fd0:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400fd2:	687a      	ldr	r2, [r7, #4]
  400fd4:	683b      	ldr	r3, [r7, #0]
  400fd6:	019b      	lsls	r3, r3, #6
  400fd8:	4413      	add	r3, r2
  400fda:	2205      	movs	r2, #5
  400fdc:	601a      	str	r2, [r3, #0]
}
  400fde:	bf00      	nop
  400fe0:	370c      	adds	r7, #12
  400fe2:	46bd      	mov	sp, r7
  400fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fe8:	4770      	bx	lr
  400fea:	bf00      	nop

00400fec <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400fec:	b480      	push	{r7}
  400fee:	b085      	sub	sp, #20
  400ff0:	af00      	add	r7, sp, #0
  400ff2:	60f8      	str	r0, [r7, #12]
  400ff4:	60b9      	str	r1, [r7, #8]
  400ff6:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400ff8:	68fa      	ldr	r2, [r7, #12]
  400ffa:	68bb      	ldr	r3, [r7, #8]
  400ffc:	019b      	lsls	r3, r3, #6
  400ffe:	4413      	add	r3, r2
  401000:	331c      	adds	r3, #28
  401002:	687a      	ldr	r2, [r7, #4]
  401004:	601a      	str	r2, [r3, #0]
}
  401006:	bf00      	nop
  401008:	3714      	adds	r7, #20
  40100a:	46bd      	mov	sp, r7
  40100c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401010:	4770      	bx	lr
  401012:	bf00      	nop

00401014 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  401014:	b480      	push	{r7}
  401016:	b087      	sub	sp, #28
  401018:	af00      	add	r7, sp, #0
  40101a:	60f8      	str	r0, [r7, #12]
  40101c:	60b9      	str	r1, [r7, #8]
  40101e:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  401020:	68fa      	ldr	r2, [r7, #12]
  401022:	68bb      	ldr	r3, [r7, #8]
  401024:	019b      	lsls	r3, r3, #6
  401026:	4413      	add	r3, r2
  401028:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  40102a:	697b      	ldr	r3, [r7, #20]
  40102c:	687a      	ldr	r2, [r7, #4]
  40102e:	625a      	str	r2, [r3, #36]	; 0x24
}
  401030:	bf00      	nop
  401032:	371c      	adds	r7, #28
  401034:	46bd      	mov	sp, r7
  401036:	f85d 7b04 	ldr.w	r7, [sp], #4
  40103a:	4770      	bx	lr

0040103c <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  40103c:	b480      	push	{r7}
  40103e:	b085      	sub	sp, #20
  401040:	af00      	add	r7, sp, #0
  401042:	6078      	str	r0, [r7, #4]
  401044:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  401046:	687a      	ldr	r2, [r7, #4]
  401048:	683b      	ldr	r3, [r7, #0]
  40104a:	019b      	lsls	r3, r3, #6
  40104c:	4413      	add	r3, r2
  40104e:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  401050:	68fb      	ldr	r3, [r7, #12]
  401052:	6a1b      	ldr	r3, [r3, #32]
}
  401054:	4618      	mov	r0, r3
  401056:	3714      	adds	r7, #20
  401058:	46bd      	mov	sp, r7
  40105a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40105e:	4770      	bx	lr

00401060 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  401060:	b480      	push	{r7}
  401062:	b08d      	sub	sp, #52	; 0x34
  401064:	af00      	add	r7, sp, #0
  401066:	60f8      	str	r0, [r7, #12]
  401068:	60b9      	str	r1, [r7, #8]
  40106a:	607a      	str	r2, [r7, #4]
  40106c:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40106e:	2302      	movs	r3, #2
  401070:	613b      	str	r3, [r7, #16]
  401072:	2308      	movs	r3, #8
  401074:	617b      	str	r3, [r7, #20]
  401076:	2320      	movs	r3, #32
  401078:	61bb      	str	r3, [r7, #24]
  40107a:	2380      	movs	r3, #128	; 0x80
  40107c:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  40107e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  401080:	0bdb      	lsrs	r3, r3, #15
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  401082:	623b      	str	r3, [r7, #32]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  401084:	2300      	movs	r3, #0
  401086:	62fb      	str	r3, [r7, #44]	; 0x2c
  401088:	e01a      	b.n	4010c0 <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  40108a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40108c:	009b      	lsls	r3, r3, #2
  40108e:	f107 0230 	add.w	r2, r7, #48	; 0x30
  401092:	4413      	add	r3, r2
  401094:	f853 3c20 	ldr.w	r3, [r3, #-32]
  401098:	68ba      	ldr	r2, [r7, #8]
  40109a:	fbb2 f3f3 	udiv	r3, r2, r3
  40109e:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  4010a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4010a2:	0c1b      	lsrs	r3, r3, #16
  4010a4:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  4010a6:	68fa      	ldr	r2, [r7, #12]
  4010a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4010aa:	429a      	cmp	r2, r3
  4010ac:	d901      	bls.n	4010b2 <tc_find_mck_divisor+0x52>
			return 0;
  4010ae:	2300      	movs	r3, #0
  4010b0:	e023      	b.n	4010fa <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  4010b2:	68fa      	ldr	r2, [r7, #12]
  4010b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4010b6:	429a      	cmp	r2, r3
  4010b8:	d206      	bcs.n	4010c8 <tc_find_mck_divisor+0x68>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  4010ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4010bc:	3301      	adds	r3, #1
  4010be:	62fb      	str	r3, [r7, #44]	; 0x2c
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  4010c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4010c2:	2b04      	cmp	r3, #4
  4010c4:	d9e1      	bls.n	40108a <tc_find_mck_divisor+0x2a>
  4010c6:	e000      	b.n	4010ca <tc_find_mck_divisor+0x6a>
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
			return 0;
		} else if (ul_freq >= ul_low) {
			break;
  4010c8:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  4010ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4010cc:	2b04      	cmp	r3, #4
  4010ce:	d901      	bls.n	4010d4 <tc_find_mck_divisor+0x74>
		return 0;
  4010d0:	2300      	movs	r3, #0
  4010d2:	e012      	b.n	4010fa <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  4010d4:	687b      	ldr	r3, [r7, #4]
  4010d6:	2b00      	cmp	r3, #0
  4010d8:	d008      	beq.n	4010ec <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  4010da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4010dc:	009b      	lsls	r3, r3, #2
  4010de:	f107 0230 	add.w	r2, r7, #48	; 0x30
  4010e2:	4413      	add	r3, r2
  4010e4:	f853 2c20 	ldr.w	r2, [r3, #-32]
  4010e8:	687b      	ldr	r3, [r7, #4]
  4010ea:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  4010ec:	683b      	ldr	r3, [r7, #0]
  4010ee:	2b00      	cmp	r3, #0
  4010f0:	d002      	beq.n	4010f8 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  4010f2:	683b      	ldr	r3, [r7, #0]
  4010f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  4010f6:	601a      	str	r2, [r3, #0]
	}

	return 1;
  4010f8:	2301      	movs	r3, #1
}
  4010fa:	4618      	mov	r0, r3
  4010fc:	3734      	adds	r7, #52	; 0x34
  4010fe:	46bd      	mov	sp, r7
  401100:	f85d 7b04 	ldr.w	r7, [sp], #4
  401104:	4770      	bx	lr
  401106:	bf00      	nop

00401108 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401108:	b480      	push	{r7}
  40110a:	b085      	sub	sp, #20
  40110c:	af00      	add	r7, sp, #0
  40110e:	6078      	str	r0, [r7, #4]
  401110:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  401112:	2300      	movs	r3, #0
  401114:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401116:	687b      	ldr	r3, [r7, #4]
  401118:	22ac      	movs	r2, #172	; 0xac
  40111a:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  40111c:	683b      	ldr	r3, [r7, #0]
  40111e:	681a      	ldr	r2, [r3, #0]
  401120:	683b      	ldr	r3, [r7, #0]
  401122:	685b      	ldr	r3, [r3, #4]
  401124:	fbb2 f3f3 	udiv	r3, r2, r3
  401128:	091b      	lsrs	r3, r3, #4
  40112a:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  40112c:	68fb      	ldr	r3, [r7, #12]
  40112e:	2b00      	cmp	r3, #0
  401130:	d003      	beq.n	40113a <uart_init+0x32>
  401132:	68fb      	ldr	r3, [r7, #12]
  401134:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401138:	d301      	bcc.n	40113e <uart_init+0x36>
		return 1;
  40113a:	2301      	movs	r3, #1
  40113c:	e00a      	b.n	401154 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  40113e:	687b      	ldr	r3, [r7, #4]
  401140:	68fa      	ldr	r2, [r7, #12]
  401142:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401144:	683b      	ldr	r3, [r7, #0]
  401146:	689a      	ldr	r2, [r3, #8]
  401148:	687b      	ldr	r3, [r7, #4]
  40114a:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  40114c:	687b      	ldr	r3, [r7, #4]
  40114e:	2250      	movs	r2, #80	; 0x50
  401150:	601a      	str	r2, [r3, #0]

	return 0;
  401152:	2300      	movs	r3, #0
}
  401154:	4618      	mov	r0, r3
  401156:	3714      	adds	r7, #20
  401158:	46bd      	mov	sp, r7
  40115a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40115e:	4770      	bx	lr

00401160 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  401160:	b480      	push	{r7}
  401162:	b083      	sub	sp, #12
  401164:	af00      	add	r7, sp, #0
  401166:	6078      	str	r0, [r7, #4]
  401168:	460b      	mov	r3, r1
  40116a:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40116c:	687b      	ldr	r3, [r7, #4]
  40116e:	695b      	ldr	r3, [r3, #20]
  401170:	f003 0302 	and.w	r3, r3, #2
  401174:	2b00      	cmp	r3, #0
  401176:	d101      	bne.n	40117c <uart_write+0x1c>
		return 1;
  401178:	2301      	movs	r3, #1
  40117a:	e003      	b.n	401184 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  40117c:	78fa      	ldrb	r2, [r7, #3]
  40117e:	687b      	ldr	r3, [r7, #4]
  401180:	61da      	str	r2, [r3, #28]
	return 0;
  401182:	2300      	movs	r3, #0
}
  401184:	4618      	mov	r0, r3
  401186:	370c      	adds	r7, #12
  401188:	46bd      	mov	sp, r7
  40118a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40118e:	4770      	bx	lr

00401190 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  401190:	b480      	push	{r7}
  401192:	b083      	sub	sp, #12
  401194:	af00      	add	r7, sp, #0
  401196:	6078      	str	r0, [r7, #4]
  401198:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40119a:	687b      	ldr	r3, [r7, #4]
  40119c:	695b      	ldr	r3, [r3, #20]
  40119e:	f003 0301 	and.w	r3, r3, #1
  4011a2:	2b00      	cmp	r3, #0
  4011a4:	d101      	bne.n	4011aa <uart_read+0x1a>
		return 1;
  4011a6:	2301      	movs	r3, #1
  4011a8:	e005      	b.n	4011b6 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4011aa:	687b      	ldr	r3, [r7, #4]
  4011ac:	699b      	ldr	r3, [r3, #24]
  4011ae:	b2da      	uxtb	r2, r3
  4011b0:	683b      	ldr	r3, [r7, #0]
  4011b2:	701a      	strb	r2, [r3, #0]
	return 0;
  4011b4:	2300      	movs	r3, #0
}
  4011b6:	4618      	mov	r0, r3
  4011b8:	370c      	adds	r7, #12
  4011ba:	46bd      	mov	sp, r7
  4011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011c0:	4770      	bx	lr
  4011c2:	bf00      	nop

004011c4 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4011c4:	b480      	push	{r7}
  4011c6:	b089      	sub	sp, #36	; 0x24
  4011c8:	af00      	add	r7, sp, #0
  4011ca:	60f8      	str	r0, [r7, #12]
  4011cc:	60b9      	str	r1, [r7, #8]
  4011ce:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4011d0:	68bb      	ldr	r3, [r7, #8]
  4011d2:	011a      	lsls	r2, r3, #4
  4011d4:	687b      	ldr	r3, [r7, #4]
  4011d6:	429a      	cmp	r2, r3
  4011d8:	d802      	bhi.n	4011e0 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  4011da:	2310      	movs	r3, #16
  4011dc:	61fb      	str	r3, [r7, #28]
  4011de:	e001      	b.n	4011e4 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  4011e0:	2308      	movs	r3, #8
  4011e2:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4011e4:	687b      	ldr	r3, [r7, #4]
  4011e6:	00da      	lsls	r2, r3, #3
  4011e8:	69fb      	ldr	r3, [r7, #28]
  4011ea:	68b9      	ldr	r1, [r7, #8]
  4011ec:	fb01 f303 	mul.w	r3, r1, r3
  4011f0:	085b      	lsrs	r3, r3, #1
  4011f2:	441a      	add	r2, r3
  4011f4:	69fb      	ldr	r3, [r7, #28]
  4011f6:	68b9      	ldr	r1, [r7, #8]
  4011f8:	fb01 f303 	mul.w	r3, r1, r3
  4011fc:	fbb2 f3f3 	udiv	r3, r2, r3
  401200:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  401202:	69bb      	ldr	r3, [r7, #24]
  401204:	08db      	lsrs	r3, r3, #3
  401206:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  401208:	69bb      	ldr	r3, [r7, #24]
  40120a:	f003 0307 	and.w	r3, r3, #7
  40120e:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401210:	697b      	ldr	r3, [r7, #20]
  401212:	2b00      	cmp	r3, #0
  401214:	d003      	beq.n	40121e <usart_set_async_baudrate+0x5a>
  401216:	697b      	ldr	r3, [r7, #20]
  401218:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  40121c:	d301      	bcc.n	401222 <usart_set_async_baudrate+0x5e>
		return 1;
  40121e:	2301      	movs	r3, #1
  401220:	e00f      	b.n	401242 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  401222:	69fb      	ldr	r3, [r7, #28]
  401224:	2b08      	cmp	r3, #8
  401226:	d105      	bne.n	401234 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  401228:	68fb      	ldr	r3, [r7, #12]
  40122a:	685b      	ldr	r3, [r3, #4]
  40122c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  401230:	68fb      	ldr	r3, [r7, #12]
  401232:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401234:	693b      	ldr	r3, [r7, #16]
  401236:	041a      	lsls	r2, r3, #16
  401238:	697b      	ldr	r3, [r7, #20]
  40123a:	431a      	orrs	r2, r3
  40123c:	68fb      	ldr	r3, [r7, #12]
  40123e:	621a      	str	r2, [r3, #32]

	return 0;
  401240:	2300      	movs	r3, #0
}
  401242:	4618      	mov	r0, r3
  401244:	3724      	adds	r7, #36	; 0x24
  401246:	46bd      	mov	sp, r7
  401248:	f85d 7b04 	ldr.w	r7, [sp], #4
  40124c:	4770      	bx	lr
  40124e:	bf00      	nop

00401250 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  401250:	b580      	push	{r7, lr}
  401252:	b082      	sub	sp, #8
  401254:	af00      	add	r7, sp, #0
  401256:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  401258:	6878      	ldr	r0, [r7, #4]
  40125a:	4b0d      	ldr	r3, [pc, #52]	; (401290 <usart_reset+0x40>)
  40125c:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  40125e:	687b      	ldr	r3, [r7, #4]
  401260:	2200      	movs	r2, #0
  401262:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  401264:	687b      	ldr	r3, [r7, #4]
  401266:	2200      	movs	r2, #0
  401268:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  40126a:	687b      	ldr	r3, [r7, #4]
  40126c:	2200      	movs	r2, #0
  40126e:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  401270:	6878      	ldr	r0, [r7, #4]
  401272:	4b08      	ldr	r3, [pc, #32]	; (401294 <usart_reset+0x44>)
  401274:	4798      	blx	r3
	usart_reset_rx(p_usart);
  401276:	6878      	ldr	r0, [r7, #4]
  401278:	4b07      	ldr	r3, [pc, #28]	; (401298 <usart_reset+0x48>)
  40127a:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  40127c:	6878      	ldr	r0, [r7, #4]
  40127e:	4b07      	ldr	r3, [pc, #28]	; (40129c <usart_reset+0x4c>)
  401280:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  401282:	6878      	ldr	r0, [r7, #4]
  401284:	4b06      	ldr	r3, [pc, #24]	; (4012a0 <usart_reset+0x50>)
  401286:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  401288:	bf00      	nop
  40128a:	3708      	adds	r7, #8
  40128c:	46bd      	mov	sp, r7
  40128e:	bd80      	pop	{r7, pc}
  401290:	00401439 	.word	0x00401439
  401294:	00401345 	.word	0x00401345
  401298:	0040137d 	.word	0x0040137d
  40129c:	00401399 	.word	0x00401399
  4012a0:	004013b5 	.word	0x004013b5

004012a4 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4012a4:	b580      	push	{r7, lr}
  4012a6:	b084      	sub	sp, #16
  4012a8:	af00      	add	r7, sp, #0
  4012aa:	60f8      	str	r0, [r7, #12]
  4012ac:	60b9      	str	r1, [r7, #8]
  4012ae:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  4012b0:	68f8      	ldr	r0, [r7, #12]
  4012b2:	4b1a      	ldr	r3, [pc, #104]	; (40131c <usart_init_rs232+0x78>)
  4012b4:	4798      	blx	r3

	ul_reg_val = 0;
  4012b6:	4b1a      	ldr	r3, [pc, #104]	; (401320 <usart_init_rs232+0x7c>)
  4012b8:	2200      	movs	r2, #0
  4012ba:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4012bc:	68bb      	ldr	r3, [r7, #8]
  4012be:	2b00      	cmp	r3, #0
  4012c0:	d009      	beq.n	4012d6 <usart_init_rs232+0x32>
  4012c2:	68bb      	ldr	r3, [r7, #8]
  4012c4:	681b      	ldr	r3, [r3, #0]
  4012c6:	687a      	ldr	r2, [r7, #4]
  4012c8:	4619      	mov	r1, r3
  4012ca:	68f8      	ldr	r0, [r7, #12]
  4012cc:	4b15      	ldr	r3, [pc, #84]	; (401324 <usart_init_rs232+0x80>)
  4012ce:	4798      	blx	r3
  4012d0:	4603      	mov	r3, r0
  4012d2:	2b00      	cmp	r3, #0
  4012d4:	d001      	beq.n	4012da <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  4012d6:	2301      	movs	r3, #1
  4012d8:	e01b      	b.n	401312 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4012da:	68bb      	ldr	r3, [r7, #8]
  4012dc:	685a      	ldr	r2, [r3, #4]
  4012de:	68bb      	ldr	r3, [r7, #8]
  4012e0:	689b      	ldr	r3, [r3, #8]
  4012e2:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4012e4:	68bb      	ldr	r3, [r7, #8]
  4012e6:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4012e8:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4012ea:	68bb      	ldr	r3, [r7, #8]
  4012ec:	68db      	ldr	r3, [r3, #12]
  4012ee:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4012f0:	4b0b      	ldr	r3, [pc, #44]	; (401320 <usart_init_rs232+0x7c>)
  4012f2:	681b      	ldr	r3, [r3, #0]
  4012f4:	4313      	orrs	r3, r2
  4012f6:	4a0a      	ldr	r2, [pc, #40]	; (401320 <usart_init_rs232+0x7c>)
  4012f8:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  4012fa:	4b09      	ldr	r3, [pc, #36]	; (401320 <usart_init_rs232+0x7c>)
  4012fc:	681b      	ldr	r3, [r3, #0]
  4012fe:	4a08      	ldr	r2, [pc, #32]	; (401320 <usart_init_rs232+0x7c>)
  401300:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  401302:	68fb      	ldr	r3, [r7, #12]
  401304:	685a      	ldr	r2, [r3, #4]
  401306:	4b06      	ldr	r3, [pc, #24]	; (401320 <usart_init_rs232+0x7c>)
  401308:	681b      	ldr	r3, [r3, #0]
  40130a:	431a      	orrs	r2, r3
  40130c:	68fb      	ldr	r3, [r7, #12]
  40130e:	605a      	str	r2, [r3, #4]

	return 0;
  401310:	2300      	movs	r3, #0
}
  401312:	4618      	mov	r0, r3
  401314:	3710      	adds	r7, #16
  401316:	46bd      	mov	sp, r7
  401318:	bd80      	pop	{r7, pc}
  40131a:	bf00      	nop
  40131c:	00401251 	.word	0x00401251
  401320:	204008d0 	.word	0x204008d0
  401324:	004011c5 	.word	0x004011c5

00401328 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  401328:	b480      	push	{r7}
  40132a:	b083      	sub	sp, #12
  40132c:	af00      	add	r7, sp, #0
  40132e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  401330:	687b      	ldr	r3, [r7, #4]
  401332:	2240      	movs	r2, #64	; 0x40
  401334:	601a      	str	r2, [r3, #0]
}
  401336:	bf00      	nop
  401338:	370c      	adds	r7, #12
  40133a:	46bd      	mov	sp, r7
  40133c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401340:	4770      	bx	lr
  401342:	bf00      	nop

00401344 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  401344:	b480      	push	{r7}
  401346:	b083      	sub	sp, #12
  401348:	af00      	add	r7, sp, #0
  40134a:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40134c:	687b      	ldr	r3, [r7, #4]
  40134e:	2288      	movs	r2, #136	; 0x88
  401350:	601a      	str	r2, [r3, #0]
}
  401352:	bf00      	nop
  401354:	370c      	adds	r7, #12
  401356:	46bd      	mov	sp, r7
  401358:	f85d 7b04 	ldr.w	r7, [sp], #4
  40135c:	4770      	bx	lr
  40135e:	bf00      	nop

00401360 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  401360:	b480      	push	{r7}
  401362:	b083      	sub	sp, #12
  401364:	af00      	add	r7, sp, #0
  401366:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  401368:	687b      	ldr	r3, [r7, #4]
  40136a:	2210      	movs	r2, #16
  40136c:	601a      	str	r2, [r3, #0]
}
  40136e:	bf00      	nop
  401370:	370c      	adds	r7, #12
  401372:	46bd      	mov	sp, r7
  401374:	f85d 7b04 	ldr.w	r7, [sp], #4
  401378:	4770      	bx	lr
  40137a:	bf00      	nop

0040137c <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  40137c:	b480      	push	{r7}
  40137e:	b083      	sub	sp, #12
  401380:	af00      	add	r7, sp, #0
  401382:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401384:	687b      	ldr	r3, [r7, #4]
  401386:	2224      	movs	r2, #36	; 0x24
  401388:	601a      	str	r2, [r3, #0]
}
  40138a:	bf00      	nop
  40138c:	370c      	adds	r7, #12
  40138e:	46bd      	mov	sp, r7
  401390:	f85d 7b04 	ldr.w	r7, [sp], #4
  401394:	4770      	bx	lr
  401396:	bf00      	nop

00401398 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  401398:	b480      	push	{r7}
  40139a:	b083      	sub	sp, #12
  40139c:	af00      	add	r7, sp, #0
  40139e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  4013a0:	687b      	ldr	r3, [r7, #4]
  4013a2:	f44f 7280 	mov.w	r2, #256	; 0x100
  4013a6:	601a      	str	r2, [r3, #0]
}
  4013a8:	bf00      	nop
  4013aa:	370c      	adds	r7, #12
  4013ac:	46bd      	mov	sp, r7
  4013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013b2:	4770      	bx	lr

004013b4 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  4013b4:	b480      	push	{r7}
  4013b6:	b083      	sub	sp, #12
  4013b8:	af00      	add	r7, sp, #0
  4013ba:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  4013bc:	687b      	ldr	r3, [r7, #4]
  4013be:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4013c2:	601a      	str	r2, [r3, #0]
}
  4013c4:	bf00      	nop
  4013c6:	370c      	adds	r7, #12
  4013c8:	46bd      	mov	sp, r7
  4013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013ce:	4770      	bx	lr

004013d0 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  4013d0:	b480      	push	{r7}
  4013d2:	b083      	sub	sp, #12
  4013d4:	af00      	add	r7, sp, #0
  4013d6:	6078      	str	r0, [r7, #4]
  4013d8:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4013da:	687b      	ldr	r3, [r7, #4]
  4013dc:	695b      	ldr	r3, [r3, #20]
  4013de:	f003 0302 	and.w	r3, r3, #2
  4013e2:	2b00      	cmp	r3, #0
  4013e4:	d101      	bne.n	4013ea <usart_write+0x1a>
		return 1;
  4013e6:	2301      	movs	r3, #1
  4013e8:	e005      	b.n	4013f6 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4013ea:	683b      	ldr	r3, [r7, #0]
  4013ec:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4013f0:	687b      	ldr	r3, [r7, #4]
  4013f2:	61da      	str	r2, [r3, #28]
	return 0;
  4013f4:	2300      	movs	r3, #0
}
  4013f6:	4618      	mov	r0, r3
  4013f8:	370c      	adds	r7, #12
  4013fa:	46bd      	mov	sp, r7
  4013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401400:	4770      	bx	lr
  401402:	bf00      	nop

00401404 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  401404:	b480      	push	{r7}
  401406:	b083      	sub	sp, #12
  401408:	af00      	add	r7, sp, #0
  40140a:	6078      	str	r0, [r7, #4]
  40140c:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40140e:	687b      	ldr	r3, [r7, #4]
  401410:	695b      	ldr	r3, [r3, #20]
  401412:	f003 0301 	and.w	r3, r3, #1
  401416:	2b00      	cmp	r3, #0
  401418:	d101      	bne.n	40141e <usart_read+0x1a>
		return 1;
  40141a:	2301      	movs	r3, #1
  40141c:	e006      	b.n	40142c <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40141e:	687b      	ldr	r3, [r7, #4]
  401420:	699b      	ldr	r3, [r3, #24]
  401422:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401426:	683b      	ldr	r3, [r7, #0]
  401428:	601a      	str	r2, [r3, #0]

	return 0;
  40142a:	2300      	movs	r3, #0
}
  40142c:	4618      	mov	r0, r3
  40142e:	370c      	adds	r7, #12
  401430:	46bd      	mov	sp, r7
  401432:	f85d 7b04 	ldr.w	r7, [sp], #4
  401436:	4770      	bx	lr

00401438 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401438:	b480      	push	{r7}
  40143a:	b083      	sub	sp, #12
  40143c:	af00      	add	r7, sp, #0
  40143e:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401440:	687b      	ldr	r3, [r7, #4]
  401442:	4a04      	ldr	r2, [pc, #16]	; (401454 <usart_disable_writeprotect+0x1c>)
  401444:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  401448:	bf00      	nop
  40144a:	370c      	adds	r7, #12
  40144c:	46bd      	mov	sp, r7
  40144e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401452:	4770      	bx	lr
  401454:	55534100 	.word	0x55534100

00401458 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  401458:	b480      	push	{r7}
  40145a:	b083      	sub	sp, #12
  40145c:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40145e:	f3ef 8310 	mrs	r3, PRIMASK
  401462:	607b      	str	r3, [r7, #4]
  return(result);
  401464:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401466:	2b00      	cmp	r3, #0
  401468:	bf0c      	ite	eq
  40146a:	2301      	moveq	r3, #1
  40146c:	2300      	movne	r3, #0
  40146e:	b2db      	uxtb	r3, r3
  401470:	603b      	str	r3, [r7, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  401472:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401474:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401478:	4b04      	ldr	r3, [pc, #16]	; (40148c <cpu_irq_save+0x34>)
  40147a:	2200      	movs	r2, #0
  40147c:	701a      	strb	r2, [r3, #0]
	return flags;
  40147e:	683b      	ldr	r3, [r7, #0]
}
  401480:	4618      	mov	r0, r3
  401482:	370c      	adds	r7, #12
  401484:	46bd      	mov	sp, r7
  401486:	f85d 7b04 	ldr.w	r7, [sp], #4
  40148a:	4770      	bx	lr
  40148c:	20400000 	.word	0x20400000

00401490 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  401490:	b480      	push	{r7}
  401492:	b083      	sub	sp, #12
  401494:	af00      	add	r7, sp, #0
  401496:	6078      	str	r0, [r7, #4]
	return (flags);
  401498:	687b      	ldr	r3, [r7, #4]
  40149a:	2b00      	cmp	r3, #0
  40149c:	bf14      	ite	ne
  40149e:	2301      	movne	r3, #1
  4014a0:	2300      	moveq	r3, #0
  4014a2:	b2db      	uxtb	r3, r3
}
  4014a4:	4618      	mov	r0, r3
  4014a6:	370c      	adds	r7, #12
  4014a8:	46bd      	mov	sp, r7
  4014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014ae:	4770      	bx	lr

004014b0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  4014b0:	b580      	push	{r7, lr}
  4014b2:	b082      	sub	sp, #8
  4014b4:	af00      	add	r7, sp, #0
  4014b6:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  4014b8:	6878      	ldr	r0, [r7, #4]
  4014ba:	4b07      	ldr	r3, [pc, #28]	; (4014d8 <cpu_irq_restore+0x28>)
  4014bc:	4798      	blx	r3
  4014be:	4603      	mov	r3, r0
  4014c0:	2b00      	cmp	r3, #0
  4014c2:	d005      	beq.n	4014d0 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  4014c4:	4b05      	ldr	r3, [pc, #20]	; (4014dc <cpu_irq_restore+0x2c>)
  4014c6:	2201      	movs	r2, #1
  4014c8:	701a      	strb	r2, [r3, #0]
  4014ca:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4014ce:	b662      	cpsie	i
}
  4014d0:	bf00      	nop
  4014d2:	3708      	adds	r7, #8
  4014d4:	46bd      	mov	sp, r7
  4014d6:	bd80      	pop	{r7, pc}
  4014d8:	00401491 	.word	0x00401491
  4014dc:	20400000 	.word	0x20400000

004014e0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4014e0:	b580      	push	{r7, lr}
  4014e2:	b084      	sub	sp, #16
  4014e4:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  4014e6:	4b1e      	ldr	r3, [pc, #120]	; (401560 <Reset_Handler+0x80>)
  4014e8:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  4014ea:	4b1e      	ldr	r3, [pc, #120]	; (401564 <Reset_Handler+0x84>)
  4014ec:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  4014ee:	68fa      	ldr	r2, [r7, #12]
  4014f0:	68bb      	ldr	r3, [r7, #8]
  4014f2:	429a      	cmp	r2, r3
  4014f4:	d00c      	beq.n	401510 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  4014f6:	e007      	b.n	401508 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  4014f8:	68bb      	ldr	r3, [r7, #8]
  4014fa:	1d1a      	adds	r2, r3, #4
  4014fc:	60ba      	str	r2, [r7, #8]
  4014fe:	68fa      	ldr	r2, [r7, #12]
  401500:	1d11      	adds	r1, r2, #4
  401502:	60f9      	str	r1, [r7, #12]
  401504:	6812      	ldr	r2, [r2, #0]
  401506:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  401508:	68bb      	ldr	r3, [r7, #8]
  40150a:	4a17      	ldr	r2, [pc, #92]	; (401568 <Reset_Handler+0x88>)
  40150c:	4293      	cmp	r3, r2
  40150e:	d3f3      	bcc.n	4014f8 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401510:	4b16      	ldr	r3, [pc, #88]	; (40156c <Reset_Handler+0x8c>)
  401512:	60bb      	str	r3, [r7, #8]
  401514:	e004      	b.n	401520 <Reset_Handler+0x40>
                *pDest++ = 0;
  401516:	68bb      	ldr	r3, [r7, #8]
  401518:	1d1a      	adds	r2, r3, #4
  40151a:	60ba      	str	r2, [r7, #8]
  40151c:	2200      	movs	r2, #0
  40151e:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401520:	68bb      	ldr	r3, [r7, #8]
  401522:	4a13      	ldr	r2, [pc, #76]	; (401570 <Reset_Handler+0x90>)
  401524:	4293      	cmp	r3, r2
  401526:	d3f6      	bcc.n	401516 <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401528:	4b12      	ldr	r3, [pc, #72]	; (401574 <Reset_Handler+0x94>)
  40152a:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40152c:	4a12      	ldr	r2, [pc, #72]	; (401578 <Reset_Handler+0x98>)
  40152e:	68fb      	ldr	r3, [r7, #12]
  401530:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401534:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  401536:	4b11      	ldr	r3, [pc, #68]	; (40157c <Reset_Handler+0x9c>)
  401538:	4798      	blx	r3
  40153a:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  40153c:	4a10      	ldr	r2, [pc, #64]	; (401580 <Reset_Handler+0xa0>)
  40153e:	4b10      	ldr	r3, [pc, #64]	; (401580 <Reset_Handler+0xa0>)
  401540:	681b      	ldr	r3, [r3, #0]
  401542:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401546:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401548:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  40154c:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  401550:	6878      	ldr	r0, [r7, #4]
  401552:	4b0c      	ldr	r3, [pc, #48]	; (401584 <Reset_Handler+0xa4>)
  401554:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401556:	4b0c      	ldr	r3, [pc, #48]	; (401588 <Reset_Handler+0xa8>)
  401558:	4798      	blx	r3

        /* Branch to main function */
        main();
  40155a:	4b0c      	ldr	r3, [pc, #48]	; (40158c <Reset_Handler+0xac>)
  40155c:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  40155e:	e7fe      	b.n	40155e <Reset_Handler+0x7e>
  401560:	0040316c 	.word	0x0040316c
  401564:	20400000 	.word	0x20400000
  401568:	20400844 	.word	0x20400844
  40156c:	20400844 	.word	0x20400844
  401570:	2040091c 	.word	0x2040091c
  401574:	00400000 	.word	0x00400000
  401578:	e000ed00 	.word	0xe000ed00
  40157c:	00401459 	.word	0x00401459
  401580:	e000ed88 	.word	0xe000ed88
  401584:	004014b1 	.word	0x004014b1
  401588:	004020dd 	.word	0x004020dd
  40158c:	00402095 	.word	0x00402095

00401590 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401590:	b480      	push	{r7}
  401592:	af00      	add	r7, sp, #0
        while (1) {
        }
  401594:	e7fe      	b.n	401594 <Dummy_Handler+0x4>
  401596:	bf00      	nop

00401598 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401598:	b480      	push	{r7}
  40159a:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  40159c:	4b52      	ldr	r3, [pc, #328]	; (4016e8 <SystemCoreClockUpdate+0x150>)
  40159e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4015a0:	f003 0303 	and.w	r3, r3, #3
  4015a4:	2b01      	cmp	r3, #1
  4015a6:	d014      	beq.n	4015d2 <SystemCoreClockUpdate+0x3a>
  4015a8:	2b01      	cmp	r3, #1
  4015aa:	d302      	bcc.n	4015b2 <SystemCoreClockUpdate+0x1a>
  4015ac:	2b02      	cmp	r3, #2
  4015ae:	d038      	beq.n	401622 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  4015b0:	e07a      	b.n	4016a8 <SystemCoreClockUpdate+0x110>
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4015b2:	4b4e      	ldr	r3, [pc, #312]	; (4016ec <SystemCoreClockUpdate+0x154>)
  4015b4:	695b      	ldr	r3, [r3, #20]
  4015b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4015ba:	2b00      	cmp	r3, #0
  4015bc:	d004      	beq.n	4015c8 <SystemCoreClockUpdate+0x30>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4015be:	4b4c      	ldr	r3, [pc, #304]	; (4016f0 <SystemCoreClockUpdate+0x158>)
  4015c0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4015c4:	601a      	str	r2, [r3, #0]
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
      }
    break;
  4015c6:	e06f      	b.n	4016a8 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4015c8:	4b49      	ldr	r3, [pc, #292]	; (4016f0 <SystemCoreClockUpdate+0x158>)
  4015ca:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4015ce:	601a      	str	r2, [r3, #0]
      }
    break;
  4015d0:	e06a      	b.n	4016a8 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4015d2:	4b45      	ldr	r3, [pc, #276]	; (4016e8 <SystemCoreClockUpdate+0x150>)
  4015d4:	6a1b      	ldr	r3, [r3, #32]
  4015d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4015da:	2b00      	cmp	r3, #0
  4015dc:	d003      	beq.n	4015e6 <SystemCoreClockUpdate+0x4e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4015de:	4b44      	ldr	r3, [pc, #272]	; (4016f0 <SystemCoreClockUpdate+0x158>)
  4015e0:	4a44      	ldr	r2, [pc, #272]	; (4016f4 <SystemCoreClockUpdate+0x15c>)
  4015e2:	601a      	str	r2, [r3, #0]

          default:
          break;
        }
      }
    break;
  4015e4:	e060      	b.n	4016a8 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4015e6:	4b42      	ldr	r3, [pc, #264]	; (4016f0 <SystemCoreClockUpdate+0x158>)
  4015e8:	4a43      	ldr	r2, [pc, #268]	; (4016f8 <SystemCoreClockUpdate+0x160>)
  4015ea:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4015ec:	4b3e      	ldr	r3, [pc, #248]	; (4016e8 <SystemCoreClockUpdate+0x150>)
  4015ee:	6a1b      	ldr	r3, [r3, #32]
  4015f0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4015f4:	2b10      	cmp	r3, #16
  4015f6:	d004      	beq.n	401602 <SystemCoreClockUpdate+0x6a>
  4015f8:	2b20      	cmp	r3, #32
  4015fa:	d008      	beq.n	40160e <SystemCoreClockUpdate+0x76>
  4015fc:	2b00      	cmp	r3, #0
  4015fe:	d00e      	beq.n	40161e <SystemCoreClockUpdate+0x86>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  401600:	e00e      	b.n	401620 <SystemCoreClockUpdate+0x88>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401602:	4b3b      	ldr	r3, [pc, #236]	; (4016f0 <SystemCoreClockUpdate+0x158>)
  401604:	681b      	ldr	r3, [r3, #0]
  401606:	005b      	lsls	r3, r3, #1
  401608:	4a39      	ldr	r2, [pc, #228]	; (4016f0 <SystemCoreClockUpdate+0x158>)
  40160a:	6013      	str	r3, [r2, #0]
          break;
  40160c:	e008      	b.n	401620 <SystemCoreClockUpdate+0x88>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  40160e:	4b38      	ldr	r3, [pc, #224]	; (4016f0 <SystemCoreClockUpdate+0x158>)
  401610:	681a      	ldr	r2, [r3, #0]
  401612:	4613      	mov	r3, r2
  401614:	005b      	lsls	r3, r3, #1
  401616:	4413      	add	r3, r2
  401618:	4a35      	ldr	r2, [pc, #212]	; (4016f0 <SystemCoreClockUpdate+0x158>)
  40161a:	6013      	str	r3, [r2, #0]
          break;
  40161c:	e000      	b.n	401620 <SystemCoreClockUpdate+0x88>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  40161e:	bf00      	nop

          default:
          break;
        }
      }
    break;
  401620:	e042      	b.n	4016a8 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401622:	4b31      	ldr	r3, [pc, #196]	; (4016e8 <SystemCoreClockUpdate+0x150>)
  401624:	6a1b      	ldr	r3, [r3, #32]
  401626:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40162a:	2b00      	cmp	r3, #0
  40162c:	d003      	beq.n	401636 <SystemCoreClockUpdate+0x9e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40162e:	4b30      	ldr	r3, [pc, #192]	; (4016f0 <SystemCoreClockUpdate+0x158>)
  401630:	4a30      	ldr	r2, [pc, #192]	; (4016f4 <SystemCoreClockUpdate+0x15c>)
  401632:	601a      	str	r2, [r3, #0]
  401634:	e01c      	b.n	401670 <SystemCoreClockUpdate+0xd8>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401636:	4b2e      	ldr	r3, [pc, #184]	; (4016f0 <SystemCoreClockUpdate+0x158>)
  401638:	4a2f      	ldr	r2, [pc, #188]	; (4016f8 <SystemCoreClockUpdate+0x160>)
  40163a:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40163c:	4b2a      	ldr	r3, [pc, #168]	; (4016e8 <SystemCoreClockUpdate+0x150>)
  40163e:	6a1b      	ldr	r3, [r3, #32]
  401640:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401644:	2b10      	cmp	r3, #16
  401646:	d004      	beq.n	401652 <SystemCoreClockUpdate+0xba>
  401648:	2b20      	cmp	r3, #32
  40164a:	d008      	beq.n	40165e <SystemCoreClockUpdate+0xc6>
  40164c:	2b00      	cmp	r3, #0
  40164e:	d00e      	beq.n	40166e <SystemCoreClockUpdate+0xd6>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  401650:	e00e      	b.n	401670 <SystemCoreClockUpdate+0xd8>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401652:	4b27      	ldr	r3, [pc, #156]	; (4016f0 <SystemCoreClockUpdate+0x158>)
  401654:	681b      	ldr	r3, [r3, #0]
  401656:	005b      	lsls	r3, r3, #1
  401658:	4a25      	ldr	r2, [pc, #148]	; (4016f0 <SystemCoreClockUpdate+0x158>)
  40165a:	6013      	str	r3, [r2, #0]
          break;
  40165c:	e008      	b.n	401670 <SystemCoreClockUpdate+0xd8>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  40165e:	4b24      	ldr	r3, [pc, #144]	; (4016f0 <SystemCoreClockUpdate+0x158>)
  401660:	681a      	ldr	r2, [r3, #0]
  401662:	4613      	mov	r3, r2
  401664:	005b      	lsls	r3, r3, #1
  401666:	4413      	add	r3, r2
  401668:	4a21      	ldr	r2, [pc, #132]	; (4016f0 <SystemCoreClockUpdate+0x158>)
  40166a:	6013      	str	r3, [r2, #0]
          break;
  40166c:	e000      	b.n	401670 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  40166e:	bf00      	nop
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401670:	4b1d      	ldr	r3, [pc, #116]	; (4016e8 <SystemCoreClockUpdate+0x150>)
  401672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401674:	f003 0303 	and.w	r3, r3, #3
  401678:	2b02      	cmp	r3, #2
  40167a:	d114      	bne.n	4016a6 <SystemCoreClockUpdate+0x10e>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40167c:	4b1a      	ldr	r3, [pc, #104]	; (4016e8 <SystemCoreClockUpdate+0x150>)
  40167e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  401680:	4b1e      	ldr	r3, [pc, #120]	; (4016fc <SystemCoreClockUpdate+0x164>)
  401682:	4013      	ands	r3, r2
  401684:	0c1b      	lsrs	r3, r3, #16
  401686:	3301      	adds	r3, #1
  401688:	4a19      	ldr	r2, [pc, #100]	; (4016f0 <SystemCoreClockUpdate+0x158>)
  40168a:	6812      	ldr	r2, [r2, #0]
  40168c:	fb02 f303 	mul.w	r3, r2, r3
  401690:	4a17      	ldr	r2, [pc, #92]	; (4016f0 <SystemCoreClockUpdate+0x158>)
  401692:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401694:	4b14      	ldr	r3, [pc, #80]	; (4016e8 <SystemCoreClockUpdate+0x150>)
  401696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401698:	b2db      	uxtb	r3, r3
  40169a:	4a15      	ldr	r2, [pc, #84]	; (4016f0 <SystemCoreClockUpdate+0x158>)
  40169c:	6812      	ldr	r2, [r2, #0]
  40169e:	fbb2 f3f3 	udiv	r3, r2, r3
  4016a2:	4a13      	ldr	r2, [pc, #76]	; (4016f0 <SystemCoreClockUpdate+0x158>)
  4016a4:	6013      	str	r3, [r2, #0]
      }
    break;
  4016a6:	bf00      	nop

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4016a8:	4b0f      	ldr	r3, [pc, #60]	; (4016e8 <SystemCoreClockUpdate+0x150>)
  4016aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016ac:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4016b0:	2b70      	cmp	r3, #112	; 0x70
  4016b2:	d108      	bne.n	4016c6 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  4016b4:	4b0e      	ldr	r3, [pc, #56]	; (4016f0 <SystemCoreClockUpdate+0x158>)
  4016b6:	681b      	ldr	r3, [r3, #0]
  4016b8:	4a11      	ldr	r2, [pc, #68]	; (401700 <SystemCoreClockUpdate+0x168>)
  4016ba:	fba2 2303 	umull	r2, r3, r2, r3
  4016be:	085b      	lsrs	r3, r3, #1
  4016c0:	4a0b      	ldr	r2, [pc, #44]	; (4016f0 <SystemCoreClockUpdate+0x158>)
  4016c2:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  4016c4:	e00a      	b.n	4016dc <SystemCoreClockUpdate+0x144>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4016c6:	4b08      	ldr	r3, [pc, #32]	; (4016e8 <SystemCoreClockUpdate+0x150>)
  4016c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016ca:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4016ce:	091b      	lsrs	r3, r3, #4
  4016d0:	4a07      	ldr	r2, [pc, #28]	; (4016f0 <SystemCoreClockUpdate+0x158>)
  4016d2:	6812      	ldr	r2, [r2, #0]
  4016d4:	fa22 f303 	lsr.w	r3, r2, r3
  4016d8:	4a05      	ldr	r2, [pc, #20]	; (4016f0 <SystemCoreClockUpdate+0x158>)
  4016da:	6013      	str	r3, [r2, #0]
  }
}
  4016dc:	bf00      	nop
  4016de:	46bd      	mov	sp, r7
  4016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016e4:	4770      	bx	lr
  4016e6:	bf00      	nop
  4016e8:	400e0600 	.word	0x400e0600
  4016ec:	400e1810 	.word	0x400e1810
  4016f0:	20400004 	.word	0x20400004
  4016f4:	00b71b00 	.word	0x00b71b00
  4016f8:	003d0900 	.word	0x003d0900
  4016fc:	07ff0000 	.word	0x07ff0000
  401700:	aaaaaaab 	.word	0xaaaaaaab

00401704 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401704:	b480      	push	{r7}
  401706:	b083      	sub	sp, #12
  401708:	af00      	add	r7, sp, #0
  40170a:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40170c:	687b      	ldr	r3, [r7, #4]
  40170e:	4a19      	ldr	r2, [pc, #100]	; (401774 <system_init_flash+0x70>)
  401710:	4293      	cmp	r3, r2
  401712:	d804      	bhi.n	40171e <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401714:	4b18      	ldr	r3, [pc, #96]	; (401778 <system_init_flash+0x74>)
  401716:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40171a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40171c:	e023      	b.n	401766 <system_init_flash+0x62>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40171e:	687b      	ldr	r3, [r7, #4]
  401720:	4a16      	ldr	r2, [pc, #88]	; (40177c <system_init_flash+0x78>)
  401722:	4293      	cmp	r3, r2
  401724:	d803      	bhi.n	40172e <system_init_flash+0x2a>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401726:	4b14      	ldr	r3, [pc, #80]	; (401778 <system_init_flash+0x74>)
  401728:	4a15      	ldr	r2, [pc, #84]	; (401780 <system_init_flash+0x7c>)
  40172a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40172c:	e01b      	b.n	401766 <system_init_flash+0x62>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  40172e:	687b      	ldr	r3, [r7, #4]
  401730:	4a14      	ldr	r2, [pc, #80]	; (401784 <system_init_flash+0x80>)
  401732:	4293      	cmp	r3, r2
  401734:	d803      	bhi.n	40173e <system_init_flash+0x3a>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401736:	4b10      	ldr	r3, [pc, #64]	; (401778 <system_init_flash+0x74>)
  401738:	4a13      	ldr	r2, [pc, #76]	; (401788 <system_init_flash+0x84>)
  40173a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40173c:	e013      	b.n	401766 <system_init_flash+0x62>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40173e:	687b      	ldr	r3, [r7, #4]
  401740:	4a12      	ldr	r2, [pc, #72]	; (40178c <system_init_flash+0x88>)
  401742:	4293      	cmp	r3, r2
  401744:	d803      	bhi.n	40174e <system_init_flash+0x4a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401746:	4b0c      	ldr	r3, [pc, #48]	; (401778 <system_init_flash+0x74>)
  401748:	4a11      	ldr	r2, [pc, #68]	; (401790 <system_init_flash+0x8c>)
  40174a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40174c:	e00b      	b.n	401766 <system_init_flash+0x62>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40174e:	687b      	ldr	r3, [r7, #4]
  401750:	4a10      	ldr	r2, [pc, #64]	; (401794 <system_init_flash+0x90>)
  401752:	4293      	cmp	r3, r2
  401754:	d804      	bhi.n	401760 <system_init_flash+0x5c>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401756:	4b08      	ldr	r3, [pc, #32]	; (401778 <system_init_flash+0x74>)
  401758:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40175c:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40175e:	e002      	b.n	401766 <system_init_flash+0x62>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401760:	4b05      	ldr	r3, [pc, #20]	; (401778 <system_init_flash+0x74>)
  401762:	4a0d      	ldr	r2, [pc, #52]	; (401798 <system_init_flash+0x94>)
  401764:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401766:	bf00      	nop
  401768:	370c      	adds	r7, #12
  40176a:	46bd      	mov	sp, r7
  40176c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401770:	4770      	bx	lr
  401772:	bf00      	nop
  401774:	01312cff 	.word	0x01312cff
  401778:	400e0c00 	.word	0x400e0c00
  40177c:	026259ff 	.word	0x026259ff
  401780:	04000100 	.word	0x04000100
  401784:	039386ff 	.word	0x039386ff
  401788:	04000200 	.word	0x04000200
  40178c:	04c4b3ff 	.word	0x04c4b3ff
  401790:	04000300 	.word	0x04000300
  401794:	05f5e0ff 	.word	0x05f5e0ff
  401798:	04000500 	.word	0x04000500

0040179c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  40179c:	b480      	push	{r7}
  40179e:	b085      	sub	sp, #20
  4017a0:	af00      	add	r7, sp, #0
  4017a2:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4017a4:	4b10      	ldr	r3, [pc, #64]	; (4017e8 <_sbrk+0x4c>)
  4017a6:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4017a8:	4b10      	ldr	r3, [pc, #64]	; (4017ec <_sbrk+0x50>)
  4017aa:	681b      	ldr	r3, [r3, #0]
  4017ac:	2b00      	cmp	r3, #0
  4017ae:	d102      	bne.n	4017b6 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4017b0:	4b0e      	ldr	r3, [pc, #56]	; (4017ec <_sbrk+0x50>)
  4017b2:	4a0f      	ldr	r2, [pc, #60]	; (4017f0 <_sbrk+0x54>)
  4017b4:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4017b6:	4b0d      	ldr	r3, [pc, #52]	; (4017ec <_sbrk+0x50>)
  4017b8:	681b      	ldr	r3, [r3, #0]
  4017ba:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  4017bc:	68ba      	ldr	r2, [r7, #8]
  4017be:	687b      	ldr	r3, [r7, #4]
  4017c0:	441a      	add	r2, r3
  4017c2:	68fb      	ldr	r3, [r7, #12]
  4017c4:	429a      	cmp	r2, r3
  4017c6:	dd02      	ble.n	4017ce <_sbrk+0x32>
		return (caddr_t) -1;	
  4017c8:	f04f 33ff 	mov.w	r3, #4294967295
  4017cc:	e006      	b.n	4017dc <_sbrk+0x40>
	}

	heap += incr;
  4017ce:	4b07      	ldr	r3, [pc, #28]	; (4017ec <_sbrk+0x50>)
  4017d0:	681a      	ldr	r2, [r3, #0]
  4017d2:	687b      	ldr	r3, [r7, #4]
  4017d4:	4413      	add	r3, r2
  4017d6:	4a05      	ldr	r2, [pc, #20]	; (4017ec <_sbrk+0x50>)
  4017d8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  4017da:	68bb      	ldr	r3, [r7, #8]
}
  4017dc:	4618      	mov	r0, r3
  4017de:	3714      	adds	r7, #20
  4017e0:	46bd      	mov	sp, r7
  4017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017e6:	4770      	bx	lr
  4017e8:	2045fffc 	.word	0x2045fffc
  4017ec:	204008d4 	.word	0x204008d4
  4017f0:	20402b20 	.word	0x20402b20

004017f4 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  4017f4:	b480      	push	{r7}
  4017f6:	b083      	sub	sp, #12
  4017f8:	af00      	add	r7, sp, #0
  4017fa:	6078      	str	r0, [r7, #4]
	return -1;
  4017fc:	f04f 33ff 	mov.w	r3, #4294967295
}
  401800:	4618      	mov	r0, r3
  401802:	370c      	adds	r7, #12
  401804:	46bd      	mov	sp, r7
  401806:	f85d 7b04 	ldr.w	r7, [sp], #4
  40180a:	4770      	bx	lr

0040180c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  40180c:	b480      	push	{r7}
  40180e:	b083      	sub	sp, #12
  401810:	af00      	add	r7, sp, #0
  401812:	6078      	str	r0, [r7, #4]
  401814:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  401816:	683b      	ldr	r3, [r7, #0]
  401818:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40181c:	605a      	str	r2, [r3, #4]

	return 0;
  40181e:	2300      	movs	r3, #0
}
  401820:	4618      	mov	r0, r3
  401822:	370c      	adds	r7, #12
  401824:	46bd      	mov	sp, r7
  401826:	f85d 7b04 	ldr.w	r7, [sp], #4
  40182a:	4770      	bx	lr

0040182c <_lseek>:
{
	return 1;
}

extern int _lseek(int file, int ptr, int dir)
{
  40182c:	b480      	push	{r7}
  40182e:	b085      	sub	sp, #20
  401830:	af00      	add	r7, sp, #0
  401832:	60f8      	str	r0, [r7, #12]
  401834:	60b9      	str	r1, [r7, #8]
  401836:	607a      	str	r2, [r7, #4]
	return 0;
  401838:	2300      	movs	r3, #0
}
  40183a:	4618      	mov	r0, r3
  40183c:	3714      	adds	r7, #20
  40183e:	46bd      	mov	sp, r7
  401840:	f85d 7b04 	ldr.w	r7, [sp], #4
  401844:	4770      	bx	lr
  401846:	bf00      	nop

00401848 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401848:	b480      	push	{r7}
  40184a:	b083      	sub	sp, #12
  40184c:	af00      	add	r7, sp, #0
  40184e:	4603      	mov	r3, r0
  401850:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401852:	4909      	ldr	r1, [pc, #36]	; (401878 <NVIC_EnableIRQ+0x30>)
  401854:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401858:	095b      	lsrs	r3, r3, #5
  40185a:	79fa      	ldrb	r2, [r7, #7]
  40185c:	f002 021f 	and.w	r2, r2, #31
  401860:	2001      	movs	r0, #1
  401862:	fa00 f202 	lsl.w	r2, r0, r2
  401866:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40186a:	bf00      	nop
  40186c:	370c      	adds	r7, #12
  40186e:	46bd      	mov	sp, r7
  401870:	f85d 7b04 	ldr.w	r7, [sp], #4
  401874:	4770      	bx	lr
  401876:	bf00      	nop
  401878:	e000e100 	.word	0xe000e100

0040187c <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  40187c:	b480      	push	{r7}
  40187e:	b083      	sub	sp, #12
  401880:	af00      	add	r7, sp, #0
  401882:	4603      	mov	r3, r0
  401884:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401886:	4909      	ldr	r1, [pc, #36]	; (4018ac <NVIC_DisableIRQ+0x30>)
  401888:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40188c:	095b      	lsrs	r3, r3, #5
  40188e:	79fa      	ldrb	r2, [r7, #7]
  401890:	f002 021f 	and.w	r2, r2, #31
  401894:	2001      	movs	r0, #1
  401896:	fa00 f202 	lsl.w	r2, r0, r2
  40189a:	3320      	adds	r3, #32
  40189c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4018a0:	bf00      	nop
  4018a2:	370c      	adds	r7, #12
  4018a4:	46bd      	mov	sp, r7
  4018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018aa:	4770      	bx	lr
  4018ac:	e000e100 	.word	0xe000e100

004018b0 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  4018b0:	b480      	push	{r7}
  4018b2:	b083      	sub	sp, #12
  4018b4:	af00      	add	r7, sp, #0
  4018b6:	4603      	mov	r3, r0
  4018b8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4018ba:	4909      	ldr	r1, [pc, #36]	; (4018e0 <NVIC_ClearPendingIRQ+0x30>)
  4018bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4018c0:	095b      	lsrs	r3, r3, #5
  4018c2:	79fa      	ldrb	r2, [r7, #7]
  4018c4:	f002 021f 	and.w	r2, r2, #31
  4018c8:	2001      	movs	r0, #1
  4018ca:	fa00 f202 	lsl.w	r2, r0, r2
  4018ce:	3360      	adds	r3, #96	; 0x60
  4018d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4018d4:	bf00      	nop
  4018d6:	370c      	adds	r7, #12
  4018d8:	46bd      	mov	sp, r7
  4018da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018de:	4770      	bx	lr
  4018e0:	e000e100 	.word	0xe000e100

004018e4 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4018e4:	b480      	push	{r7}
  4018e6:	b083      	sub	sp, #12
  4018e8:	af00      	add	r7, sp, #0
  4018ea:	4603      	mov	r3, r0
  4018ec:	6039      	str	r1, [r7, #0]
  4018ee:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4018f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4018f4:	2b00      	cmp	r3, #0
  4018f6:	da0b      	bge.n	401910 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4018f8:	490d      	ldr	r1, [pc, #52]	; (401930 <NVIC_SetPriority+0x4c>)
  4018fa:	79fb      	ldrb	r3, [r7, #7]
  4018fc:	f003 030f 	and.w	r3, r3, #15
  401900:	3b04      	subs	r3, #4
  401902:	683a      	ldr	r2, [r7, #0]
  401904:	b2d2      	uxtb	r2, r2
  401906:	0152      	lsls	r2, r2, #5
  401908:	b2d2      	uxtb	r2, r2
  40190a:	440b      	add	r3, r1
  40190c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  40190e:	e009      	b.n	401924 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401910:	4908      	ldr	r1, [pc, #32]	; (401934 <NVIC_SetPriority+0x50>)
  401912:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401916:	683a      	ldr	r2, [r7, #0]
  401918:	b2d2      	uxtb	r2, r2
  40191a:	0152      	lsls	r2, r2, #5
  40191c:	b2d2      	uxtb	r2, r2
  40191e:	440b      	add	r3, r1
  401920:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401924:	bf00      	nop
  401926:	370c      	adds	r7, #12
  401928:	46bd      	mov	sp, r7
  40192a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40192e:	4770      	bx	lr
  401930:	e000ed00 	.word	0xe000ed00
  401934:	e000e100 	.word	0xe000e100

00401938 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401938:	b480      	push	{r7}
  40193a:	b083      	sub	sp, #12
  40193c:	af00      	add	r7, sp, #0
  40193e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401940:	687b      	ldr	r3, [r7, #4]
  401942:	2b07      	cmp	r3, #7
  401944:	d825      	bhi.n	401992 <osc_get_rate+0x5a>
  401946:	a201      	add	r2, pc, #4	; (adr r2, 40194c <osc_get_rate+0x14>)
  401948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40194c:	0040196d 	.word	0x0040196d
  401950:	00401973 	.word	0x00401973
  401954:	00401979 	.word	0x00401979
  401958:	0040197f 	.word	0x0040197f
  40195c:	00401983 	.word	0x00401983
  401960:	00401987 	.word	0x00401987
  401964:	0040198b 	.word	0x0040198b
  401968:	0040198f 	.word	0x0040198f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  40196c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401970:	e010      	b.n	401994 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  401972:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401976:	e00d      	b.n	401994 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401978:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40197c:	e00a      	b.n	401994 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40197e:	4b08      	ldr	r3, [pc, #32]	; (4019a0 <osc_get_rate+0x68>)
  401980:	e008      	b.n	401994 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  401982:	4b08      	ldr	r3, [pc, #32]	; (4019a4 <osc_get_rate+0x6c>)
  401984:	e006      	b.n	401994 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401986:	4b08      	ldr	r3, [pc, #32]	; (4019a8 <osc_get_rate+0x70>)
  401988:	e004      	b.n	401994 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40198a:	4b07      	ldr	r3, [pc, #28]	; (4019a8 <osc_get_rate+0x70>)
  40198c:	e002      	b.n	401994 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40198e:	4b06      	ldr	r3, [pc, #24]	; (4019a8 <osc_get_rate+0x70>)
  401990:	e000      	b.n	401994 <osc_get_rate+0x5c>
	}

	return 0;
  401992:	2300      	movs	r3, #0
}
  401994:	4618      	mov	r0, r3
  401996:	370c      	adds	r7, #12
  401998:	46bd      	mov	sp, r7
  40199a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40199e:	4770      	bx	lr
  4019a0:	003d0900 	.word	0x003d0900
  4019a4:	007a1200 	.word	0x007a1200
  4019a8:	00b71b00 	.word	0x00b71b00

004019ac <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4019ac:	b580      	push	{r7, lr}
  4019ae:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4019b0:	2006      	movs	r0, #6
  4019b2:	4b05      	ldr	r3, [pc, #20]	; (4019c8 <sysclk_get_main_hz+0x1c>)
  4019b4:	4798      	blx	r3
  4019b6:	4602      	mov	r2, r0
  4019b8:	4613      	mov	r3, r2
  4019ba:	009b      	lsls	r3, r3, #2
  4019bc:	4413      	add	r3, r2
  4019be:	009a      	lsls	r2, r3, #2
  4019c0:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4019c2:	4618      	mov	r0, r3
  4019c4:	bd80      	pop	{r7, pc}
  4019c6:	bf00      	nop
  4019c8:	00401939 	.word	0x00401939

004019cc <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4019cc:	b580      	push	{r7, lr}
  4019ce:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4019d0:	4b02      	ldr	r3, [pc, #8]	; (4019dc <sysclk_get_cpu_hz+0x10>)
  4019d2:	4798      	blx	r3
  4019d4:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4019d6:	4618      	mov	r0, r3
  4019d8:	bd80      	pop	{r7, pc}
  4019da:	bf00      	nop
  4019dc:	004019ad 	.word	0x004019ad

004019e0 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  4019e0:	b580      	push	{r7, lr}
  4019e2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4019e4:	4b02      	ldr	r3, [pc, #8]	; (4019f0 <sysclk_get_peripheral_hz+0x10>)
  4019e6:	4798      	blx	r3
  4019e8:	4603      	mov	r3, r0
  4019ea:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  4019ec:	4618      	mov	r0, r3
  4019ee:	bd80      	pop	{r7, pc}
  4019f0:	004019ad 	.word	0x004019ad

004019f4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4019f4:	b580      	push	{r7, lr}
  4019f6:	b082      	sub	sp, #8
  4019f8:	af00      	add	r7, sp, #0
  4019fa:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4019fc:	6878      	ldr	r0, [r7, #4]
  4019fe:	4b03      	ldr	r3, [pc, #12]	; (401a0c <sysclk_enable_peripheral_clock+0x18>)
  401a00:	4798      	blx	r3
}
  401a02:	bf00      	nop
  401a04:	3708      	adds	r7, #8
  401a06:	46bd      	mov	sp, r7
  401a08:	bd80      	pop	{r7, pc}
  401a0a:	bf00      	nop
  401a0c:	00400c15 	.word	0x00400c15

00401a10 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  401a10:	b580      	push	{r7, lr}
  401a12:	b08c      	sub	sp, #48	; 0x30
  401a14:	af00      	add	r7, sp, #0
  401a16:	6078      	str	r0, [r7, #4]
  401a18:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401a1a:	4b49      	ldr	r3, [pc, #292]	; (401b40 <usart_serial_init+0x130>)
  401a1c:	4798      	blx	r3
  401a1e:	4603      	mov	r3, r0
  401a20:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  401a22:	683b      	ldr	r3, [r7, #0]
  401a24:	681b      	ldr	r3, [r3, #0]
  401a26:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  401a28:	683b      	ldr	r3, [r7, #0]
  401a2a:	689b      	ldr	r3, [r3, #8]
  401a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  401a2e:	683b      	ldr	r3, [r7, #0]
  401a30:	681b      	ldr	r3, [r3, #0]
  401a32:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  401a34:	683b      	ldr	r3, [r7, #0]
  401a36:	685b      	ldr	r3, [r3, #4]
  401a38:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  401a3a:	683b      	ldr	r3, [r7, #0]
  401a3c:	689b      	ldr	r3, [r3, #8]
  401a3e:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  401a40:	683b      	ldr	r3, [r7, #0]
  401a42:	68db      	ldr	r3, [r3, #12]
  401a44:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  401a46:	2300      	movs	r3, #0
  401a48:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401a4a:	687b      	ldr	r3, [r7, #4]
  401a4c:	4a3d      	ldr	r2, [pc, #244]	; (401b44 <usart_serial_init+0x134>)
  401a4e:	4293      	cmp	r3, r2
  401a50:	d108      	bne.n	401a64 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  401a52:	2007      	movs	r0, #7
  401a54:	4b3c      	ldr	r3, [pc, #240]	; (401b48 <usart_serial_init+0x138>)
  401a56:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401a58:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401a5c:	4619      	mov	r1, r3
  401a5e:	6878      	ldr	r0, [r7, #4]
  401a60:	4b3a      	ldr	r3, [pc, #232]	; (401b4c <usart_serial_init+0x13c>)
  401a62:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401a64:	687b      	ldr	r3, [r7, #4]
  401a66:	4a3a      	ldr	r2, [pc, #232]	; (401b50 <usart_serial_init+0x140>)
  401a68:	4293      	cmp	r3, r2
  401a6a:	d108      	bne.n	401a7e <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  401a6c:	2008      	movs	r0, #8
  401a6e:	4b36      	ldr	r3, [pc, #216]	; (401b48 <usart_serial_init+0x138>)
  401a70:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401a72:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401a76:	4619      	mov	r1, r3
  401a78:	6878      	ldr	r0, [r7, #4]
  401a7a:	4b34      	ldr	r3, [pc, #208]	; (401b4c <usart_serial_init+0x13c>)
  401a7c:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401a7e:	687b      	ldr	r3, [r7, #4]
  401a80:	4a34      	ldr	r2, [pc, #208]	; (401b54 <usart_serial_init+0x144>)
  401a82:	4293      	cmp	r3, r2
  401a84:	d108      	bne.n	401a98 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  401a86:	202c      	movs	r0, #44	; 0x2c
  401a88:	4b2f      	ldr	r3, [pc, #188]	; (401b48 <usart_serial_init+0x138>)
  401a8a:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401a8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401a90:	4619      	mov	r1, r3
  401a92:	6878      	ldr	r0, [r7, #4]
  401a94:	4b2d      	ldr	r3, [pc, #180]	; (401b4c <usart_serial_init+0x13c>)
  401a96:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401a98:	687b      	ldr	r3, [r7, #4]
  401a9a:	4a2f      	ldr	r2, [pc, #188]	; (401b58 <usart_serial_init+0x148>)
  401a9c:	4293      	cmp	r3, r2
  401a9e:	d108      	bne.n	401ab2 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  401aa0:	202d      	movs	r0, #45	; 0x2d
  401aa2:	4b29      	ldr	r3, [pc, #164]	; (401b48 <usart_serial_init+0x138>)
  401aa4:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401aa6:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401aaa:	4619      	mov	r1, r3
  401aac:	6878      	ldr	r0, [r7, #4]
  401aae:	4b27      	ldr	r3, [pc, #156]	; (401b4c <usart_serial_init+0x13c>)
  401ab0:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401ab2:	687b      	ldr	r3, [r7, #4]
  401ab4:	4a29      	ldr	r2, [pc, #164]	; (401b5c <usart_serial_init+0x14c>)
  401ab6:	4293      	cmp	r3, r2
  401ab8:	d111      	bne.n	401ade <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  401aba:	200d      	movs	r0, #13
  401abc:	4b22      	ldr	r3, [pc, #136]	; (401b48 <usart_serial_init+0x138>)
  401abe:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401ac0:	4b1f      	ldr	r3, [pc, #124]	; (401b40 <usart_serial_init+0x130>)
  401ac2:	4798      	blx	r3
  401ac4:	4602      	mov	r2, r0
  401ac6:	f107 030c 	add.w	r3, r7, #12
  401aca:	4619      	mov	r1, r3
  401acc:	6878      	ldr	r0, [r7, #4]
  401ace:	4b24      	ldr	r3, [pc, #144]	; (401b60 <usart_serial_init+0x150>)
  401ad0:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401ad2:	6878      	ldr	r0, [r7, #4]
  401ad4:	4b23      	ldr	r3, [pc, #140]	; (401b64 <usart_serial_init+0x154>)
  401ad6:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401ad8:	6878      	ldr	r0, [r7, #4]
  401ada:	4b23      	ldr	r3, [pc, #140]	; (401b68 <usart_serial_init+0x158>)
  401adc:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401ade:	687b      	ldr	r3, [r7, #4]
  401ae0:	4a22      	ldr	r2, [pc, #136]	; (401b6c <usart_serial_init+0x15c>)
  401ae2:	4293      	cmp	r3, r2
  401ae4:	d111      	bne.n	401b0a <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  401ae6:	200e      	movs	r0, #14
  401ae8:	4b17      	ldr	r3, [pc, #92]	; (401b48 <usart_serial_init+0x138>)
  401aea:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401aec:	4b14      	ldr	r3, [pc, #80]	; (401b40 <usart_serial_init+0x130>)
  401aee:	4798      	blx	r3
  401af0:	4602      	mov	r2, r0
  401af2:	f107 030c 	add.w	r3, r7, #12
  401af6:	4619      	mov	r1, r3
  401af8:	6878      	ldr	r0, [r7, #4]
  401afa:	4b19      	ldr	r3, [pc, #100]	; (401b60 <usart_serial_init+0x150>)
  401afc:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401afe:	6878      	ldr	r0, [r7, #4]
  401b00:	4b18      	ldr	r3, [pc, #96]	; (401b64 <usart_serial_init+0x154>)
  401b02:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401b04:	6878      	ldr	r0, [r7, #4]
  401b06:	4b18      	ldr	r3, [pc, #96]	; (401b68 <usart_serial_init+0x158>)
  401b08:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401b0a:	687b      	ldr	r3, [r7, #4]
  401b0c:	4a18      	ldr	r2, [pc, #96]	; (401b70 <usart_serial_init+0x160>)
  401b0e:	4293      	cmp	r3, r2
  401b10:	d111      	bne.n	401b36 <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  401b12:	200f      	movs	r0, #15
  401b14:	4b0c      	ldr	r3, [pc, #48]	; (401b48 <usart_serial_init+0x138>)
  401b16:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401b18:	4b09      	ldr	r3, [pc, #36]	; (401b40 <usart_serial_init+0x130>)
  401b1a:	4798      	blx	r3
  401b1c:	4602      	mov	r2, r0
  401b1e:	f107 030c 	add.w	r3, r7, #12
  401b22:	4619      	mov	r1, r3
  401b24:	6878      	ldr	r0, [r7, #4]
  401b26:	4b0e      	ldr	r3, [pc, #56]	; (401b60 <usart_serial_init+0x150>)
  401b28:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401b2a:	6878      	ldr	r0, [r7, #4]
  401b2c:	4b0d      	ldr	r3, [pc, #52]	; (401b64 <usart_serial_init+0x154>)
  401b2e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401b30:	6878      	ldr	r0, [r7, #4]
  401b32:	4b0d      	ldr	r3, [pc, #52]	; (401b68 <usart_serial_init+0x158>)
  401b34:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  401b36:	bf00      	nop
  401b38:	3730      	adds	r7, #48	; 0x30
  401b3a:	46bd      	mov	sp, r7
  401b3c:	bd80      	pop	{r7, pc}
  401b3e:	bf00      	nop
  401b40:	004019e1 	.word	0x004019e1
  401b44:	400e0800 	.word	0x400e0800
  401b48:	004019f5 	.word	0x004019f5
  401b4c:	00401109 	.word	0x00401109
  401b50:	400e0a00 	.word	0x400e0a00
  401b54:	400e1a00 	.word	0x400e1a00
  401b58:	400e1c00 	.word	0x400e1c00
  401b5c:	40024000 	.word	0x40024000
  401b60:	004012a5 	.word	0x004012a5
  401b64:	00401329 	.word	0x00401329
  401b68:	00401361 	.word	0x00401361
  401b6c:	40028000 	.word	0x40028000
  401b70:	4002c000 	.word	0x4002c000

00401b74 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401b74:	b580      	push	{r7, lr}
  401b76:	b082      	sub	sp, #8
  401b78:	af00      	add	r7, sp, #0
  401b7a:	6078      	str	r0, [r7, #4]
  401b7c:	460b      	mov	r3, r1
  401b7e:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401b80:	687b      	ldr	r3, [r7, #4]
  401b82:	4a36      	ldr	r2, [pc, #216]	; (401c5c <usart_serial_putchar+0xe8>)
  401b84:	4293      	cmp	r3, r2
  401b86:	d10a      	bne.n	401b9e <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  401b88:	bf00      	nop
  401b8a:	78fb      	ldrb	r3, [r7, #3]
  401b8c:	4619      	mov	r1, r3
  401b8e:	6878      	ldr	r0, [r7, #4]
  401b90:	4b33      	ldr	r3, [pc, #204]	; (401c60 <usart_serial_putchar+0xec>)
  401b92:	4798      	blx	r3
  401b94:	4603      	mov	r3, r0
  401b96:	2b00      	cmp	r3, #0
  401b98:	d1f7      	bne.n	401b8a <usart_serial_putchar+0x16>
		return 1;
  401b9a:	2301      	movs	r3, #1
  401b9c:	e05a      	b.n	401c54 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401b9e:	687b      	ldr	r3, [r7, #4]
  401ba0:	4a30      	ldr	r2, [pc, #192]	; (401c64 <usart_serial_putchar+0xf0>)
  401ba2:	4293      	cmp	r3, r2
  401ba4:	d10a      	bne.n	401bbc <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  401ba6:	bf00      	nop
  401ba8:	78fb      	ldrb	r3, [r7, #3]
  401baa:	4619      	mov	r1, r3
  401bac:	6878      	ldr	r0, [r7, #4]
  401bae:	4b2c      	ldr	r3, [pc, #176]	; (401c60 <usart_serial_putchar+0xec>)
  401bb0:	4798      	blx	r3
  401bb2:	4603      	mov	r3, r0
  401bb4:	2b00      	cmp	r3, #0
  401bb6:	d1f7      	bne.n	401ba8 <usart_serial_putchar+0x34>
		return 1;
  401bb8:	2301      	movs	r3, #1
  401bba:	e04b      	b.n	401c54 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401bbc:	687b      	ldr	r3, [r7, #4]
  401bbe:	4a2a      	ldr	r2, [pc, #168]	; (401c68 <usart_serial_putchar+0xf4>)
  401bc0:	4293      	cmp	r3, r2
  401bc2:	d10a      	bne.n	401bda <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  401bc4:	bf00      	nop
  401bc6:	78fb      	ldrb	r3, [r7, #3]
  401bc8:	4619      	mov	r1, r3
  401bca:	6878      	ldr	r0, [r7, #4]
  401bcc:	4b24      	ldr	r3, [pc, #144]	; (401c60 <usart_serial_putchar+0xec>)
  401bce:	4798      	blx	r3
  401bd0:	4603      	mov	r3, r0
  401bd2:	2b00      	cmp	r3, #0
  401bd4:	d1f7      	bne.n	401bc6 <usart_serial_putchar+0x52>
		return 1;
  401bd6:	2301      	movs	r3, #1
  401bd8:	e03c      	b.n	401c54 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401bda:	687b      	ldr	r3, [r7, #4]
  401bdc:	4a23      	ldr	r2, [pc, #140]	; (401c6c <usart_serial_putchar+0xf8>)
  401bde:	4293      	cmp	r3, r2
  401be0:	d10a      	bne.n	401bf8 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  401be2:	bf00      	nop
  401be4:	78fb      	ldrb	r3, [r7, #3]
  401be6:	4619      	mov	r1, r3
  401be8:	6878      	ldr	r0, [r7, #4]
  401bea:	4b1d      	ldr	r3, [pc, #116]	; (401c60 <usart_serial_putchar+0xec>)
  401bec:	4798      	blx	r3
  401bee:	4603      	mov	r3, r0
  401bf0:	2b00      	cmp	r3, #0
  401bf2:	d1f7      	bne.n	401be4 <usart_serial_putchar+0x70>
		return 1;
  401bf4:	2301      	movs	r3, #1
  401bf6:	e02d      	b.n	401c54 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401bf8:	687b      	ldr	r3, [r7, #4]
  401bfa:	4a1d      	ldr	r2, [pc, #116]	; (401c70 <usart_serial_putchar+0xfc>)
  401bfc:	4293      	cmp	r3, r2
  401bfe:	d10a      	bne.n	401c16 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  401c00:	bf00      	nop
  401c02:	78fb      	ldrb	r3, [r7, #3]
  401c04:	4619      	mov	r1, r3
  401c06:	6878      	ldr	r0, [r7, #4]
  401c08:	4b1a      	ldr	r3, [pc, #104]	; (401c74 <usart_serial_putchar+0x100>)
  401c0a:	4798      	blx	r3
  401c0c:	4603      	mov	r3, r0
  401c0e:	2b00      	cmp	r3, #0
  401c10:	d1f7      	bne.n	401c02 <usart_serial_putchar+0x8e>
		return 1;
  401c12:	2301      	movs	r3, #1
  401c14:	e01e      	b.n	401c54 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401c16:	687b      	ldr	r3, [r7, #4]
  401c18:	4a17      	ldr	r2, [pc, #92]	; (401c78 <usart_serial_putchar+0x104>)
  401c1a:	4293      	cmp	r3, r2
  401c1c:	d10a      	bne.n	401c34 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  401c1e:	bf00      	nop
  401c20:	78fb      	ldrb	r3, [r7, #3]
  401c22:	4619      	mov	r1, r3
  401c24:	6878      	ldr	r0, [r7, #4]
  401c26:	4b13      	ldr	r3, [pc, #76]	; (401c74 <usart_serial_putchar+0x100>)
  401c28:	4798      	blx	r3
  401c2a:	4603      	mov	r3, r0
  401c2c:	2b00      	cmp	r3, #0
  401c2e:	d1f7      	bne.n	401c20 <usart_serial_putchar+0xac>
		return 1;
  401c30:	2301      	movs	r3, #1
  401c32:	e00f      	b.n	401c54 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401c34:	687b      	ldr	r3, [r7, #4]
  401c36:	4a11      	ldr	r2, [pc, #68]	; (401c7c <usart_serial_putchar+0x108>)
  401c38:	4293      	cmp	r3, r2
  401c3a:	d10a      	bne.n	401c52 <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  401c3c:	bf00      	nop
  401c3e:	78fb      	ldrb	r3, [r7, #3]
  401c40:	4619      	mov	r1, r3
  401c42:	6878      	ldr	r0, [r7, #4]
  401c44:	4b0b      	ldr	r3, [pc, #44]	; (401c74 <usart_serial_putchar+0x100>)
  401c46:	4798      	blx	r3
  401c48:	4603      	mov	r3, r0
  401c4a:	2b00      	cmp	r3, #0
  401c4c:	d1f7      	bne.n	401c3e <usart_serial_putchar+0xca>
		return 1;
  401c4e:	2301      	movs	r3, #1
  401c50:	e000      	b.n	401c54 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401c52:	2300      	movs	r3, #0
}
  401c54:	4618      	mov	r0, r3
  401c56:	3708      	adds	r7, #8
  401c58:	46bd      	mov	sp, r7
  401c5a:	bd80      	pop	{r7, pc}
  401c5c:	400e0800 	.word	0x400e0800
  401c60:	00401161 	.word	0x00401161
  401c64:	400e0a00 	.word	0x400e0a00
  401c68:	400e1a00 	.word	0x400e1a00
  401c6c:	400e1c00 	.word	0x400e1c00
  401c70:	40024000 	.word	0x40024000
  401c74:	004013d1 	.word	0x004013d1
  401c78:	40028000 	.word	0x40028000
  401c7c:	4002c000 	.word	0x4002c000

00401c80 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401c80:	b580      	push	{r7, lr}
  401c82:	b084      	sub	sp, #16
  401c84:	af00      	add	r7, sp, #0
  401c86:	6078      	str	r0, [r7, #4]
  401c88:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  401c8a:	2300      	movs	r3, #0
  401c8c:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401c8e:	687b      	ldr	r3, [r7, #4]
  401c90:	4a34      	ldr	r2, [pc, #208]	; (401d64 <usart_serial_getchar+0xe4>)
  401c92:	4293      	cmp	r3, r2
  401c94:	d107      	bne.n	401ca6 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  401c96:	bf00      	nop
  401c98:	6839      	ldr	r1, [r7, #0]
  401c9a:	6878      	ldr	r0, [r7, #4]
  401c9c:	4b32      	ldr	r3, [pc, #200]	; (401d68 <usart_serial_getchar+0xe8>)
  401c9e:	4798      	blx	r3
  401ca0:	4603      	mov	r3, r0
  401ca2:	2b00      	cmp	r3, #0
  401ca4:	d1f8      	bne.n	401c98 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401ca6:	687b      	ldr	r3, [r7, #4]
  401ca8:	4a30      	ldr	r2, [pc, #192]	; (401d6c <usart_serial_getchar+0xec>)
  401caa:	4293      	cmp	r3, r2
  401cac:	d107      	bne.n	401cbe <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  401cae:	bf00      	nop
  401cb0:	6839      	ldr	r1, [r7, #0]
  401cb2:	6878      	ldr	r0, [r7, #4]
  401cb4:	4b2c      	ldr	r3, [pc, #176]	; (401d68 <usart_serial_getchar+0xe8>)
  401cb6:	4798      	blx	r3
  401cb8:	4603      	mov	r3, r0
  401cba:	2b00      	cmp	r3, #0
  401cbc:	d1f8      	bne.n	401cb0 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401cbe:	687b      	ldr	r3, [r7, #4]
  401cc0:	4a2b      	ldr	r2, [pc, #172]	; (401d70 <usart_serial_getchar+0xf0>)
  401cc2:	4293      	cmp	r3, r2
  401cc4:	d107      	bne.n	401cd6 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  401cc6:	bf00      	nop
  401cc8:	6839      	ldr	r1, [r7, #0]
  401cca:	6878      	ldr	r0, [r7, #4]
  401ccc:	4b26      	ldr	r3, [pc, #152]	; (401d68 <usart_serial_getchar+0xe8>)
  401cce:	4798      	blx	r3
  401cd0:	4603      	mov	r3, r0
  401cd2:	2b00      	cmp	r3, #0
  401cd4:	d1f8      	bne.n	401cc8 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401cd6:	687b      	ldr	r3, [r7, #4]
  401cd8:	4a26      	ldr	r2, [pc, #152]	; (401d74 <usart_serial_getchar+0xf4>)
  401cda:	4293      	cmp	r3, r2
  401cdc:	d107      	bne.n	401cee <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  401cde:	bf00      	nop
  401ce0:	6839      	ldr	r1, [r7, #0]
  401ce2:	6878      	ldr	r0, [r7, #4]
  401ce4:	4b20      	ldr	r3, [pc, #128]	; (401d68 <usart_serial_getchar+0xe8>)
  401ce6:	4798      	blx	r3
  401ce8:	4603      	mov	r3, r0
  401cea:	2b00      	cmp	r3, #0
  401cec:	d1f8      	bne.n	401ce0 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401cee:	687b      	ldr	r3, [r7, #4]
  401cf0:	4a21      	ldr	r2, [pc, #132]	; (401d78 <usart_serial_getchar+0xf8>)
  401cf2:	4293      	cmp	r3, r2
  401cf4:	d10d      	bne.n	401d12 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  401cf6:	bf00      	nop
  401cf8:	f107 030c 	add.w	r3, r7, #12
  401cfc:	4619      	mov	r1, r3
  401cfe:	6878      	ldr	r0, [r7, #4]
  401d00:	4b1e      	ldr	r3, [pc, #120]	; (401d7c <usart_serial_getchar+0xfc>)
  401d02:	4798      	blx	r3
  401d04:	4603      	mov	r3, r0
  401d06:	2b00      	cmp	r3, #0
  401d08:	d1f6      	bne.n	401cf8 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  401d0a:	68fb      	ldr	r3, [r7, #12]
  401d0c:	b2da      	uxtb	r2, r3
  401d0e:	683b      	ldr	r3, [r7, #0]
  401d10:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401d12:	687b      	ldr	r3, [r7, #4]
  401d14:	4a1a      	ldr	r2, [pc, #104]	; (401d80 <usart_serial_getchar+0x100>)
  401d16:	4293      	cmp	r3, r2
  401d18:	d10d      	bne.n	401d36 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  401d1a:	bf00      	nop
  401d1c:	f107 030c 	add.w	r3, r7, #12
  401d20:	4619      	mov	r1, r3
  401d22:	6878      	ldr	r0, [r7, #4]
  401d24:	4b15      	ldr	r3, [pc, #84]	; (401d7c <usart_serial_getchar+0xfc>)
  401d26:	4798      	blx	r3
  401d28:	4603      	mov	r3, r0
  401d2a:	2b00      	cmp	r3, #0
  401d2c:	d1f6      	bne.n	401d1c <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  401d2e:	68fb      	ldr	r3, [r7, #12]
  401d30:	b2da      	uxtb	r2, r3
  401d32:	683b      	ldr	r3, [r7, #0]
  401d34:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401d36:	687b      	ldr	r3, [r7, #4]
  401d38:	4a12      	ldr	r2, [pc, #72]	; (401d84 <usart_serial_getchar+0x104>)
  401d3a:	4293      	cmp	r3, r2
  401d3c:	d10d      	bne.n	401d5a <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  401d3e:	bf00      	nop
  401d40:	f107 030c 	add.w	r3, r7, #12
  401d44:	4619      	mov	r1, r3
  401d46:	6878      	ldr	r0, [r7, #4]
  401d48:	4b0c      	ldr	r3, [pc, #48]	; (401d7c <usart_serial_getchar+0xfc>)
  401d4a:	4798      	blx	r3
  401d4c:	4603      	mov	r3, r0
  401d4e:	2b00      	cmp	r3, #0
  401d50:	d1f6      	bne.n	401d40 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  401d52:	68fb      	ldr	r3, [r7, #12]
  401d54:	b2da      	uxtb	r2, r3
  401d56:	683b      	ldr	r3, [r7, #0]
  401d58:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401d5a:	bf00      	nop
  401d5c:	3710      	adds	r7, #16
  401d5e:	46bd      	mov	sp, r7
  401d60:	bd80      	pop	{r7, pc}
  401d62:	bf00      	nop
  401d64:	400e0800 	.word	0x400e0800
  401d68:	00401191 	.word	0x00401191
  401d6c:	400e0a00 	.word	0x400e0a00
  401d70:	400e1a00 	.word	0x400e1a00
  401d74:	400e1c00 	.word	0x400e1c00
  401d78:	40024000 	.word	0x40024000
  401d7c:	00401405 	.word	0x00401405
  401d80:	40028000 	.word	0x40028000
  401d84:	4002c000 	.word	0x4002c000

00401d88 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  401d88:	b580      	push	{r7, lr}
  401d8a:	b082      	sub	sp, #8
  401d8c:	af00      	add	r7, sp, #0
  401d8e:	6078      	str	r0, [r7, #4]
  401d90:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  401d92:	4a0f      	ldr	r2, [pc, #60]	; (401dd0 <stdio_serial_init+0x48>)
  401d94:	687b      	ldr	r3, [r7, #4]
  401d96:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401d98:	4b0e      	ldr	r3, [pc, #56]	; (401dd4 <stdio_serial_init+0x4c>)
  401d9a:	4a0f      	ldr	r2, [pc, #60]	; (401dd8 <stdio_serial_init+0x50>)
  401d9c:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401d9e:	4b0f      	ldr	r3, [pc, #60]	; (401ddc <stdio_serial_init+0x54>)
  401da0:	4a0f      	ldr	r2, [pc, #60]	; (401de0 <stdio_serial_init+0x58>)
  401da2:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  401da4:	6839      	ldr	r1, [r7, #0]
  401da6:	6878      	ldr	r0, [r7, #4]
  401da8:	4b0e      	ldr	r3, [pc, #56]	; (401de4 <stdio_serial_init+0x5c>)
  401daa:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401dac:	4b0e      	ldr	r3, [pc, #56]	; (401de8 <stdio_serial_init+0x60>)
  401dae:	681b      	ldr	r3, [r3, #0]
  401db0:	689b      	ldr	r3, [r3, #8]
  401db2:	2100      	movs	r1, #0
  401db4:	4618      	mov	r0, r3
  401db6:	4b0d      	ldr	r3, [pc, #52]	; (401dec <stdio_serial_init+0x64>)
  401db8:	4798      	blx	r3
	setbuf(stdin, NULL);
  401dba:	4b0b      	ldr	r3, [pc, #44]	; (401de8 <stdio_serial_init+0x60>)
  401dbc:	681b      	ldr	r3, [r3, #0]
  401dbe:	685b      	ldr	r3, [r3, #4]
  401dc0:	2100      	movs	r1, #0
  401dc2:	4618      	mov	r0, r3
  401dc4:	4b09      	ldr	r3, [pc, #36]	; (401dec <stdio_serial_init+0x64>)
  401dc6:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  401dc8:	bf00      	nop
  401dca:	3708      	adds	r7, #8
  401dcc:	46bd      	mov	sp, r7
  401dce:	bd80      	pop	{r7, pc}
  401dd0:	20400914 	.word	0x20400914
  401dd4:	20400910 	.word	0x20400910
  401dd8:	00401b75 	.word	0x00401b75
  401ddc:	2040090c 	.word	0x2040090c
  401de0:	00401c81 	.word	0x00401c81
  401de4:	00401a11 	.word	0x00401a11
  401de8:	20400430 	.word	0x20400430
  401dec:	004021c9 	.word	0x004021c9

00401df0 <TC1_Handler>:
/************************************************************************/

/**
 *  Interrupt handler for TC1 interrupt. 
 */
void TC1_Handler(void){
  401df0:	b580      	push	{r7, lr}
  401df2:	b082      	sub	sp, #8
  401df4:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

    /****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
    ******************************************************************/
	ul_dummy = tc_get_status(TC0, 1);
  401df6:	2101      	movs	r1, #1
  401df8:	4807      	ldr	r0, [pc, #28]	; (401e18 <TC1_Handler+0x28>)
  401dfa:	4b08      	ldr	r3, [pc, #32]	; (401e1c <TC1_Handler+0x2c>)
  401dfc:	4798      	blx	r3
  401dfe:	4603      	mov	r3, r0
  401e00:	607b      	str	r3, [r7, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  401e02:	687b      	ldr	r3, [r7, #4]

	/** Muda o estado do LED */
  pin_toggle(LED_PIO, LED_PIN_MASK);
  401e04:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  401e08:	4805      	ldr	r0, [pc, #20]	; (401e20 <TC1_Handler+0x30>)
  401e0a:	4b06      	ldr	r3, [pc, #24]	; (401e24 <TC1_Handler+0x34>)
  401e0c:	4798      	blx	r3
    
 }
  401e0e:	bf00      	nop
  401e10:	3708      	adds	r7, #8
  401e12:	46bd      	mov	sp, r7
  401e14:	bd80      	pop	{r7, pc}
  401e16:	bf00      	nop
  401e18:	4000c000 	.word	0x4000c000
  401e1c:	0040103d 	.word	0x0040103d
  401e20:	400e1200 	.word	0x400e1200
  401e24:	00401e71 	.word	0x00401e71

00401e28 <RTC_Handler>:

/**
 * \brief Interrupt handler for the RTC. Refresh the display.
 */
void RTC_Handler(void)
{
  401e28:	b580      	push	{r7, lr}
  401e2a:	b082      	sub	sp, #8
  401e2c:	af00      	add	r7, sp, #0
	uint32_t ul_status = rtc_get_status(RTC);
  401e2e:	480d      	ldr	r0, [pc, #52]	; (401e64 <RTC_Handler+0x3c>)
  401e30:	4b0d      	ldr	r3, [pc, #52]	; (401e68 <RTC_Handler+0x40>)
  401e32:	4798      	blx	r3
  401e34:	6078      	str	r0, [r7, #4]

	/* Second increment interrupt */
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
  401e36:	687b      	ldr	r3, [r7, #4]
  401e38:	f003 0304 	and.w	r3, r3, #4
  401e3c:	2b00      	cmp	r3, #0
  401e3e:	d004      	beq.n	401e4a <RTC_Handler+0x22>
	
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  401e40:	2104      	movs	r1, #4
  401e42:	4808      	ldr	r0, [pc, #32]	; (401e64 <RTC_Handler+0x3c>)
  401e44:	4b09      	ldr	r3, [pc, #36]	; (401e6c <RTC_Handler+0x44>)
  401e46:	4798      	blx	r3
		if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
      
			rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
		}
	}
}
  401e48:	e008      	b.n	401e5c <RTC_Handler+0x34>
	
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);

	} else {
		/* Time or date alarm */
		if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  401e4a:	687b      	ldr	r3, [r7, #4]
  401e4c:	f003 0302 	and.w	r3, r3, #2
  401e50:	2b00      	cmp	r3, #0
  401e52:	d003      	beq.n	401e5c <RTC_Handler+0x34>
      
			rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  401e54:	2102      	movs	r1, #2
  401e56:	4803      	ldr	r0, [pc, #12]	; (401e64 <RTC_Handler+0x3c>)
  401e58:	4b04      	ldr	r3, [pc, #16]	; (401e6c <RTC_Handler+0x44>)
  401e5a:	4798      	blx	r3
		}
	}
}
  401e5c:	bf00      	nop
  401e5e:	3708      	adds	r7, #8
  401e60:	46bd      	mov	sp, r7
  401e62:	bd80      	pop	{r7, pc}
  401e64:	400e1860 	.word	0x400e1860
  401e68:	00400f59 	.word	0x00400f59
  401e6c:	00400f71 	.word	0x00400f71

00401e70 <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  401e70:	b580      	push	{r7, lr}
  401e72:	b082      	sub	sp, #8
  401e74:	af00      	add	r7, sp, #0
  401e76:	6078      	str	r0, [r7, #4]
  401e78:	6039      	str	r1, [r7, #0]
   if(pio_get_output_data_status(pio, mask))
  401e7a:	6839      	ldr	r1, [r7, #0]
  401e7c:	6878      	ldr	r0, [r7, #4]
  401e7e:	4b09      	ldr	r3, [pc, #36]	; (401ea4 <pin_toggle+0x34>)
  401e80:	4798      	blx	r3
  401e82:	4603      	mov	r3, r0
  401e84:	2b00      	cmp	r3, #0
  401e86:	d004      	beq.n	401e92 <pin_toggle+0x22>
    pio_clear(pio, mask);
  401e88:	6839      	ldr	r1, [r7, #0]
  401e8a:	6878      	ldr	r0, [r7, #4]
  401e8c:	4b06      	ldr	r3, [pc, #24]	; (401ea8 <pin_toggle+0x38>)
  401e8e:	4798      	blx	r3
   else
    pio_set(pio,mask);
}
  401e90:	e003      	b.n	401e9a <pin_toggle+0x2a>
 */
void pin_toggle(Pio *pio, uint32_t mask){
   if(pio_get_output_data_status(pio, mask))
    pio_clear(pio, mask);
   else
    pio_set(pio,mask);
  401e92:	6839      	ldr	r1, [r7, #0]
  401e94:	6878      	ldr	r0, [r7, #4]
  401e96:	4b05      	ldr	r3, [pc, #20]	; (401eac <pin_toggle+0x3c>)
  401e98:	4798      	blx	r3
}
  401e9a:	bf00      	nop
  401e9c:	3708      	adds	r7, #8
  401e9e:	46bd      	mov	sp, r7
  401ea0:	bd80      	pop	{r7, pc}
  401ea2:	bf00      	nop
  401ea4:	004007b1 	.word	0x004007b1
  401ea8:	00400621 	.word	0x00400621
  401eac:	00400605 	.word	0x00400605

00401eb0 <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  401eb0:	b590      	push	{r4, r7, lr}
  401eb2:	b085      	sub	sp, #20
  401eb4:	af02      	add	r7, sp, #8
  401eb6:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  401eb8:	200c      	movs	r0, #12
  401eba:	4b07      	ldr	r3, [pc, #28]	; (401ed8 <LED_init+0x28>)
  401ebc:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  401ebe:	687a      	ldr	r2, [r7, #4]
  401ec0:	2300      	movs	r3, #0
  401ec2:	9300      	str	r3, [sp, #0]
  401ec4:	2300      	movs	r3, #0
  401ec6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  401eca:	4804      	ldr	r0, [pc, #16]	; (401edc <LED_init+0x2c>)
  401ecc:	4c04      	ldr	r4, [pc, #16]	; (401ee0 <LED_init+0x30>)
  401ece:	47a0      	blx	r4
};
  401ed0:	bf00      	nop
  401ed2:	370c      	adds	r7, #12
  401ed4:	46bd      	mov	sp, r7
  401ed6:	bd90      	pop	{r4, r7, pc}
  401ed8:	00400c15 	.word	0x00400c15
  401edc:	400e1200 	.word	0x400e1200
  401ee0:	0040074d 	.word	0x0040074d

00401ee4 <TC1_init>:

/**
 * Configura TimerCounter (TC0) para gerar uma interrupcao no canal 0-(ID_TC1) 
 * a cada 250 ms (4Hz)
 */
void TC1_init(void){   
  401ee4:	b590      	push	{r4, r7, lr}
  401ee6:	b087      	sub	sp, #28
  401ee8:	af02      	add	r7, sp, #8
    uint32_t ul_div;
    uint32_t ul_tcclks;
    uint32_t ul_sysclk = sysclk_get_cpu_hz();
  401eea:	4b1b      	ldr	r3, [pc, #108]	; (401f58 <TC1_init+0x74>)
  401eec:	4798      	blx	r3
  401eee:	60f8      	str	r0, [r7, #12]
    
    uint32_t channel = 1;
  401ef0:	2301      	movs	r3, #1
  401ef2:	60bb      	str	r3, [r7, #8]
    
    /* Configura o PMC */
    pmc_enable_periph_clk(ID_TC1);    
  401ef4:	2018      	movs	r0, #24
  401ef6:	4b19      	ldr	r3, [pc, #100]	; (401f5c <TC1_init+0x78>)
  401ef8:	4798      	blx	r3

    /** Configura o TC para operar em  4Mhz e interrupco no RC compare */
    tc_find_mck_divisor(12, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);// troquei de 4 mhz para 12
  401efa:	4639      	mov	r1, r7
  401efc:	1d3a      	adds	r2, r7, #4
  401efe:	68fb      	ldr	r3, [r7, #12]
  401f00:	9300      	str	r3, [sp, #0]
  401f02:	460b      	mov	r3, r1
  401f04:	68f9      	ldr	r1, [r7, #12]
  401f06:	200c      	movs	r0, #12
  401f08:	4c15      	ldr	r4, [pc, #84]	; (401f60 <TC1_init+0x7c>)
  401f0a:	47a0      	blx	r4
    tc_init(TC0, channel, ul_tcclks | TC_CMR_CPCTRG);
  401f0c:	683b      	ldr	r3, [r7, #0]
  401f0e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  401f12:	461a      	mov	r2, r3
  401f14:	68b9      	ldr	r1, [r7, #8]
  401f16:	4813      	ldr	r0, [pc, #76]	; (401f64 <TC1_init+0x80>)
  401f18:	4b13      	ldr	r3, [pc, #76]	; (401f68 <TC1_init+0x84>)
  401f1a:	4798      	blx	r3
    tc_write_rc(TC0, channel, (ul_sysclk / ul_div) /12);//faz piscar mais rpido ou mais lento (divisor decide)
  401f1c:	687b      	ldr	r3, [r7, #4]
  401f1e:	68fa      	ldr	r2, [r7, #12]
  401f20:	fbb2 f3f3 	udiv	r3, r2, r3
  401f24:	4a11      	ldr	r2, [pc, #68]	; (401f6c <TC1_init+0x88>)
  401f26:	fba2 2303 	umull	r2, r3, r2, r3
  401f2a:	08db      	lsrs	r3, r3, #3
  401f2c:	461a      	mov	r2, r3
  401f2e:	68b9      	ldr	r1, [r7, #8]
  401f30:	480c      	ldr	r0, [pc, #48]	; (401f64 <TC1_init+0x80>)
  401f32:	4b0f      	ldr	r3, [pc, #60]	; (401f70 <TC1_init+0x8c>)
  401f34:	4798      	blx	r3

    /* Configura e ativa interrupco no TC canal 0 */
    NVIC_EnableIRQ((IRQn_Type) ID_TC1);
  401f36:	2018      	movs	r0, #24
  401f38:	4b0e      	ldr	r3, [pc, #56]	; (401f74 <TC1_init+0x90>)
  401f3a:	4798      	blx	r3
    tc_enable_interrupt(TC0, channel, TC_IER_CPCS);
  401f3c:	2210      	movs	r2, #16
  401f3e:	68b9      	ldr	r1, [r7, #8]
  401f40:	4808      	ldr	r0, [pc, #32]	; (401f64 <TC1_init+0x80>)
  401f42:	4b0d      	ldr	r3, [pc, #52]	; (401f78 <TC1_init+0x94>)
  401f44:	4798      	blx	r3

    /* Inicializa o canal 0 do TC */
    tc_start(TC0, channel);
  401f46:	68b9      	ldr	r1, [r7, #8]
  401f48:	4806      	ldr	r0, [pc, #24]	; (401f64 <TC1_init+0x80>)
  401f4a:	4b0c      	ldr	r3, [pc, #48]	; (401f7c <TC1_init+0x98>)
  401f4c:	4798      	blx	r3
}
  401f4e:	bf00      	nop
  401f50:	3714      	adds	r7, #20
  401f52:	46bd      	mov	sp, r7
  401f54:	bd90      	pop	{r4, r7, pc}
  401f56:	bf00      	nop
  401f58:	004019cd 	.word	0x004019cd
  401f5c:	00400c15 	.word	0x00400c15
  401f60:	00401061 	.word	0x00401061
  401f64:	4000c000 	.word	0x4000c000
  401f68:	00400f8d 	.word	0x00400f8d
  401f6c:	aaaaaaab 	.word	0xaaaaaaab
  401f70:	00400fed 	.word	0x00400fed
  401f74:	00401849 	.word	0x00401849
  401f78:	00401015 	.word	0x00401015
  401f7c:	00400fc9 	.word	0x00400fc9

00401f80 <RTC_init>:

/**
 * Configura o RTC para funcionar com interrupcao de alarme
 */
void RTC_init(){
  401f80:	b590      	push	{r4, r7, lr}
  401f82:	b083      	sub	sp, #12
  401f84:	af02      	add	r7, sp, #8
    /* Configura o PMC */
    pmc_enable_periph_clk(ID_RTC);
  401f86:	2002      	movs	r0, #2
  401f88:	4b14      	ldr	r3, [pc, #80]	; (401fdc <RTC_init+0x5c>)
  401f8a:	4798      	blx	r3
        
    /* Default RTC configuration, 24-hour mode */
    rtc_set_hour_mode(RTC, 0);
  401f8c:	2100      	movs	r1, #0
  401f8e:	4814      	ldr	r0, [pc, #80]	; (401fe0 <RTC_init+0x60>)
  401f90:	4b14      	ldr	r3, [pc, #80]	; (401fe4 <RTC_init+0x64>)
  401f92:	4798      	blx	r3

    /* Configura data e hora manualmente */
    rtc_set_date(RTC, YEAR, MOUNTH, DAY, WEEK);
  401f94:	230d      	movs	r3, #13
  401f96:	9300      	str	r3, [sp, #0]
  401f98:	231b      	movs	r3, #27
  401f9a:	2203      	movs	r2, #3
  401f9c:	f240 71e1 	movw	r1, #2017	; 0x7e1
  401fa0:	480f      	ldr	r0, [pc, #60]	; (401fe0 <RTC_init+0x60>)
  401fa2:	4c11      	ldr	r4, [pc, #68]	; (401fe8 <RTC_init+0x68>)
  401fa4:	47a0      	blx	r4
    rtc_set_time(RTC, HOUR, MINUTE, SECOND);
  401fa6:	2300      	movs	r3, #0
  401fa8:	2205      	movs	r2, #5
  401faa:	2109      	movs	r1, #9
  401fac:	480c      	ldr	r0, [pc, #48]	; (401fe0 <RTC_init+0x60>)
  401fae:	4c0f      	ldr	r4, [pc, #60]	; (401fec <RTC_init+0x6c>)
  401fb0:	47a0      	blx	r4

    /* Configure RTC interrupts */
    NVIC_DisableIRQ(RTC_IRQn);
  401fb2:	2002      	movs	r0, #2
  401fb4:	4b0e      	ldr	r3, [pc, #56]	; (401ff0 <RTC_init+0x70>)
  401fb6:	4798      	blx	r3
    NVIC_ClearPendingIRQ(RTC_IRQn);
  401fb8:	2002      	movs	r0, #2
  401fba:	4b0e      	ldr	r3, [pc, #56]	; (401ff4 <RTC_init+0x74>)
  401fbc:	4798      	blx	r3
    NVIC_SetPriority(RTC_IRQn, 0);
  401fbe:	2100      	movs	r1, #0
  401fc0:	2002      	movs	r0, #2
  401fc2:	4b0d      	ldr	r3, [pc, #52]	; (401ff8 <RTC_init+0x78>)
  401fc4:	4798      	blx	r3
    NVIC_EnableIRQ(RTC_IRQn);
  401fc6:	2002      	movs	r0, #2
  401fc8:	4b0c      	ldr	r3, [pc, #48]	; (401ffc <RTC_init+0x7c>)
  401fca:	4798      	blx	r3
    
    /* Ativa interrupcao via alarme */
    rtc_enable_interrupt(RTC,  RTC_IER_ALREN); 
  401fcc:	2102      	movs	r1, #2
  401fce:	4804      	ldr	r0, [pc, #16]	; (401fe0 <RTC_init+0x60>)
  401fd0:	4b0b      	ldr	r3, [pc, #44]	; (402000 <RTC_init+0x80>)
  401fd2:	4798      	blx	r3
    
}
  401fd4:	bf00      	nop
  401fd6:	3704      	adds	r7, #4
  401fd8:	46bd      	mov	sp, r7
  401fda:	bd90      	pop	{r4, r7, pc}
  401fdc:	00400c15 	.word	0x00400c15
  401fe0:	400e1860 	.word	0x400e1860
  401fe4:	00400cc1 	.word	0x00400cc1
  401fe8:	00400e1d 	.word	0x00400e1d
  401fec:	00400d15 	.word	0x00400d15
  401ff0:	0040187d 	.word	0x0040187d
  401ff4:	004018b1 	.word	0x004018b1
  401ff8:	004018e5 	.word	0x004018e5
  401ffc:	00401849 	.word	0x00401849
  402000:	00400cf9 	.word	0x00400cf9

00402004 <USART1_init>:

/**
 * \brief Configure UART console.
 */
static void USART1_init(void){
  402004:	b580      	push	{r7, lr}
  402006:	b086      	sub	sp, #24
  402008:	af00      	add	r7, sp, #0
  
  /* Configura USART1 Pinos */
 sysclk_enable_peripheral_clock(ID_PIOB);
  40200a:	200b      	movs	r0, #11
  40200c:	4b1a      	ldr	r3, [pc, #104]	; (402078 <USART1_init+0x74>)
  40200e:	4798      	blx	r3
 sysclk_enable_peripheral_clock(ID_PIOA);
  402010:	200a      	movs	r0, #10
  402012:	4b19      	ldr	r3, [pc, #100]	; (402078 <USART1_init+0x74>)
  402014:	4798      	blx	r3
 pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  402016:	2210      	movs	r2, #16
  402018:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40201c:	4817      	ldr	r0, [pc, #92]	; (40207c <USART1_init+0x78>)
  40201e:	4b18      	ldr	r3, [pc, #96]	; (402080 <USART1_init+0x7c>)
  402020:	4798      	blx	r3
 pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  402022:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  402026:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40202a:	4816      	ldr	r0, [pc, #88]	; (402084 <USART1_init+0x80>)
  40202c:	4b14      	ldr	r3, [pc, #80]	; (402080 <USART1_init+0x7c>)
  40202e:	4798      	blx	r3
 MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  402030:	4a15      	ldr	r2, [pc, #84]	; (402088 <USART1_init+0x84>)
  402032:	4b15      	ldr	r3, [pc, #84]	; (402088 <USART1_init+0x84>)
  402034:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  402038:	f043 0310 	orr.w	r3, r3, #16
  40203c:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
  
  /* Configura opcoes USART */
  const sam_usart_opt_t usart_settings = {
  402040:	463b      	mov	r3, r7
  402042:	2200      	movs	r2, #0
  402044:	601a      	str	r2, [r3, #0]
  402046:	605a      	str	r2, [r3, #4]
  402048:	609a      	str	r2, [r3, #8]
  40204a:	60da      	str	r2, [r3, #12]
  40204c:	611a      	str	r2, [r3, #16]
  40204e:	615a      	str	r2, [r3, #20]
  402050:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  402054:	603b      	str	r3, [r7, #0]
  402056:	23c0      	movs	r3, #192	; 0xc0
  402058:	607b      	str	r3, [r7, #4]
  40205a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40205e:	60bb      	str	r3, [r7, #8]
    .stop_bits    = US_MR_NBSTOP_1_BIT    ,
    .channel_mode = US_MR_CHMODE_NORMAL
  };

  /* Ativa Clock periferico USART0 */
  sysclk_enable_peripheral_clock(USART_COM_ID); 
  402060:	200e      	movs	r0, #14
  402062:	4b05      	ldr	r3, [pc, #20]	; (402078 <USART1_init+0x74>)
  402064:	4798      	blx	r3
 	stdio_serial_init(CONF_UART, &usart_settings);
  402066:	463b      	mov	r3, r7
  402068:	4619      	mov	r1, r3
  40206a:	4808      	ldr	r0, [pc, #32]	; (40208c <USART1_init+0x88>)
  40206c:	4b08      	ldr	r3, [pc, #32]	; (402090 <USART1_init+0x8c>)
  40206e:	4798      	blx	r3

 }
  402070:	bf00      	nop
  402072:	3718      	adds	r7, #24
  402074:	46bd      	mov	sp, r7
  402076:	bd80      	pop	{r7, pc}
  402078:	004019f5 	.word	0x004019f5
  40207c:	400e1000 	.word	0x400e1000
  402080:	0040063d 	.word	0x0040063d
  402084:	400e0e00 	.word	0x400e0e00
  402088:	40088000 	.word	0x40088000
  40208c:	40028000 	.word	0x40028000
  402090:	00401d89 	.word	0x00401d89

00402094 <main>:

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  402094:	b580      	push	{r7, lr}
  402096:	af00      	add	r7, sp, #0
	/* Initialize the SAM system */
	sysclk_init();
  402098:	4b09      	ldr	r3, [pc, #36]	; (4020c0 <main+0x2c>)
  40209a:	4798      	blx	r3

	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40209c:	4b09      	ldr	r3, [pc, #36]	; (4020c4 <main+0x30>)
  40209e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4020a2:	605a      	str	r2, [r3, #4]

  /* Configura Leds */
  LED_init(0);
  4020a4:	2000      	movs	r0, #0
  4020a6:	4b08      	ldr	r3, [pc, #32]	; (4020c8 <main+0x34>)
  4020a8:	4798      	blx	r3


  /** Configura timer 0 */
  TC1_init();
  4020aa:	4b08      	ldr	r3, [pc, #32]	; (4020cc <main+0x38>)
  4020ac:	4798      	blx	r3
    
  /** Configura RTC */
  RTC_init();
  4020ae:	4b08      	ldr	r3, [pc, #32]	; (4020d0 <main+0x3c>)
  4020b0:	4798      	blx	r3
  
  /** Inicializa USART como printf */
  USART1_init();
  4020b2:	4b08      	ldr	r3, [pc, #32]	; (4020d4 <main+0x40>)
  4020b4:	4798      	blx	r3
  
	while (1) {
		 pmc_enable_sleepmode(0);//dorme enquanto o RTC Handler no  chamado
  4020b6:	2000      	movs	r0, #0
  4020b8:	4b07      	ldr	r3, [pc, #28]	; (4020d8 <main+0x44>)
  4020ba:	4798      	blx	r3
	}
  4020bc:	e7fb      	b.n	4020b6 <main+0x22>
  4020be:	bf00      	nop
  4020c0:	0040049d 	.word	0x0040049d
  4020c4:	400e1850 	.word	0x400e1850
  4020c8:	00401eb1 	.word	0x00401eb1
  4020cc:	00401ee5 	.word	0x00401ee5
  4020d0:	00401f81 	.word	0x00401f81
  4020d4:	00402005 	.word	0x00402005
  4020d8:	00400c99 	.word	0x00400c99

004020dc <__libc_init_array>:
  4020dc:	b570      	push	{r4, r5, r6, lr}
  4020de:	4e0f      	ldr	r6, [pc, #60]	; (40211c <__libc_init_array+0x40>)
  4020e0:	4d0f      	ldr	r5, [pc, #60]	; (402120 <__libc_init_array+0x44>)
  4020e2:	1b76      	subs	r6, r6, r5
  4020e4:	10b6      	asrs	r6, r6, #2
  4020e6:	bf18      	it	ne
  4020e8:	2400      	movne	r4, #0
  4020ea:	d005      	beq.n	4020f8 <__libc_init_array+0x1c>
  4020ec:	3401      	adds	r4, #1
  4020ee:	f855 3b04 	ldr.w	r3, [r5], #4
  4020f2:	4798      	blx	r3
  4020f4:	42a6      	cmp	r6, r4
  4020f6:	d1f9      	bne.n	4020ec <__libc_init_array+0x10>
  4020f8:	4e0a      	ldr	r6, [pc, #40]	; (402124 <__libc_init_array+0x48>)
  4020fa:	4d0b      	ldr	r5, [pc, #44]	; (402128 <__libc_init_array+0x4c>)
  4020fc:	1b76      	subs	r6, r6, r5
  4020fe:	f001 f823 	bl	403148 <_init>
  402102:	10b6      	asrs	r6, r6, #2
  402104:	bf18      	it	ne
  402106:	2400      	movne	r4, #0
  402108:	d006      	beq.n	402118 <__libc_init_array+0x3c>
  40210a:	3401      	adds	r4, #1
  40210c:	f855 3b04 	ldr.w	r3, [r5], #4
  402110:	4798      	blx	r3
  402112:	42a6      	cmp	r6, r4
  402114:	d1f9      	bne.n	40210a <__libc_init_array+0x2e>
  402116:	bd70      	pop	{r4, r5, r6, pc}
  402118:	bd70      	pop	{r4, r5, r6, pc}
  40211a:	bf00      	nop
  40211c:	00403154 	.word	0x00403154
  402120:	00403154 	.word	0x00403154
  402124:	0040315c 	.word	0x0040315c
  402128:	00403154 	.word	0x00403154

0040212c <memset>:
  40212c:	b470      	push	{r4, r5, r6}
  40212e:	0784      	lsls	r4, r0, #30
  402130:	d046      	beq.n	4021c0 <memset+0x94>
  402132:	1e54      	subs	r4, r2, #1
  402134:	2a00      	cmp	r2, #0
  402136:	d041      	beq.n	4021bc <memset+0x90>
  402138:	b2cd      	uxtb	r5, r1
  40213a:	4603      	mov	r3, r0
  40213c:	e002      	b.n	402144 <memset+0x18>
  40213e:	1e62      	subs	r2, r4, #1
  402140:	b3e4      	cbz	r4, 4021bc <memset+0x90>
  402142:	4614      	mov	r4, r2
  402144:	f803 5b01 	strb.w	r5, [r3], #1
  402148:	079a      	lsls	r2, r3, #30
  40214a:	d1f8      	bne.n	40213e <memset+0x12>
  40214c:	2c03      	cmp	r4, #3
  40214e:	d92e      	bls.n	4021ae <memset+0x82>
  402150:	b2cd      	uxtb	r5, r1
  402152:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402156:	2c0f      	cmp	r4, #15
  402158:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40215c:	d919      	bls.n	402192 <memset+0x66>
  40215e:	f103 0210 	add.w	r2, r3, #16
  402162:	4626      	mov	r6, r4
  402164:	3e10      	subs	r6, #16
  402166:	2e0f      	cmp	r6, #15
  402168:	f842 5c10 	str.w	r5, [r2, #-16]
  40216c:	f842 5c0c 	str.w	r5, [r2, #-12]
  402170:	f842 5c08 	str.w	r5, [r2, #-8]
  402174:	f842 5c04 	str.w	r5, [r2, #-4]
  402178:	f102 0210 	add.w	r2, r2, #16
  40217c:	d8f2      	bhi.n	402164 <memset+0x38>
  40217e:	f1a4 0210 	sub.w	r2, r4, #16
  402182:	f022 020f 	bic.w	r2, r2, #15
  402186:	f004 040f 	and.w	r4, r4, #15
  40218a:	3210      	adds	r2, #16
  40218c:	2c03      	cmp	r4, #3
  40218e:	4413      	add	r3, r2
  402190:	d90d      	bls.n	4021ae <memset+0x82>
  402192:	461e      	mov	r6, r3
  402194:	4622      	mov	r2, r4
  402196:	3a04      	subs	r2, #4
  402198:	2a03      	cmp	r2, #3
  40219a:	f846 5b04 	str.w	r5, [r6], #4
  40219e:	d8fa      	bhi.n	402196 <memset+0x6a>
  4021a0:	1f22      	subs	r2, r4, #4
  4021a2:	f022 0203 	bic.w	r2, r2, #3
  4021a6:	3204      	adds	r2, #4
  4021a8:	4413      	add	r3, r2
  4021aa:	f004 0403 	and.w	r4, r4, #3
  4021ae:	b12c      	cbz	r4, 4021bc <memset+0x90>
  4021b0:	b2c9      	uxtb	r1, r1
  4021b2:	441c      	add	r4, r3
  4021b4:	f803 1b01 	strb.w	r1, [r3], #1
  4021b8:	42a3      	cmp	r3, r4
  4021ba:	d1fb      	bne.n	4021b4 <memset+0x88>
  4021bc:	bc70      	pop	{r4, r5, r6}
  4021be:	4770      	bx	lr
  4021c0:	4614      	mov	r4, r2
  4021c2:	4603      	mov	r3, r0
  4021c4:	e7c2      	b.n	40214c <memset+0x20>
  4021c6:	bf00      	nop

004021c8 <setbuf>:
  4021c8:	2900      	cmp	r1, #0
  4021ca:	bf0c      	ite	eq
  4021cc:	2202      	moveq	r2, #2
  4021ce:	2200      	movne	r2, #0
  4021d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4021d4:	f000 b800 	b.w	4021d8 <setvbuf>

004021d8 <setvbuf>:
  4021d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4021dc:	4c51      	ldr	r4, [pc, #324]	; (402324 <setvbuf+0x14c>)
  4021de:	6825      	ldr	r5, [r4, #0]
  4021e0:	b083      	sub	sp, #12
  4021e2:	4604      	mov	r4, r0
  4021e4:	460f      	mov	r7, r1
  4021e6:	4690      	mov	r8, r2
  4021e8:	461e      	mov	r6, r3
  4021ea:	b115      	cbz	r5, 4021f2 <setvbuf+0x1a>
  4021ec:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4021ee:	2b00      	cmp	r3, #0
  4021f0:	d079      	beq.n	4022e6 <setvbuf+0x10e>
  4021f2:	f1b8 0f02 	cmp.w	r8, #2
  4021f6:	d004      	beq.n	402202 <setvbuf+0x2a>
  4021f8:	f1b8 0f01 	cmp.w	r8, #1
  4021fc:	d87f      	bhi.n	4022fe <setvbuf+0x126>
  4021fe:	2e00      	cmp	r6, #0
  402200:	db7d      	blt.n	4022fe <setvbuf+0x126>
  402202:	4621      	mov	r1, r4
  402204:	4628      	mov	r0, r5
  402206:	f000 f943 	bl	402490 <_fflush_r>
  40220a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40220c:	b141      	cbz	r1, 402220 <setvbuf+0x48>
  40220e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402212:	4299      	cmp	r1, r3
  402214:	d002      	beq.n	40221c <setvbuf+0x44>
  402216:	4628      	mov	r0, r5
  402218:	f000 fa3a 	bl	402690 <_free_r>
  40221c:	2300      	movs	r3, #0
  40221e:	6323      	str	r3, [r4, #48]	; 0x30
  402220:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402224:	2200      	movs	r2, #0
  402226:	61a2      	str	r2, [r4, #24]
  402228:	6062      	str	r2, [r4, #4]
  40222a:	061a      	lsls	r2, r3, #24
  40222c:	d454      	bmi.n	4022d8 <setvbuf+0x100>
  40222e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  402232:	f023 0303 	bic.w	r3, r3, #3
  402236:	f1b8 0f02 	cmp.w	r8, #2
  40223a:	81a3      	strh	r3, [r4, #12]
  40223c:	d039      	beq.n	4022b2 <setvbuf+0xda>
  40223e:	ab01      	add	r3, sp, #4
  402240:	466a      	mov	r2, sp
  402242:	4621      	mov	r1, r4
  402244:	4628      	mov	r0, r5
  402246:	f000 fb35 	bl	4028b4 <__swhatbuf_r>
  40224a:	89a3      	ldrh	r3, [r4, #12]
  40224c:	4318      	orrs	r0, r3
  40224e:	81a0      	strh	r0, [r4, #12]
  402250:	b326      	cbz	r6, 40229c <setvbuf+0xc4>
  402252:	b327      	cbz	r7, 40229e <setvbuf+0xc6>
  402254:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402256:	2b00      	cmp	r3, #0
  402258:	d04d      	beq.n	4022f6 <setvbuf+0x11e>
  40225a:	9b00      	ldr	r3, [sp, #0]
  40225c:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  402260:	6027      	str	r7, [r4, #0]
  402262:	429e      	cmp	r6, r3
  402264:	bf1c      	itt	ne
  402266:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  40226a:	81a0      	strhne	r0, [r4, #12]
  40226c:	f1b8 0f01 	cmp.w	r8, #1
  402270:	bf08      	it	eq
  402272:	f040 0001 	orreq.w	r0, r0, #1
  402276:	b283      	uxth	r3, r0
  402278:	bf08      	it	eq
  40227a:	81a0      	strheq	r0, [r4, #12]
  40227c:	f003 0008 	and.w	r0, r3, #8
  402280:	b280      	uxth	r0, r0
  402282:	6127      	str	r7, [r4, #16]
  402284:	6166      	str	r6, [r4, #20]
  402286:	b318      	cbz	r0, 4022d0 <setvbuf+0xf8>
  402288:	f013 0001 	ands.w	r0, r3, #1
  40228c:	d02f      	beq.n	4022ee <setvbuf+0x116>
  40228e:	2000      	movs	r0, #0
  402290:	4276      	negs	r6, r6
  402292:	61a6      	str	r6, [r4, #24]
  402294:	60a0      	str	r0, [r4, #8]
  402296:	b003      	add	sp, #12
  402298:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40229c:	9e00      	ldr	r6, [sp, #0]
  40229e:	4630      	mov	r0, r6
  4022a0:	f000 fb38 	bl	402914 <malloc>
  4022a4:	4607      	mov	r7, r0
  4022a6:	b368      	cbz	r0, 402304 <setvbuf+0x12c>
  4022a8:	89a3      	ldrh	r3, [r4, #12]
  4022aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4022ae:	81a3      	strh	r3, [r4, #12]
  4022b0:	e7d0      	b.n	402254 <setvbuf+0x7c>
  4022b2:	2000      	movs	r0, #0
  4022b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4022b8:	f043 0302 	orr.w	r3, r3, #2
  4022bc:	2500      	movs	r5, #0
  4022be:	2101      	movs	r1, #1
  4022c0:	81a3      	strh	r3, [r4, #12]
  4022c2:	60a5      	str	r5, [r4, #8]
  4022c4:	6022      	str	r2, [r4, #0]
  4022c6:	6122      	str	r2, [r4, #16]
  4022c8:	6161      	str	r1, [r4, #20]
  4022ca:	b003      	add	sp, #12
  4022cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4022d0:	60a0      	str	r0, [r4, #8]
  4022d2:	b003      	add	sp, #12
  4022d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4022d8:	6921      	ldr	r1, [r4, #16]
  4022da:	4628      	mov	r0, r5
  4022dc:	f000 f9d8 	bl	402690 <_free_r>
  4022e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4022e4:	e7a3      	b.n	40222e <setvbuf+0x56>
  4022e6:	4628      	mov	r0, r5
  4022e8:	f000 f966 	bl	4025b8 <__sinit>
  4022ec:	e781      	b.n	4021f2 <setvbuf+0x1a>
  4022ee:	60a6      	str	r6, [r4, #8]
  4022f0:	b003      	add	sp, #12
  4022f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4022f6:	4628      	mov	r0, r5
  4022f8:	f000 f95e 	bl	4025b8 <__sinit>
  4022fc:	e7ad      	b.n	40225a <setvbuf+0x82>
  4022fe:	f04f 30ff 	mov.w	r0, #4294967295
  402302:	e7e2      	b.n	4022ca <setvbuf+0xf2>
  402304:	f8dd 9000 	ldr.w	r9, [sp]
  402308:	45b1      	cmp	r9, r6
  40230a:	d006      	beq.n	40231a <setvbuf+0x142>
  40230c:	4648      	mov	r0, r9
  40230e:	f000 fb01 	bl	402914 <malloc>
  402312:	4607      	mov	r7, r0
  402314:	b108      	cbz	r0, 40231a <setvbuf+0x142>
  402316:	464e      	mov	r6, r9
  402318:	e7c6      	b.n	4022a8 <setvbuf+0xd0>
  40231a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40231e:	f04f 30ff 	mov.w	r0, #4294967295
  402322:	e7c7      	b.n	4022b4 <setvbuf+0xdc>
  402324:	20400430 	.word	0x20400430

00402328 <register_fini>:
  402328:	4b02      	ldr	r3, [pc, #8]	; (402334 <register_fini+0xc>)
  40232a:	b113      	cbz	r3, 402332 <register_fini+0xa>
  40232c:	4802      	ldr	r0, [pc, #8]	; (402338 <register_fini+0x10>)
  40232e:	f000 b805 	b.w	40233c <atexit>
  402332:	4770      	bx	lr
  402334:	00000000 	.word	0x00000000
  402338:	004025cd 	.word	0x004025cd

0040233c <atexit>:
  40233c:	2300      	movs	r3, #0
  40233e:	4601      	mov	r1, r0
  402340:	461a      	mov	r2, r3
  402342:	4618      	mov	r0, r3
  402344:	f000 be16 	b.w	402f74 <__register_exitproc>

00402348 <__sflush_r>:
  402348:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40234c:	b29a      	uxth	r2, r3
  40234e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402352:	460d      	mov	r5, r1
  402354:	0711      	lsls	r1, r2, #28
  402356:	4680      	mov	r8, r0
  402358:	d43c      	bmi.n	4023d4 <__sflush_r+0x8c>
  40235a:	686a      	ldr	r2, [r5, #4]
  40235c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402360:	2a00      	cmp	r2, #0
  402362:	81ab      	strh	r3, [r5, #12]
  402364:	dd73      	ble.n	40244e <__sflush_r+0x106>
  402366:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402368:	2c00      	cmp	r4, #0
  40236a:	d04b      	beq.n	402404 <__sflush_r+0xbc>
  40236c:	b29b      	uxth	r3, r3
  40236e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  402372:	2100      	movs	r1, #0
  402374:	b292      	uxth	r2, r2
  402376:	f8d8 6000 	ldr.w	r6, [r8]
  40237a:	f8c8 1000 	str.w	r1, [r8]
  40237e:	2a00      	cmp	r2, #0
  402380:	d069      	beq.n	402456 <__sflush_r+0x10e>
  402382:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402384:	075f      	lsls	r7, r3, #29
  402386:	d505      	bpl.n	402394 <__sflush_r+0x4c>
  402388:	6869      	ldr	r1, [r5, #4]
  40238a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40238c:	1a52      	subs	r2, r2, r1
  40238e:	b10b      	cbz	r3, 402394 <__sflush_r+0x4c>
  402390:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  402392:	1ad2      	subs	r2, r2, r3
  402394:	2300      	movs	r3, #0
  402396:	69e9      	ldr	r1, [r5, #28]
  402398:	4640      	mov	r0, r8
  40239a:	47a0      	blx	r4
  40239c:	1c44      	adds	r4, r0, #1
  40239e:	d03c      	beq.n	40241a <__sflush_r+0xd2>
  4023a0:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4023a4:	692a      	ldr	r2, [r5, #16]
  4023a6:	602a      	str	r2, [r5, #0]
  4023a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4023ac:	2200      	movs	r2, #0
  4023ae:	81ab      	strh	r3, [r5, #12]
  4023b0:	04db      	lsls	r3, r3, #19
  4023b2:	606a      	str	r2, [r5, #4]
  4023b4:	d449      	bmi.n	40244a <__sflush_r+0x102>
  4023b6:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4023b8:	f8c8 6000 	str.w	r6, [r8]
  4023bc:	b311      	cbz	r1, 402404 <__sflush_r+0xbc>
  4023be:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4023c2:	4299      	cmp	r1, r3
  4023c4:	d002      	beq.n	4023cc <__sflush_r+0x84>
  4023c6:	4640      	mov	r0, r8
  4023c8:	f000 f962 	bl	402690 <_free_r>
  4023cc:	2000      	movs	r0, #0
  4023ce:	6328      	str	r0, [r5, #48]	; 0x30
  4023d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4023d4:	692e      	ldr	r6, [r5, #16]
  4023d6:	b1ae      	cbz	r6, 402404 <__sflush_r+0xbc>
  4023d8:	682c      	ldr	r4, [r5, #0]
  4023da:	602e      	str	r6, [r5, #0]
  4023dc:	0790      	lsls	r0, r2, #30
  4023de:	bf0c      	ite	eq
  4023e0:	696b      	ldreq	r3, [r5, #20]
  4023e2:	2300      	movne	r3, #0
  4023e4:	1ba4      	subs	r4, r4, r6
  4023e6:	60ab      	str	r3, [r5, #8]
  4023e8:	e00a      	b.n	402400 <__sflush_r+0xb8>
  4023ea:	4623      	mov	r3, r4
  4023ec:	4632      	mov	r2, r6
  4023ee:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4023f0:	69e9      	ldr	r1, [r5, #28]
  4023f2:	4640      	mov	r0, r8
  4023f4:	47b8      	blx	r7
  4023f6:	2800      	cmp	r0, #0
  4023f8:	eba4 0400 	sub.w	r4, r4, r0
  4023fc:	4406      	add	r6, r0
  4023fe:	dd04      	ble.n	40240a <__sflush_r+0xc2>
  402400:	2c00      	cmp	r4, #0
  402402:	dcf2      	bgt.n	4023ea <__sflush_r+0xa2>
  402404:	2000      	movs	r0, #0
  402406:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40240a:	89ab      	ldrh	r3, [r5, #12]
  40240c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402410:	81ab      	strh	r3, [r5, #12]
  402412:	f04f 30ff 	mov.w	r0, #4294967295
  402416:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40241a:	f8d8 2000 	ldr.w	r2, [r8]
  40241e:	2a1d      	cmp	r2, #29
  402420:	d8f3      	bhi.n	40240a <__sflush_r+0xc2>
  402422:	4b1a      	ldr	r3, [pc, #104]	; (40248c <__sflush_r+0x144>)
  402424:	40d3      	lsrs	r3, r2
  402426:	f003 0301 	and.w	r3, r3, #1
  40242a:	f083 0401 	eor.w	r4, r3, #1
  40242e:	2b00      	cmp	r3, #0
  402430:	d0eb      	beq.n	40240a <__sflush_r+0xc2>
  402432:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402436:	6929      	ldr	r1, [r5, #16]
  402438:	6029      	str	r1, [r5, #0]
  40243a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40243e:	04d9      	lsls	r1, r3, #19
  402440:	606c      	str	r4, [r5, #4]
  402442:	81ab      	strh	r3, [r5, #12]
  402444:	d5b7      	bpl.n	4023b6 <__sflush_r+0x6e>
  402446:	2a00      	cmp	r2, #0
  402448:	d1b5      	bne.n	4023b6 <__sflush_r+0x6e>
  40244a:	6528      	str	r0, [r5, #80]	; 0x50
  40244c:	e7b3      	b.n	4023b6 <__sflush_r+0x6e>
  40244e:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  402450:	2a00      	cmp	r2, #0
  402452:	dc88      	bgt.n	402366 <__sflush_r+0x1e>
  402454:	e7d6      	b.n	402404 <__sflush_r+0xbc>
  402456:	2301      	movs	r3, #1
  402458:	69e9      	ldr	r1, [r5, #28]
  40245a:	4640      	mov	r0, r8
  40245c:	47a0      	blx	r4
  40245e:	1c43      	adds	r3, r0, #1
  402460:	4602      	mov	r2, r0
  402462:	d002      	beq.n	40246a <__sflush_r+0x122>
  402464:	89ab      	ldrh	r3, [r5, #12]
  402466:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402468:	e78c      	b.n	402384 <__sflush_r+0x3c>
  40246a:	f8d8 3000 	ldr.w	r3, [r8]
  40246e:	2b00      	cmp	r3, #0
  402470:	d0f8      	beq.n	402464 <__sflush_r+0x11c>
  402472:	2b1d      	cmp	r3, #29
  402474:	d001      	beq.n	40247a <__sflush_r+0x132>
  402476:	2b16      	cmp	r3, #22
  402478:	d102      	bne.n	402480 <__sflush_r+0x138>
  40247a:	f8c8 6000 	str.w	r6, [r8]
  40247e:	e7c1      	b.n	402404 <__sflush_r+0xbc>
  402480:	89ab      	ldrh	r3, [r5, #12]
  402482:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402486:	81ab      	strh	r3, [r5, #12]
  402488:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40248c:	20400001 	.word	0x20400001

00402490 <_fflush_r>:
  402490:	b510      	push	{r4, lr}
  402492:	4604      	mov	r4, r0
  402494:	b082      	sub	sp, #8
  402496:	b108      	cbz	r0, 40249c <_fflush_r+0xc>
  402498:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40249a:	b153      	cbz	r3, 4024b2 <_fflush_r+0x22>
  40249c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4024a0:	b908      	cbnz	r0, 4024a6 <_fflush_r+0x16>
  4024a2:	b002      	add	sp, #8
  4024a4:	bd10      	pop	{r4, pc}
  4024a6:	4620      	mov	r0, r4
  4024a8:	b002      	add	sp, #8
  4024aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4024ae:	f7ff bf4b 	b.w	402348 <__sflush_r>
  4024b2:	9101      	str	r1, [sp, #4]
  4024b4:	f000 f880 	bl	4025b8 <__sinit>
  4024b8:	9901      	ldr	r1, [sp, #4]
  4024ba:	e7ef      	b.n	40249c <_fflush_r+0xc>

004024bc <_cleanup_r>:
  4024bc:	4901      	ldr	r1, [pc, #4]	; (4024c4 <_cleanup_r+0x8>)
  4024be:	f000 b9cf 	b.w	402860 <_fwalk_reent>
  4024c2:	bf00      	nop
  4024c4:	0040303d 	.word	0x0040303d

004024c8 <__sinit.part.1>:
  4024c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4024cc:	4b35      	ldr	r3, [pc, #212]	; (4025a4 <__sinit.part.1+0xdc>)
  4024ce:	6845      	ldr	r5, [r0, #4]
  4024d0:	63c3      	str	r3, [r0, #60]	; 0x3c
  4024d2:	2400      	movs	r4, #0
  4024d4:	4607      	mov	r7, r0
  4024d6:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  4024da:	2304      	movs	r3, #4
  4024dc:	2103      	movs	r1, #3
  4024de:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  4024e2:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  4024e6:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  4024ea:	b083      	sub	sp, #12
  4024ec:	602c      	str	r4, [r5, #0]
  4024ee:	606c      	str	r4, [r5, #4]
  4024f0:	60ac      	str	r4, [r5, #8]
  4024f2:	666c      	str	r4, [r5, #100]	; 0x64
  4024f4:	81ec      	strh	r4, [r5, #14]
  4024f6:	612c      	str	r4, [r5, #16]
  4024f8:	616c      	str	r4, [r5, #20]
  4024fa:	61ac      	str	r4, [r5, #24]
  4024fc:	81ab      	strh	r3, [r5, #12]
  4024fe:	4621      	mov	r1, r4
  402500:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402504:	2208      	movs	r2, #8
  402506:	f7ff fe11 	bl	40212c <memset>
  40250a:	68be      	ldr	r6, [r7, #8]
  40250c:	f8df b098 	ldr.w	fp, [pc, #152]	; 4025a8 <__sinit.part.1+0xe0>
  402510:	f8df a098 	ldr.w	sl, [pc, #152]	; 4025ac <__sinit.part.1+0xe4>
  402514:	f8df 9098 	ldr.w	r9, [pc, #152]	; 4025b0 <__sinit.part.1+0xe8>
  402518:	f8df 8098 	ldr.w	r8, [pc, #152]	; 4025b4 <__sinit.part.1+0xec>
  40251c:	f8c5 b020 	str.w	fp, [r5, #32]
  402520:	2301      	movs	r3, #1
  402522:	2209      	movs	r2, #9
  402524:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402528:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40252c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402530:	61ed      	str	r5, [r5, #28]
  402532:	4621      	mov	r1, r4
  402534:	81f3      	strh	r3, [r6, #14]
  402536:	81b2      	strh	r2, [r6, #12]
  402538:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40253c:	6034      	str	r4, [r6, #0]
  40253e:	6074      	str	r4, [r6, #4]
  402540:	60b4      	str	r4, [r6, #8]
  402542:	6674      	str	r4, [r6, #100]	; 0x64
  402544:	6134      	str	r4, [r6, #16]
  402546:	6174      	str	r4, [r6, #20]
  402548:	61b4      	str	r4, [r6, #24]
  40254a:	2208      	movs	r2, #8
  40254c:	9301      	str	r3, [sp, #4]
  40254e:	f7ff fded 	bl	40212c <memset>
  402552:	68fd      	ldr	r5, [r7, #12]
  402554:	61f6      	str	r6, [r6, #28]
  402556:	2012      	movs	r0, #18
  402558:	2202      	movs	r2, #2
  40255a:	f8c6 b020 	str.w	fp, [r6, #32]
  40255e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  402562:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  402566:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40256a:	4621      	mov	r1, r4
  40256c:	81a8      	strh	r0, [r5, #12]
  40256e:	81ea      	strh	r2, [r5, #14]
  402570:	602c      	str	r4, [r5, #0]
  402572:	606c      	str	r4, [r5, #4]
  402574:	60ac      	str	r4, [r5, #8]
  402576:	666c      	str	r4, [r5, #100]	; 0x64
  402578:	612c      	str	r4, [r5, #16]
  40257a:	616c      	str	r4, [r5, #20]
  40257c:	61ac      	str	r4, [r5, #24]
  40257e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402582:	2208      	movs	r2, #8
  402584:	f7ff fdd2 	bl	40212c <memset>
  402588:	9b01      	ldr	r3, [sp, #4]
  40258a:	61ed      	str	r5, [r5, #28]
  40258c:	f8c5 b020 	str.w	fp, [r5, #32]
  402590:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402594:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402598:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40259c:	63bb      	str	r3, [r7, #56]	; 0x38
  40259e:	b003      	add	sp, #12
  4025a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4025a4:	004024bd 	.word	0x004024bd
  4025a8:	00402ec1 	.word	0x00402ec1
  4025ac:	00402ee5 	.word	0x00402ee5
  4025b0:	00402f21 	.word	0x00402f21
  4025b4:	00402f41 	.word	0x00402f41

004025b8 <__sinit>:
  4025b8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4025ba:	b103      	cbz	r3, 4025be <__sinit+0x6>
  4025bc:	4770      	bx	lr
  4025be:	f7ff bf83 	b.w	4024c8 <__sinit.part.1>
  4025c2:	bf00      	nop

004025c4 <__sfp_lock_acquire>:
  4025c4:	4770      	bx	lr
  4025c6:	bf00      	nop

004025c8 <__sfp_lock_release>:
  4025c8:	4770      	bx	lr
  4025ca:	bf00      	nop

004025cc <__libc_fini_array>:
  4025cc:	b538      	push	{r3, r4, r5, lr}
  4025ce:	4d07      	ldr	r5, [pc, #28]	; (4025ec <__libc_fini_array+0x20>)
  4025d0:	4c07      	ldr	r4, [pc, #28]	; (4025f0 <__libc_fini_array+0x24>)
  4025d2:	1b2c      	subs	r4, r5, r4
  4025d4:	10a4      	asrs	r4, r4, #2
  4025d6:	d005      	beq.n	4025e4 <__libc_fini_array+0x18>
  4025d8:	3c01      	subs	r4, #1
  4025da:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4025de:	4798      	blx	r3
  4025e0:	2c00      	cmp	r4, #0
  4025e2:	d1f9      	bne.n	4025d8 <__libc_fini_array+0xc>
  4025e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4025e8:	f000 bdb8 	b.w	40315c <_fini>
  4025ec:	0040316c 	.word	0x0040316c
  4025f0:	00403168 	.word	0x00403168

004025f4 <_malloc_trim_r>:
  4025f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4025f6:	4f23      	ldr	r7, [pc, #140]	; (402684 <_malloc_trim_r+0x90>)
  4025f8:	460c      	mov	r4, r1
  4025fa:	4606      	mov	r6, r0
  4025fc:	f000 fc4a 	bl	402e94 <__malloc_lock>
  402600:	68bb      	ldr	r3, [r7, #8]
  402602:	685d      	ldr	r5, [r3, #4]
  402604:	f025 0503 	bic.w	r5, r5, #3
  402608:	1b29      	subs	r1, r5, r4
  40260a:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40260e:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402612:	f021 010f 	bic.w	r1, r1, #15
  402616:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40261a:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40261e:	db07      	blt.n	402630 <_malloc_trim_r+0x3c>
  402620:	2100      	movs	r1, #0
  402622:	4630      	mov	r0, r6
  402624:	f000 fc3a 	bl	402e9c <_sbrk_r>
  402628:	68bb      	ldr	r3, [r7, #8]
  40262a:	442b      	add	r3, r5
  40262c:	4298      	cmp	r0, r3
  40262e:	d004      	beq.n	40263a <_malloc_trim_r+0x46>
  402630:	4630      	mov	r0, r6
  402632:	f000 fc31 	bl	402e98 <__malloc_unlock>
  402636:	2000      	movs	r0, #0
  402638:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40263a:	4261      	negs	r1, r4
  40263c:	4630      	mov	r0, r6
  40263e:	f000 fc2d 	bl	402e9c <_sbrk_r>
  402642:	3001      	adds	r0, #1
  402644:	d00d      	beq.n	402662 <_malloc_trim_r+0x6e>
  402646:	4b10      	ldr	r3, [pc, #64]	; (402688 <_malloc_trim_r+0x94>)
  402648:	68ba      	ldr	r2, [r7, #8]
  40264a:	6819      	ldr	r1, [r3, #0]
  40264c:	1b2d      	subs	r5, r5, r4
  40264e:	f045 0501 	orr.w	r5, r5, #1
  402652:	4630      	mov	r0, r6
  402654:	1b09      	subs	r1, r1, r4
  402656:	6055      	str	r5, [r2, #4]
  402658:	6019      	str	r1, [r3, #0]
  40265a:	f000 fc1d 	bl	402e98 <__malloc_unlock>
  40265e:	2001      	movs	r0, #1
  402660:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402662:	2100      	movs	r1, #0
  402664:	4630      	mov	r0, r6
  402666:	f000 fc19 	bl	402e9c <_sbrk_r>
  40266a:	68ba      	ldr	r2, [r7, #8]
  40266c:	1a83      	subs	r3, r0, r2
  40266e:	2b0f      	cmp	r3, #15
  402670:	ddde      	ble.n	402630 <_malloc_trim_r+0x3c>
  402672:	4c06      	ldr	r4, [pc, #24]	; (40268c <_malloc_trim_r+0x98>)
  402674:	4904      	ldr	r1, [pc, #16]	; (402688 <_malloc_trim_r+0x94>)
  402676:	6824      	ldr	r4, [r4, #0]
  402678:	f043 0301 	orr.w	r3, r3, #1
  40267c:	1b00      	subs	r0, r0, r4
  40267e:	6053      	str	r3, [r2, #4]
  402680:	6008      	str	r0, [r1, #0]
  402682:	e7d5      	b.n	402630 <_malloc_trim_r+0x3c>
  402684:	20400434 	.word	0x20400434
  402688:	204008e4 	.word	0x204008e4
  40268c:	20400840 	.word	0x20400840

00402690 <_free_r>:
  402690:	2900      	cmp	r1, #0
  402692:	d045      	beq.n	402720 <_free_r+0x90>
  402694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402698:	460d      	mov	r5, r1
  40269a:	4680      	mov	r8, r0
  40269c:	f000 fbfa 	bl	402e94 <__malloc_lock>
  4026a0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4026a4:	496a      	ldr	r1, [pc, #424]	; (402850 <_free_r+0x1c0>)
  4026a6:	f027 0301 	bic.w	r3, r7, #1
  4026aa:	f1a5 0408 	sub.w	r4, r5, #8
  4026ae:	18e2      	adds	r2, r4, r3
  4026b0:	688e      	ldr	r6, [r1, #8]
  4026b2:	6850      	ldr	r0, [r2, #4]
  4026b4:	42b2      	cmp	r2, r6
  4026b6:	f020 0003 	bic.w	r0, r0, #3
  4026ba:	d062      	beq.n	402782 <_free_r+0xf2>
  4026bc:	07fe      	lsls	r6, r7, #31
  4026be:	6050      	str	r0, [r2, #4]
  4026c0:	d40b      	bmi.n	4026da <_free_r+0x4a>
  4026c2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4026c6:	1be4      	subs	r4, r4, r7
  4026c8:	f101 0e08 	add.w	lr, r1, #8
  4026cc:	68a5      	ldr	r5, [r4, #8]
  4026ce:	4575      	cmp	r5, lr
  4026d0:	443b      	add	r3, r7
  4026d2:	d06f      	beq.n	4027b4 <_free_r+0x124>
  4026d4:	68e7      	ldr	r7, [r4, #12]
  4026d6:	60ef      	str	r7, [r5, #12]
  4026d8:	60bd      	str	r5, [r7, #8]
  4026da:	1815      	adds	r5, r2, r0
  4026dc:	686d      	ldr	r5, [r5, #4]
  4026de:	07ed      	lsls	r5, r5, #31
  4026e0:	d542      	bpl.n	402768 <_free_r+0xd8>
  4026e2:	f043 0201 	orr.w	r2, r3, #1
  4026e6:	6062      	str	r2, [r4, #4]
  4026e8:	50e3      	str	r3, [r4, r3]
  4026ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4026ee:	d218      	bcs.n	402722 <_free_r+0x92>
  4026f0:	08db      	lsrs	r3, r3, #3
  4026f2:	1c5a      	adds	r2, r3, #1
  4026f4:	684d      	ldr	r5, [r1, #4]
  4026f6:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  4026fa:	60a7      	str	r7, [r4, #8]
  4026fc:	2001      	movs	r0, #1
  4026fe:	109b      	asrs	r3, r3, #2
  402700:	fa00 f303 	lsl.w	r3, r0, r3
  402704:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  402708:	431d      	orrs	r5, r3
  40270a:	3808      	subs	r0, #8
  40270c:	60e0      	str	r0, [r4, #12]
  40270e:	604d      	str	r5, [r1, #4]
  402710:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  402714:	60fc      	str	r4, [r7, #12]
  402716:	4640      	mov	r0, r8
  402718:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40271c:	f000 bbbc 	b.w	402e98 <__malloc_unlock>
  402720:	4770      	bx	lr
  402722:	0a5a      	lsrs	r2, r3, #9
  402724:	2a04      	cmp	r2, #4
  402726:	d853      	bhi.n	4027d0 <_free_r+0x140>
  402728:	099a      	lsrs	r2, r3, #6
  40272a:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40272e:	007f      	lsls	r7, r7, #1
  402730:	f102 0538 	add.w	r5, r2, #56	; 0x38
  402734:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  402738:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  40273c:	4944      	ldr	r1, [pc, #272]	; (402850 <_free_r+0x1c0>)
  40273e:	3808      	subs	r0, #8
  402740:	4290      	cmp	r0, r2
  402742:	d04d      	beq.n	4027e0 <_free_r+0x150>
  402744:	6851      	ldr	r1, [r2, #4]
  402746:	f021 0103 	bic.w	r1, r1, #3
  40274a:	428b      	cmp	r3, r1
  40274c:	d202      	bcs.n	402754 <_free_r+0xc4>
  40274e:	6892      	ldr	r2, [r2, #8]
  402750:	4290      	cmp	r0, r2
  402752:	d1f7      	bne.n	402744 <_free_r+0xb4>
  402754:	68d0      	ldr	r0, [r2, #12]
  402756:	60e0      	str	r0, [r4, #12]
  402758:	60a2      	str	r2, [r4, #8]
  40275a:	6084      	str	r4, [r0, #8]
  40275c:	60d4      	str	r4, [r2, #12]
  40275e:	4640      	mov	r0, r8
  402760:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402764:	f000 bb98 	b.w	402e98 <__malloc_unlock>
  402768:	6895      	ldr	r5, [r2, #8]
  40276a:	4f3a      	ldr	r7, [pc, #232]	; (402854 <_free_r+0x1c4>)
  40276c:	42bd      	cmp	r5, r7
  40276e:	4403      	add	r3, r0
  402770:	d03f      	beq.n	4027f2 <_free_r+0x162>
  402772:	68d0      	ldr	r0, [r2, #12]
  402774:	60e8      	str	r0, [r5, #12]
  402776:	f043 0201 	orr.w	r2, r3, #1
  40277a:	6085      	str	r5, [r0, #8]
  40277c:	6062      	str	r2, [r4, #4]
  40277e:	50e3      	str	r3, [r4, r3]
  402780:	e7b3      	b.n	4026ea <_free_r+0x5a>
  402782:	07ff      	lsls	r7, r7, #31
  402784:	4403      	add	r3, r0
  402786:	d407      	bmi.n	402798 <_free_r+0x108>
  402788:	f855 2c08 	ldr.w	r2, [r5, #-8]
  40278c:	1aa4      	subs	r4, r4, r2
  40278e:	4413      	add	r3, r2
  402790:	68a0      	ldr	r0, [r4, #8]
  402792:	68e2      	ldr	r2, [r4, #12]
  402794:	60c2      	str	r2, [r0, #12]
  402796:	6090      	str	r0, [r2, #8]
  402798:	4a2f      	ldr	r2, [pc, #188]	; (402858 <_free_r+0x1c8>)
  40279a:	6812      	ldr	r2, [r2, #0]
  40279c:	f043 0001 	orr.w	r0, r3, #1
  4027a0:	4293      	cmp	r3, r2
  4027a2:	6060      	str	r0, [r4, #4]
  4027a4:	608c      	str	r4, [r1, #8]
  4027a6:	d3b6      	bcc.n	402716 <_free_r+0x86>
  4027a8:	4b2c      	ldr	r3, [pc, #176]	; (40285c <_free_r+0x1cc>)
  4027aa:	4640      	mov	r0, r8
  4027ac:	6819      	ldr	r1, [r3, #0]
  4027ae:	f7ff ff21 	bl	4025f4 <_malloc_trim_r>
  4027b2:	e7b0      	b.n	402716 <_free_r+0x86>
  4027b4:	1811      	adds	r1, r2, r0
  4027b6:	6849      	ldr	r1, [r1, #4]
  4027b8:	07c9      	lsls	r1, r1, #31
  4027ba:	d444      	bmi.n	402846 <_free_r+0x1b6>
  4027bc:	6891      	ldr	r1, [r2, #8]
  4027be:	68d2      	ldr	r2, [r2, #12]
  4027c0:	60ca      	str	r2, [r1, #12]
  4027c2:	4403      	add	r3, r0
  4027c4:	f043 0001 	orr.w	r0, r3, #1
  4027c8:	6091      	str	r1, [r2, #8]
  4027ca:	6060      	str	r0, [r4, #4]
  4027cc:	50e3      	str	r3, [r4, r3]
  4027ce:	e7a2      	b.n	402716 <_free_r+0x86>
  4027d0:	2a14      	cmp	r2, #20
  4027d2:	d817      	bhi.n	402804 <_free_r+0x174>
  4027d4:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4027d8:	007f      	lsls	r7, r7, #1
  4027da:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4027de:	e7a9      	b.n	402734 <_free_r+0xa4>
  4027e0:	10aa      	asrs	r2, r5, #2
  4027e2:	684b      	ldr	r3, [r1, #4]
  4027e4:	2501      	movs	r5, #1
  4027e6:	fa05 f202 	lsl.w	r2, r5, r2
  4027ea:	4313      	orrs	r3, r2
  4027ec:	604b      	str	r3, [r1, #4]
  4027ee:	4602      	mov	r2, r0
  4027f0:	e7b1      	b.n	402756 <_free_r+0xc6>
  4027f2:	f043 0201 	orr.w	r2, r3, #1
  4027f6:	614c      	str	r4, [r1, #20]
  4027f8:	610c      	str	r4, [r1, #16]
  4027fa:	60e5      	str	r5, [r4, #12]
  4027fc:	60a5      	str	r5, [r4, #8]
  4027fe:	6062      	str	r2, [r4, #4]
  402800:	50e3      	str	r3, [r4, r3]
  402802:	e788      	b.n	402716 <_free_r+0x86>
  402804:	2a54      	cmp	r2, #84	; 0x54
  402806:	d806      	bhi.n	402816 <_free_r+0x186>
  402808:	0b1a      	lsrs	r2, r3, #12
  40280a:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40280e:	007f      	lsls	r7, r7, #1
  402810:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402814:	e78e      	b.n	402734 <_free_r+0xa4>
  402816:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40281a:	d806      	bhi.n	40282a <_free_r+0x19a>
  40281c:	0bda      	lsrs	r2, r3, #15
  40281e:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402822:	007f      	lsls	r7, r7, #1
  402824:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402828:	e784      	b.n	402734 <_free_r+0xa4>
  40282a:	f240 5054 	movw	r0, #1364	; 0x554
  40282e:	4282      	cmp	r2, r0
  402830:	d806      	bhi.n	402840 <_free_r+0x1b0>
  402832:	0c9a      	lsrs	r2, r3, #18
  402834:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402838:	007f      	lsls	r7, r7, #1
  40283a:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40283e:	e779      	b.n	402734 <_free_r+0xa4>
  402840:	27fe      	movs	r7, #254	; 0xfe
  402842:	257e      	movs	r5, #126	; 0x7e
  402844:	e776      	b.n	402734 <_free_r+0xa4>
  402846:	f043 0201 	orr.w	r2, r3, #1
  40284a:	6062      	str	r2, [r4, #4]
  40284c:	50e3      	str	r3, [r4, r3]
  40284e:	e762      	b.n	402716 <_free_r+0x86>
  402850:	20400434 	.word	0x20400434
  402854:	2040043c 	.word	0x2040043c
  402858:	2040083c 	.word	0x2040083c
  40285c:	204008e0 	.word	0x204008e0

00402860 <_fwalk_reent>:
  402860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402864:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402868:	d01f      	beq.n	4028aa <_fwalk_reent+0x4a>
  40286a:	4688      	mov	r8, r1
  40286c:	4606      	mov	r6, r0
  40286e:	f04f 0900 	mov.w	r9, #0
  402872:	687d      	ldr	r5, [r7, #4]
  402874:	68bc      	ldr	r4, [r7, #8]
  402876:	3d01      	subs	r5, #1
  402878:	d411      	bmi.n	40289e <_fwalk_reent+0x3e>
  40287a:	89a3      	ldrh	r3, [r4, #12]
  40287c:	2b01      	cmp	r3, #1
  40287e:	f105 35ff 	add.w	r5, r5, #4294967295
  402882:	d908      	bls.n	402896 <_fwalk_reent+0x36>
  402884:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402888:	3301      	adds	r3, #1
  40288a:	4621      	mov	r1, r4
  40288c:	4630      	mov	r0, r6
  40288e:	d002      	beq.n	402896 <_fwalk_reent+0x36>
  402890:	47c0      	blx	r8
  402892:	ea49 0900 	orr.w	r9, r9, r0
  402896:	1c6b      	adds	r3, r5, #1
  402898:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40289c:	d1ed      	bne.n	40287a <_fwalk_reent+0x1a>
  40289e:	683f      	ldr	r7, [r7, #0]
  4028a0:	2f00      	cmp	r7, #0
  4028a2:	d1e6      	bne.n	402872 <_fwalk_reent+0x12>
  4028a4:	4648      	mov	r0, r9
  4028a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4028aa:	46b9      	mov	r9, r7
  4028ac:	4648      	mov	r0, r9
  4028ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4028b2:	bf00      	nop

004028b4 <__swhatbuf_r>:
  4028b4:	b570      	push	{r4, r5, r6, lr}
  4028b6:	460d      	mov	r5, r1
  4028b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4028bc:	2900      	cmp	r1, #0
  4028be:	b090      	sub	sp, #64	; 0x40
  4028c0:	4614      	mov	r4, r2
  4028c2:	461e      	mov	r6, r3
  4028c4:	db14      	blt.n	4028f0 <__swhatbuf_r+0x3c>
  4028c6:	aa01      	add	r2, sp, #4
  4028c8:	f000 fbfa 	bl	4030c0 <_fstat_r>
  4028cc:	2800      	cmp	r0, #0
  4028ce:	db0f      	blt.n	4028f0 <__swhatbuf_r+0x3c>
  4028d0:	9a02      	ldr	r2, [sp, #8]
  4028d2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4028d6:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4028da:	fab2 f282 	clz	r2, r2
  4028de:	0952      	lsrs	r2, r2, #5
  4028e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4028e4:	f44f 6000 	mov.w	r0, #2048	; 0x800
  4028e8:	6032      	str	r2, [r6, #0]
  4028ea:	6023      	str	r3, [r4, #0]
  4028ec:	b010      	add	sp, #64	; 0x40
  4028ee:	bd70      	pop	{r4, r5, r6, pc}
  4028f0:	89a8      	ldrh	r0, [r5, #12]
  4028f2:	f000 0080 	and.w	r0, r0, #128	; 0x80
  4028f6:	b282      	uxth	r2, r0
  4028f8:	2000      	movs	r0, #0
  4028fa:	6030      	str	r0, [r6, #0]
  4028fc:	b11a      	cbz	r2, 402906 <__swhatbuf_r+0x52>
  4028fe:	2340      	movs	r3, #64	; 0x40
  402900:	6023      	str	r3, [r4, #0]
  402902:	b010      	add	sp, #64	; 0x40
  402904:	bd70      	pop	{r4, r5, r6, pc}
  402906:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40290a:	4610      	mov	r0, r2
  40290c:	6023      	str	r3, [r4, #0]
  40290e:	b010      	add	sp, #64	; 0x40
  402910:	bd70      	pop	{r4, r5, r6, pc}
  402912:	bf00      	nop

00402914 <malloc>:
  402914:	4b02      	ldr	r3, [pc, #8]	; (402920 <malloc+0xc>)
  402916:	4601      	mov	r1, r0
  402918:	6818      	ldr	r0, [r3, #0]
  40291a:	f000 b803 	b.w	402924 <_malloc_r>
  40291e:	bf00      	nop
  402920:	20400430 	.word	0x20400430

00402924 <_malloc_r>:
  402924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402928:	f101 050b 	add.w	r5, r1, #11
  40292c:	2d16      	cmp	r5, #22
  40292e:	b083      	sub	sp, #12
  402930:	4606      	mov	r6, r0
  402932:	f240 809f 	bls.w	402a74 <_malloc_r+0x150>
  402936:	f035 0507 	bics.w	r5, r5, #7
  40293a:	f100 80bf 	bmi.w	402abc <_malloc_r+0x198>
  40293e:	42a9      	cmp	r1, r5
  402940:	f200 80bc 	bhi.w	402abc <_malloc_r+0x198>
  402944:	f000 faa6 	bl	402e94 <__malloc_lock>
  402948:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  40294c:	f0c0 829c 	bcc.w	402e88 <_malloc_r+0x564>
  402950:	0a6b      	lsrs	r3, r5, #9
  402952:	f000 80ba 	beq.w	402aca <_malloc_r+0x1a6>
  402956:	2b04      	cmp	r3, #4
  402958:	f200 8183 	bhi.w	402c62 <_malloc_r+0x33e>
  40295c:	09a8      	lsrs	r0, r5, #6
  40295e:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  402962:	ea4f 034e 	mov.w	r3, lr, lsl #1
  402966:	3038      	adds	r0, #56	; 0x38
  402968:	4fc4      	ldr	r7, [pc, #784]	; (402c7c <_malloc_r+0x358>)
  40296a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  40296e:	f1a3 0108 	sub.w	r1, r3, #8
  402972:	685c      	ldr	r4, [r3, #4]
  402974:	42a1      	cmp	r1, r4
  402976:	d107      	bne.n	402988 <_malloc_r+0x64>
  402978:	e0ac      	b.n	402ad4 <_malloc_r+0x1b0>
  40297a:	2a00      	cmp	r2, #0
  40297c:	f280 80ac 	bge.w	402ad8 <_malloc_r+0x1b4>
  402980:	68e4      	ldr	r4, [r4, #12]
  402982:	42a1      	cmp	r1, r4
  402984:	f000 80a6 	beq.w	402ad4 <_malloc_r+0x1b0>
  402988:	6863      	ldr	r3, [r4, #4]
  40298a:	f023 0303 	bic.w	r3, r3, #3
  40298e:	1b5a      	subs	r2, r3, r5
  402990:	2a0f      	cmp	r2, #15
  402992:	ddf2      	ble.n	40297a <_malloc_r+0x56>
  402994:	49b9      	ldr	r1, [pc, #740]	; (402c7c <_malloc_r+0x358>)
  402996:	693c      	ldr	r4, [r7, #16]
  402998:	f101 0e08 	add.w	lr, r1, #8
  40299c:	4574      	cmp	r4, lr
  40299e:	f000 81b3 	beq.w	402d08 <_malloc_r+0x3e4>
  4029a2:	6863      	ldr	r3, [r4, #4]
  4029a4:	f023 0303 	bic.w	r3, r3, #3
  4029a8:	1b5a      	subs	r2, r3, r5
  4029aa:	2a0f      	cmp	r2, #15
  4029ac:	f300 8199 	bgt.w	402ce2 <_malloc_r+0x3be>
  4029b0:	2a00      	cmp	r2, #0
  4029b2:	f8c1 e014 	str.w	lr, [r1, #20]
  4029b6:	f8c1 e010 	str.w	lr, [r1, #16]
  4029ba:	f280 809e 	bge.w	402afa <_malloc_r+0x1d6>
  4029be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4029c2:	f080 8167 	bcs.w	402c94 <_malloc_r+0x370>
  4029c6:	08db      	lsrs	r3, r3, #3
  4029c8:	f103 0c01 	add.w	ip, r3, #1
  4029cc:	2201      	movs	r2, #1
  4029ce:	109b      	asrs	r3, r3, #2
  4029d0:	fa02 f303 	lsl.w	r3, r2, r3
  4029d4:	684a      	ldr	r2, [r1, #4]
  4029d6:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  4029da:	f8c4 8008 	str.w	r8, [r4, #8]
  4029de:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  4029e2:	431a      	orrs	r2, r3
  4029e4:	f1a9 0308 	sub.w	r3, r9, #8
  4029e8:	60e3      	str	r3, [r4, #12]
  4029ea:	604a      	str	r2, [r1, #4]
  4029ec:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  4029f0:	f8c8 400c 	str.w	r4, [r8, #12]
  4029f4:	1083      	asrs	r3, r0, #2
  4029f6:	2401      	movs	r4, #1
  4029f8:	409c      	lsls	r4, r3
  4029fa:	4294      	cmp	r4, r2
  4029fc:	f200 808a 	bhi.w	402b14 <_malloc_r+0x1f0>
  402a00:	4214      	tst	r4, r2
  402a02:	d106      	bne.n	402a12 <_malloc_r+0xee>
  402a04:	f020 0003 	bic.w	r0, r0, #3
  402a08:	0064      	lsls	r4, r4, #1
  402a0a:	4214      	tst	r4, r2
  402a0c:	f100 0004 	add.w	r0, r0, #4
  402a10:	d0fa      	beq.n	402a08 <_malloc_r+0xe4>
  402a12:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  402a16:	46cc      	mov	ip, r9
  402a18:	4680      	mov	r8, r0
  402a1a:	f8dc 100c 	ldr.w	r1, [ip, #12]
  402a1e:	458c      	cmp	ip, r1
  402a20:	d107      	bne.n	402a32 <_malloc_r+0x10e>
  402a22:	e173      	b.n	402d0c <_malloc_r+0x3e8>
  402a24:	2a00      	cmp	r2, #0
  402a26:	f280 8181 	bge.w	402d2c <_malloc_r+0x408>
  402a2a:	68c9      	ldr	r1, [r1, #12]
  402a2c:	458c      	cmp	ip, r1
  402a2e:	f000 816d 	beq.w	402d0c <_malloc_r+0x3e8>
  402a32:	684b      	ldr	r3, [r1, #4]
  402a34:	f023 0303 	bic.w	r3, r3, #3
  402a38:	1b5a      	subs	r2, r3, r5
  402a3a:	2a0f      	cmp	r2, #15
  402a3c:	ddf2      	ble.n	402a24 <_malloc_r+0x100>
  402a3e:	460c      	mov	r4, r1
  402a40:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  402a44:	f854 8f08 	ldr.w	r8, [r4, #8]!
  402a48:	194b      	adds	r3, r1, r5
  402a4a:	f045 0501 	orr.w	r5, r5, #1
  402a4e:	604d      	str	r5, [r1, #4]
  402a50:	f042 0101 	orr.w	r1, r2, #1
  402a54:	f8c8 c00c 	str.w	ip, [r8, #12]
  402a58:	4630      	mov	r0, r6
  402a5a:	f8cc 8008 	str.w	r8, [ip, #8]
  402a5e:	617b      	str	r3, [r7, #20]
  402a60:	613b      	str	r3, [r7, #16]
  402a62:	f8c3 e00c 	str.w	lr, [r3, #12]
  402a66:	f8c3 e008 	str.w	lr, [r3, #8]
  402a6a:	6059      	str	r1, [r3, #4]
  402a6c:	509a      	str	r2, [r3, r2]
  402a6e:	f000 fa13 	bl	402e98 <__malloc_unlock>
  402a72:	e01f      	b.n	402ab4 <_malloc_r+0x190>
  402a74:	2910      	cmp	r1, #16
  402a76:	d821      	bhi.n	402abc <_malloc_r+0x198>
  402a78:	f000 fa0c 	bl	402e94 <__malloc_lock>
  402a7c:	2510      	movs	r5, #16
  402a7e:	2306      	movs	r3, #6
  402a80:	2002      	movs	r0, #2
  402a82:	4f7e      	ldr	r7, [pc, #504]	; (402c7c <_malloc_r+0x358>)
  402a84:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  402a88:	f1a3 0208 	sub.w	r2, r3, #8
  402a8c:	685c      	ldr	r4, [r3, #4]
  402a8e:	4294      	cmp	r4, r2
  402a90:	f000 8145 	beq.w	402d1e <_malloc_r+0x3fa>
  402a94:	6863      	ldr	r3, [r4, #4]
  402a96:	68e1      	ldr	r1, [r4, #12]
  402a98:	68a5      	ldr	r5, [r4, #8]
  402a9a:	f023 0303 	bic.w	r3, r3, #3
  402a9e:	4423      	add	r3, r4
  402aa0:	4630      	mov	r0, r6
  402aa2:	685a      	ldr	r2, [r3, #4]
  402aa4:	60e9      	str	r1, [r5, #12]
  402aa6:	f042 0201 	orr.w	r2, r2, #1
  402aaa:	608d      	str	r5, [r1, #8]
  402aac:	605a      	str	r2, [r3, #4]
  402aae:	f000 f9f3 	bl	402e98 <__malloc_unlock>
  402ab2:	3408      	adds	r4, #8
  402ab4:	4620      	mov	r0, r4
  402ab6:	b003      	add	sp, #12
  402ab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402abc:	2400      	movs	r4, #0
  402abe:	230c      	movs	r3, #12
  402ac0:	4620      	mov	r0, r4
  402ac2:	6033      	str	r3, [r6, #0]
  402ac4:	b003      	add	sp, #12
  402ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402aca:	2380      	movs	r3, #128	; 0x80
  402acc:	f04f 0e40 	mov.w	lr, #64	; 0x40
  402ad0:	203f      	movs	r0, #63	; 0x3f
  402ad2:	e749      	b.n	402968 <_malloc_r+0x44>
  402ad4:	4670      	mov	r0, lr
  402ad6:	e75d      	b.n	402994 <_malloc_r+0x70>
  402ad8:	4423      	add	r3, r4
  402ada:	68e1      	ldr	r1, [r4, #12]
  402adc:	685a      	ldr	r2, [r3, #4]
  402ade:	68a5      	ldr	r5, [r4, #8]
  402ae0:	f042 0201 	orr.w	r2, r2, #1
  402ae4:	60e9      	str	r1, [r5, #12]
  402ae6:	4630      	mov	r0, r6
  402ae8:	608d      	str	r5, [r1, #8]
  402aea:	605a      	str	r2, [r3, #4]
  402aec:	f000 f9d4 	bl	402e98 <__malloc_unlock>
  402af0:	3408      	adds	r4, #8
  402af2:	4620      	mov	r0, r4
  402af4:	b003      	add	sp, #12
  402af6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402afa:	4423      	add	r3, r4
  402afc:	4630      	mov	r0, r6
  402afe:	685a      	ldr	r2, [r3, #4]
  402b00:	f042 0201 	orr.w	r2, r2, #1
  402b04:	605a      	str	r2, [r3, #4]
  402b06:	f000 f9c7 	bl	402e98 <__malloc_unlock>
  402b0a:	3408      	adds	r4, #8
  402b0c:	4620      	mov	r0, r4
  402b0e:	b003      	add	sp, #12
  402b10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b14:	68bc      	ldr	r4, [r7, #8]
  402b16:	6863      	ldr	r3, [r4, #4]
  402b18:	f023 0803 	bic.w	r8, r3, #3
  402b1c:	45a8      	cmp	r8, r5
  402b1e:	d304      	bcc.n	402b2a <_malloc_r+0x206>
  402b20:	ebc5 0308 	rsb	r3, r5, r8
  402b24:	2b0f      	cmp	r3, #15
  402b26:	f300 808c 	bgt.w	402c42 <_malloc_r+0x31e>
  402b2a:	4b55      	ldr	r3, [pc, #340]	; (402c80 <_malloc_r+0x35c>)
  402b2c:	f8df 9160 	ldr.w	r9, [pc, #352]	; 402c90 <_malloc_r+0x36c>
  402b30:	681a      	ldr	r2, [r3, #0]
  402b32:	f8d9 3000 	ldr.w	r3, [r9]
  402b36:	3301      	adds	r3, #1
  402b38:	442a      	add	r2, r5
  402b3a:	eb04 0a08 	add.w	sl, r4, r8
  402b3e:	f000 8160 	beq.w	402e02 <_malloc_r+0x4de>
  402b42:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  402b46:	320f      	adds	r2, #15
  402b48:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  402b4c:	f022 020f 	bic.w	r2, r2, #15
  402b50:	4611      	mov	r1, r2
  402b52:	4630      	mov	r0, r6
  402b54:	9201      	str	r2, [sp, #4]
  402b56:	f000 f9a1 	bl	402e9c <_sbrk_r>
  402b5a:	f1b0 3fff 	cmp.w	r0, #4294967295
  402b5e:	4683      	mov	fp, r0
  402b60:	9a01      	ldr	r2, [sp, #4]
  402b62:	f000 8158 	beq.w	402e16 <_malloc_r+0x4f2>
  402b66:	4582      	cmp	sl, r0
  402b68:	f200 80fc 	bhi.w	402d64 <_malloc_r+0x440>
  402b6c:	4b45      	ldr	r3, [pc, #276]	; (402c84 <_malloc_r+0x360>)
  402b6e:	6819      	ldr	r1, [r3, #0]
  402b70:	45da      	cmp	sl, fp
  402b72:	4411      	add	r1, r2
  402b74:	6019      	str	r1, [r3, #0]
  402b76:	f000 8153 	beq.w	402e20 <_malloc_r+0x4fc>
  402b7a:	f8d9 0000 	ldr.w	r0, [r9]
  402b7e:	f8df e110 	ldr.w	lr, [pc, #272]	; 402c90 <_malloc_r+0x36c>
  402b82:	3001      	adds	r0, #1
  402b84:	bf1b      	ittet	ne
  402b86:	ebca 0a0b 	rsbne	sl, sl, fp
  402b8a:	4451      	addne	r1, sl
  402b8c:	f8ce b000 	streq.w	fp, [lr]
  402b90:	6019      	strne	r1, [r3, #0]
  402b92:	f01b 0107 	ands.w	r1, fp, #7
  402b96:	f000 8117 	beq.w	402dc8 <_malloc_r+0x4a4>
  402b9a:	f1c1 0008 	rsb	r0, r1, #8
  402b9e:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  402ba2:	4483      	add	fp, r0
  402ba4:	3108      	adds	r1, #8
  402ba6:	445a      	add	r2, fp
  402ba8:	f3c2 020b 	ubfx	r2, r2, #0, #12
  402bac:	ebc2 0901 	rsb	r9, r2, r1
  402bb0:	4649      	mov	r1, r9
  402bb2:	4630      	mov	r0, r6
  402bb4:	9301      	str	r3, [sp, #4]
  402bb6:	f000 f971 	bl	402e9c <_sbrk_r>
  402bba:	1c43      	adds	r3, r0, #1
  402bbc:	9b01      	ldr	r3, [sp, #4]
  402bbe:	f000 813f 	beq.w	402e40 <_malloc_r+0x51c>
  402bc2:	ebcb 0200 	rsb	r2, fp, r0
  402bc6:	444a      	add	r2, r9
  402bc8:	f042 0201 	orr.w	r2, r2, #1
  402bcc:	6819      	ldr	r1, [r3, #0]
  402bce:	f8c7 b008 	str.w	fp, [r7, #8]
  402bd2:	4449      	add	r1, r9
  402bd4:	42bc      	cmp	r4, r7
  402bd6:	f8cb 2004 	str.w	r2, [fp, #4]
  402bda:	6019      	str	r1, [r3, #0]
  402bdc:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 402c84 <_malloc_r+0x360>
  402be0:	d016      	beq.n	402c10 <_malloc_r+0x2ec>
  402be2:	f1b8 0f0f 	cmp.w	r8, #15
  402be6:	f240 80fd 	bls.w	402de4 <_malloc_r+0x4c0>
  402bea:	6862      	ldr	r2, [r4, #4]
  402bec:	f1a8 030c 	sub.w	r3, r8, #12
  402bf0:	f023 0307 	bic.w	r3, r3, #7
  402bf4:	18e0      	adds	r0, r4, r3
  402bf6:	f002 0201 	and.w	r2, r2, #1
  402bfa:	f04f 0e05 	mov.w	lr, #5
  402bfe:	431a      	orrs	r2, r3
  402c00:	2b0f      	cmp	r3, #15
  402c02:	6062      	str	r2, [r4, #4]
  402c04:	f8c0 e004 	str.w	lr, [r0, #4]
  402c08:	f8c0 e008 	str.w	lr, [r0, #8]
  402c0c:	f200 811c 	bhi.w	402e48 <_malloc_r+0x524>
  402c10:	4b1d      	ldr	r3, [pc, #116]	; (402c88 <_malloc_r+0x364>)
  402c12:	68bc      	ldr	r4, [r7, #8]
  402c14:	681a      	ldr	r2, [r3, #0]
  402c16:	4291      	cmp	r1, r2
  402c18:	bf88      	it	hi
  402c1a:	6019      	strhi	r1, [r3, #0]
  402c1c:	4b1b      	ldr	r3, [pc, #108]	; (402c8c <_malloc_r+0x368>)
  402c1e:	681a      	ldr	r2, [r3, #0]
  402c20:	4291      	cmp	r1, r2
  402c22:	6862      	ldr	r2, [r4, #4]
  402c24:	bf88      	it	hi
  402c26:	6019      	strhi	r1, [r3, #0]
  402c28:	f022 0203 	bic.w	r2, r2, #3
  402c2c:	4295      	cmp	r5, r2
  402c2e:	eba2 0305 	sub.w	r3, r2, r5
  402c32:	d801      	bhi.n	402c38 <_malloc_r+0x314>
  402c34:	2b0f      	cmp	r3, #15
  402c36:	dc04      	bgt.n	402c42 <_malloc_r+0x31e>
  402c38:	4630      	mov	r0, r6
  402c3a:	f000 f92d 	bl	402e98 <__malloc_unlock>
  402c3e:	2400      	movs	r4, #0
  402c40:	e738      	b.n	402ab4 <_malloc_r+0x190>
  402c42:	1962      	adds	r2, r4, r5
  402c44:	f043 0301 	orr.w	r3, r3, #1
  402c48:	f045 0501 	orr.w	r5, r5, #1
  402c4c:	6065      	str	r5, [r4, #4]
  402c4e:	4630      	mov	r0, r6
  402c50:	60ba      	str	r2, [r7, #8]
  402c52:	6053      	str	r3, [r2, #4]
  402c54:	f000 f920 	bl	402e98 <__malloc_unlock>
  402c58:	3408      	adds	r4, #8
  402c5a:	4620      	mov	r0, r4
  402c5c:	b003      	add	sp, #12
  402c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c62:	2b14      	cmp	r3, #20
  402c64:	d971      	bls.n	402d4a <_malloc_r+0x426>
  402c66:	2b54      	cmp	r3, #84	; 0x54
  402c68:	f200 80a4 	bhi.w	402db4 <_malloc_r+0x490>
  402c6c:	0b28      	lsrs	r0, r5, #12
  402c6e:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  402c72:	ea4f 034e 	mov.w	r3, lr, lsl #1
  402c76:	306e      	adds	r0, #110	; 0x6e
  402c78:	e676      	b.n	402968 <_malloc_r+0x44>
  402c7a:	bf00      	nop
  402c7c:	20400434 	.word	0x20400434
  402c80:	204008e0 	.word	0x204008e0
  402c84:	204008e4 	.word	0x204008e4
  402c88:	204008dc 	.word	0x204008dc
  402c8c:	204008d8 	.word	0x204008d8
  402c90:	20400840 	.word	0x20400840
  402c94:	0a5a      	lsrs	r2, r3, #9
  402c96:	2a04      	cmp	r2, #4
  402c98:	d95e      	bls.n	402d58 <_malloc_r+0x434>
  402c9a:	2a14      	cmp	r2, #20
  402c9c:	f200 80b3 	bhi.w	402e06 <_malloc_r+0x4e2>
  402ca0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  402ca4:	0049      	lsls	r1, r1, #1
  402ca6:	325b      	adds	r2, #91	; 0x5b
  402ca8:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  402cac:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  402cb0:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 402e90 <_malloc_r+0x56c>
  402cb4:	f1ac 0c08 	sub.w	ip, ip, #8
  402cb8:	458c      	cmp	ip, r1
  402cba:	f000 8088 	beq.w	402dce <_malloc_r+0x4aa>
  402cbe:	684a      	ldr	r2, [r1, #4]
  402cc0:	f022 0203 	bic.w	r2, r2, #3
  402cc4:	4293      	cmp	r3, r2
  402cc6:	d202      	bcs.n	402cce <_malloc_r+0x3aa>
  402cc8:	6889      	ldr	r1, [r1, #8]
  402cca:	458c      	cmp	ip, r1
  402ccc:	d1f7      	bne.n	402cbe <_malloc_r+0x39a>
  402cce:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  402cd2:	687a      	ldr	r2, [r7, #4]
  402cd4:	f8c4 c00c 	str.w	ip, [r4, #12]
  402cd8:	60a1      	str	r1, [r4, #8]
  402cda:	f8cc 4008 	str.w	r4, [ip, #8]
  402cde:	60cc      	str	r4, [r1, #12]
  402ce0:	e688      	b.n	4029f4 <_malloc_r+0xd0>
  402ce2:	1963      	adds	r3, r4, r5
  402ce4:	f042 0701 	orr.w	r7, r2, #1
  402ce8:	f045 0501 	orr.w	r5, r5, #1
  402cec:	6065      	str	r5, [r4, #4]
  402cee:	4630      	mov	r0, r6
  402cf0:	614b      	str	r3, [r1, #20]
  402cf2:	610b      	str	r3, [r1, #16]
  402cf4:	f8c3 e00c 	str.w	lr, [r3, #12]
  402cf8:	f8c3 e008 	str.w	lr, [r3, #8]
  402cfc:	605f      	str	r7, [r3, #4]
  402cfe:	509a      	str	r2, [r3, r2]
  402d00:	3408      	adds	r4, #8
  402d02:	f000 f8c9 	bl	402e98 <__malloc_unlock>
  402d06:	e6d5      	b.n	402ab4 <_malloc_r+0x190>
  402d08:	684a      	ldr	r2, [r1, #4]
  402d0a:	e673      	b.n	4029f4 <_malloc_r+0xd0>
  402d0c:	f108 0801 	add.w	r8, r8, #1
  402d10:	f018 0f03 	tst.w	r8, #3
  402d14:	f10c 0c08 	add.w	ip, ip, #8
  402d18:	f47f ae7f 	bne.w	402a1a <_malloc_r+0xf6>
  402d1c:	e030      	b.n	402d80 <_malloc_r+0x45c>
  402d1e:	68dc      	ldr	r4, [r3, #12]
  402d20:	42a3      	cmp	r3, r4
  402d22:	bf08      	it	eq
  402d24:	3002      	addeq	r0, #2
  402d26:	f43f ae35 	beq.w	402994 <_malloc_r+0x70>
  402d2a:	e6b3      	b.n	402a94 <_malloc_r+0x170>
  402d2c:	440b      	add	r3, r1
  402d2e:	460c      	mov	r4, r1
  402d30:	685a      	ldr	r2, [r3, #4]
  402d32:	68c9      	ldr	r1, [r1, #12]
  402d34:	f854 5f08 	ldr.w	r5, [r4, #8]!
  402d38:	f042 0201 	orr.w	r2, r2, #1
  402d3c:	605a      	str	r2, [r3, #4]
  402d3e:	4630      	mov	r0, r6
  402d40:	60e9      	str	r1, [r5, #12]
  402d42:	608d      	str	r5, [r1, #8]
  402d44:	f000 f8a8 	bl	402e98 <__malloc_unlock>
  402d48:	e6b4      	b.n	402ab4 <_malloc_r+0x190>
  402d4a:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  402d4e:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  402d52:	ea4f 034e 	mov.w	r3, lr, lsl #1
  402d56:	e607      	b.n	402968 <_malloc_r+0x44>
  402d58:	099a      	lsrs	r2, r3, #6
  402d5a:	f102 0139 	add.w	r1, r2, #57	; 0x39
  402d5e:	0049      	lsls	r1, r1, #1
  402d60:	3238      	adds	r2, #56	; 0x38
  402d62:	e7a1      	b.n	402ca8 <_malloc_r+0x384>
  402d64:	42bc      	cmp	r4, r7
  402d66:	4b4a      	ldr	r3, [pc, #296]	; (402e90 <_malloc_r+0x56c>)
  402d68:	f43f af00 	beq.w	402b6c <_malloc_r+0x248>
  402d6c:	689c      	ldr	r4, [r3, #8]
  402d6e:	6862      	ldr	r2, [r4, #4]
  402d70:	f022 0203 	bic.w	r2, r2, #3
  402d74:	e75a      	b.n	402c2c <_malloc_r+0x308>
  402d76:	f859 3908 	ldr.w	r3, [r9], #-8
  402d7a:	4599      	cmp	r9, r3
  402d7c:	f040 8082 	bne.w	402e84 <_malloc_r+0x560>
  402d80:	f010 0f03 	tst.w	r0, #3
  402d84:	f100 30ff 	add.w	r0, r0, #4294967295
  402d88:	d1f5      	bne.n	402d76 <_malloc_r+0x452>
  402d8a:	687b      	ldr	r3, [r7, #4]
  402d8c:	ea23 0304 	bic.w	r3, r3, r4
  402d90:	607b      	str	r3, [r7, #4]
  402d92:	0064      	lsls	r4, r4, #1
  402d94:	429c      	cmp	r4, r3
  402d96:	f63f aebd 	bhi.w	402b14 <_malloc_r+0x1f0>
  402d9a:	2c00      	cmp	r4, #0
  402d9c:	f43f aeba 	beq.w	402b14 <_malloc_r+0x1f0>
  402da0:	421c      	tst	r4, r3
  402da2:	4640      	mov	r0, r8
  402da4:	f47f ae35 	bne.w	402a12 <_malloc_r+0xee>
  402da8:	0064      	lsls	r4, r4, #1
  402daa:	421c      	tst	r4, r3
  402dac:	f100 0004 	add.w	r0, r0, #4
  402db0:	d0fa      	beq.n	402da8 <_malloc_r+0x484>
  402db2:	e62e      	b.n	402a12 <_malloc_r+0xee>
  402db4:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  402db8:	d818      	bhi.n	402dec <_malloc_r+0x4c8>
  402dba:	0be8      	lsrs	r0, r5, #15
  402dbc:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  402dc0:	ea4f 034e 	mov.w	r3, lr, lsl #1
  402dc4:	3077      	adds	r0, #119	; 0x77
  402dc6:	e5cf      	b.n	402968 <_malloc_r+0x44>
  402dc8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402dcc:	e6eb      	b.n	402ba6 <_malloc_r+0x282>
  402dce:	2101      	movs	r1, #1
  402dd0:	f8d8 3004 	ldr.w	r3, [r8, #4]
  402dd4:	1092      	asrs	r2, r2, #2
  402dd6:	fa01 f202 	lsl.w	r2, r1, r2
  402dda:	431a      	orrs	r2, r3
  402ddc:	f8c8 2004 	str.w	r2, [r8, #4]
  402de0:	4661      	mov	r1, ip
  402de2:	e777      	b.n	402cd4 <_malloc_r+0x3b0>
  402de4:	2301      	movs	r3, #1
  402de6:	f8cb 3004 	str.w	r3, [fp, #4]
  402dea:	e725      	b.n	402c38 <_malloc_r+0x314>
  402dec:	f240 5254 	movw	r2, #1364	; 0x554
  402df0:	4293      	cmp	r3, r2
  402df2:	d820      	bhi.n	402e36 <_malloc_r+0x512>
  402df4:	0ca8      	lsrs	r0, r5, #18
  402df6:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  402dfa:	ea4f 034e 	mov.w	r3, lr, lsl #1
  402dfe:	307c      	adds	r0, #124	; 0x7c
  402e00:	e5b2      	b.n	402968 <_malloc_r+0x44>
  402e02:	3210      	adds	r2, #16
  402e04:	e6a4      	b.n	402b50 <_malloc_r+0x22c>
  402e06:	2a54      	cmp	r2, #84	; 0x54
  402e08:	d826      	bhi.n	402e58 <_malloc_r+0x534>
  402e0a:	0b1a      	lsrs	r2, r3, #12
  402e0c:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  402e10:	0049      	lsls	r1, r1, #1
  402e12:	326e      	adds	r2, #110	; 0x6e
  402e14:	e748      	b.n	402ca8 <_malloc_r+0x384>
  402e16:	68bc      	ldr	r4, [r7, #8]
  402e18:	6862      	ldr	r2, [r4, #4]
  402e1a:	f022 0203 	bic.w	r2, r2, #3
  402e1e:	e705      	b.n	402c2c <_malloc_r+0x308>
  402e20:	f3ca 000b 	ubfx	r0, sl, #0, #12
  402e24:	2800      	cmp	r0, #0
  402e26:	f47f aea8 	bne.w	402b7a <_malloc_r+0x256>
  402e2a:	4442      	add	r2, r8
  402e2c:	68bb      	ldr	r3, [r7, #8]
  402e2e:	f042 0201 	orr.w	r2, r2, #1
  402e32:	605a      	str	r2, [r3, #4]
  402e34:	e6ec      	b.n	402c10 <_malloc_r+0x2ec>
  402e36:	23fe      	movs	r3, #254	; 0xfe
  402e38:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  402e3c:	207e      	movs	r0, #126	; 0x7e
  402e3e:	e593      	b.n	402968 <_malloc_r+0x44>
  402e40:	2201      	movs	r2, #1
  402e42:	f04f 0900 	mov.w	r9, #0
  402e46:	e6c1      	b.n	402bcc <_malloc_r+0x2a8>
  402e48:	f104 0108 	add.w	r1, r4, #8
  402e4c:	4630      	mov	r0, r6
  402e4e:	f7ff fc1f 	bl	402690 <_free_r>
  402e52:	f8d9 1000 	ldr.w	r1, [r9]
  402e56:	e6db      	b.n	402c10 <_malloc_r+0x2ec>
  402e58:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402e5c:	d805      	bhi.n	402e6a <_malloc_r+0x546>
  402e5e:	0bda      	lsrs	r2, r3, #15
  402e60:	f102 0178 	add.w	r1, r2, #120	; 0x78
  402e64:	0049      	lsls	r1, r1, #1
  402e66:	3277      	adds	r2, #119	; 0x77
  402e68:	e71e      	b.n	402ca8 <_malloc_r+0x384>
  402e6a:	f240 5154 	movw	r1, #1364	; 0x554
  402e6e:	428a      	cmp	r2, r1
  402e70:	d805      	bhi.n	402e7e <_malloc_r+0x55a>
  402e72:	0c9a      	lsrs	r2, r3, #18
  402e74:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  402e78:	0049      	lsls	r1, r1, #1
  402e7a:	327c      	adds	r2, #124	; 0x7c
  402e7c:	e714      	b.n	402ca8 <_malloc_r+0x384>
  402e7e:	21fe      	movs	r1, #254	; 0xfe
  402e80:	227e      	movs	r2, #126	; 0x7e
  402e82:	e711      	b.n	402ca8 <_malloc_r+0x384>
  402e84:	687b      	ldr	r3, [r7, #4]
  402e86:	e784      	b.n	402d92 <_malloc_r+0x46e>
  402e88:	08e8      	lsrs	r0, r5, #3
  402e8a:	1c43      	adds	r3, r0, #1
  402e8c:	005b      	lsls	r3, r3, #1
  402e8e:	e5f8      	b.n	402a82 <_malloc_r+0x15e>
  402e90:	20400434 	.word	0x20400434

00402e94 <__malloc_lock>:
  402e94:	4770      	bx	lr
  402e96:	bf00      	nop

00402e98 <__malloc_unlock>:
  402e98:	4770      	bx	lr
  402e9a:	bf00      	nop

00402e9c <_sbrk_r>:
  402e9c:	b538      	push	{r3, r4, r5, lr}
  402e9e:	4c07      	ldr	r4, [pc, #28]	; (402ebc <_sbrk_r+0x20>)
  402ea0:	2300      	movs	r3, #0
  402ea2:	4605      	mov	r5, r0
  402ea4:	4608      	mov	r0, r1
  402ea6:	6023      	str	r3, [r4, #0]
  402ea8:	f7fe fc78 	bl	40179c <_sbrk>
  402eac:	1c43      	adds	r3, r0, #1
  402eae:	d000      	beq.n	402eb2 <_sbrk_r+0x16>
  402eb0:	bd38      	pop	{r3, r4, r5, pc}
  402eb2:	6823      	ldr	r3, [r4, #0]
  402eb4:	2b00      	cmp	r3, #0
  402eb6:	d0fb      	beq.n	402eb0 <_sbrk_r+0x14>
  402eb8:	602b      	str	r3, [r5, #0]
  402eba:	bd38      	pop	{r3, r4, r5, pc}
  402ebc:	20400918 	.word	0x20400918

00402ec0 <__sread>:
  402ec0:	b510      	push	{r4, lr}
  402ec2:	460c      	mov	r4, r1
  402ec4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402ec8:	f000 f924 	bl	403114 <_read_r>
  402ecc:	2800      	cmp	r0, #0
  402ece:	db03      	blt.n	402ed8 <__sread+0x18>
  402ed0:	6d23      	ldr	r3, [r4, #80]	; 0x50
  402ed2:	4403      	add	r3, r0
  402ed4:	6523      	str	r3, [r4, #80]	; 0x50
  402ed6:	bd10      	pop	{r4, pc}
  402ed8:	89a3      	ldrh	r3, [r4, #12]
  402eda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  402ede:	81a3      	strh	r3, [r4, #12]
  402ee0:	bd10      	pop	{r4, pc}
  402ee2:	bf00      	nop

00402ee4 <__swrite>:
  402ee4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402ee8:	4616      	mov	r6, r2
  402eea:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  402eee:	461f      	mov	r7, r3
  402ef0:	05d3      	lsls	r3, r2, #23
  402ef2:	460c      	mov	r4, r1
  402ef4:	4605      	mov	r5, r0
  402ef6:	d507      	bpl.n	402f08 <__swrite+0x24>
  402ef8:	2200      	movs	r2, #0
  402efa:	2302      	movs	r3, #2
  402efc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402f00:	f000 f8f2 	bl	4030e8 <_lseek_r>
  402f04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402f08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402f0c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  402f10:	81a2      	strh	r2, [r4, #12]
  402f12:	463b      	mov	r3, r7
  402f14:	4632      	mov	r2, r6
  402f16:	4628      	mov	r0, r5
  402f18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402f1c:	f000 b814 	b.w	402f48 <_write_r>

00402f20 <__sseek>:
  402f20:	b510      	push	{r4, lr}
  402f22:	460c      	mov	r4, r1
  402f24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402f28:	f000 f8de 	bl	4030e8 <_lseek_r>
  402f2c:	89a3      	ldrh	r3, [r4, #12]
  402f2e:	1c42      	adds	r2, r0, #1
  402f30:	bf0e      	itee	eq
  402f32:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  402f36:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  402f3a:	6520      	strne	r0, [r4, #80]	; 0x50
  402f3c:	81a3      	strh	r3, [r4, #12]
  402f3e:	bd10      	pop	{r4, pc}

00402f40 <__sclose>:
  402f40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402f44:	f000 b868 	b.w	403018 <_close_r>

00402f48 <_write_r>:
  402f48:	b570      	push	{r4, r5, r6, lr}
  402f4a:	460d      	mov	r5, r1
  402f4c:	4c08      	ldr	r4, [pc, #32]	; (402f70 <_write_r+0x28>)
  402f4e:	4611      	mov	r1, r2
  402f50:	4606      	mov	r6, r0
  402f52:	461a      	mov	r2, r3
  402f54:	4628      	mov	r0, r5
  402f56:	2300      	movs	r3, #0
  402f58:	6023      	str	r3, [r4, #0]
  402f5a:	f7fd fb07 	bl	40056c <_write>
  402f5e:	1c43      	adds	r3, r0, #1
  402f60:	d000      	beq.n	402f64 <_write_r+0x1c>
  402f62:	bd70      	pop	{r4, r5, r6, pc}
  402f64:	6823      	ldr	r3, [r4, #0]
  402f66:	2b00      	cmp	r3, #0
  402f68:	d0fb      	beq.n	402f62 <_write_r+0x1a>
  402f6a:	6033      	str	r3, [r6, #0]
  402f6c:	bd70      	pop	{r4, r5, r6, pc}
  402f6e:	bf00      	nop
  402f70:	20400918 	.word	0x20400918

00402f74 <__register_exitproc>:
  402f74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402f78:	4c25      	ldr	r4, [pc, #148]	; (403010 <__register_exitproc+0x9c>)
  402f7a:	6825      	ldr	r5, [r4, #0]
  402f7c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  402f80:	4606      	mov	r6, r0
  402f82:	4688      	mov	r8, r1
  402f84:	4692      	mov	sl, r2
  402f86:	4699      	mov	r9, r3
  402f88:	b3c4      	cbz	r4, 402ffc <__register_exitproc+0x88>
  402f8a:	6860      	ldr	r0, [r4, #4]
  402f8c:	281f      	cmp	r0, #31
  402f8e:	dc17      	bgt.n	402fc0 <__register_exitproc+0x4c>
  402f90:	1c43      	adds	r3, r0, #1
  402f92:	b176      	cbz	r6, 402fb2 <__register_exitproc+0x3e>
  402f94:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  402f98:	2201      	movs	r2, #1
  402f9a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  402f9e:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  402fa2:	4082      	lsls	r2, r0
  402fa4:	4311      	orrs	r1, r2
  402fa6:	2e02      	cmp	r6, #2
  402fa8:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  402fac:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  402fb0:	d01e      	beq.n	402ff0 <__register_exitproc+0x7c>
  402fb2:	3002      	adds	r0, #2
  402fb4:	6063      	str	r3, [r4, #4]
  402fb6:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  402fba:	2000      	movs	r0, #0
  402fbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402fc0:	4b14      	ldr	r3, [pc, #80]	; (403014 <__register_exitproc+0xa0>)
  402fc2:	b303      	cbz	r3, 403006 <__register_exitproc+0x92>
  402fc4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  402fc8:	f7ff fca4 	bl	402914 <malloc>
  402fcc:	4604      	mov	r4, r0
  402fce:	b1d0      	cbz	r0, 403006 <__register_exitproc+0x92>
  402fd0:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  402fd4:	2700      	movs	r7, #0
  402fd6:	e880 0088 	stmia.w	r0, {r3, r7}
  402fda:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  402fde:	4638      	mov	r0, r7
  402fe0:	2301      	movs	r3, #1
  402fe2:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  402fe6:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  402fea:	2e00      	cmp	r6, #0
  402fec:	d0e1      	beq.n	402fb2 <__register_exitproc+0x3e>
  402fee:	e7d1      	b.n	402f94 <__register_exitproc+0x20>
  402ff0:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  402ff4:	430a      	orrs	r2, r1
  402ff6:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  402ffa:	e7da      	b.n	402fb2 <__register_exitproc+0x3e>
  402ffc:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  403000:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403004:	e7c1      	b.n	402f8a <__register_exitproc+0x16>
  403006:	f04f 30ff 	mov.w	r0, #4294967295
  40300a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40300e:	bf00      	nop
  403010:	00403144 	.word	0x00403144
  403014:	00402915 	.word	0x00402915

00403018 <_close_r>:
  403018:	b538      	push	{r3, r4, r5, lr}
  40301a:	4c07      	ldr	r4, [pc, #28]	; (403038 <_close_r+0x20>)
  40301c:	2300      	movs	r3, #0
  40301e:	4605      	mov	r5, r0
  403020:	4608      	mov	r0, r1
  403022:	6023      	str	r3, [r4, #0]
  403024:	f7fe fbe6 	bl	4017f4 <_close>
  403028:	1c43      	adds	r3, r0, #1
  40302a:	d000      	beq.n	40302e <_close_r+0x16>
  40302c:	bd38      	pop	{r3, r4, r5, pc}
  40302e:	6823      	ldr	r3, [r4, #0]
  403030:	2b00      	cmp	r3, #0
  403032:	d0fb      	beq.n	40302c <_close_r+0x14>
  403034:	602b      	str	r3, [r5, #0]
  403036:	bd38      	pop	{r3, r4, r5, pc}
  403038:	20400918 	.word	0x20400918

0040303c <_fclose_r>:
  40303c:	2900      	cmp	r1, #0
  40303e:	d03d      	beq.n	4030bc <_fclose_r+0x80>
  403040:	b570      	push	{r4, r5, r6, lr}
  403042:	4605      	mov	r5, r0
  403044:	460c      	mov	r4, r1
  403046:	b108      	cbz	r0, 40304c <_fclose_r+0x10>
  403048:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40304a:	b37b      	cbz	r3, 4030ac <_fclose_r+0x70>
  40304c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403050:	b90b      	cbnz	r3, 403056 <_fclose_r+0x1a>
  403052:	2000      	movs	r0, #0
  403054:	bd70      	pop	{r4, r5, r6, pc}
  403056:	4621      	mov	r1, r4
  403058:	4628      	mov	r0, r5
  40305a:	f7ff f975 	bl	402348 <__sflush_r>
  40305e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403060:	4606      	mov	r6, r0
  403062:	b133      	cbz	r3, 403072 <_fclose_r+0x36>
  403064:	69e1      	ldr	r1, [r4, #28]
  403066:	4628      	mov	r0, r5
  403068:	4798      	blx	r3
  40306a:	2800      	cmp	r0, #0
  40306c:	bfb8      	it	lt
  40306e:	f04f 36ff 	movlt.w	r6, #4294967295
  403072:	89a3      	ldrh	r3, [r4, #12]
  403074:	061b      	lsls	r3, r3, #24
  403076:	d41c      	bmi.n	4030b2 <_fclose_r+0x76>
  403078:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40307a:	b141      	cbz	r1, 40308e <_fclose_r+0x52>
  40307c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403080:	4299      	cmp	r1, r3
  403082:	d002      	beq.n	40308a <_fclose_r+0x4e>
  403084:	4628      	mov	r0, r5
  403086:	f7ff fb03 	bl	402690 <_free_r>
  40308a:	2300      	movs	r3, #0
  40308c:	6323      	str	r3, [r4, #48]	; 0x30
  40308e:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403090:	b121      	cbz	r1, 40309c <_fclose_r+0x60>
  403092:	4628      	mov	r0, r5
  403094:	f7ff fafc 	bl	402690 <_free_r>
  403098:	2300      	movs	r3, #0
  40309a:	6463      	str	r3, [r4, #68]	; 0x44
  40309c:	f7ff fa92 	bl	4025c4 <__sfp_lock_acquire>
  4030a0:	2300      	movs	r3, #0
  4030a2:	81a3      	strh	r3, [r4, #12]
  4030a4:	f7ff fa90 	bl	4025c8 <__sfp_lock_release>
  4030a8:	4630      	mov	r0, r6
  4030aa:	bd70      	pop	{r4, r5, r6, pc}
  4030ac:	f7ff fa84 	bl	4025b8 <__sinit>
  4030b0:	e7cc      	b.n	40304c <_fclose_r+0x10>
  4030b2:	6921      	ldr	r1, [r4, #16]
  4030b4:	4628      	mov	r0, r5
  4030b6:	f7ff faeb 	bl	402690 <_free_r>
  4030ba:	e7dd      	b.n	403078 <_fclose_r+0x3c>
  4030bc:	2000      	movs	r0, #0
  4030be:	4770      	bx	lr

004030c0 <_fstat_r>:
  4030c0:	b538      	push	{r3, r4, r5, lr}
  4030c2:	460b      	mov	r3, r1
  4030c4:	4c07      	ldr	r4, [pc, #28]	; (4030e4 <_fstat_r+0x24>)
  4030c6:	4605      	mov	r5, r0
  4030c8:	4611      	mov	r1, r2
  4030ca:	4618      	mov	r0, r3
  4030cc:	2300      	movs	r3, #0
  4030ce:	6023      	str	r3, [r4, #0]
  4030d0:	f7fe fb9c 	bl	40180c <_fstat>
  4030d4:	1c43      	adds	r3, r0, #1
  4030d6:	d000      	beq.n	4030da <_fstat_r+0x1a>
  4030d8:	bd38      	pop	{r3, r4, r5, pc}
  4030da:	6823      	ldr	r3, [r4, #0]
  4030dc:	2b00      	cmp	r3, #0
  4030de:	d0fb      	beq.n	4030d8 <_fstat_r+0x18>
  4030e0:	602b      	str	r3, [r5, #0]
  4030e2:	bd38      	pop	{r3, r4, r5, pc}
  4030e4:	20400918 	.word	0x20400918

004030e8 <_lseek_r>:
  4030e8:	b570      	push	{r4, r5, r6, lr}
  4030ea:	460d      	mov	r5, r1
  4030ec:	4c08      	ldr	r4, [pc, #32]	; (403110 <_lseek_r+0x28>)
  4030ee:	4611      	mov	r1, r2
  4030f0:	4606      	mov	r6, r0
  4030f2:	461a      	mov	r2, r3
  4030f4:	4628      	mov	r0, r5
  4030f6:	2300      	movs	r3, #0
  4030f8:	6023      	str	r3, [r4, #0]
  4030fa:	f7fe fb97 	bl	40182c <_lseek>
  4030fe:	1c43      	adds	r3, r0, #1
  403100:	d000      	beq.n	403104 <_lseek_r+0x1c>
  403102:	bd70      	pop	{r4, r5, r6, pc}
  403104:	6823      	ldr	r3, [r4, #0]
  403106:	2b00      	cmp	r3, #0
  403108:	d0fb      	beq.n	403102 <_lseek_r+0x1a>
  40310a:	6033      	str	r3, [r6, #0]
  40310c:	bd70      	pop	{r4, r5, r6, pc}
  40310e:	bf00      	nop
  403110:	20400918 	.word	0x20400918

00403114 <_read_r>:
  403114:	b570      	push	{r4, r5, r6, lr}
  403116:	460d      	mov	r5, r1
  403118:	4c08      	ldr	r4, [pc, #32]	; (40313c <_read_r+0x28>)
  40311a:	4611      	mov	r1, r2
  40311c:	4606      	mov	r6, r0
  40311e:	461a      	mov	r2, r3
  403120:	4628      	mov	r0, r5
  403122:	2300      	movs	r3, #0
  403124:	6023      	str	r3, [r4, #0]
  403126:	f7fd f9f7 	bl	400518 <_read>
  40312a:	1c43      	adds	r3, r0, #1
  40312c:	d000      	beq.n	403130 <_read_r+0x1c>
  40312e:	bd70      	pop	{r4, r5, r6, pc}
  403130:	6823      	ldr	r3, [r4, #0]
  403132:	2b00      	cmp	r3, #0
  403134:	d0fb      	beq.n	40312e <_read_r+0x1a>
  403136:	6033      	str	r3, [r6, #0]
  403138:	bd70      	pop	{r4, r5, r6, pc}
  40313a:	bf00      	nop
  40313c:	20400918 	.word	0x20400918
  403140:	00000043 	.word	0x00000043

00403144 <_global_impure_ptr>:
  403144:	20400008                                ..@ 

00403148 <_init>:
  403148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40314a:	bf00      	nop
  40314c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40314e:	bc08      	pop	{r3}
  403150:	469e      	mov	lr, r3
  403152:	4770      	bx	lr

00403154 <__init_array_start>:
  403154:	00402329 	.word	0x00402329

00403158 <__frame_dummy_init_array_entry>:
  403158:	00400165                                e.@.

0040315c <_fini>:
  40315c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40315e:	bf00      	nop
  403160:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403162:	bc08      	pop	{r3}
  403164:	469e      	mov	lr, r3
  403166:	4770      	bx	lr

00403168 <__fini_array_start>:
  403168:	00400141 	.word	0x00400141
