// Seed: 3579302749
module module_0 (
    input real id_0,
    input logic id_1,
    input id_2
);
  type_5(
      1'b0, 1, (1'b0)
  );
  assign id_3 = id_1;
  assign id_3 = 1 == 1;
endmodule
