// Seed: 3801301349
module module_0 (
    input  tri0 id_0,
    input  tri  id_1,
    output wand id_2,
    output wire id_3
);
  logic [-1 : ""] id_5;
  ;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input  tri1 id_0,
    output wor  id_1
);
  assign id_1 = id_0;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_10 = 32'd11,
    parameter id_7  = 32'd27
) (
    input tri1 id_0,
    input wor id_1,
    output tri0 id_2,
    input wire id_3,
    output tri1 id_4,
    output wand id_5,
    output logic id_6,
    input supply1 _id_7,
    output tri0 id_8,
    output wand id_9,
    input wor _id_10,
    output tri0 id_11,
    output wire id_12,
    output supply0 id_13,
    input tri0 id_14,
    input tri0 id_15,
    input supply0 id_16
);
  wire [id_7 : id_10] id_18;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_11,
      id_4
  );
  id_19 :
  assert property (@(negedge 1'd0) 1 == 1)
  else id_6 = "";
endmodule
