https://vlsiuniverse.blogspot.com/2016/11/setup-time.html
https://vlsiuniverse.blogspot.com/2017/01/negative-setup-time.html
https://vlsiuniverse.blogspot.com/2016/12/hold-time.html
https://vlsiuniverse.blogspot.com/2017/01/negative-hold-time.html
https://vlsiuniverse.blogspot.com/2016/12/setup-time-vs-hold-time.html
https://vlsiuniverse.blogspot.com/2013/06/setup-and-hold-basics-of-timing-analysis.html
https://vlsiuniverse.blogspot.com/2017/01/setup-and-hold-checks.html
https://vlsiuniverse.blogspot.com/2013/07/setup-and-hold-checks-static-timing.html
https://vlsiuniverse.blogspot.com/2013/08/setup-and-hold-checks-part-ii-static.html
https://vlsiuniverse.blogspot.com/2016/09/latch-to-reg-setup-hold-checks.html
https://vlsiuniverse.blogspot.com/2014/05/clock-switching-and-clock-gating-checks.html
https://vlsiuniverse.blogspot.com/2013/07/data-to-data-checks-constraining.html
https://vlsiuniverse.blogspot.com/2014/07/multicycle-paths-sta.html
https://vlsiuniverse.blogspot.com/2015/04/can-hold-be-frequency-dependant.html


https://vlsiuniverse.blogspot.com/2016/10/maximum-frequency-setup-hold-example.html
https://vlsiuniverse.blogspot.com/2016/10/setup-hold-check-example.html
https://vlsiuniverse.blogspot.com/2017/02/fixing-setup-violations.html
https://vlsiuniverse.blogspot.com/2017/02/fixing-hold-violations.html
https://vlsiuniverse.blogspot.com/2016/10/latch-principle.html
https://vlsiuniverse.blogspot.com/2016/08/time-borrowing-in-latches.html
https://vlsiuniverse.blogspot.com/2016/06/latches-in-series.html

https://vlsiuniverse.blogspot.com/2013/02/metastability.html
https://vlsiuniverse.blogspot.com/2013/09/synchronization-schemes.html
http://www.asic-world.com/tidbits/metastablity.html
https://web.stanford.edu/class/ee183/handouts/synchronization_pres.pdf

https://vlsiuniverse.blogspot.com/2014/07/false-paths-sta.html
https://vlsiuniverse.blogspot.com/2013/06/lockup-latches-soul-mate-of-scan-based.html
https://vlsiuniverse.blogspot.com/2016/08/lockup-latches-vs-lockup-flops.html
https://vlsiuniverse.blogspot.com/2016/10/integrated-clock-gating-cell.html
https://vlsiuniverse.blogspot.com/2019/05/can-we-use-discrete-latches-and-andor.html


https://vlsiuniverse.blogspot.com/2014/07/is-it-possible-for-logic-gate-to-have.html
https://vlsiuniverse.blogspot.com/2015/04/can-net-have-negative-propagation-delay.html
https://vlsiuniverse.blogspot.com/2014/12/on-chip-variations-sta.html
https://vlsiuniverse.blogspot.com/2015/04/temperature-inversion-deep-dive-into.html
https://vlsiuniverse.blogspot.com/2013/08/race-condition.html
https://vlsiuniverse.blogspot.com/2014/05/complex-gate-clock-gating-check.html
https://vlsiuniverse.blogspot.com/2014/01/timing-corners-dimensions-in-timing.html
