// Seed: 527692787
module module_0 (
    input tri1 id_0
);
  wire id_2;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input supply0 id_2,
    input wor id_3,
    input uwire id_4,
    output uwire id_5,
    output wand id_6,
    input tri0 id_7,
    output tri id_8,
    input tri id_9
);
  assign id_6 = -1;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output wire id_0,
    output supply0 id_1,
    output wor id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wor id_5,
    output logic id_6
);
  wire id_8, id_9;
  module_0 modCall_1 (id_3);
  always id_6 <= -1 | "";
  nand primCall (id_0, id_4, id_8, id_5, id_9);
endmodule
