<stg><name>dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5></name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8.0:3 %p_read14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1

]]></Node>
<StgValue><ssdm name="p_read14"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="8">
<![CDATA[
.split8.0:14 %zext_ln1171_1 = zext i8 %p_read14

]]></Node>
<StgValue><ssdm name="zext_ln1171_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:20 %mul_ln1171 = mul i15 %zext_ln1171_1, i15 122

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:20 %mul_ln1171 = mul i15 %zext_ln1171_1, i15 122

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="10" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8.0:2 %p_read25 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2

]]></Node>
<StgValue><ssdm name="p_read25"/></StgValue>
</operation>

<operation id="11" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8.0:4 %p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="8">
<![CDATA[
.split8.0:5 %r_V_0 = zext i8 %p_read_6

]]></Node>
<StgValue><ssdm name="r_V_0"/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.split8.0:6 %shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_6, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="15">
<![CDATA[
.split8.0:7 %zext_ln1171 = zext i15 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1171"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:8 %sub_ln1171 = sub i16 %zext_ln1171, i16 %r_V_0

]]></Node>
<StgValue><ssdm name="sub_ln1171"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:9 %sub_ln1171_7 = sub i16 %r_V_0, i16 %zext_ln1171

]]></Node>
<StgValue><ssdm name="sub_ln1171_7"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:10 %trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_7, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:11 %sub_ln1171_1 = sub i16 0, i16 %zext_ln1171

]]></Node>
<StgValue><ssdm name="sub_ln1171_1"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:12 %trunc_ln717_5 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_1, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_5"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="8">
<![CDATA[
.split8.0:13 %r_V_1 = zext i8 %p_read14

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.split8.0:15 %shl_ln1171_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read14, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_1"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="15">
<![CDATA[
.split8.0:16 %zext_ln1171_2 = zext i15 %shl_ln1171_1

]]></Node>
<StgValue><ssdm name="zext_ln1171_2"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:17 %sub_ln1171_2 = sub i16 0, i16 %zext_ln1171_2

]]></Node>
<StgValue><ssdm name="sub_ln1171_2"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:18 %trunc_ln717_6 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_2, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_6"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:19 %sub_ln1171_3 = sub i16 %zext_ln1171_2, i16 %r_V_1

]]></Node>
<StgValue><ssdm name="sub_ln1171_3"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:20 %mul_ln1171 = mul i15 %zext_ln1171_1, i15 122

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="8">
<![CDATA[
.split8.0:21 %r_V_2 = zext i8 %p_read25

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.split8.0:22 %shl_ln1171_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read25, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="15">
<![CDATA[
.split8.0:23 %zext_ln1171_3 = zext i15 %shl_ln1171_2

]]></Node>
<StgValue><ssdm name="zext_ln1171_3"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.split8.0:24 %shl_ln1171_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read25, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_3"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="9">
<![CDATA[
.split8.0:25 %zext_ln1171_4 = zext i9 %shl_ln1171_3

]]></Node>
<StgValue><ssdm name="zext_ln1171_4"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:26 %sub_ln1171_4 = sub i16 %zext_ln1171_4, i16 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="sub_ln1171_4"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:27 %trunc_ln717_7 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_4, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_7"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:28 %sub_ln1171_5 = sub i16 0, i16 %zext_ln1171_3

]]></Node>
<StgValue><ssdm name="sub_ln1171_5"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:29 %trunc_ln717_8 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_5, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_8"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:30 %sub_ln1171_6 = sub i16 %zext_ln1171_3, i16 %r_V_2

]]></Node>
<StgValue><ssdm name="sub_ln1171_6"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:31 %trunc_ln3 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:36 %trunc_ln712_1 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_3, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln712_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:38 %trunc_ln712_2 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln1171, i32 5, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln712_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:42 %trunc_ln4 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_6, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="11">
<![CDATA[
.split8.0:32 %zext_ln712 = zext i11 %trunc_ln3

]]></Node>
<StgValue><ssdm name="zext_ln712"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="11">
<![CDATA[
.split8.0:33 %sext_ln712 = sext i11 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln712"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="11">
<![CDATA[
.split8.0:34 %sext_ln712_1 = sext i11 %trunc_ln717_5

]]></Node>
<StgValue><ssdm name="sext_ln712_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="11">
<![CDATA[
.split8.0:35 %sext_ln712_2 = sext i11 %trunc_ln717_6

]]></Node>
<StgValue><ssdm name="sext_ln712_2"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="11">
<![CDATA[
.split8.0:37 %zext_ln712_1 = zext i11 %trunc_ln712_1

]]></Node>
<StgValue><ssdm name="zext_ln712_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="10">
<![CDATA[
.split8.0:39 %zext_ln712_2 = zext i10 %trunc_ln712_2

]]></Node>
<StgValue><ssdm name="zext_ln712_2"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="11">
<![CDATA[
.split8.0:40 %sext_ln712_3 = sext i11 %trunc_ln717_7

]]></Node>
<StgValue><ssdm name="sext_ln712_3"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="11">
<![CDATA[
.split8.0:41 %sext_ln712_4 = sext i11 %trunc_ln717_8

]]></Node>
<StgValue><ssdm name="sext_ln712_4"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="11">
<![CDATA[
.split8.0:43 %zext_ln740 = zext i11 %trunc_ln4

]]></Node>
<StgValue><ssdm name="zext_ln740"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8.0:44 %add_ln740_3 = add i12 %sext_ln712_2, i12 %sext_ln712_3

]]></Node>
<StgValue><ssdm name="add_ln740_3"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8.0:46 %add_ln740_4 = add i12 %zext_ln712, i12 936

]]></Node>
<StgValue><ssdm name="add_ln740_4"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8.0:50 %add_ln740_5 = add i12 %sext_ln712, i12 %sext_ln712_4

]]></Node>
<StgValue><ssdm name="add_ln740_5"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8.0:52 %add_ln740_6 = add i12 %zext_ln712_1, i12 3720

]]></Node>
<StgValue><ssdm name="add_ln740_6"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8.0:57 %add_ln740_7 = add i12 %sext_ln712_1, i12 3072

]]></Node>
<StgValue><ssdm name="add_ln740_7"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8.0:59 %add_ln740_8 = add i12 %zext_ln712_2, i12 %zext_ln740

]]></Node>
<StgValue><ssdm name="add_ln740_8"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split8.0:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 100, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split8.0:1 %specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_2, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln31"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="12">
<![CDATA[
.split8.0:45 %sext_ln740 = sext i12 %add_ln740_3

]]></Node>
<StgValue><ssdm name="sext_ln740"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="14" op_0_bw="12">
<![CDATA[
.split8.0:47 %zext_ln740_1 = zext i12 %add_ln740_4

]]></Node>
<StgValue><ssdm name="zext_ln740_1"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:48 %add_ln740 = add i14 %zext_ln740_1, i14 %sext_ln740

]]></Node>
<StgValue><ssdm name="add_ln740"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.split8.0:49 %shl_ln1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="12">
<![CDATA[
.split8.0:51 %sext_ln740_1 = sext i12 %add_ln740_5

]]></Node>
<StgValue><ssdm name="sext_ln740_1"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="12">
<![CDATA[
.split8.0:53 %sext_ln740_2 = sext i12 %add_ln740_6

]]></Node>
<StgValue><ssdm name="sext_ln740_2"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:54 %add_ln740_1 = add i13 %sext_ln740_2, i13 %sext_ln740_1

]]></Node>
<StgValue><ssdm name="add_ln740_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
.split8.0:55 %tmp_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln740_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="15">
<![CDATA[
.split8.0:56 %sext_ln740_3 = sext i15 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln740_3"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="12">
<![CDATA[
.split8.0:58 %sext_ln740_4 = sext i12 %add_ln740_7

]]></Node>
<StgValue><ssdm name="sext_ln740_4"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="12">
<![CDATA[
.split8.0:60 %zext_ln740_2 = zext i12 %add_ln740_8

]]></Node>
<StgValue><ssdm name="zext_ln740_2"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:61 %add_ln740_2 = add i13 %zext_ln740_2, i13 %sext_ln740_4

]]></Node>
<StgValue><ssdm name="add_ln740_2"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
.split8.0:62 %tmp_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln740_2, i2 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="15">
<![CDATA[
.split8.0:63 %sext_ln740_5 = sext i15 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln740_5"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
.split8.0:64 %mrv = insertvalue i48 <undef>, i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
.split8.0:65 %mrv_1 = insertvalue i48 %mrv, i16 %sext_ln740_3

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
.split8.0:66 %mrv_2 = insertvalue i48 %mrv_1, i16 %sext_ln740_5

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="48">
<![CDATA[
.split8.0:67 %ret_ln68 = ret i48 %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
