

================================================================
== Vitis HLS Report for 'rate_encoding'
================================================================
* Date:           Sat Jan 24 12:35:44 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        snn_rate_encoding
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    19620|    19620|  0.196 ms|  0.196 ms|  19600|  19600|  loop auto-rewind stp(delay=11 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- TIME_LOOP_PIXEL_LOOP  |    19618|    19618|        20|          1|          1|  19600|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.73>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten2 = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%t3 = alloca i32 1"   --->   Operation 24 'alloca' 't3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%or_i74 = alloca i32 1"   --->   Operation 25 'alloca' 'or_i74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i5 = alloca i32 1"   --->   Operation 26 'alloca' 'i5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%add_ln547 = alloca i32 1"   --->   Operation 27 'alloca' 'add_ln547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln42 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [../src/encoding.cpp:42]   --->   Operation 28 'spectopmodule' 'spectopmodule_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 784, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %spikes, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %spikes, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %seed"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %seed, void @empty_3, i32 4294967295, i32 4294967295, void @empty_9, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %seed, void @empty_7, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%seed_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %seed" [../src/encoding.cpp:43]   --->   Operation 39 'read' 'seed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%spikes_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %spikes" [../src/encoding.cpp:43]   --->   Operation 40 'read' 'spikes_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%img_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %img" [../src/encoding.cpp:43]   --->   Operation 41 'read' 'img_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i16 %seed_read" [../src/encoding.cpp:52]   --->   Operation 42 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %img_read, i32 2, i32 63" [../src/encoding.cpp:43]   --->   Operation 43 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast" [../src/encoding.cpp:43]   --->   Operation 44 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast" [../src/encoding.cpp:43]   --->   Operation 45 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 1, i5 %add_ln547"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i5"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln52 = store i32 %zext_ln52, i32 %or_i74" [../src/encoding.cpp:52]   --->   Operation 48 'store' 'store_ln52' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %t3"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten2"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc11"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%icmp_ln556 = phi i1 0, void %entry, i1 %icmp_ln55, void %for.inc.split" [../src/encoding.cpp:55]   --->   Operation 52 'phi' 'icmp_ln556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten2_load = load i15 %indvar_flatten2" [../src/encoding.cpp:54]   --->   Operation 53 'load' 'indvar_flatten2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%i5_load = load i10 %i5" [../src/encoding.cpp:54]   --->   Operation 54 'load' 'i5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.68ns)   --->   "%select_ln54 = select i1 %icmp_ln556, i10 0, i10 %i5_load" [../src/encoding.cpp:54]   --->   Operation 55 'select' 'select_ln54' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.73ns)   --->   "%first_iter_0 = icmp_eq  i10 %select_ln54, i10 0" [../src/encoding.cpp:54]   --->   Operation 56 'icmp' 'first_iter_0' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.94ns)   --->   "%add_ln54_1 = add i15 %indvar_flatten2_load, i15 1" [../src/encoding.cpp:54]   --->   Operation 57 'add' 'add_ln54_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc" [../src/encoding.cpp:55]   --->   Operation 58 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%or_i74_load = load i32 %or_i74" [../src/encoding.cpp:17->../src/encoding.cpp:58]   --->   Operation 59 'load' 'or_i74_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18)   --->   "%trunc_ln17 = trunc i32 %or_i74_load" [../src/encoding.cpp:17->../src/encoding.cpp:58]   --->   Operation 60 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_i74_load, i32 3" [../src/encoding.cpp:17->../src/encoding.cpp:58]   --->   Operation 61 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_i74_load, i32 2" [../src/encoding.cpp:17->../src/encoding.cpp:58]   --->   Operation 62 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_i74_load, i32 5" [../src/encoding.cpp:17->../src/encoding.cpp:58]   --->   Operation 63 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %or_i74_load, i32 1, i32 31" [../src/encoding.cpp:18->../src/encoding.cpp:58]   --->   Operation 64 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18)   --->   "%xor_ln18_2 = xor i1 %tmp_4, i1 %tmp_5" [../src/encoding.cpp:18->../src/encoding.cpp:58]   --->   Operation 65 'xor' 'xor_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18)   --->   "%xor_ln18_1 = xor i1 %xor_ln18_2, i1 %tmp_3" [../src/encoding.cpp:18->../src/encoding.cpp:58]   --->   Operation 66 'xor' 'xor_ln18_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln18 = xor i1 %xor_ln18_1, i1 %trunc_ln17" [../src/encoding.cpp:18->../src/encoding.cpp:58]   --->   Operation 67 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln18, i31 %lshr_ln" [../src/encoding.cpp:18->../src/encoding.cpp:58]   --->   Operation 68 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.73ns)   --->   "%i = add i10 %select_ln54, i10 1" [../src/encoding.cpp:55]   --->   Operation 69 'add' 'i' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (1.73ns)   --->   "%icmp_ln55 = icmp_eq  i10 %i, i10 784" [../src/encoding.cpp:55]   --->   Operation 70 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (1.94ns)   --->   "%icmp_ln54 = icmp_eq  i15 %indvar_flatten2_load, i15 19599" [../src/encoding.cpp:54]   --->   Operation 71 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln55 = store i10 %i, i10 %i5" [../src/encoding.cpp:55]   --->   Operation 72 'store' 'store_ln55' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln18 = store i32 %or_ln, i32 %or_i74" [../src/encoding.cpp:18->../src/encoding.cpp:58]   --->   Operation 73 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln54 = store i15 %add_ln54_1, i15 %indvar_flatten2" [../src/encoding.cpp:54]   --->   Operation 74 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc11, void %for.end13" [../src/encoding.cpp:54]   --->   Operation 75 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 76 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 784" [../src/encoding.cpp:55]   --->   Operation 76 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 77 [6/6] (6.41ns)   --->   "%conv_i = uitofp i32 %or_ln" [../src/encoding.cpp:21->../src/encoding.cpp:58]   --->   Operation 77 'uitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 78 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 784" [../src/encoding.cpp:55]   --->   Operation 78 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 79 [5/6] (6.41ns)   --->   "%conv_i = uitofp i32 %or_ln" [../src/encoding.cpp:21->../src/encoding.cpp:58]   --->   Operation 79 'uitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 80 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 784" [../src/encoding.cpp:55]   --->   Operation 80 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 81 [4/6] (6.41ns)   --->   "%conv_i = uitofp i32 %or_ln" [../src/encoding.cpp:21->../src/encoding.cpp:58]   --->   Operation 81 'uitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 82 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 784" [../src/encoding.cpp:55]   --->   Operation 82 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 83 [3/6] (6.41ns)   --->   "%conv_i = uitofp i32 %or_ln" [../src/encoding.cpp:21->../src/encoding.cpp:58]   --->   Operation 83 'uitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 84 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 784" [../src/encoding.cpp:55]   --->   Operation 84 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 85 [2/6] (6.41ns)   --->   "%conv_i = uitofp i32 %or_ln" [../src/encoding.cpp:21->../src/encoding.cpp:58]   --->   Operation 85 'uitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 86 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 784" [../src/encoding.cpp:55]   --->   Operation 86 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 87 [1/6] (6.41ns)   --->   "%conv_i = uitofp i32 %or_ln" [../src/encoding.cpp:21->../src/encoding.cpp:58]   --->   Operation 87 'uitofp' 'conv_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 88 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 784" [../src/encoding.cpp:55]   --->   Operation 88 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 89 [4/4] (5.70ns)   --->   "%rand_val = fmul i32 %conv_i, i32 2.32831e-10" [../src/encoding.cpp:21->../src/encoding.cpp:58]   --->   Operation 89 'fmul' 'rand_val' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 90 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 784" [../src/encoding.cpp:55]   --->   Operation 90 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln55 = br void %for.inc.split" [../src/encoding.cpp:55]   --->   Operation 91 'br' 'br_ln55' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_9 : Operation 92 [3/4] (5.70ns)   --->   "%rand_val = fmul i32 %conv_i, i32 2.32831e-10" [../src/encoding.cpp:21->../src/encoding.cpp:58]   --->   Operation 92 'fmul' 'rand_val' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 93 [2/4] (5.70ns)   --->   "%rand_val = fmul i32 %conv_i, i32 2.32831e-10" [../src/encoding.cpp:21->../src/encoding.cpp:58]   --->   Operation 93 'fmul' 'rand_val' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [../src/encoding.cpp:59]   --->   Operation 94 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_read, i32 23, i32 30" [../src/encoding.cpp:62]   --->   Operation 95 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln62_2 = trunc i32 %gmem_addr_read" [../src/encoding.cpp:62]   --->   Operation 96 'trunc' 'trunc_ln62_2' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 97 [1/4] (5.70ns)   --->   "%rand_val = fmul i32 %conv_i, i32 2.32831e-10" [../src/encoding.cpp:21->../src/encoding.cpp:58]   --->   Operation 97 'fmul' 'rand_val' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (1.91ns)   --->   "%icmp_ln62_2 = icmp_ne  i8 %tmp_1, i8 255" [../src/encoding.cpp:62]   --->   Operation 98 'icmp' 'icmp_ln62_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (2.28ns)   --->   "%icmp_ln62_3 = icmp_eq  i23 %trunc_ln62_2, i23 0" [../src/encoding.cpp:62]   --->   Operation 99 'icmp' 'icmp_ln62_3' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.84>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%t3_load = load i5 %t3" [../src/encoding.cpp:54]   --->   Operation 100 'load' 't3_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%add_ln547_load = load i5 %add_ln547" [../src/encoding.cpp:54]   --->   Operation 101 'load' 'add_ln547_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TIME_LOOP_PIXEL_LOOP_str"   --->   Operation 102 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 19600, i64 19600, i64 19600"   --->   Operation 103 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (1.21ns)   --->   "%t = select i1 %icmp_ln556, i5 %add_ln547_load, i5 %t3_load" [../src/encoding.cpp:54]   --->   Operation 104 'select' 't' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i5 %t" [../src/encoding.cpp:54]   --->   Operation 105 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (5.63ns)   --->   "%mul_ln55 = mul i15 %zext_ln54, i15 784" [../src/encoding.cpp:55]   --->   Operation 106 'mul' 'mul_ln55' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%intensity = bitcast i32 %gmem_addr_read" [../src/encoding.cpp:59]   --->   Operation 107 'bitcast' 'intensity' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln62 = bitcast i32 %rand_val" [../src/encoding.cpp:62]   --->   Operation 108 'bitcast' 'bitcast_ln62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62, i32 23, i32 30" [../src/encoding.cpp:62]   --->   Operation 109 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i32 %bitcast_ln62" [../src/encoding.cpp:62]   --->   Operation 110 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (1.91ns)   --->   "%icmp_ln62 = icmp_ne  i8 %tmp, i8 255" [../src/encoding.cpp:62]   --->   Operation 111 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (2.28ns)   --->   "%icmp_ln62_1 = icmp_eq  i23 %trunc_ln62, i23 0" [../src/encoding.cpp:62]   --->   Operation 112 'icmp' 'icmp_ln62_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp_olt  i32 %rand_val, i32 %intensity" [../src/encoding.cpp:62]   --->   Operation 113 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (1.78ns)   --->   "%add_ln54 = add i5 %t, i5 1" [../src/encoding.cpp:54]   --->   Operation 114 'add' 'add_ln54' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln54 = store i5 %add_ln54, i5 %add_ln547" [../src/encoding.cpp:54]   --->   Operation 115 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln54 = store i5 %t, i5 %t3" [../src/encoding.cpp:54]   --->   Operation 116 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>

State 13 <SV = 12> <Delay = 5.43>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i15 %mul_ln55" [../src/encoding.cpp:55]   --->   Operation 117 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i10 %select_ln54" [../src/encoding.cpp:55]   --->   Operation 118 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp_olt  i32 %rand_val, i32 %intensity" [../src/encoding.cpp:62]   --->   Operation 119 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_1 = add i64 %zext_ln55_1, i64 %spikes_read" [../src/encoding.cpp:62]   --->   Operation 120 'add' 'add_ln62_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 121 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln62 = add i64 %add_ln62_1, i64 %zext_ln55" [../src/encoding.cpp:62]   --->   Operation 121 'add' 'add_ln62' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln62_3 = trunc i64 %add_ln62" [../src/encoding.cpp:62]   --->   Operation 122 'trunc' 'trunc_ln62_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln62, i32 2, i32 63" [../src/encoding.cpp:62]   --->   Operation 123 'partselect' 'trunc_ln62_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i62 %trunc_ln62_1" [../src/encoding.cpp:62]   --->   Operation 124 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln62" [../src/encoding.cpp:62]   --->   Operation 125 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node shl_ln62_2)   --->   "%or_ln62 = or i1 %icmp_ln62_1, i1 %icmp_ln62" [../src/encoding.cpp:62]   --->   Operation 126 'or' 'or_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node shl_ln62_2)   --->   "%or_ln62_1 = or i1 %icmp_ln62_3, i1 %icmp_ln62_2" [../src/encoding.cpp:62]   --->   Operation 127 'or' 'or_ln62_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node shl_ln62_2)   --->   "%and_ln62 = and i1 %or_ln62, i1 %or_ln62_1" [../src/encoding.cpp:62]   --->   Operation 128 'and' 'and_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node shl_ln62_2)   --->   "%and_ln62_1 = and i1 %and_ln62, i1 %tmp_2" [../src/encoding.cpp:62]   --->   Operation 129 'and' 'and_ln62_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node shl_ln62_2)   --->   "%zext_ln62 = zext i1 %and_ln62_1" [../src/encoding.cpp:62]   --->   Operation 130 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i2 %trunc_ln62_3" [../src/encoding.cpp:62]   --->   Operation 131 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (1.85ns)   --->   "%shl_ln62 = shl i4 1, i4 %zext_ln62_1" [../src/encoding.cpp:62]   --->   Operation 132 'shl' 'shl_ln62' <Predicate = true> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node shl_ln62_2)   --->   "%shl_ln62_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln62_3, i3 0" [../src/encoding.cpp:62]   --->   Operation 133 'bitconcatenate' 'shl_ln62_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node shl_ln62_2)   --->   "%zext_ln62_2 = zext i5 %shl_ln62_1" [../src/encoding.cpp:62]   --->   Operation 134 'zext' 'zext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (2.66ns) (out node of the LUT)   --->   "%shl_ln62_2 = shl i25 %zext_ln62, i25 %zext_ln62_2" [../src/encoding.cpp:62]   --->   Operation 135 'shl' 'shl_ln62_2' <Predicate = true> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (7.30ns)   --->   "%empty_18 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i64 1" [../src/encoding.cpp:62]   --->   Operation 136 'writereq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln62_3 = zext i25 %shl_ln62_2" [../src/encoding.cpp:62]   --->   Operation 137 'zext' 'zext_ln62_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (7.30ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln62_3, i4 %shl_ln62" [../src/encoding.cpp:62]   --->   Operation 138 'write' 'write_ln62' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 139 [5/5] (7.30ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../src/encoding.cpp:62]   --->   Operation 139 'writeresp' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 140 [4/5] (7.30ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../src/encoding.cpp:62]   --->   Operation 140 'writeresp' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 141 [3/5] (7.30ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../src/encoding.cpp:62]   --->   Operation 141 'writeresp' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 142 [2/5] (7.30ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../src/encoding.cpp:62]   --->   Operation 142 'writeresp' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../src/encoding.cpp:56]   --->   Operation 143 'specpipeline' 'specpipeline_ln56' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [1/5] (7.30ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../src/encoding.cpp:62]   --->   Operation 144 'writeresp' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 145 [1/1] (1.58ns)   --->   "%ret_ln65 = ret" [../src/encoding.cpp:65]   --->   Operation 145 'ret' 'ret_ln65' <Predicate = (icmp_ln54)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.737ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i5' [29]  (1.588 ns)
	'load' operation 10 bit ('i5_load', ../src/encoding.cpp:54) on local variable 'i5' [38]  (0.000 ns)
	'select' operation 10 bit ('select_ln54', ../src/encoding.cpp:54) [42]  (0.687 ns)
	'add' operation 10 bit ('i', ../src/encoding.cpp:55) [100]  (1.731 ns)
	'icmp' operation 1 bit ('icmp_ln55', ../src/encoding.cpp:55) [101]  (1.731 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../src/encoding.cpp:55) on port 'gmem' (../src/encoding.cpp:55) [48]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../src/encoding.cpp:55) on port 'gmem' (../src/encoding.cpp:55) [48]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../src/encoding.cpp:55) on port 'gmem' (../src/encoding.cpp:55) [48]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../src/encoding.cpp:55) on port 'gmem' (../src/encoding.cpp:55) [48]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../src/encoding.cpp:55) on port 'gmem' (../src/encoding.cpp:55) [48]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../src/encoding.cpp:55) on port 'gmem' (../src/encoding.cpp:55) [48]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../src/encoding.cpp:55) on port 'gmem' (../src/encoding.cpp:55) [48]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../src/encoding.cpp:55) on port 'gmem' (../src/encoding.cpp:55) [48]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', ../src/encoding.cpp:59) on port 'gmem' (../src/encoding.cpp:59) [68]  (7.300 ns)

 <State 11>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('rand_val', ../src/encoding.cpp:21->../src/encoding.cpp:58) [67]  (5.702 ns)

 <State 12>: 6.845ns
The critical path consists of the following:
	'load' operation 5 bit ('t3_load', ../src/encoding.cpp:54) on local variable 't3' [37]  (0.000 ns)
	'select' operation 5 bit ('t', ../src/encoding.cpp:54) [43]  (1.215 ns)
	'mul' operation 15 bit ('mul_ln55', ../src/encoding.cpp:55) [53]  (5.630 ns)

 <State 13>: 5.431ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_2', ../src/encoding.cpp:62) [82]  (5.431 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_18', ../src/encoding.cpp:62) on port 'gmem' (../src/encoding.cpp:62) [97]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln62', ../src/encoding.cpp:62) on port 'gmem' (../src/encoding.cpp:62) [98]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_19', ../src/encoding.cpp:62) on port 'gmem' (../src/encoding.cpp:62) [99]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_19', ../src/encoding.cpp:62) on port 'gmem' (../src/encoding.cpp:62) [99]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_19', ../src/encoding.cpp:62) on port 'gmem' (../src/encoding.cpp:62) [99]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_19', ../src/encoding.cpp:62) on port 'gmem' (../src/encoding.cpp:62) [99]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_19', ../src/encoding.cpp:62) on port 'gmem' (../src/encoding.cpp:62) [99]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
