#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000284a368cc30 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v00000284a3722820_0 .net "PC", 31 0, L_00000284a37b39b0;  1 drivers
v00000284a3721a60_0 .net "cycles_consumed", 31 0, v00000284a3722780_0;  1 drivers
v00000284a3723040_0 .var "input_clk", 0 0;
v00000284a3721b00_0 .var "rst", 0 0;
S_00000284a34b9f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_00000284a368cc30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000284a3662010 .functor NOR 1, v00000284a3723040_0, v00000284a370e170_0, C4<0>, C4<0>;
L_00000284a3661440 .functor AND 1, v00000284a36f5a50_0, v00000284a36f59b0_0, C4<1>, C4<1>;
L_00000284a3661520 .functor AND 1, L_00000284a3661440, L_00000284a3721f60, C4<1>, C4<1>;
L_00000284a3661a60 .functor AND 1, v00000284a36e3dd0_0, v00000284a36e4550_0, C4<1>, C4<1>;
L_00000284a3662240 .functor AND 1, L_00000284a3661a60, L_00000284a3722000, C4<1>, C4<1>;
L_00000284a36612f0 .functor AND 1, v00000284a370e3f0_0, v00000284a370eb70_0, C4<1>, C4<1>;
L_00000284a3661750 .functor AND 1, L_00000284a36612f0, L_00000284a37228c0, C4<1>, C4<1>;
L_00000284a3662400 .functor AND 1, v00000284a36f5a50_0, v00000284a36f59b0_0, C4<1>, C4<1>;
L_00000284a3661130 .functor AND 1, L_00000284a3662400, L_00000284a3722dc0, C4<1>, C4<1>;
L_00000284a3660a30 .functor AND 1, v00000284a36e3dd0_0, v00000284a36e4550_0, C4<1>, C4<1>;
L_00000284a3660c60 .functor AND 1, L_00000284a3660a30, L_00000284a3722f00, C4<1>, C4<1>;
L_00000284a36616e0 .functor AND 1, v00000284a370e3f0_0, v00000284a370eb70_0, C4<1>, C4<1>;
L_00000284a3661050 .functor AND 1, L_00000284a36616e0, L_00000284a37230e0, C4<1>, C4<1>;
L_00000284a372a600 .functor NOT 1, L_00000284a3662010, C4<0>, C4<0>, C4<0>;
L_00000284a372a2f0 .functor NOT 1, L_00000284a3662010, C4<0>, C4<0>, C4<0>;
L_00000284a3734500 .functor NOT 1, L_00000284a3662010, C4<0>, C4<0>, C4<0>;
L_00000284a3734ce0 .functor NOT 1, L_00000284a3662010, C4<0>, C4<0>, C4<0>;
L_00000284a3734d50 .functor NOT 1, L_00000284a3662010, C4<0>, C4<0>, C4<0>;
L_00000284a37b39b0 .functor BUFZ 32, v00000284a370b290_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000284a3711ff0_0 .net "EX1_ALU_OPER1", 31 0, L_00000284a372b240;  1 drivers
v00000284a3710fb0_0 .net "EX1_ALU_OPER2", 31 0, L_00000284a3734110;  1 drivers
v00000284a3711f50_0 .net "EX1_PC", 31 0, v00000284a36f3930_0;  1 drivers
v00000284a3710330_0 .net "EX1_PFC", 31 0, v00000284a36f2990_0;  1 drivers
v00000284a37103d0_0 .net "EX1_PFC_to_IF", 31 0, L_00000284a37273c0;  1 drivers
v00000284a3710970_0 .net "EX1_forward_to_B", 31 0, v00000284a36f20d0_0;  1 drivers
v00000284a3711a50_0 .net "EX1_is_beq", 0 0, v00000284a36f2a30_0;  1 drivers
v00000284a3711550_0 .net "EX1_is_bne", 0 0, v00000284a36f2f30_0;  1 drivers
v00000284a3710290_0 .net "EX1_is_jal", 0 0, v00000284a36f2ad0_0;  1 drivers
v00000284a3711cd0_0 .net "EX1_is_jr", 0 0, v00000284a36f4290_0;  1 drivers
v00000284a3710a10_0 .net "EX1_is_oper2_immed", 0 0, v00000284a36f2030_0;  1 drivers
v00000284a37106f0_0 .net "EX1_memread", 0 0, v00000284a36f3570_0;  1 drivers
v00000284a3711410_0 .net "EX1_memwrite", 0 0, v00000284a36f4150_0;  1 drivers
v00000284a3710c90_0 .net "EX1_opcode", 11 0, v00000284a36f1e50_0;  1 drivers
v00000284a3710790_0 .net "EX1_predicted", 0 0, v00000284a36f22b0_0;  1 drivers
v00000284a3711e10_0 .net "EX1_rd_ind", 4 0, v00000284a36f41f0_0;  1 drivers
v00000284a37108d0_0 .net "EX1_rd_indzero", 0 0, v00000284a36f2490_0;  1 drivers
v00000284a3710510_0 .net "EX1_regwrite", 0 0, v00000284a36f3a70_0;  1 drivers
v00000284a3711d70_0 .net "EX1_rs1", 31 0, v00000284a36f3b10_0;  1 drivers
v00000284a3711b90_0 .net "EX1_rs1_ind", 4 0, v00000284a36f2b70_0;  1 drivers
v00000284a3710830_0 .net "EX1_rs2", 31 0, v00000284a36f2530_0;  1 drivers
v00000284a3710150_0 .net "EX1_rs2_ind", 4 0, v00000284a36f3bb0_0;  1 drivers
v00000284a3710470_0 .net "EX1_rs2_out", 31 0, L_00000284a3734180;  1 drivers
v00000284a3711eb0_0 .net "EX2_ALU_OPER1", 31 0, v00000284a36f5230_0;  1 drivers
v00000284a3710bf0_0 .net "EX2_ALU_OPER2", 31 0, v00000284a36f5910_0;  1 drivers
v00000284a37121d0_0 .net "EX2_ALU_OUT", 31 0, L_00000284a3727960;  1 drivers
v00000284a37117d0_0 .net "EX2_PC", 31 0, v00000284a36f54b0_0;  1 drivers
v00000284a3711690_0 .net "EX2_PFC_to_IF", 31 0, v00000284a36f4d30_0;  1 drivers
v00000284a3710ab0_0 .net "EX2_forward_to_B", 31 0, v00000284a36f4dd0_0;  1 drivers
v00000284a3712130_0 .net "EX2_is_beq", 0 0, v00000284a36f55f0_0;  1 drivers
v00000284a37105b0_0 .net "EX2_is_bne", 0 0, v00000284a36f5730_0;  1 drivers
v00000284a3712270_0 .net "EX2_is_jal", 0 0, v00000284a36f5410_0;  1 drivers
v00000284a3710010_0 .net "EX2_is_jr", 0 0, v00000284a36f4470_0;  1 drivers
v00000284a37100b0_0 .net "EX2_is_oper2_immed", 0 0, v00000284a36f4e70_0;  1 drivers
v00000284a3710650_0 .net "EX2_memread", 0 0, v00000284a36f50f0_0;  1 drivers
v00000284a3712090_0 .net "EX2_memwrite", 0 0, v00000284a36f57d0_0;  1 drivers
v00000284a3710b50_0 .net "EX2_opcode", 11 0, v00000284a36f5190_0;  1 drivers
v00000284a3712310_0 .net "EX2_predicted", 0 0, v00000284a36f46f0_0;  1 drivers
v00000284a37123b0_0 .net "EX2_rd_ind", 4 0, v00000284a36f5870_0;  1 drivers
v00000284a3710d30_0 .net "EX2_rd_indzero", 0 0, v00000284a36f59b0_0;  1 drivers
v00000284a3710dd0_0 .net "EX2_regwrite", 0 0, v00000284a36f5a50_0;  1 drivers
v00000284a3710e70_0 .net "EX2_rs1", 31 0, v00000284a36f43d0_0;  1 drivers
v00000284a370ff70_0 .net "EX2_rs1_ind", 4 0, v00000284a36f4510_0;  1 drivers
v00000284a3710f10_0 .net "EX2_rs2_ind", 4 0, v00000284a36f45b0_0;  1 drivers
v00000284a3711050_0 .net "EX2_rs2_out", 31 0, v00000284a36f4790_0;  1 drivers
v00000284a37110f0_0 .net "ID_INST", 31 0, v00000284a36fa060_0;  1 drivers
v00000284a3711190_0 .net "ID_PC", 31 0, v00000284a36fa880_0;  1 drivers
v00000284a3712450_0 .net "ID_PFC_to_EX", 31 0, L_00000284a3725fc0;  1 drivers
v00000284a3711230_0 .net "ID_PFC_to_IF", 31 0, L_00000284a37253e0;  1 drivers
v00000284a37112d0_0 .net "ID_forward_to_B", 31 0, L_00000284a3725a20;  1 drivers
v00000284a37124f0_0 .net "ID_is_beq", 0 0, L_00000284a3725660;  1 drivers
v00000284a3711910_0 .net "ID_is_bne", 0 0, L_00000284a3725700;  1 drivers
v00000284a3711370_0 .net "ID_is_j", 0 0, L_00000284a3727a00;  1 drivers
v00000284a370fd90_0 .net "ID_is_jal", 0 0, L_00000284a37270a0;  1 drivers
v00000284a37119b0_0 .net "ID_is_jr", 0 0, L_00000284a37257a0;  1 drivers
v00000284a37114b0_0 .net "ID_is_oper2_immed", 0 0, L_00000284a372abb0;  1 drivers
v00000284a370fe30_0 .net "ID_memread", 0 0, L_00000284a3726560;  1 drivers
v00000284a370fed0_0 .net "ID_memwrite", 0 0, L_00000284a3728900;  1 drivers
v00000284a3711870_0 .net "ID_opcode", 11 0, v00000284a370c050_0;  1 drivers
v00000284a37101f0_0 .net "ID_predicted", 0 0, v00000284a36fdc60_0;  1 drivers
v00000284a37126d0_0 .net "ID_rd_ind", 4 0, v00000284a370d270_0;  1 drivers
v00000284a37129f0_0 .net "ID_regwrite", 0 0, L_00000284a3728cc0;  1 drivers
v00000284a3712bd0_0 .net "ID_rs1", 31 0, v00000284a36f6820_0;  1 drivers
v00000284a3712c70_0 .net "ID_rs1_ind", 4 0, v00000284a370d4f0_0;  1 drivers
v00000284a3712590_0 .net "ID_rs2", 31 0, v00000284a36f7040_0;  1 drivers
v00000284a3712770_0 .net "ID_rs2_ind", 4 0, v00000284a370cf50_0;  1 drivers
v00000284a3712810_0 .net "IF_INST", 31 0, L_00000284a372ade0;  1 drivers
v00000284a3712630_0 .net "IF_pc", 31 0, v00000284a370b290_0;  1 drivers
v00000284a3712950_0 .net "MEM_ALU_OUT", 31 0, v00000284a36e26b0_0;  1 drivers
v00000284a37128b0_0 .net "MEM_Data_mem_out", 31 0, v00000284a370e990_0;  1 drivers
v00000284a3712a90_0 .net "MEM_memread", 0 0, v00000284a36e2bb0_0;  1 drivers
v00000284a3712b30_0 .net "MEM_memwrite", 0 0, v00000284a36e40f0_0;  1 drivers
v00000284a3723a40_0 .net "MEM_opcode", 11 0, v00000284a36e4190_0;  1 drivers
v00000284a3721ba0_0 .net "MEM_rd_ind", 4 0, v00000284a36e4370_0;  1 drivers
v00000284a37232c0_0 .net "MEM_rd_indzero", 0 0, v00000284a36e4550_0;  1 drivers
v00000284a3721ce0_0 .net "MEM_regwrite", 0 0, v00000284a36e3dd0_0;  1 drivers
v00000284a37219c0_0 .net "MEM_rs2", 31 0, v00000284a36e2070_0;  1 drivers
v00000284a3723400_0 .net "PC", 31 0, L_00000284a37b39b0;  alias, 1 drivers
v00000284a3722280_0 .net "STALL_ID1_FLUSH", 0 0, v00000284a36fd260_0;  1 drivers
v00000284a3722be0_0 .net "STALL_ID2_FLUSH", 0 0, v00000284a36fcd60_0;  1 drivers
v00000284a3722a00_0 .net "STALL_IF_FLUSH", 0 0, v00000284a36fdee0_0;  1 drivers
v00000284a3721c40_0 .net "WB_ALU_OUT", 31 0, v00000284a370dd10_0;  1 drivers
v00000284a3722640_0 .net "WB_Data_mem_out", 31 0, v00000284a370fcf0_0;  1 drivers
v00000284a3723ae0_0 .net "WB_memread", 0 0, v00000284a370ead0_0;  1 drivers
v00000284a37226e0_0 .net "WB_rd_ind", 4 0, v00000284a370d590_0;  1 drivers
v00000284a3723860_0 .net "WB_rd_indzero", 0 0, v00000284a370eb70_0;  1 drivers
v00000284a3723680_0 .net "WB_regwrite", 0 0, v00000284a370e3f0_0;  1 drivers
v00000284a37234a0_0 .net "Wrong_prediction", 0 0, L_00000284a3734e30;  1 drivers
v00000284a37239a0_0 .net *"_ivl_1", 0 0, L_00000284a3661440;  1 drivers
v00000284a3723540_0 .net *"_ivl_13", 0 0, L_00000284a36612f0;  1 drivers
v00000284a3723720_0 .net *"_ivl_14", 0 0, L_00000284a37228c0;  1 drivers
v00000284a37223c0_0 .net *"_ivl_19", 0 0, L_00000284a3662400;  1 drivers
v00000284a37220a0_0 .net *"_ivl_2", 0 0, L_00000284a3721f60;  1 drivers
v00000284a37225a0_0 .net *"_ivl_20", 0 0, L_00000284a3722dc0;  1 drivers
v00000284a3722b40_0 .net *"_ivl_25", 0 0, L_00000284a3660a30;  1 drivers
v00000284a3723cc0_0 .net *"_ivl_26", 0 0, L_00000284a3722f00;  1 drivers
v00000284a37217e0_0 .net *"_ivl_31", 0 0, L_00000284a36616e0;  1 drivers
v00000284a3722e60_0 .net *"_ivl_32", 0 0, L_00000284a37230e0;  1 drivers
v00000284a37237c0_0 .net *"_ivl_40", 31 0, L_00000284a3727b40;  1 drivers
L_00000284a3740c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284a3722aa0_0 .net *"_ivl_43", 26 0, L_00000284a3740c58;  1 drivers
L_00000284a3740ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284a3722c80_0 .net/2u *"_ivl_44", 31 0, L_00000284a3740ca0;  1 drivers
v00000284a3723900_0 .net *"_ivl_52", 31 0, L_00000284a379d290;  1 drivers
L_00000284a3740d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284a3723b80_0 .net *"_ivl_55", 26 0, L_00000284a3740d30;  1 drivers
L_00000284a3740d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284a3722fa0_0 .net/2u *"_ivl_56", 31 0, L_00000284a3740d78;  1 drivers
v00000284a3722140_0 .net *"_ivl_7", 0 0, L_00000284a3661a60;  1 drivers
v00000284a3722d20_0 .net *"_ivl_8", 0 0, L_00000284a3722000;  1 drivers
v00000284a3723c20_0 .net "alu_selA", 1 0, L_00000284a3722960;  1 drivers
v00000284a37216a0_0 .net "alu_selB", 1 0, L_00000284a3723e00;  1 drivers
v00000284a3722460_0 .net "clk", 0 0, L_00000284a3662010;  1 drivers
v00000284a3722780_0 .var "cycles_consumed", 31 0;
v00000284a37235e0_0 .net "exhaz", 0 0, L_00000284a3662240;  1 drivers
v00000284a3721d80_0 .net "exhaz2", 0 0, L_00000284a3660c60;  1 drivers
v00000284a3723180_0 .net "hlt", 0 0, v00000284a370e170_0;  1 drivers
v00000284a3721880_0 .net "idhaz", 0 0, L_00000284a3661520;  1 drivers
v00000284a3721560_0 .net "idhaz2", 0 0, L_00000284a3661130;  1 drivers
v00000284a3723360_0 .net "if_id_write", 0 0, v00000284a36fe020_0;  1 drivers
v00000284a3721600_0 .net "input_clk", 0 0, v00000284a3723040_0;  1 drivers
v00000284a3721e20_0 .net "is_branch_and_taken", 0 0, L_00000284a372a670;  1 drivers
v00000284a3721740_0 .net "memhaz", 0 0, L_00000284a3661750;  1 drivers
v00000284a3722500_0 .net "memhaz2", 0 0, L_00000284a3661050;  1 drivers
v00000284a3722320_0 .net "pc_src", 2 0, L_00000284a3723fe0;  1 drivers
v00000284a37221e0_0 .net "pc_write", 0 0, v00000284a36fe160_0;  1 drivers
v00000284a3721ec0_0 .net "rst", 0 0, v00000284a3721b00_0;  1 drivers
v00000284a3721920_0 .net "store_rs2_forward", 1 0, L_00000284a3724760;  1 drivers
v00000284a3723220_0 .net "wdata_to_reg_file", 31 0, L_00000284a3734dc0;  1 drivers
E_00000284a366bd80/0 .event negedge, v00000284a36fc180_0;
E_00000284a366bd80/1 .event posedge, v00000284a36e27f0_0;
E_00000284a366bd80 .event/or E_00000284a366bd80/0, E_00000284a366bd80/1;
L_00000284a3721f60 .cmp/eq 5, v00000284a36f5870_0, v00000284a36f2b70_0;
L_00000284a3722000 .cmp/eq 5, v00000284a36e4370_0, v00000284a36f2b70_0;
L_00000284a37228c0 .cmp/eq 5, v00000284a370d590_0, v00000284a36f2b70_0;
L_00000284a3722dc0 .cmp/eq 5, v00000284a36f5870_0, v00000284a36f3bb0_0;
L_00000284a3722f00 .cmp/eq 5, v00000284a36e4370_0, v00000284a36f3bb0_0;
L_00000284a37230e0 .cmp/eq 5, v00000284a370d590_0, v00000284a36f3bb0_0;
L_00000284a3727b40 .concat [ 5 27 0 0], v00000284a370d270_0, L_00000284a3740c58;
L_00000284a3727aa0 .cmp/ne 32, L_00000284a3727b40, L_00000284a3740ca0;
L_00000284a379d290 .concat [ 5 27 0 0], v00000284a36f5870_0, L_00000284a3740d30;
L_00000284a379ddd0 .cmp/ne 32, L_00000284a379d290, L_00000284a3740d78;
S_00000284a328d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000284a34b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000284a3660b10 .functor NOT 1, L_00000284a3662240, C4<0>, C4<0>, C4<0>;
L_00000284a3660bf0 .functor AND 1, L_00000284a3661750, L_00000284a3660b10, C4<1>, C4<1>;
L_00000284a3662320 .functor OR 1, L_00000284a3661520, L_00000284a3660bf0, C4<0>, C4<0>;
L_00000284a3662160 .functor OR 1, L_00000284a3661520, L_00000284a3662240, C4<0>, C4<0>;
v00000284a368b8b0_0 .net *"_ivl_12", 0 0, L_00000284a3662160;  1 drivers
v00000284a368b090_0 .net *"_ivl_2", 0 0, L_00000284a3660b10;  1 drivers
v00000284a368af50_0 .net *"_ivl_5", 0 0, L_00000284a3660bf0;  1 drivers
v00000284a368c350_0 .net *"_ivl_7", 0 0, L_00000284a3662320;  1 drivers
v00000284a368c030_0 .net "alu_selA", 1 0, L_00000284a3722960;  alias, 1 drivers
v00000284a368ae10_0 .net "exhaz", 0 0, L_00000284a3662240;  alias, 1 drivers
v00000284a368bd10_0 .net "idhaz", 0 0, L_00000284a3661520;  alias, 1 drivers
v00000284a368bdb0_0 .net "memhaz", 0 0, L_00000284a3661750;  alias, 1 drivers
L_00000284a3722960 .concat8 [ 1 1 0 0], L_00000284a3662320, L_00000284a3662160;
S_00000284a328d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000284a34b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000284a3661360 .functor NOT 1, L_00000284a3660c60, C4<0>, C4<0>, C4<0>;
L_00000284a3660cd0 .functor AND 1, L_00000284a3661050, L_00000284a3661360, C4<1>, C4<1>;
L_00000284a3661910 .functor OR 1, L_00000284a3661130, L_00000284a3660cd0, C4<0>, C4<0>;
L_00000284a36610c0 .functor NOT 1, v00000284a36f2030_0, C4<0>, C4<0>, C4<0>;
L_00000284a36611a0 .functor AND 1, L_00000284a3661910, L_00000284a36610c0, C4<1>, C4<1>;
L_00000284a3661c20 .functor OR 1, L_00000284a3661130, L_00000284a3660c60, C4<0>, C4<0>;
L_00000284a3661c90 .functor NOT 1, v00000284a36f2030_0, C4<0>, C4<0>, C4<0>;
L_00000284a3661d00 .functor AND 1, L_00000284a3661c20, L_00000284a3661c90, C4<1>, C4<1>;
v00000284a368c3f0_0 .net "EX1_is_oper2_immed", 0 0, v00000284a36f2030_0;  alias, 1 drivers
v00000284a368b770_0 .net *"_ivl_11", 0 0, L_00000284a36611a0;  1 drivers
v00000284a368b630_0 .net *"_ivl_16", 0 0, L_00000284a3661c20;  1 drivers
v00000284a368aff0_0 .net *"_ivl_17", 0 0, L_00000284a3661c90;  1 drivers
v00000284a368be50_0 .net *"_ivl_2", 0 0, L_00000284a3661360;  1 drivers
v00000284a368b950_0 .net *"_ivl_20", 0 0, L_00000284a3661d00;  1 drivers
v00000284a368c210_0 .net *"_ivl_5", 0 0, L_00000284a3660cd0;  1 drivers
v00000284a368aeb0_0 .net *"_ivl_7", 0 0, L_00000284a3661910;  1 drivers
v00000284a368b130_0 .net *"_ivl_8", 0 0, L_00000284a36610c0;  1 drivers
v00000284a368b310_0 .net "alu_selB", 1 0, L_00000284a3723e00;  alias, 1 drivers
v00000284a368c2b0_0 .net "exhaz", 0 0, L_00000284a3660c60;  alias, 1 drivers
v00000284a368b450_0 .net "idhaz", 0 0, L_00000284a3661130;  alias, 1 drivers
v00000284a368c490_0 .net "memhaz", 0 0, L_00000284a3661050;  alias, 1 drivers
L_00000284a3723e00 .concat8 [ 1 1 0 0], L_00000284a36611a0, L_00000284a3661d00;
S_00000284a32869c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000284a34b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000284a3662710 .functor NOT 1, L_00000284a3660c60, C4<0>, C4<0>, C4<0>;
L_00000284a3662860 .functor AND 1, L_00000284a3661050, L_00000284a3662710, C4<1>, C4<1>;
L_00000284a3662780 .functor OR 1, L_00000284a3661130, L_00000284a3662860, C4<0>, C4<0>;
L_00000284a3662630 .functor OR 1, L_00000284a3661130, L_00000284a3660c60, C4<0>, C4<0>;
v00000284a368b9f0_0 .net *"_ivl_12", 0 0, L_00000284a3662630;  1 drivers
v00000284a368ba90_0 .net *"_ivl_2", 0 0, L_00000284a3662710;  1 drivers
v00000284a368b3b0_0 .net *"_ivl_5", 0 0, L_00000284a3662860;  1 drivers
v00000284a368b270_0 .net *"_ivl_7", 0 0, L_00000284a3662780;  1 drivers
v00000284a368b590_0 .net "exhaz", 0 0, L_00000284a3660c60;  alias, 1 drivers
v00000284a368c5d0_0 .net "idhaz", 0 0, L_00000284a3661130;  alias, 1 drivers
v00000284a36077c0_0 .net "memhaz", 0 0, L_00000284a3661050;  alias, 1 drivers
v00000284a3607f40_0 .net "store_rs2_forward", 1 0, L_00000284a3724760;  alias, 1 drivers
L_00000284a3724760 .concat8 [ 1 1 0 0], L_00000284a3662780, L_00000284a3662630;
S_00000284a3286b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_00000284a34b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000284a3606460_0 .net "EX_ALU_OUT", 31 0, L_00000284a3727960;  alias, 1 drivers
v00000284a3606d20_0 .net "EX_memread", 0 0, v00000284a36f50f0_0;  alias, 1 drivers
v00000284a35f03a0_0 .net "EX_memwrite", 0 0, v00000284a36f57d0_0;  alias, 1 drivers
v00000284a35f0440_0 .net "EX_opcode", 11 0, v00000284a36f5190_0;  alias, 1 drivers
v00000284a36e2cf0_0 .net "EX_rd_ind", 4 0, v00000284a36f5870_0;  alias, 1 drivers
v00000284a36e2610_0 .net "EX_rd_indzero", 0 0, L_00000284a379ddd0;  1 drivers
v00000284a36e3650_0 .net "EX_regwrite", 0 0, v00000284a36f5a50_0;  alias, 1 drivers
v00000284a36e42d0_0 .net "EX_rs2_out", 31 0, v00000284a36f4790_0;  alias, 1 drivers
v00000284a36e26b0_0 .var "MEM_ALU_OUT", 31 0;
v00000284a36e2bb0_0 .var "MEM_memread", 0 0;
v00000284a36e40f0_0 .var "MEM_memwrite", 0 0;
v00000284a36e4190_0 .var "MEM_opcode", 11 0;
v00000284a36e4370_0 .var "MEM_rd_ind", 4 0;
v00000284a36e4550_0 .var "MEM_rd_indzero", 0 0;
v00000284a36e3dd0_0 .var "MEM_regwrite", 0 0;
v00000284a36e2070_0 .var "MEM_rs2", 31 0;
v00000284a36e44b0_0 .net "clk", 0 0, L_00000284a3734ce0;  1 drivers
v00000284a36e27f0_0 .net "rst", 0 0, v00000284a3721b00_0;  alias, 1 drivers
E_00000284a366c4c0 .event posedge, v00000284a36e27f0_0, v00000284a36e44b0_0;
S_00000284a34a9aa0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000284a34b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000284a3491490 .param/l "add" 0 9 6, C4<000000100000>;
P_00000284a34914c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000284a3491500 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000284a3491538 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000284a3491570 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000284a34915a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000284a34915e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000284a3491618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000284a3491650 .param/l "j" 0 9 19, C4<000010000000>;
P_00000284a3491688 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000284a34916c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000284a34916f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000284a3491730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000284a3491768 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000284a34917a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000284a34917d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000284a3491810 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000284a3491848 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000284a3491880 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000284a34918b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000284a34918f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000284a3491928 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000284a3491960 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000284a3491998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000284a34919d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000284a3733070 .functor XOR 1, L_00000284a3734420, v00000284a36f46f0_0, C4<0>, C4<0>;
L_00000284a37330e0 .functor NOT 1, L_00000284a3733070, C4<0>, C4<0>, C4<0>;
L_00000284a3734c70 .functor OR 1, v00000284a3721b00_0, L_00000284a37330e0, C4<0>, C4<0>;
L_00000284a3734e30 .functor NOT 1, L_00000284a3734c70, C4<0>, C4<0>, C4<0>;
v00000284a36e7a20_0 .net "ALU_OP", 3 0, v00000284a36e6a80_0;  1 drivers
v00000284a36e9320_0 .net "BranchDecision", 0 0, L_00000284a3734420;  1 drivers
v00000284a36e9460_0 .net "CF", 0 0, v00000284a36e7160_0;  1 drivers
v00000284a36e95a0_0 .net "EX_opcode", 11 0, v00000284a36f5190_0;  alias, 1 drivers
v00000284a36e9c80_0 .net "Wrong_prediction", 0 0, L_00000284a3734e30;  alias, 1 drivers
v00000284a36e9a00_0 .net "ZF", 0 0, L_00000284a3733b60;  1 drivers
L_00000284a3740ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000284a36e9500_0 .net/2u *"_ivl_0", 31 0, L_00000284a3740ce8;  1 drivers
v00000284a36e9780_0 .net *"_ivl_11", 0 0, L_00000284a3734c70;  1 drivers
v00000284a36e9640_0 .net *"_ivl_2", 31 0, L_00000284a37278c0;  1 drivers
v00000284a36e8ec0_0 .net *"_ivl_6", 0 0, L_00000284a3733070;  1 drivers
v00000284a36e91e0_0 .net *"_ivl_8", 0 0, L_00000284a37330e0;  1 drivers
v00000284a36e9820_0 .net "alu_out", 31 0, L_00000284a3727960;  alias, 1 drivers
v00000284a36e9960_0 .net "alu_outw", 31 0, v00000284a36e6940_0;  1 drivers
v00000284a36e8a60_0 .net "is_beq", 0 0, v00000284a36f55f0_0;  alias, 1 drivers
v00000284a36e93c0_0 .net "is_bne", 0 0, v00000284a36f5730_0;  alias, 1 drivers
v00000284a36e9b40_0 .net "is_jal", 0 0, v00000284a36f5410_0;  alias, 1 drivers
v00000284a36e8b00_0 .net "oper1", 31 0, v00000284a36f5230_0;  alias, 1 drivers
v00000284a36e8c40_0 .net "oper2", 31 0, v00000284a36f5910_0;  alias, 1 drivers
v00000284a36e8d80_0 .net "pc", 31 0, v00000284a36f54b0_0;  alias, 1 drivers
v00000284a36e98c0_0 .net "predicted", 0 0, v00000284a36f46f0_0;  alias, 1 drivers
v00000284a36e8ce0_0 .net "rst", 0 0, v00000284a3721b00_0;  alias, 1 drivers
L_00000284a37278c0 .arith/sum 32, v00000284a36f54b0_0, L_00000284a3740ce8;
L_00000284a3727960 .functor MUXZ 32, v00000284a36e6940_0, L_00000284a37278c0, v00000284a36f5410_0, C4<>;
S_00000284a34a9c30 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000284a34a9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000284a3734340 .functor AND 1, v00000284a36f55f0_0, L_00000284a37342d0, C4<1>, C4<1>;
L_00000284a37343b0 .functor NOT 1, L_00000284a37342d0, C4<0>, C4<0>, C4<0>;
L_00000284a3734b20 .functor AND 1, v00000284a36f5730_0, L_00000284a37343b0, C4<1>, C4<1>;
L_00000284a3734420 .functor OR 1, L_00000284a3734340, L_00000284a3734b20, C4<0>, C4<0>;
v00000284a36e8240_0 .net "BranchDecision", 0 0, L_00000284a3734420;  alias, 1 drivers
v00000284a36e8380_0 .net *"_ivl_2", 0 0, L_00000284a37343b0;  1 drivers
v00000284a36e8420_0 .net "is_beq", 0 0, v00000284a36f55f0_0;  alias, 1 drivers
v00000284a36e6580_0 .net "is_beq_taken", 0 0, L_00000284a3734340;  1 drivers
v00000284a36e84c0_0 .net "is_bne", 0 0, v00000284a36f5730_0;  alias, 1 drivers
v00000284a36e6e40_0 .net "is_bne_taken", 0 0, L_00000284a3734b20;  1 drivers
v00000284a36e7520_0 .net "is_eq", 0 0, L_00000284a37342d0;  1 drivers
v00000284a36e72a0_0 .net "oper1", 31 0, v00000284a36f5230_0;  alias, 1 drivers
v00000284a36e6f80_0 .net "oper2", 31 0, v00000284a36f5910_0;  alias, 1 drivers
S_00000284a34f0140 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000284a34a9c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000284a3733540 .functor XOR 1, L_00000284a3729300, L_00000284a37293a0, C4<0>, C4<0>;
L_00000284a3733a10 .functor XOR 1, L_00000284a37291c0, L_00000284a3728f40, C4<0>, C4<0>;
L_00000284a3734ab0 .functor XOR 1, L_00000284a3728fe0, L_00000284a3729080, C4<0>, C4<0>;
L_00000284a3734b90 .functor XOR 1, L_00000284a3729440, L_00000284a3729120, C4<0>, C4<0>;
L_00000284a3733f50 .functor XOR 1, L_00000284a3728d60, L_00000284a3729260, C4<0>, C4<0>;
L_00000284a37337e0 .functor XOR 1, L_00000284a3728e00, L_00000284a3728ea0, C4<0>, C4<0>;
L_00000284a37345e0 .functor XOR 1, L_00000284a379c1b0, L_00000284a379c2f0, C4<0>, C4<0>;
L_00000284a37334d0 .functor XOR 1, L_00000284a379b350, L_00000284a379b0d0, C4<0>, C4<0>;
L_00000284a3733310 .functor XOR 1, L_00000284a379c390, L_00000284a379b3f0, C4<0>, C4<0>;
L_00000284a37341f0 .functor XOR 1, L_00000284a379b850, L_00000284a379c4d0, C4<0>, C4<0>;
L_00000284a3733930 .functor XOR 1, L_00000284a379be90, L_00000284a379c430, C4<0>, C4<0>;
L_00000284a3734810 .functor XOR 1, L_00000284a379b490, L_00000284a379bf30, C4<0>, C4<0>;
L_00000284a3733620 .functor XOR 1, L_00000284a379bcb0, L_00000284a379b8f0, C4<0>, C4<0>;
L_00000284a3733cb0 .functor XOR 1, L_00000284a379c570, L_00000284a379c610, C4<0>, C4<0>;
L_00000284a3733bd0 .functor XOR 1, L_00000284a379c6b0, L_00000284a379b170, C4<0>, C4<0>;
L_00000284a3733c40 .functor XOR 1, L_00000284a379c250, L_00000284a379c750, C4<0>, C4<0>;
L_00000284a3733690 .functor XOR 1, L_00000284a379bfd0, L_00000284a379adb0, C4<0>, C4<0>;
L_00000284a3733fc0 .functor XOR 1, L_00000284a379b530, L_00000284a379cb10, C4<0>, C4<0>;
L_00000284a3734570 .functor XOR 1, L_00000284a379c070, L_00000284a379ae50, C4<0>, C4<0>;
L_00000284a3733d90 .functor XOR 1, L_00000284a379bad0, L_00000284a379aa90, C4<0>, C4<0>;
L_00000284a37340a0 .functor XOR 1, L_00000284a379ba30, L_00000284a379c110, C4<0>, C4<0>;
L_00000284a3733230 .functor XOR 1, L_00000284a379c7f0, L_00000284a379c890, C4<0>, C4<0>;
L_00000284a3734650 .functor XOR 1, L_00000284a379b5d0, L_00000284a379b670, C4<0>, C4<0>;
L_00000284a3734260 .functor XOR 1, L_00000284a379c930, L_00000284a379b7b0, C4<0>, C4<0>;
L_00000284a37346c0 .functor XOR 1, L_00000284a379b710, L_00000284a379a630, C4<0>, C4<0>;
L_00000284a37348f0 .functor XOR 1, L_00000284a379c9d0, L_00000284a379aef0, C4<0>, C4<0>;
L_00000284a3733460 .functor XOR 1, L_00000284a379ca70, L_00000284a379cbb0, C4<0>, C4<0>;
L_00000284a37338c0 .functor XOR 1, L_00000284a379b2b0, L_00000284a379b990, C4<0>, C4<0>;
L_00000284a3733700 .functor XOR 1, L_00000284a379cc50, L_00000284a379ccf0, C4<0>, C4<0>;
L_00000284a3733000 .functor XOR 1, L_00000284a379a590, L_00000284a379af90, C4<0>, C4<0>;
L_00000284a37349d0 .functor XOR 1, L_00000284a379bd50, L_00000284a379bb70, C4<0>, C4<0>;
L_00000284a3733150 .functor XOR 1, L_00000284a379bdf0, L_00000284a379b210, C4<0>, C4<0>;
L_00000284a37342d0/0/0 .functor OR 1, L_00000284a379a6d0, L_00000284a379ad10, L_00000284a379a770, L_00000284a379a810;
L_00000284a37342d0/0/4 .functor OR 1, L_00000284a379a8b0, L_00000284a379a950, L_00000284a379a9f0, L_00000284a379ab30;
L_00000284a37342d0/0/8 .functor OR 1, L_00000284a379b030, L_00000284a379abd0, L_00000284a379ac70, L_00000284a379d470;
L_00000284a37342d0/0/12 .functor OR 1, L_00000284a379e870, L_00000284a379ed70, L_00000284a379eeb0, L_00000284a379f4f0;
L_00000284a37342d0/0/16 .functor OR 1, L_00000284a379dbf0, L_00000284a379ec30, L_00000284a379e5f0, L_00000284a379e730;
L_00000284a37342d0/0/20 .functor OR 1, L_00000284a379e4b0, L_00000284a379dc90, L_00000284a379f3b0, L_00000284a379ecd0;
L_00000284a37342d0/0/24 .functor OR 1, L_00000284a379ef50, L_00000284a379dd30, L_00000284a379d8d0, L_00000284a379eff0;
L_00000284a37342d0/0/28 .functor OR 1, L_00000284a379cd90, L_00000284a379ee10, L_00000284a379f090, L_00000284a379d5b0;
L_00000284a37342d0/1/0 .functor OR 1, L_00000284a37342d0/0/0, L_00000284a37342d0/0/4, L_00000284a37342d0/0/8, L_00000284a37342d0/0/12;
L_00000284a37342d0/1/4 .functor OR 1, L_00000284a37342d0/0/16, L_00000284a37342d0/0/20, L_00000284a37342d0/0/24, L_00000284a37342d0/0/28;
L_00000284a37342d0 .functor NOR 1, L_00000284a37342d0/1/0, L_00000284a37342d0/1/4, C4<0>, C4<0>;
v00000284a36e1e90_0 .net *"_ivl_0", 0 0, L_00000284a3733540;  1 drivers
v00000284a36e30b0_0 .net *"_ivl_101", 0 0, L_00000284a379adb0;  1 drivers
v00000284a36e3970_0 .net *"_ivl_102", 0 0, L_00000284a3733fc0;  1 drivers
v00000284a36e21b0_0 .net *"_ivl_105", 0 0, L_00000284a379b530;  1 drivers
v00000284a36e36f0_0 .net *"_ivl_107", 0 0, L_00000284a379cb10;  1 drivers
v00000284a36e3a10_0 .net *"_ivl_108", 0 0, L_00000284a3734570;  1 drivers
v00000284a36e24d0_0 .net *"_ivl_11", 0 0, L_00000284a3728f40;  1 drivers
v00000284a36e3fb0_0 .net *"_ivl_111", 0 0, L_00000284a379c070;  1 drivers
v00000284a36e3330_0 .net *"_ivl_113", 0 0, L_00000284a379ae50;  1 drivers
v00000284a36e3010_0 .net *"_ivl_114", 0 0, L_00000284a3733d90;  1 drivers
v00000284a36e2c50_0 .net *"_ivl_117", 0 0, L_00000284a379bad0;  1 drivers
v00000284a36e3290_0 .net *"_ivl_119", 0 0, L_00000284a379aa90;  1 drivers
v00000284a36e4230_0 .net *"_ivl_12", 0 0, L_00000284a3734ab0;  1 drivers
v00000284a36e3f10_0 .net *"_ivl_120", 0 0, L_00000284a37340a0;  1 drivers
v00000284a36e4410_0 .net *"_ivl_123", 0 0, L_00000284a379ba30;  1 drivers
v00000284a36e33d0_0 .net *"_ivl_125", 0 0, L_00000284a379c110;  1 drivers
v00000284a36e4050_0 .net *"_ivl_126", 0 0, L_00000284a3733230;  1 drivers
v00000284a36e3470_0 .net *"_ivl_129", 0 0, L_00000284a379c7f0;  1 drivers
v00000284a36e1df0_0 .net *"_ivl_131", 0 0, L_00000284a379c890;  1 drivers
v00000284a36e1f30_0 .net *"_ivl_132", 0 0, L_00000284a3734650;  1 drivers
v00000284a36e1fd0_0 .net *"_ivl_135", 0 0, L_00000284a379b5d0;  1 drivers
v00000284a36e2890_0 .net *"_ivl_137", 0 0, L_00000284a379b670;  1 drivers
v00000284a36e2250_0 .net *"_ivl_138", 0 0, L_00000284a3734260;  1 drivers
v00000284a36e2d90_0 .net *"_ivl_141", 0 0, L_00000284a379c930;  1 drivers
v00000284a36e2e30_0 .net *"_ivl_143", 0 0, L_00000284a379b7b0;  1 drivers
v00000284a36e2110_0 .net *"_ivl_144", 0 0, L_00000284a37346c0;  1 drivers
v00000284a36e3b50_0 .net *"_ivl_147", 0 0, L_00000284a379b710;  1 drivers
v00000284a36e2570_0 .net *"_ivl_149", 0 0, L_00000284a379a630;  1 drivers
v00000284a36e2750_0 .net *"_ivl_15", 0 0, L_00000284a3728fe0;  1 drivers
v00000284a36e2ed0_0 .net *"_ivl_150", 0 0, L_00000284a37348f0;  1 drivers
v00000284a36e2930_0 .net *"_ivl_153", 0 0, L_00000284a379c9d0;  1 drivers
v00000284a36e22f0_0 .net *"_ivl_155", 0 0, L_00000284a379aef0;  1 drivers
v00000284a36e3510_0 .net *"_ivl_156", 0 0, L_00000284a3733460;  1 drivers
v00000284a36e3790_0 .net *"_ivl_159", 0 0, L_00000284a379ca70;  1 drivers
v00000284a36e38d0_0 .net *"_ivl_161", 0 0, L_00000284a379cbb0;  1 drivers
v00000284a36e2390_0 .net *"_ivl_162", 0 0, L_00000284a37338c0;  1 drivers
v00000284a36e2430_0 .net *"_ivl_165", 0 0, L_00000284a379b2b0;  1 drivers
v00000284a36e3150_0 .net *"_ivl_167", 0 0, L_00000284a379b990;  1 drivers
v00000284a36e3bf0_0 .net *"_ivl_168", 0 0, L_00000284a3733700;  1 drivers
v00000284a36e29d0_0 .net *"_ivl_17", 0 0, L_00000284a3729080;  1 drivers
v00000284a36e2a70_0 .net *"_ivl_171", 0 0, L_00000284a379cc50;  1 drivers
v00000284a36e2b10_0 .net *"_ivl_173", 0 0, L_00000284a379ccf0;  1 drivers
v00000284a36e3c90_0 .net *"_ivl_174", 0 0, L_00000284a3733000;  1 drivers
v00000284a36e2f70_0 .net *"_ivl_177", 0 0, L_00000284a379a590;  1 drivers
v00000284a36e31f0_0 .net *"_ivl_179", 0 0, L_00000284a379af90;  1 drivers
v00000284a36e35b0_0 .net *"_ivl_18", 0 0, L_00000284a3734b90;  1 drivers
v00000284a36e3830_0 .net *"_ivl_180", 0 0, L_00000284a37349d0;  1 drivers
v00000284a36e3ab0_0 .net *"_ivl_183", 0 0, L_00000284a379bd50;  1 drivers
v00000284a36e3d30_0 .net *"_ivl_185", 0 0, L_00000284a379bb70;  1 drivers
v00000284a36e4cd0_0 .net *"_ivl_186", 0 0, L_00000284a3733150;  1 drivers
v00000284a36e59f0_0 .net *"_ivl_190", 0 0, L_00000284a379bdf0;  1 drivers
v00000284a36e5090_0 .net *"_ivl_192", 0 0, L_00000284a379b210;  1 drivers
v00000284a36e4730_0 .net *"_ivl_194", 0 0, L_00000284a379a6d0;  1 drivers
v00000284a36e5bd0_0 .net *"_ivl_196", 0 0, L_00000284a379ad10;  1 drivers
v00000284a36e4b90_0 .net *"_ivl_198", 0 0, L_00000284a379a770;  1 drivers
v00000284a36e5310_0 .net *"_ivl_200", 0 0, L_00000284a379a810;  1 drivers
v00000284a36e4eb0_0 .net *"_ivl_202", 0 0, L_00000284a379a8b0;  1 drivers
v00000284a36e53b0_0 .net *"_ivl_204", 0 0, L_00000284a379a950;  1 drivers
v00000284a36e5630_0 .net *"_ivl_206", 0 0, L_00000284a379a9f0;  1 drivers
v00000284a36e4d70_0 .net *"_ivl_208", 0 0, L_00000284a379ab30;  1 drivers
v00000284a36e5270_0 .net *"_ivl_21", 0 0, L_00000284a3729440;  1 drivers
v00000284a36e47d0_0 .net *"_ivl_210", 0 0, L_00000284a379b030;  1 drivers
v00000284a36e4a50_0 .net *"_ivl_212", 0 0, L_00000284a379abd0;  1 drivers
v00000284a36e4af0_0 .net *"_ivl_214", 0 0, L_00000284a379ac70;  1 drivers
v00000284a36e4c30_0 .net *"_ivl_216", 0 0, L_00000284a379d470;  1 drivers
v00000284a36e5770_0 .net *"_ivl_218", 0 0, L_00000284a379e870;  1 drivers
v00000284a36e4e10_0 .net *"_ivl_220", 0 0, L_00000284a379ed70;  1 drivers
v00000284a36e5810_0 .net *"_ivl_222", 0 0, L_00000284a379eeb0;  1 drivers
v00000284a36e5c70_0 .net *"_ivl_224", 0 0, L_00000284a379f4f0;  1 drivers
v00000284a36e5130_0 .net *"_ivl_226", 0 0, L_00000284a379dbf0;  1 drivers
v00000284a36e4f50_0 .net *"_ivl_228", 0 0, L_00000284a379ec30;  1 drivers
v00000284a36e4870_0 .net *"_ivl_23", 0 0, L_00000284a3729120;  1 drivers
v00000284a36e4ff0_0 .net *"_ivl_230", 0 0, L_00000284a379e5f0;  1 drivers
v00000284a36e4910_0 .net *"_ivl_232", 0 0, L_00000284a379e730;  1 drivers
v00000284a36e5a90_0 .net *"_ivl_234", 0 0, L_00000284a379e4b0;  1 drivers
v00000284a36e49b0_0 .net *"_ivl_236", 0 0, L_00000284a379dc90;  1 drivers
v00000284a36e45f0_0 .net *"_ivl_238", 0 0, L_00000284a379f3b0;  1 drivers
v00000284a36e5b30_0 .net *"_ivl_24", 0 0, L_00000284a3733f50;  1 drivers
v00000284a36e51d0_0 .net *"_ivl_240", 0 0, L_00000284a379ecd0;  1 drivers
v00000284a36e5450_0 .net *"_ivl_242", 0 0, L_00000284a379ef50;  1 drivers
v00000284a36e5590_0 .net *"_ivl_244", 0 0, L_00000284a379dd30;  1 drivers
v00000284a36e54f0_0 .net *"_ivl_246", 0 0, L_00000284a379d8d0;  1 drivers
v00000284a36e56d0_0 .net *"_ivl_248", 0 0, L_00000284a379eff0;  1 drivers
v00000284a36e58b0_0 .net *"_ivl_250", 0 0, L_00000284a379cd90;  1 drivers
v00000284a36e5950_0 .net *"_ivl_252", 0 0, L_00000284a379ee10;  1 drivers
v00000284a36e4690_0 .net *"_ivl_254", 0 0, L_00000284a379f090;  1 drivers
v00000284a36072c0_0 .net *"_ivl_256", 0 0, L_00000284a379d5b0;  1 drivers
v00000284a36e6800_0 .net *"_ivl_27", 0 0, L_00000284a3728d60;  1 drivers
v00000284a36e7ca0_0 .net *"_ivl_29", 0 0, L_00000284a3729260;  1 drivers
v00000284a36e6760_0 .net *"_ivl_3", 0 0, L_00000284a3729300;  1 drivers
v00000284a36e5ea0_0 .net *"_ivl_30", 0 0, L_00000284a37337e0;  1 drivers
v00000284a36e8060_0 .net *"_ivl_33", 0 0, L_00000284a3728e00;  1 drivers
v00000284a36e7980_0 .net *"_ivl_35", 0 0, L_00000284a3728ea0;  1 drivers
v00000284a36e6c60_0 .net *"_ivl_36", 0 0, L_00000284a37345e0;  1 drivers
v00000284a36e8560_0 .net *"_ivl_39", 0 0, L_00000284a379c1b0;  1 drivers
v00000284a36e7d40_0 .net *"_ivl_41", 0 0, L_00000284a379c2f0;  1 drivers
v00000284a36e69e0_0 .net *"_ivl_42", 0 0, L_00000284a37334d0;  1 drivers
v00000284a36e7700_0 .net *"_ivl_45", 0 0, L_00000284a379b350;  1 drivers
v00000284a36e6b20_0 .net *"_ivl_47", 0 0, L_00000284a379b0d0;  1 drivers
v00000284a36e6620_0 .net *"_ivl_48", 0 0, L_00000284a3733310;  1 drivers
v00000284a36e7b60_0 .net *"_ivl_5", 0 0, L_00000284a37293a0;  1 drivers
v00000284a36e7ac0_0 .net *"_ivl_51", 0 0, L_00000284a379c390;  1 drivers
v00000284a36e5f40_0 .net *"_ivl_53", 0 0, L_00000284a379b3f0;  1 drivers
v00000284a36e6440_0 .net *"_ivl_54", 0 0, L_00000284a37341f0;  1 drivers
v00000284a36e7c00_0 .net *"_ivl_57", 0 0, L_00000284a379b850;  1 drivers
v00000284a36e7de0_0 .net *"_ivl_59", 0 0, L_00000284a379c4d0;  1 drivers
v00000284a36e7e80_0 .net *"_ivl_6", 0 0, L_00000284a3733a10;  1 drivers
v00000284a36e6bc0_0 .net *"_ivl_60", 0 0, L_00000284a3733930;  1 drivers
v00000284a36e64e0_0 .net *"_ivl_63", 0 0, L_00000284a379be90;  1 drivers
v00000284a36e6ee0_0 .net *"_ivl_65", 0 0, L_00000284a379c430;  1 drivers
v00000284a36e82e0_0 .net *"_ivl_66", 0 0, L_00000284a3734810;  1 drivers
v00000284a36e5fe0_0 .net *"_ivl_69", 0 0, L_00000284a379b490;  1 drivers
v00000284a36e6260_0 .net *"_ivl_71", 0 0, L_00000284a379bf30;  1 drivers
v00000284a36e7660_0 .net *"_ivl_72", 0 0, L_00000284a3733620;  1 drivers
v00000284a36e7fc0_0 .net *"_ivl_75", 0 0, L_00000284a379bcb0;  1 drivers
v00000284a36e61c0_0 .net *"_ivl_77", 0 0, L_00000284a379b8f0;  1 drivers
v00000284a36e77a0_0 .net *"_ivl_78", 0 0, L_00000284a3733cb0;  1 drivers
v00000284a36e7f20_0 .net *"_ivl_81", 0 0, L_00000284a379c570;  1 drivers
v00000284a36e73e0_0 .net *"_ivl_83", 0 0, L_00000284a379c610;  1 drivers
v00000284a36e81a0_0 .net *"_ivl_84", 0 0, L_00000284a3733bd0;  1 drivers
v00000284a36e7020_0 .net *"_ivl_87", 0 0, L_00000284a379c6b0;  1 drivers
v00000284a36e6300_0 .net *"_ivl_89", 0 0, L_00000284a379b170;  1 drivers
v00000284a36e78e0_0 .net *"_ivl_9", 0 0, L_00000284a37291c0;  1 drivers
v00000284a36e8100_0 .net *"_ivl_90", 0 0, L_00000284a3733c40;  1 drivers
v00000284a36e70c0_0 .net *"_ivl_93", 0 0, L_00000284a379c250;  1 drivers
v00000284a36e6120_0 .net *"_ivl_95", 0 0, L_00000284a379c750;  1 drivers
v00000284a36e7340_0 .net *"_ivl_96", 0 0, L_00000284a3733690;  1 drivers
v00000284a36e6080_0 .net *"_ivl_99", 0 0, L_00000284a379bfd0;  1 drivers
v00000284a36e6d00_0 .net "a", 31 0, v00000284a36f5230_0;  alias, 1 drivers
v00000284a36e63a0_0 .net "b", 31 0, v00000284a36f5910_0;  alias, 1 drivers
v00000284a36e7200_0 .net "out", 0 0, L_00000284a37342d0;  alias, 1 drivers
v00000284a36e6da0_0 .net "temp", 31 0, L_00000284a379bc10;  1 drivers
L_00000284a3729300 .part v00000284a36f5230_0, 0, 1;
L_00000284a37293a0 .part v00000284a36f5910_0, 0, 1;
L_00000284a37291c0 .part v00000284a36f5230_0, 1, 1;
L_00000284a3728f40 .part v00000284a36f5910_0, 1, 1;
L_00000284a3728fe0 .part v00000284a36f5230_0, 2, 1;
L_00000284a3729080 .part v00000284a36f5910_0, 2, 1;
L_00000284a3729440 .part v00000284a36f5230_0, 3, 1;
L_00000284a3729120 .part v00000284a36f5910_0, 3, 1;
L_00000284a3728d60 .part v00000284a36f5230_0, 4, 1;
L_00000284a3729260 .part v00000284a36f5910_0, 4, 1;
L_00000284a3728e00 .part v00000284a36f5230_0, 5, 1;
L_00000284a3728ea0 .part v00000284a36f5910_0, 5, 1;
L_00000284a379c1b0 .part v00000284a36f5230_0, 6, 1;
L_00000284a379c2f0 .part v00000284a36f5910_0, 6, 1;
L_00000284a379b350 .part v00000284a36f5230_0, 7, 1;
L_00000284a379b0d0 .part v00000284a36f5910_0, 7, 1;
L_00000284a379c390 .part v00000284a36f5230_0, 8, 1;
L_00000284a379b3f0 .part v00000284a36f5910_0, 8, 1;
L_00000284a379b850 .part v00000284a36f5230_0, 9, 1;
L_00000284a379c4d0 .part v00000284a36f5910_0, 9, 1;
L_00000284a379be90 .part v00000284a36f5230_0, 10, 1;
L_00000284a379c430 .part v00000284a36f5910_0, 10, 1;
L_00000284a379b490 .part v00000284a36f5230_0, 11, 1;
L_00000284a379bf30 .part v00000284a36f5910_0, 11, 1;
L_00000284a379bcb0 .part v00000284a36f5230_0, 12, 1;
L_00000284a379b8f0 .part v00000284a36f5910_0, 12, 1;
L_00000284a379c570 .part v00000284a36f5230_0, 13, 1;
L_00000284a379c610 .part v00000284a36f5910_0, 13, 1;
L_00000284a379c6b0 .part v00000284a36f5230_0, 14, 1;
L_00000284a379b170 .part v00000284a36f5910_0, 14, 1;
L_00000284a379c250 .part v00000284a36f5230_0, 15, 1;
L_00000284a379c750 .part v00000284a36f5910_0, 15, 1;
L_00000284a379bfd0 .part v00000284a36f5230_0, 16, 1;
L_00000284a379adb0 .part v00000284a36f5910_0, 16, 1;
L_00000284a379b530 .part v00000284a36f5230_0, 17, 1;
L_00000284a379cb10 .part v00000284a36f5910_0, 17, 1;
L_00000284a379c070 .part v00000284a36f5230_0, 18, 1;
L_00000284a379ae50 .part v00000284a36f5910_0, 18, 1;
L_00000284a379bad0 .part v00000284a36f5230_0, 19, 1;
L_00000284a379aa90 .part v00000284a36f5910_0, 19, 1;
L_00000284a379ba30 .part v00000284a36f5230_0, 20, 1;
L_00000284a379c110 .part v00000284a36f5910_0, 20, 1;
L_00000284a379c7f0 .part v00000284a36f5230_0, 21, 1;
L_00000284a379c890 .part v00000284a36f5910_0, 21, 1;
L_00000284a379b5d0 .part v00000284a36f5230_0, 22, 1;
L_00000284a379b670 .part v00000284a36f5910_0, 22, 1;
L_00000284a379c930 .part v00000284a36f5230_0, 23, 1;
L_00000284a379b7b0 .part v00000284a36f5910_0, 23, 1;
L_00000284a379b710 .part v00000284a36f5230_0, 24, 1;
L_00000284a379a630 .part v00000284a36f5910_0, 24, 1;
L_00000284a379c9d0 .part v00000284a36f5230_0, 25, 1;
L_00000284a379aef0 .part v00000284a36f5910_0, 25, 1;
L_00000284a379ca70 .part v00000284a36f5230_0, 26, 1;
L_00000284a379cbb0 .part v00000284a36f5910_0, 26, 1;
L_00000284a379b2b0 .part v00000284a36f5230_0, 27, 1;
L_00000284a379b990 .part v00000284a36f5910_0, 27, 1;
L_00000284a379cc50 .part v00000284a36f5230_0, 28, 1;
L_00000284a379ccf0 .part v00000284a36f5910_0, 28, 1;
L_00000284a379a590 .part v00000284a36f5230_0, 29, 1;
L_00000284a379af90 .part v00000284a36f5910_0, 29, 1;
L_00000284a379bd50 .part v00000284a36f5230_0, 30, 1;
L_00000284a379bb70 .part v00000284a36f5910_0, 30, 1;
LS_00000284a379bc10_0_0 .concat8 [ 1 1 1 1], L_00000284a3733540, L_00000284a3733a10, L_00000284a3734ab0, L_00000284a3734b90;
LS_00000284a379bc10_0_4 .concat8 [ 1 1 1 1], L_00000284a3733f50, L_00000284a37337e0, L_00000284a37345e0, L_00000284a37334d0;
LS_00000284a379bc10_0_8 .concat8 [ 1 1 1 1], L_00000284a3733310, L_00000284a37341f0, L_00000284a3733930, L_00000284a3734810;
LS_00000284a379bc10_0_12 .concat8 [ 1 1 1 1], L_00000284a3733620, L_00000284a3733cb0, L_00000284a3733bd0, L_00000284a3733c40;
LS_00000284a379bc10_0_16 .concat8 [ 1 1 1 1], L_00000284a3733690, L_00000284a3733fc0, L_00000284a3734570, L_00000284a3733d90;
LS_00000284a379bc10_0_20 .concat8 [ 1 1 1 1], L_00000284a37340a0, L_00000284a3733230, L_00000284a3734650, L_00000284a3734260;
LS_00000284a379bc10_0_24 .concat8 [ 1 1 1 1], L_00000284a37346c0, L_00000284a37348f0, L_00000284a3733460, L_00000284a37338c0;
LS_00000284a379bc10_0_28 .concat8 [ 1 1 1 1], L_00000284a3733700, L_00000284a3733000, L_00000284a37349d0, L_00000284a3733150;
LS_00000284a379bc10_1_0 .concat8 [ 4 4 4 4], LS_00000284a379bc10_0_0, LS_00000284a379bc10_0_4, LS_00000284a379bc10_0_8, LS_00000284a379bc10_0_12;
LS_00000284a379bc10_1_4 .concat8 [ 4 4 4 4], LS_00000284a379bc10_0_16, LS_00000284a379bc10_0_20, LS_00000284a379bc10_0_24, LS_00000284a379bc10_0_28;
L_00000284a379bc10 .concat8 [ 16 16 0 0], LS_00000284a379bc10_1_0, LS_00000284a379bc10_1_4;
L_00000284a379bdf0 .part v00000284a36f5230_0, 31, 1;
L_00000284a379b210 .part v00000284a36f5910_0, 31, 1;
L_00000284a379a6d0 .part L_00000284a379bc10, 0, 1;
L_00000284a379ad10 .part L_00000284a379bc10, 1, 1;
L_00000284a379a770 .part L_00000284a379bc10, 2, 1;
L_00000284a379a810 .part L_00000284a379bc10, 3, 1;
L_00000284a379a8b0 .part L_00000284a379bc10, 4, 1;
L_00000284a379a950 .part L_00000284a379bc10, 5, 1;
L_00000284a379a9f0 .part L_00000284a379bc10, 6, 1;
L_00000284a379ab30 .part L_00000284a379bc10, 7, 1;
L_00000284a379b030 .part L_00000284a379bc10, 8, 1;
L_00000284a379abd0 .part L_00000284a379bc10, 9, 1;
L_00000284a379ac70 .part L_00000284a379bc10, 10, 1;
L_00000284a379d470 .part L_00000284a379bc10, 11, 1;
L_00000284a379e870 .part L_00000284a379bc10, 12, 1;
L_00000284a379ed70 .part L_00000284a379bc10, 13, 1;
L_00000284a379eeb0 .part L_00000284a379bc10, 14, 1;
L_00000284a379f4f0 .part L_00000284a379bc10, 15, 1;
L_00000284a379dbf0 .part L_00000284a379bc10, 16, 1;
L_00000284a379ec30 .part L_00000284a379bc10, 17, 1;
L_00000284a379e5f0 .part L_00000284a379bc10, 18, 1;
L_00000284a379e730 .part L_00000284a379bc10, 19, 1;
L_00000284a379e4b0 .part L_00000284a379bc10, 20, 1;
L_00000284a379dc90 .part L_00000284a379bc10, 21, 1;
L_00000284a379f3b0 .part L_00000284a379bc10, 22, 1;
L_00000284a379ecd0 .part L_00000284a379bc10, 23, 1;
L_00000284a379ef50 .part L_00000284a379bc10, 24, 1;
L_00000284a379dd30 .part L_00000284a379bc10, 25, 1;
L_00000284a379d8d0 .part L_00000284a379bc10, 26, 1;
L_00000284a379eff0 .part L_00000284a379bc10, 27, 1;
L_00000284a379cd90 .part L_00000284a379bc10, 28, 1;
L_00000284a379ee10 .part L_00000284a379bc10, 29, 1;
L_00000284a379f090 .part L_00000284a379bc10, 30, 1;
L_00000284a379d5b0 .part L_00000284a379bc10, 31, 1;
S_00000284a34f02d0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000284a34a9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000284a366c640 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000284a3733b60 .functor NOT 1, L_00000284a37276e0, C4<0>, C4<0>, C4<0>;
v00000284a36e7480_0 .net "A", 31 0, v00000284a36f5230_0;  alias, 1 drivers
v00000284a36e5e00_0 .net "ALUOP", 3 0, v00000284a36e6a80_0;  alias, 1 drivers
v00000284a36e66c0_0 .net "B", 31 0, v00000284a36f5910_0;  alias, 1 drivers
v00000284a36e7160_0 .var "CF", 0 0;
v00000284a36e7840_0 .net "ZF", 0 0, L_00000284a3733b60;  alias, 1 drivers
v00000284a36e68a0_0 .net *"_ivl_1", 0 0, L_00000284a37276e0;  1 drivers
v00000284a36e6940_0 .var "res", 31 0;
E_00000284a366c040 .event anyedge, v00000284a36e5e00_0, v00000284a36e6d00_0, v00000284a36e63a0_0, v00000284a36e7160_0;
L_00000284a37276e0 .reduce/or v00000284a36e6940_0;
S_00000284a34ed8a0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000284a34a9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000284a36ea5c0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000284a36ea5f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000284a36ea630 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000284a36ea668 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000284a36ea6a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000284a36ea6d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000284a36ea710 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000284a36ea748 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000284a36ea780 .param/l "j" 0 9 19, C4<000010000000>;
P_00000284a36ea7b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000284a36ea7f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000284a36ea828 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000284a36ea860 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000284a36ea898 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000284a36ea8d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000284a36ea908 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000284a36ea940 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000284a36ea978 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000284a36ea9b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000284a36ea9e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000284a36eaa20 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000284a36eaa58 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000284a36eaa90 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000284a36eaac8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000284a36eab00 .param/l "xori" 0 9 12, C4<001110000000>;
v00000284a36e6a80_0 .var "ALU_OP", 3 0;
v00000284a36e75c0_0 .net "opcode", 11 0, v00000284a36f5190_0;  alias, 1 drivers
E_00000284a366c7c0 .event anyedge, v00000284a35f0440_0;
S_00000284a34eda30 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000284a34b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000284a36f28f0_0 .net "EX1_forward_to_B", 31 0, v00000284a36f20d0_0;  alias, 1 drivers
v00000284a36f1ef0_0 .net "EX_PFC", 31 0, v00000284a36f2990_0;  alias, 1 drivers
v00000284a36f2170_0 .net "EX_PFC_to_IF", 31 0, L_00000284a37273c0;  alias, 1 drivers
v00000284a36f39d0_0 .net "alu_selA", 1 0, L_00000284a3722960;  alias, 1 drivers
v00000284a36f2350_0 .net "alu_selB", 1 0, L_00000284a3723e00;  alias, 1 drivers
v00000284a36f2210_0 .net "ex_haz", 31 0, v00000284a36e26b0_0;  alias, 1 drivers
v00000284a36f1f90_0 .net "id_haz", 31 0, L_00000284a3727960;  alias, 1 drivers
v00000284a36f3890_0 .net "is_jr", 0 0, v00000284a36f4290_0;  alias, 1 drivers
v00000284a36f25d0_0 .net "mem_haz", 31 0, L_00000284a3734dc0;  alias, 1 drivers
v00000284a36f2df0_0 .net "oper1", 31 0, L_00000284a372b240;  alias, 1 drivers
v00000284a36f40b0_0 .net "oper2", 31 0, L_00000284a3734110;  alias, 1 drivers
v00000284a36f23f0_0 .net "pc", 31 0, v00000284a36f3930_0;  alias, 1 drivers
v00000284a36f2710_0 .net "rs1", 31 0, v00000284a36f3b10_0;  alias, 1 drivers
v00000284a36f27b0_0 .net "rs2_in", 31 0, v00000284a36f2530_0;  alias, 1 drivers
v00000284a36f3070_0 .net "rs2_out", 31 0, L_00000284a3734180;  alias, 1 drivers
v00000284a36f2850_0 .net "store_rs2_forward", 1 0, L_00000284a3724760;  alias, 1 drivers
L_00000284a37273c0 .functor MUXZ 32, v00000284a36f2990_0, L_00000284a372b240, v00000284a36f4290_0, C4<>;
S_00000284a34a8200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000284a34eda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000284a366bec0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000284a372ac20 .functor NOT 1, L_00000284a37285e0, C4<0>, C4<0>, C4<0>;
L_00000284a372a360 .functor NOT 1, L_00000284a3727fa0, C4<0>, C4<0>, C4<0>;
L_00000284a37296b0 .functor NOT 1, L_00000284a3726d80, C4<0>, C4<0>, C4<0>;
L_00000284a372a440 .functor NOT 1, L_00000284a37284a0, C4<0>, C4<0>, C4<0>;
L_00000284a372a7c0 .functor AND 32, L_00000284a3729f00, v00000284a36f3b10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000284a372a4b0 .functor AND 32, L_00000284a3729cd0, L_00000284a3734dc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000284a372a830 .functor OR 32, L_00000284a372a7c0, L_00000284a372a4b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000284a372a910 .functor AND 32, L_00000284a372a1a0, v00000284a36e26b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000284a372a980 .functor OR 32, L_00000284a372a830, L_00000284a372a910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000284a372b1d0 .functor AND 32, L_00000284a372a590, L_00000284a3727960, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000284a372b240 .functor OR 32, L_00000284a372a980, L_00000284a372b1d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000284a36e90a0_0 .net *"_ivl_1", 0 0, L_00000284a37285e0;  1 drivers
v00000284a36e9140_0 .net *"_ivl_13", 0 0, L_00000284a3726d80;  1 drivers
v00000284a36e8740_0 .net *"_ivl_14", 0 0, L_00000284a37296b0;  1 drivers
v00000284a36e87e0_0 .net *"_ivl_19", 0 0, L_00000284a3728360;  1 drivers
v00000284a36e89c0_0 .net *"_ivl_2", 0 0, L_00000284a372ac20;  1 drivers
v00000284a36ed0f0_0 .net *"_ivl_23", 0 0, L_00000284a3726600;  1 drivers
v00000284a36edaf0_0 .net *"_ivl_27", 0 0, L_00000284a37284a0;  1 drivers
v00000284a36ecc90_0 .net *"_ivl_28", 0 0, L_00000284a372a440;  1 drivers
v00000284a36ec6f0_0 .net *"_ivl_33", 0 0, L_00000284a37275a0;  1 drivers
v00000284a36edb90_0 .net *"_ivl_37", 0 0, L_00000284a3727d20;  1 drivers
v00000284a36ec790_0 .net *"_ivl_40", 31 0, L_00000284a372a7c0;  1 drivers
v00000284a36ed4b0_0 .net *"_ivl_42", 31 0, L_00000284a372a4b0;  1 drivers
v00000284a36ec8d0_0 .net *"_ivl_44", 31 0, L_00000284a372a830;  1 drivers
v00000284a36ece70_0 .net *"_ivl_46", 31 0, L_00000284a372a910;  1 drivers
v00000284a36ecdd0_0 .net *"_ivl_48", 31 0, L_00000284a372a980;  1 drivers
v00000284a36ec970_0 .net *"_ivl_50", 31 0, L_00000284a372b1d0;  1 drivers
v00000284a36ed050_0 .net *"_ivl_7", 0 0, L_00000284a3727fa0;  1 drivers
v00000284a36ebed0_0 .net *"_ivl_8", 0 0, L_00000284a372a360;  1 drivers
v00000284a36ed190_0 .net "ina", 31 0, v00000284a36f3b10_0;  alias, 1 drivers
v00000284a36ebe30_0 .net "inb", 31 0, L_00000284a3734dc0;  alias, 1 drivers
v00000284a36ecab0_0 .net "inc", 31 0, v00000284a36e26b0_0;  alias, 1 drivers
v00000284a36ebf70_0 .net "ind", 31 0, L_00000284a3727960;  alias, 1 drivers
v00000284a36ecfb0_0 .net "out", 31 0, L_00000284a372b240;  alias, 1 drivers
v00000284a36edeb0_0 .net "s0", 31 0, L_00000284a3729f00;  1 drivers
v00000284a36edc30_0 .net "s1", 31 0, L_00000284a3729cd0;  1 drivers
v00000284a36edcd0_0 .net "s2", 31 0, L_00000284a372a1a0;  1 drivers
v00000284a36ec010_0 .net "s3", 31 0, L_00000284a372a590;  1 drivers
v00000284a36ed230_0 .net "sel", 1 0, L_00000284a3722960;  alias, 1 drivers
L_00000284a37285e0 .part L_00000284a3722960, 1, 1;
LS_00000284a3726c40_0_0 .concat [ 1 1 1 1], L_00000284a372ac20, L_00000284a372ac20, L_00000284a372ac20, L_00000284a372ac20;
LS_00000284a3726c40_0_4 .concat [ 1 1 1 1], L_00000284a372ac20, L_00000284a372ac20, L_00000284a372ac20, L_00000284a372ac20;
LS_00000284a3726c40_0_8 .concat [ 1 1 1 1], L_00000284a372ac20, L_00000284a372ac20, L_00000284a372ac20, L_00000284a372ac20;
LS_00000284a3726c40_0_12 .concat [ 1 1 1 1], L_00000284a372ac20, L_00000284a372ac20, L_00000284a372ac20, L_00000284a372ac20;
LS_00000284a3726c40_0_16 .concat [ 1 1 1 1], L_00000284a372ac20, L_00000284a372ac20, L_00000284a372ac20, L_00000284a372ac20;
LS_00000284a3726c40_0_20 .concat [ 1 1 1 1], L_00000284a372ac20, L_00000284a372ac20, L_00000284a372ac20, L_00000284a372ac20;
LS_00000284a3726c40_0_24 .concat [ 1 1 1 1], L_00000284a372ac20, L_00000284a372ac20, L_00000284a372ac20, L_00000284a372ac20;
LS_00000284a3726c40_0_28 .concat [ 1 1 1 1], L_00000284a372ac20, L_00000284a372ac20, L_00000284a372ac20, L_00000284a372ac20;
LS_00000284a3726c40_1_0 .concat [ 4 4 4 4], LS_00000284a3726c40_0_0, LS_00000284a3726c40_0_4, LS_00000284a3726c40_0_8, LS_00000284a3726c40_0_12;
LS_00000284a3726c40_1_4 .concat [ 4 4 4 4], LS_00000284a3726c40_0_16, LS_00000284a3726c40_0_20, LS_00000284a3726c40_0_24, LS_00000284a3726c40_0_28;
L_00000284a3726c40 .concat [ 16 16 0 0], LS_00000284a3726c40_1_0, LS_00000284a3726c40_1_4;
L_00000284a3727fa0 .part L_00000284a3722960, 0, 1;
LS_00000284a3727500_0_0 .concat [ 1 1 1 1], L_00000284a372a360, L_00000284a372a360, L_00000284a372a360, L_00000284a372a360;
LS_00000284a3727500_0_4 .concat [ 1 1 1 1], L_00000284a372a360, L_00000284a372a360, L_00000284a372a360, L_00000284a372a360;
LS_00000284a3727500_0_8 .concat [ 1 1 1 1], L_00000284a372a360, L_00000284a372a360, L_00000284a372a360, L_00000284a372a360;
LS_00000284a3727500_0_12 .concat [ 1 1 1 1], L_00000284a372a360, L_00000284a372a360, L_00000284a372a360, L_00000284a372a360;
LS_00000284a3727500_0_16 .concat [ 1 1 1 1], L_00000284a372a360, L_00000284a372a360, L_00000284a372a360, L_00000284a372a360;
LS_00000284a3727500_0_20 .concat [ 1 1 1 1], L_00000284a372a360, L_00000284a372a360, L_00000284a372a360, L_00000284a372a360;
LS_00000284a3727500_0_24 .concat [ 1 1 1 1], L_00000284a372a360, L_00000284a372a360, L_00000284a372a360, L_00000284a372a360;
LS_00000284a3727500_0_28 .concat [ 1 1 1 1], L_00000284a372a360, L_00000284a372a360, L_00000284a372a360, L_00000284a372a360;
LS_00000284a3727500_1_0 .concat [ 4 4 4 4], LS_00000284a3727500_0_0, LS_00000284a3727500_0_4, LS_00000284a3727500_0_8, LS_00000284a3727500_0_12;
LS_00000284a3727500_1_4 .concat [ 4 4 4 4], LS_00000284a3727500_0_16, LS_00000284a3727500_0_20, LS_00000284a3727500_0_24, LS_00000284a3727500_0_28;
L_00000284a3727500 .concat [ 16 16 0 0], LS_00000284a3727500_1_0, LS_00000284a3727500_1_4;
L_00000284a3726d80 .part L_00000284a3722960, 1, 1;
LS_00000284a3728ae0_0_0 .concat [ 1 1 1 1], L_00000284a37296b0, L_00000284a37296b0, L_00000284a37296b0, L_00000284a37296b0;
LS_00000284a3728ae0_0_4 .concat [ 1 1 1 1], L_00000284a37296b0, L_00000284a37296b0, L_00000284a37296b0, L_00000284a37296b0;
LS_00000284a3728ae0_0_8 .concat [ 1 1 1 1], L_00000284a37296b0, L_00000284a37296b0, L_00000284a37296b0, L_00000284a37296b0;
LS_00000284a3728ae0_0_12 .concat [ 1 1 1 1], L_00000284a37296b0, L_00000284a37296b0, L_00000284a37296b0, L_00000284a37296b0;
LS_00000284a3728ae0_0_16 .concat [ 1 1 1 1], L_00000284a37296b0, L_00000284a37296b0, L_00000284a37296b0, L_00000284a37296b0;
LS_00000284a3728ae0_0_20 .concat [ 1 1 1 1], L_00000284a37296b0, L_00000284a37296b0, L_00000284a37296b0, L_00000284a37296b0;
LS_00000284a3728ae0_0_24 .concat [ 1 1 1 1], L_00000284a37296b0, L_00000284a37296b0, L_00000284a37296b0, L_00000284a37296b0;
LS_00000284a3728ae0_0_28 .concat [ 1 1 1 1], L_00000284a37296b0, L_00000284a37296b0, L_00000284a37296b0, L_00000284a37296b0;
LS_00000284a3728ae0_1_0 .concat [ 4 4 4 4], LS_00000284a3728ae0_0_0, LS_00000284a3728ae0_0_4, LS_00000284a3728ae0_0_8, LS_00000284a3728ae0_0_12;
LS_00000284a3728ae0_1_4 .concat [ 4 4 4 4], LS_00000284a3728ae0_0_16, LS_00000284a3728ae0_0_20, LS_00000284a3728ae0_0_24, LS_00000284a3728ae0_0_28;
L_00000284a3728ae0 .concat [ 16 16 0 0], LS_00000284a3728ae0_1_0, LS_00000284a3728ae0_1_4;
L_00000284a3728360 .part L_00000284a3722960, 0, 1;
LS_00000284a3727280_0_0 .concat [ 1 1 1 1], L_00000284a3728360, L_00000284a3728360, L_00000284a3728360, L_00000284a3728360;
LS_00000284a3727280_0_4 .concat [ 1 1 1 1], L_00000284a3728360, L_00000284a3728360, L_00000284a3728360, L_00000284a3728360;
LS_00000284a3727280_0_8 .concat [ 1 1 1 1], L_00000284a3728360, L_00000284a3728360, L_00000284a3728360, L_00000284a3728360;
LS_00000284a3727280_0_12 .concat [ 1 1 1 1], L_00000284a3728360, L_00000284a3728360, L_00000284a3728360, L_00000284a3728360;
LS_00000284a3727280_0_16 .concat [ 1 1 1 1], L_00000284a3728360, L_00000284a3728360, L_00000284a3728360, L_00000284a3728360;
LS_00000284a3727280_0_20 .concat [ 1 1 1 1], L_00000284a3728360, L_00000284a3728360, L_00000284a3728360, L_00000284a3728360;
LS_00000284a3727280_0_24 .concat [ 1 1 1 1], L_00000284a3728360, L_00000284a3728360, L_00000284a3728360, L_00000284a3728360;
LS_00000284a3727280_0_28 .concat [ 1 1 1 1], L_00000284a3728360, L_00000284a3728360, L_00000284a3728360, L_00000284a3728360;
LS_00000284a3727280_1_0 .concat [ 4 4 4 4], LS_00000284a3727280_0_0, LS_00000284a3727280_0_4, LS_00000284a3727280_0_8, LS_00000284a3727280_0_12;
LS_00000284a3727280_1_4 .concat [ 4 4 4 4], LS_00000284a3727280_0_16, LS_00000284a3727280_0_20, LS_00000284a3727280_0_24, LS_00000284a3727280_0_28;
L_00000284a3727280 .concat [ 16 16 0 0], LS_00000284a3727280_1_0, LS_00000284a3727280_1_4;
L_00000284a3726600 .part L_00000284a3722960, 1, 1;
LS_00000284a3727dc0_0_0 .concat [ 1 1 1 1], L_00000284a3726600, L_00000284a3726600, L_00000284a3726600, L_00000284a3726600;
LS_00000284a3727dc0_0_4 .concat [ 1 1 1 1], L_00000284a3726600, L_00000284a3726600, L_00000284a3726600, L_00000284a3726600;
LS_00000284a3727dc0_0_8 .concat [ 1 1 1 1], L_00000284a3726600, L_00000284a3726600, L_00000284a3726600, L_00000284a3726600;
LS_00000284a3727dc0_0_12 .concat [ 1 1 1 1], L_00000284a3726600, L_00000284a3726600, L_00000284a3726600, L_00000284a3726600;
LS_00000284a3727dc0_0_16 .concat [ 1 1 1 1], L_00000284a3726600, L_00000284a3726600, L_00000284a3726600, L_00000284a3726600;
LS_00000284a3727dc0_0_20 .concat [ 1 1 1 1], L_00000284a3726600, L_00000284a3726600, L_00000284a3726600, L_00000284a3726600;
LS_00000284a3727dc0_0_24 .concat [ 1 1 1 1], L_00000284a3726600, L_00000284a3726600, L_00000284a3726600, L_00000284a3726600;
LS_00000284a3727dc0_0_28 .concat [ 1 1 1 1], L_00000284a3726600, L_00000284a3726600, L_00000284a3726600, L_00000284a3726600;
LS_00000284a3727dc0_1_0 .concat [ 4 4 4 4], LS_00000284a3727dc0_0_0, LS_00000284a3727dc0_0_4, LS_00000284a3727dc0_0_8, LS_00000284a3727dc0_0_12;
LS_00000284a3727dc0_1_4 .concat [ 4 4 4 4], LS_00000284a3727dc0_0_16, LS_00000284a3727dc0_0_20, LS_00000284a3727dc0_0_24, LS_00000284a3727dc0_0_28;
L_00000284a3727dc0 .concat [ 16 16 0 0], LS_00000284a3727dc0_1_0, LS_00000284a3727dc0_1_4;
L_00000284a37284a0 .part L_00000284a3722960, 0, 1;
LS_00000284a3727780_0_0 .concat [ 1 1 1 1], L_00000284a372a440, L_00000284a372a440, L_00000284a372a440, L_00000284a372a440;
LS_00000284a3727780_0_4 .concat [ 1 1 1 1], L_00000284a372a440, L_00000284a372a440, L_00000284a372a440, L_00000284a372a440;
LS_00000284a3727780_0_8 .concat [ 1 1 1 1], L_00000284a372a440, L_00000284a372a440, L_00000284a372a440, L_00000284a372a440;
LS_00000284a3727780_0_12 .concat [ 1 1 1 1], L_00000284a372a440, L_00000284a372a440, L_00000284a372a440, L_00000284a372a440;
LS_00000284a3727780_0_16 .concat [ 1 1 1 1], L_00000284a372a440, L_00000284a372a440, L_00000284a372a440, L_00000284a372a440;
LS_00000284a3727780_0_20 .concat [ 1 1 1 1], L_00000284a372a440, L_00000284a372a440, L_00000284a372a440, L_00000284a372a440;
LS_00000284a3727780_0_24 .concat [ 1 1 1 1], L_00000284a372a440, L_00000284a372a440, L_00000284a372a440, L_00000284a372a440;
LS_00000284a3727780_0_28 .concat [ 1 1 1 1], L_00000284a372a440, L_00000284a372a440, L_00000284a372a440, L_00000284a372a440;
LS_00000284a3727780_1_0 .concat [ 4 4 4 4], LS_00000284a3727780_0_0, LS_00000284a3727780_0_4, LS_00000284a3727780_0_8, LS_00000284a3727780_0_12;
LS_00000284a3727780_1_4 .concat [ 4 4 4 4], LS_00000284a3727780_0_16, LS_00000284a3727780_0_20, LS_00000284a3727780_0_24, LS_00000284a3727780_0_28;
L_00000284a3727780 .concat [ 16 16 0 0], LS_00000284a3727780_1_0, LS_00000284a3727780_1_4;
L_00000284a37275a0 .part L_00000284a3722960, 1, 1;
LS_00000284a3728720_0_0 .concat [ 1 1 1 1], L_00000284a37275a0, L_00000284a37275a0, L_00000284a37275a0, L_00000284a37275a0;
LS_00000284a3728720_0_4 .concat [ 1 1 1 1], L_00000284a37275a0, L_00000284a37275a0, L_00000284a37275a0, L_00000284a37275a0;
LS_00000284a3728720_0_8 .concat [ 1 1 1 1], L_00000284a37275a0, L_00000284a37275a0, L_00000284a37275a0, L_00000284a37275a0;
LS_00000284a3728720_0_12 .concat [ 1 1 1 1], L_00000284a37275a0, L_00000284a37275a0, L_00000284a37275a0, L_00000284a37275a0;
LS_00000284a3728720_0_16 .concat [ 1 1 1 1], L_00000284a37275a0, L_00000284a37275a0, L_00000284a37275a0, L_00000284a37275a0;
LS_00000284a3728720_0_20 .concat [ 1 1 1 1], L_00000284a37275a0, L_00000284a37275a0, L_00000284a37275a0, L_00000284a37275a0;
LS_00000284a3728720_0_24 .concat [ 1 1 1 1], L_00000284a37275a0, L_00000284a37275a0, L_00000284a37275a0, L_00000284a37275a0;
LS_00000284a3728720_0_28 .concat [ 1 1 1 1], L_00000284a37275a0, L_00000284a37275a0, L_00000284a37275a0, L_00000284a37275a0;
LS_00000284a3728720_1_0 .concat [ 4 4 4 4], LS_00000284a3728720_0_0, LS_00000284a3728720_0_4, LS_00000284a3728720_0_8, LS_00000284a3728720_0_12;
LS_00000284a3728720_1_4 .concat [ 4 4 4 4], LS_00000284a3728720_0_16, LS_00000284a3728720_0_20, LS_00000284a3728720_0_24, LS_00000284a3728720_0_28;
L_00000284a3728720 .concat [ 16 16 0 0], LS_00000284a3728720_1_0, LS_00000284a3728720_1_4;
L_00000284a3727d20 .part L_00000284a3722960, 0, 1;
LS_00000284a3728220_0_0 .concat [ 1 1 1 1], L_00000284a3727d20, L_00000284a3727d20, L_00000284a3727d20, L_00000284a3727d20;
LS_00000284a3728220_0_4 .concat [ 1 1 1 1], L_00000284a3727d20, L_00000284a3727d20, L_00000284a3727d20, L_00000284a3727d20;
LS_00000284a3728220_0_8 .concat [ 1 1 1 1], L_00000284a3727d20, L_00000284a3727d20, L_00000284a3727d20, L_00000284a3727d20;
LS_00000284a3728220_0_12 .concat [ 1 1 1 1], L_00000284a3727d20, L_00000284a3727d20, L_00000284a3727d20, L_00000284a3727d20;
LS_00000284a3728220_0_16 .concat [ 1 1 1 1], L_00000284a3727d20, L_00000284a3727d20, L_00000284a3727d20, L_00000284a3727d20;
LS_00000284a3728220_0_20 .concat [ 1 1 1 1], L_00000284a3727d20, L_00000284a3727d20, L_00000284a3727d20, L_00000284a3727d20;
LS_00000284a3728220_0_24 .concat [ 1 1 1 1], L_00000284a3727d20, L_00000284a3727d20, L_00000284a3727d20, L_00000284a3727d20;
LS_00000284a3728220_0_28 .concat [ 1 1 1 1], L_00000284a3727d20, L_00000284a3727d20, L_00000284a3727d20, L_00000284a3727d20;
LS_00000284a3728220_1_0 .concat [ 4 4 4 4], LS_00000284a3728220_0_0, LS_00000284a3728220_0_4, LS_00000284a3728220_0_8, LS_00000284a3728220_0_12;
LS_00000284a3728220_1_4 .concat [ 4 4 4 4], LS_00000284a3728220_0_16, LS_00000284a3728220_0_20, LS_00000284a3728220_0_24, LS_00000284a3728220_0_28;
L_00000284a3728220 .concat [ 16 16 0 0], LS_00000284a3728220_1_0, LS_00000284a3728220_1_4;
S_00000284a34a8390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000284a34a8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000284a3729f00 .functor AND 32, L_00000284a3726c40, L_00000284a3727500, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000284a36e9aa0_0 .net "in1", 31 0, L_00000284a3726c40;  1 drivers
v00000284a36e9280_0 .net "in2", 31 0, L_00000284a3727500;  1 drivers
v00000284a36e96e0_0 .net "out", 31 0, L_00000284a3729f00;  alias, 1 drivers
S_00000284a34e0940 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000284a34a8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000284a3729cd0 .functor AND 32, L_00000284a3728ae0, L_00000284a3727280, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000284a36e9be0_0 .net "in1", 31 0, L_00000284a3728ae0;  1 drivers
v00000284a36e8880_0 .net "in2", 31 0, L_00000284a3727280;  1 drivers
v00000284a36e8600_0 .net "out", 31 0, L_00000284a3729cd0;  alias, 1 drivers
S_00000284a34e0ad0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000284a34a8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000284a372a1a0 .functor AND 32, L_00000284a3727dc0, L_00000284a3727780, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000284a36e8e20_0 .net "in1", 31 0, L_00000284a3727dc0;  1 drivers
v00000284a36e8f60_0 .net "in2", 31 0, L_00000284a3727780;  1 drivers
v00000284a36e86a0_0 .net "out", 31 0, L_00000284a372a1a0;  alias, 1 drivers
S_00000284a36eaeb0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000284a34a8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000284a372a590 .functor AND 32, L_00000284a3728720, L_00000284a3728220, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000284a36e8920_0 .net "in1", 31 0, L_00000284a3728720;  1 drivers
v00000284a36e9000_0 .net "in2", 31 0, L_00000284a3728220;  1 drivers
v00000284a36e8ba0_0 .net "out", 31 0, L_00000284a372a590;  alias, 1 drivers
S_00000284a36eb1d0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000284a34eda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000284a366ba00 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000284a372b2b0 .functor NOT 1, L_00000284a37289a0, C4<0>, C4<0>, C4<0>;
L_00000284a372b320 .functor NOT 1, L_00000284a3728540, C4<0>, C4<0>, C4<0>;
L_00000284a372b400 .functor NOT 1, L_00000284a3727be0, C4<0>, C4<0>, C4<0>;
L_00000284a36618a0 .functor NOT 1, L_00000284a3727140, C4<0>, C4<0>, C4<0>;
L_00000284a3733e00 .functor AND 32, L_00000284a372b390, v00000284a36f20d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000284a37335b0 .functor AND 32, L_00000284a372b160, L_00000284a3734dc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000284a3734a40 .functor OR 32, L_00000284a3733e00, L_00000284a37335b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000284a3733770 .functor AND 32, L_00000284a372b470, v00000284a36e26b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000284a3733380 .functor OR 32, L_00000284a3734a40, L_00000284a3733770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000284a3734960 .functor AND 32, L_00000284a3734730, L_00000284a3727960, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000284a3734110 .functor OR 32, L_00000284a3733380, L_00000284a3734960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000284a36edff0_0 .net *"_ivl_1", 0 0, L_00000284a37289a0;  1 drivers
v00000284a36eda50_0 .net *"_ivl_13", 0 0, L_00000284a3727be0;  1 drivers
v00000284a36ed370_0 .net *"_ivl_14", 0 0, L_00000284a372b400;  1 drivers
v00000284a36ed730_0 .net *"_ivl_19", 0 0, L_00000284a37282c0;  1 drivers
v00000284a36ede10_0 .net *"_ivl_2", 0 0, L_00000284a372b2b0;  1 drivers
v00000284a36ec650_0 .net *"_ivl_23", 0 0, L_00000284a37287c0;  1 drivers
v00000284a36ecd30_0 .net *"_ivl_27", 0 0, L_00000284a3727140;  1 drivers
v00000284a36ee090_0 .net *"_ivl_28", 0 0, L_00000284a36618a0;  1 drivers
v00000284a36ec150_0 .net *"_ivl_33", 0 0, L_00000284a37271e0;  1 drivers
v00000284a36ee310_0 .net *"_ivl_37", 0 0, L_00000284a3727320;  1 drivers
v00000284a36ed410_0 .net *"_ivl_40", 31 0, L_00000284a3733e00;  1 drivers
v00000284a36ecf10_0 .net *"_ivl_42", 31 0, L_00000284a37335b0;  1 drivers
v00000284a36ec1f0_0 .net *"_ivl_44", 31 0, L_00000284a3734a40;  1 drivers
v00000284a36ed7d0_0 .net *"_ivl_46", 31 0, L_00000284a3733770;  1 drivers
v00000284a36ec290_0 .net *"_ivl_48", 31 0, L_00000284a3733380;  1 drivers
v00000284a36ee130_0 .net *"_ivl_50", 31 0, L_00000284a3734960;  1 drivers
v00000284a36ec330_0 .net *"_ivl_7", 0 0, L_00000284a3728540;  1 drivers
v00000284a36ec3d0_0 .net *"_ivl_8", 0 0, L_00000284a372b320;  1 drivers
v00000284a36ee1d0_0 .net "ina", 31 0, v00000284a36f20d0_0;  alias, 1 drivers
v00000284a36ed910_0 .net "inb", 31 0, L_00000284a3734dc0;  alias, 1 drivers
v00000284a36ee270_0 .net "inc", 31 0, v00000284a36e26b0_0;  alias, 1 drivers
v00000284a36ec5b0_0 .net "ind", 31 0, L_00000284a3727960;  alias, 1 drivers
v00000284a36ec470_0 .net "out", 31 0, L_00000284a3734110;  alias, 1 drivers
v00000284a36ec510_0 .net "s0", 31 0, L_00000284a372b390;  1 drivers
v00000284a36ed9b0_0 .net "s1", 31 0, L_00000284a372b160;  1 drivers
v00000284a36ebbb0_0 .net "s2", 31 0, L_00000284a372b470;  1 drivers
v00000284a36ebc50_0 .net "s3", 31 0, L_00000284a3734730;  1 drivers
v00000284a36ebcf0_0 .net "sel", 1 0, L_00000284a3723e00;  alias, 1 drivers
L_00000284a37289a0 .part L_00000284a3723e00, 1, 1;
LS_00000284a3726ce0_0_0 .concat [ 1 1 1 1], L_00000284a372b2b0, L_00000284a372b2b0, L_00000284a372b2b0, L_00000284a372b2b0;
LS_00000284a3726ce0_0_4 .concat [ 1 1 1 1], L_00000284a372b2b0, L_00000284a372b2b0, L_00000284a372b2b0, L_00000284a372b2b0;
LS_00000284a3726ce0_0_8 .concat [ 1 1 1 1], L_00000284a372b2b0, L_00000284a372b2b0, L_00000284a372b2b0, L_00000284a372b2b0;
LS_00000284a3726ce0_0_12 .concat [ 1 1 1 1], L_00000284a372b2b0, L_00000284a372b2b0, L_00000284a372b2b0, L_00000284a372b2b0;
LS_00000284a3726ce0_0_16 .concat [ 1 1 1 1], L_00000284a372b2b0, L_00000284a372b2b0, L_00000284a372b2b0, L_00000284a372b2b0;
LS_00000284a3726ce0_0_20 .concat [ 1 1 1 1], L_00000284a372b2b0, L_00000284a372b2b0, L_00000284a372b2b0, L_00000284a372b2b0;
LS_00000284a3726ce0_0_24 .concat [ 1 1 1 1], L_00000284a372b2b0, L_00000284a372b2b0, L_00000284a372b2b0, L_00000284a372b2b0;
LS_00000284a3726ce0_0_28 .concat [ 1 1 1 1], L_00000284a372b2b0, L_00000284a372b2b0, L_00000284a372b2b0, L_00000284a372b2b0;
LS_00000284a3726ce0_1_0 .concat [ 4 4 4 4], LS_00000284a3726ce0_0_0, LS_00000284a3726ce0_0_4, LS_00000284a3726ce0_0_8, LS_00000284a3726ce0_0_12;
LS_00000284a3726ce0_1_4 .concat [ 4 4 4 4], LS_00000284a3726ce0_0_16, LS_00000284a3726ce0_0_20, LS_00000284a3726ce0_0_24, LS_00000284a3726ce0_0_28;
L_00000284a3726ce0 .concat [ 16 16 0 0], LS_00000284a3726ce0_1_0, LS_00000284a3726ce0_1_4;
L_00000284a3728540 .part L_00000284a3723e00, 0, 1;
LS_00000284a3726ba0_0_0 .concat [ 1 1 1 1], L_00000284a372b320, L_00000284a372b320, L_00000284a372b320, L_00000284a372b320;
LS_00000284a3726ba0_0_4 .concat [ 1 1 1 1], L_00000284a372b320, L_00000284a372b320, L_00000284a372b320, L_00000284a372b320;
LS_00000284a3726ba0_0_8 .concat [ 1 1 1 1], L_00000284a372b320, L_00000284a372b320, L_00000284a372b320, L_00000284a372b320;
LS_00000284a3726ba0_0_12 .concat [ 1 1 1 1], L_00000284a372b320, L_00000284a372b320, L_00000284a372b320, L_00000284a372b320;
LS_00000284a3726ba0_0_16 .concat [ 1 1 1 1], L_00000284a372b320, L_00000284a372b320, L_00000284a372b320, L_00000284a372b320;
LS_00000284a3726ba0_0_20 .concat [ 1 1 1 1], L_00000284a372b320, L_00000284a372b320, L_00000284a372b320, L_00000284a372b320;
LS_00000284a3726ba0_0_24 .concat [ 1 1 1 1], L_00000284a372b320, L_00000284a372b320, L_00000284a372b320, L_00000284a372b320;
LS_00000284a3726ba0_0_28 .concat [ 1 1 1 1], L_00000284a372b320, L_00000284a372b320, L_00000284a372b320, L_00000284a372b320;
LS_00000284a3726ba0_1_0 .concat [ 4 4 4 4], LS_00000284a3726ba0_0_0, LS_00000284a3726ba0_0_4, LS_00000284a3726ba0_0_8, LS_00000284a3726ba0_0_12;
LS_00000284a3726ba0_1_4 .concat [ 4 4 4 4], LS_00000284a3726ba0_0_16, LS_00000284a3726ba0_0_20, LS_00000284a3726ba0_0_24, LS_00000284a3726ba0_0_28;
L_00000284a3726ba0 .concat [ 16 16 0 0], LS_00000284a3726ba0_1_0, LS_00000284a3726ba0_1_4;
L_00000284a3727be0 .part L_00000284a3723e00, 1, 1;
LS_00000284a3727f00_0_0 .concat [ 1 1 1 1], L_00000284a372b400, L_00000284a372b400, L_00000284a372b400, L_00000284a372b400;
LS_00000284a3727f00_0_4 .concat [ 1 1 1 1], L_00000284a372b400, L_00000284a372b400, L_00000284a372b400, L_00000284a372b400;
LS_00000284a3727f00_0_8 .concat [ 1 1 1 1], L_00000284a372b400, L_00000284a372b400, L_00000284a372b400, L_00000284a372b400;
LS_00000284a3727f00_0_12 .concat [ 1 1 1 1], L_00000284a372b400, L_00000284a372b400, L_00000284a372b400, L_00000284a372b400;
LS_00000284a3727f00_0_16 .concat [ 1 1 1 1], L_00000284a372b400, L_00000284a372b400, L_00000284a372b400, L_00000284a372b400;
LS_00000284a3727f00_0_20 .concat [ 1 1 1 1], L_00000284a372b400, L_00000284a372b400, L_00000284a372b400, L_00000284a372b400;
LS_00000284a3727f00_0_24 .concat [ 1 1 1 1], L_00000284a372b400, L_00000284a372b400, L_00000284a372b400, L_00000284a372b400;
LS_00000284a3727f00_0_28 .concat [ 1 1 1 1], L_00000284a372b400, L_00000284a372b400, L_00000284a372b400, L_00000284a372b400;
LS_00000284a3727f00_1_0 .concat [ 4 4 4 4], LS_00000284a3727f00_0_0, LS_00000284a3727f00_0_4, LS_00000284a3727f00_0_8, LS_00000284a3727f00_0_12;
LS_00000284a3727f00_1_4 .concat [ 4 4 4 4], LS_00000284a3727f00_0_16, LS_00000284a3727f00_0_20, LS_00000284a3727f00_0_24, LS_00000284a3727f00_0_28;
L_00000284a3727f00 .concat [ 16 16 0 0], LS_00000284a3727f00_1_0, LS_00000284a3727f00_1_4;
L_00000284a37282c0 .part L_00000284a3723e00, 0, 1;
LS_00000284a3727c80_0_0 .concat [ 1 1 1 1], L_00000284a37282c0, L_00000284a37282c0, L_00000284a37282c0, L_00000284a37282c0;
LS_00000284a3727c80_0_4 .concat [ 1 1 1 1], L_00000284a37282c0, L_00000284a37282c0, L_00000284a37282c0, L_00000284a37282c0;
LS_00000284a3727c80_0_8 .concat [ 1 1 1 1], L_00000284a37282c0, L_00000284a37282c0, L_00000284a37282c0, L_00000284a37282c0;
LS_00000284a3727c80_0_12 .concat [ 1 1 1 1], L_00000284a37282c0, L_00000284a37282c0, L_00000284a37282c0, L_00000284a37282c0;
LS_00000284a3727c80_0_16 .concat [ 1 1 1 1], L_00000284a37282c0, L_00000284a37282c0, L_00000284a37282c0, L_00000284a37282c0;
LS_00000284a3727c80_0_20 .concat [ 1 1 1 1], L_00000284a37282c0, L_00000284a37282c0, L_00000284a37282c0, L_00000284a37282c0;
LS_00000284a3727c80_0_24 .concat [ 1 1 1 1], L_00000284a37282c0, L_00000284a37282c0, L_00000284a37282c0, L_00000284a37282c0;
LS_00000284a3727c80_0_28 .concat [ 1 1 1 1], L_00000284a37282c0, L_00000284a37282c0, L_00000284a37282c0, L_00000284a37282c0;
LS_00000284a3727c80_1_0 .concat [ 4 4 4 4], LS_00000284a3727c80_0_0, LS_00000284a3727c80_0_4, LS_00000284a3727c80_0_8, LS_00000284a3727c80_0_12;
LS_00000284a3727c80_1_4 .concat [ 4 4 4 4], LS_00000284a3727c80_0_16, LS_00000284a3727c80_0_20, LS_00000284a3727c80_0_24, LS_00000284a3727c80_0_28;
L_00000284a3727c80 .concat [ 16 16 0 0], LS_00000284a3727c80_1_0, LS_00000284a3727c80_1_4;
L_00000284a37287c0 .part L_00000284a3723e00, 1, 1;
LS_00000284a3728a40_0_0 .concat [ 1 1 1 1], L_00000284a37287c0, L_00000284a37287c0, L_00000284a37287c0, L_00000284a37287c0;
LS_00000284a3728a40_0_4 .concat [ 1 1 1 1], L_00000284a37287c0, L_00000284a37287c0, L_00000284a37287c0, L_00000284a37287c0;
LS_00000284a3728a40_0_8 .concat [ 1 1 1 1], L_00000284a37287c0, L_00000284a37287c0, L_00000284a37287c0, L_00000284a37287c0;
LS_00000284a3728a40_0_12 .concat [ 1 1 1 1], L_00000284a37287c0, L_00000284a37287c0, L_00000284a37287c0, L_00000284a37287c0;
LS_00000284a3728a40_0_16 .concat [ 1 1 1 1], L_00000284a37287c0, L_00000284a37287c0, L_00000284a37287c0, L_00000284a37287c0;
LS_00000284a3728a40_0_20 .concat [ 1 1 1 1], L_00000284a37287c0, L_00000284a37287c0, L_00000284a37287c0, L_00000284a37287c0;
LS_00000284a3728a40_0_24 .concat [ 1 1 1 1], L_00000284a37287c0, L_00000284a37287c0, L_00000284a37287c0, L_00000284a37287c0;
LS_00000284a3728a40_0_28 .concat [ 1 1 1 1], L_00000284a37287c0, L_00000284a37287c0, L_00000284a37287c0, L_00000284a37287c0;
LS_00000284a3728a40_1_0 .concat [ 4 4 4 4], LS_00000284a3728a40_0_0, LS_00000284a3728a40_0_4, LS_00000284a3728a40_0_8, LS_00000284a3728a40_0_12;
LS_00000284a3728a40_1_4 .concat [ 4 4 4 4], LS_00000284a3728a40_0_16, LS_00000284a3728a40_0_20, LS_00000284a3728a40_0_24, LS_00000284a3728a40_0_28;
L_00000284a3728a40 .concat [ 16 16 0 0], LS_00000284a3728a40_1_0, LS_00000284a3728a40_1_4;
L_00000284a3727140 .part L_00000284a3723e00, 0, 1;
LS_00000284a37266a0_0_0 .concat [ 1 1 1 1], L_00000284a36618a0, L_00000284a36618a0, L_00000284a36618a0, L_00000284a36618a0;
LS_00000284a37266a0_0_4 .concat [ 1 1 1 1], L_00000284a36618a0, L_00000284a36618a0, L_00000284a36618a0, L_00000284a36618a0;
LS_00000284a37266a0_0_8 .concat [ 1 1 1 1], L_00000284a36618a0, L_00000284a36618a0, L_00000284a36618a0, L_00000284a36618a0;
LS_00000284a37266a0_0_12 .concat [ 1 1 1 1], L_00000284a36618a0, L_00000284a36618a0, L_00000284a36618a0, L_00000284a36618a0;
LS_00000284a37266a0_0_16 .concat [ 1 1 1 1], L_00000284a36618a0, L_00000284a36618a0, L_00000284a36618a0, L_00000284a36618a0;
LS_00000284a37266a0_0_20 .concat [ 1 1 1 1], L_00000284a36618a0, L_00000284a36618a0, L_00000284a36618a0, L_00000284a36618a0;
LS_00000284a37266a0_0_24 .concat [ 1 1 1 1], L_00000284a36618a0, L_00000284a36618a0, L_00000284a36618a0, L_00000284a36618a0;
LS_00000284a37266a0_0_28 .concat [ 1 1 1 1], L_00000284a36618a0, L_00000284a36618a0, L_00000284a36618a0, L_00000284a36618a0;
LS_00000284a37266a0_1_0 .concat [ 4 4 4 4], LS_00000284a37266a0_0_0, LS_00000284a37266a0_0_4, LS_00000284a37266a0_0_8, LS_00000284a37266a0_0_12;
LS_00000284a37266a0_1_4 .concat [ 4 4 4 4], LS_00000284a37266a0_0_16, LS_00000284a37266a0_0_20, LS_00000284a37266a0_0_24, LS_00000284a37266a0_0_28;
L_00000284a37266a0 .concat [ 16 16 0 0], LS_00000284a37266a0_1_0, LS_00000284a37266a0_1_4;
L_00000284a37271e0 .part L_00000284a3723e00, 1, 1;
LS_00000284a3728400_0_0 .concat [ 1 1 1 1], L_00000284a37271e0, L_00000284a37271e0, L_00000284a37271e0, L_00000284a37271e0;
LS_00000284a3728400_0_4 .concat [ 1 1 1 1], L_00000284a37271e0, L_00000284a37271e0, L_00000284a37271e0, L_00000284a37271e0;
LS_00000284a3728400_0_8 .concat [ 1 1 1 1], L_00000284a37271e0, L_00000284a37271e0, L_00000284a37271e0, L_00000284a37271e0;
LS_00000284a3728400_0_12 .concat [ 1 1 1 1], L_00000284a37271e0, L_00000284a37271e0, L_00000284a37271e0, L_00000284a37271e0;
LS_00000284a3728400_0_16 .concat [ 1 1 1 1], L_00000284a37271e0, L_00000284a37271e0, L_00000284a37271e0, L_00000284a37271e0;
LS_00000284a3728400_0_20 .concat [ 1 1 1 1], L_00000284a37271e0, L_00000284a37271e0, L_00000284a37271e0, L_00000284a37271e0;
LS_00000284a3728400_0_24 .concat [ 1 1 1 1], L_00000284a37271e0, L_00000284a37271e0, L_00000284a37271e0, L_00000284a37271e0;
LS_00000284a3728400_0_28 .concat [ 1 1 1 1], L_00000284a37271e0, L_00000284a37271e0, L_00000284a37271e0, L_00000284a37271e0;
LS_00000284a3728400_1_0 .concat [ 4 4 4 4], LS_00000284a3728400_0_0, LS_00000284a3728400_0_4, LS_00000284a3728400_0_8, LS_00000284a3728400_0_12;
LS_00000284a3728400_1_4 .concat [ 4 4 4 4], LS_00000284a3728400_0_16, LS_00000284a3728400_0_20, LS_00000284a3728400_0_24, LS_00000284a3728400_0_28;
L_00000284a3728400 .concat [ 16 16 0 0], LS_00000284a3728400_1_0, LS_00000284a3728400_1_4;
L_00000284a3727320 .part L_00000284a3723e00, 0, 1;
LS_00000284a3728040_0_0 .concat [ 1 1 1 1], L_00000284a3727320, L_00000284a3727320, L_00000284a3727320, L_00000284a3727320;
LS_00000284a3728040_0_4 .concat [ 1 1 1 1], L_00000284a3727320, L_00000284a3727320, L_00000284a3727320, L_00000284a3727320;
LS_00000284a3728040_0_8 .concat [ 1 1 1 1], L_00000284a3727320, L_00000284a3727320, L_00000284a3727320, L_00000284a3727320;
LS_00000284a3728040_0_12 .concat [ 1 1 1 1], L_00000284a3727320, L_00000284a3727320, L_00000284a3727320, L_00000284a3727320;
LS_00000284a3728040_0_16 .concat [ 1 1 1 1], L_00000284a3727320, L_00000284a3727320, L_00000284a3727320, L_00000284a3727320;
LS_00000284a3728040_0_20 .concat [ 1 1 1 1], L_00000284a3727320, L_00000284a3727320, L_00000284a3727320, L_00000284a3727320;
LS_00000284a3728040_0_24 .concat [ 1 1 1 1], L_00000284a3727320, L_00000284a3727320, L_00000284a3727320, L_00000284a3727320;
LS_00000284a3728040_0_28 .concat [ 1 1 1 1], L_00000284a3727320, L_00000284a3727320, L_00000284a3727320, L_00000284a3727320;
LS_00000284a3728040_1_0 .concat [ 4 4 4 4], LS_00000284a3728040_0_0, LS_00000284a3728040_0_4, LS_00000284a3728040_0_8, LS_00000284a3728040_0_12;
LS_00000284a3728040_1_4 .concat [ 4 4 4 4], LS_00000284a3728040_0_16, LS_00000284a3728040_0_20, LS_00000284a3728040_0_24, LS_00000284a3728040_0_28;
L_00000284a3728040 .concat [ 16 16 0 0], LS_00000284a3728040_1_0, LS_00000284a3728040_1_4;
S_00000284a36eab90 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000284a36eb1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000284a372b390 .functor AND 32, L_00000284a3726ce0, L_00000284a3726ba0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000284a36eca10_0 .net "in1", 31 0, L_00000284a3726ce0;  1 drivers
v00000284a36ed2d0_0 .net "in2", 31 0, L_00000284a3726ba0;  1 drivers
v00000284a36ed690_0 .net "out", 31 0, L_00000284a372b390;  alias, 1 drivers
S_00000284a36eb680 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000284a36eb1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000284a372b160 .functor AND 32, L_00000284a3727f00, L_00000284a3727c80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000284a36ed870_0 .net "in1", 31 0, L_00000284a3727f00;  1 drivers
v00000284a36ecb50_0 .net "in2", 31 0, L_00000284a3727c80;  1 drivers
v00000284a36ecbf0_0 .net "out", 31 0, L_00000284a372b160;  alias, 1 drivers
S_00000284a36eb040 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000284a36eb1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000284a372b470 .functor AND 32, L_00000284a3728a40, L_00000284a37266a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000284a36ed550_0 .net "in1", 31 0, L_00000284a3728a40;  1 drivers
v00000284a36ec830_0 .net "in2", 31 0, L_00000284a37266a0;  1 drivers
v00000284a36edf50_0 .net "out", 31 0, L_00000284a372b470;  alias, 1 drivers
S_00000284a36ead20 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000284a36eb1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000284a3734730 .functor AND 32, L_00000284a3728400, L_00000284a3728040, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000284a36ec0b0_0 .net "in1", 31 0, L_00000284a3728400;  1 drivers
v00000284a36ed5f0_0 .net "in2", 31 0, L_00000284a3728040;  1 drivers
v00000284a36edd70_0 .net "out", 31 0, L_00000284a3734730;  alias, 1 drivers
S_00000284a36eb810 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000284a34eda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000284a366bac0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000284a3734880 .functor NOT 1, L_00000284a3726880, C4<0>, C4<0>, C4<0>;
L_00000284a3734030 .functor NOT 1, L_00000284a3726ec0, C4<0>, C4<0>, C4<0>;
L_00000284a3733a80 .functor NOT 1, L_00000284a3727640, C4<0>, C4<0>, C4<0>;
L_00000284a3733850 .functor NOT 1, L_00000284a3728180, C4<0>, C4<0>, C4<0>;
L_00000284a37339a0 .functor AND 32, L_00000284a37333f0, v00000284a36f2530_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000284a3734490 .functor AND 32, L_00000284a37347a0, L_00000284a3734dc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000284a3733d20 .functor OR 32, L_00000284a37339a0, L_00000284a3734490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000284a37332a0 .functor AND 32, L_00000284a3733ee0, v00000284a36e26b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000284a3733e70 .functor OR 32, L_00000284a3733d20, L_00000284a37332a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000284a3733af0 .functor AND 32, L_00000284a37331c0, L_00000284a3727960, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000284a3734180 .functor OR 32, L_00000284a3733e70, L_00000284a3733af0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000284a36ee810_0 .net *"_ivl_1", 0 0, L_00000284a3726880;  1 drivers
v00000284a36ef170_0 .net *"_ivl_13", 0 0, L_00000284a3727640;  1 drivers
v00000284a36ef670_0 .net *"_ivl_14", 0 0, L_00000284a3733a80;  1 drivers
v00000284a36ee450_0 .net *"_ivl_19", 0 0, L_00000284a3726e20;  1 drivers
v00000284a36ef2b0_0 .net *"_ivl_2", 0 0, L_00000284a3734880;  1 drivers
v00000284a36ee9f0_0 .net *"_ivl_23", 0 0, L_00000284a3726740;  1 drivers
v00000284a36eeb30_0 .net *"_ivl_27", 0 0, L_00000284a3728180;  1 drivers
v00000284a36ee8b0_0 .net *"_ivl_28", 0 0, L_00000284a3733850;  1 drivers
v00000284a36ef990_0 .net *"_ivl_33", 0 0, L_00000284a3727820;  1 drivers
v00000284a36ef8f0_0 .net *"_ivl_37", 0 0, L_00000284a3726b00;  1 drivers
v00000284a36ef210_0 .net *"_ivl_40", 31 0, L_00000284a37339a0;  1 drivers
v00000284a36ee630_0 .net *"_ivl_42", 31 0, L_00000284a3734490;  1 drivers
v00000284a36ee4f0_0 .net *"_ivl_44", 31 0, L_00000284a3733d20;  1 drivers
v00000284a36eed10_0 .net *"_ivl_46", 31 0, L_00000284a37332a0;  1 drivers
v00000284a36ef490_0 .net *"_ivl_48", 31 0, L_00000284a3733e70;  1 drivers
v00000284a36ef530_0 .net *"_ivl_50", 31 0, L_00000284a3733af0;  1 drivers
v00000284a36ef7b0_0 .net *"_ivl_7", 0 0, L_00000284a3726ec0;  1 drivers
v00000284a36ee6d0_0 .net *"_ivl_8", 0 0, L_00000284a3734030;  1 drivers
v00000284a36eee50_0 .net "ina", 31 0, v00000284a36f2530_0;  alias, 1 drivers
v00000284a36ef850_0 .net "inb", 31 0, L_00000284a3734dc0;  alias, 1 drivers
v00000284a36efa30_0 .net "inc", 31 0, v00000284a36e26b0_0;  alias, 1 drivers
v00000284a36eedb0_0 .net "ind", 31 0, L_00000284a3727960;  alias, 1 drivers
v00000284a36eeef0_0 .net "out", 31 0, L_00000284a3734180;  alias, 1 drivers
v00000284a36ee950_0 .net "s0", 31 0, L_00000284a37333f0;  1 drivers
v00000284a36eea90_0 .net "s1", 31 0, L_00000284a37347a0;  1 drivers
v00000284a36eebd0_0 .net "s2", 31 0, L_00000284a3733ee0;  1 drivers
v00000284a36f2670_0 .net "s3", 31 0, L_00000284a37331c0;  1 drivers
v00000284a36f3750_0 .net "sel", 1 0, L_00000284a3724760;  alias, 1 drivers
L_00000284a3726880 .part L_00000284a3724760, 1, 1;
LS_00000284a3728b80_0_0 .concat [ 1 1 1 1], L_00000284a3734880, L_00000284a3734880, L_00000284a3734880, L_00000284a3734880;
LS_00000284a3728b80_0_4 .concat [ 1 1 1 1], L_00000284a3734880, L_00000284a3734880, L_00000284a3734880, L_00000284a3734880;
LS_00000284a3728b80_0_8 .concat [ 1 1 1 1], L_00000284a3734880, L_00000284a3734880, L_00000284a3734880, L_00000284a3734880;
LS_00000284a3728b80_0_12 .concat [ 1 1 1 1], L_00000284a3734880, L_00000284a3734880, L_00000284a3734880, L_00000284a3734880;
LS_00000284a3728b80_0_16 .concat [ 1 1 1 1], L_00000284a3734880, L_00000284a3734880, L_00000284a3734880, L_00000284a3734880;
LS_00000284a3728b80_0_20 .concat [ 1 1 1 1], L_00000284a3734880, L_00000284a3734880, L_00000284a3734880, L_00000284a3734880;
LS_00000284a3728b80_0_24 .concat [ 1 1 1 1], L_00000284a3734880, L_00000284a3734880, L_00000284a3734880, L_00000284a3734880;
LS_00000284a3728b80_0_28 .concat [ 1 1 1 1], L_00000284a3734880, L_00000284a3734880, L_00000284a3734880, L_00000284a3734880;
LS_00000284a3728b80_1_0 .concat [ 4 4 4 4], LS_00000284a3728b80_0_0, LS_00000284a3728b80_0_4, LS_00000284a3728b80_0_8, LS_00000284a3728b80_0_12;
LS_00000284a3728b80_1_4 .concat [ 4 4 4 4], LS_00000284a3728b80_0_16, LS_00000284a3728b80_0_20, LS_00000284a3728b80_0_24, LS_00000284a3728b80_0_28;
L_00000284a3728b80 .concat [ 16 16 0 0], LS_00000284a3728b80_1_0, LS_00000284a3728b80_1_4;
L_00000284a3726ec0 .part L_00000284a3724760, 0, 1;
LS_00000284a3728c20_0_0 .concat [ 1 1 1 1], L_00000284a3734030, L_00000284a3734030, L_00000284a3734030, L_00000284a3734030;
LS_00000284a3728c20_0_4 .concat [ 1 1 1 1], L_00000284a3734030, L_00000284a3734030, L_00000284a3734030, L_00000284a3734030;
LS_00000284a3728c20_0_8 .concat [ 1 1 1 1], L_00000284a3734030, L_00000284a3734030, L_00000284a3734030, L_00000284a3734030;
LS_00000284a3728c20_0_12 .concat [ 1 1 1 1], L_00000284a3734030, L_00000284a3734030, L_00000284a3734030, L_00000284a3734030;
LS_00000284a3728c20_0_16 .concat [ 1 1 1 1], L_00000284a3734030, L_00000284a3734030, L_00000284a3734030, L_00000284a3734030;
LS_00000284a3728c20_0_20 .concat [ 1 1 1 1], L_00000284a3734030, L_00000284a3734030, L_00000284a3734030, L_00000284a3734030;
LS_00000284a3728c20_0_24 .concat [ 1 1 1 1], L_00000284a3734030, L_00000284a3734030, L_00000284a3734030, L_00000284a3734030;
LS_00000284a3728c20_0_28 .concat [ 1 1 1 1], L_00000284a3734030, L_00000284a3734030, L_00000284a3734030, L_00000284a3734030;
LS_00000284a3728c20_1_0 .concat [ 4 4 4 4], LS_00000284a3728c20_0_0, LS_00000284a3728c20_0_4, LS_00000284a3728c20_0_8, LS_00000284a3728c20_0_12;
LS_00000284a3728c20_1_4 .concat [ 4 4 4 4], LS_00000284a3728c20_0_16, LS_00000284a3728c20_0_20, LS_00000284a3728c20_0_24, LS_00000284a3728c20_0_28;
L_00000284a3728c20 .concat [ 16 16 0 0], LS_00000284a3728c20_1_0, LS_00000284a3728c20_1_4;
L_00000284a3727640 .part L_00000284a3724760, 1, 1;
LS_00000284a37280e0_0_0 .concat [ 1 1 1 1], L_00000284a3733a80, L_00000284a3733a80, L_00000284a3733a80, L_00000284a3733a80;
LS_00000284a37280e0_0_4 .concat [ 1 1 1 1], L_00000284a3733a80, L_00000284a3733a80, L_00000284a3733a80, L_00000284a3733a80;
LS_00000284a37280e0_0_8 .concat [ 1 1 1 1], L_00000284a3733a80, L_00000284a3733a80, L_00000284a3733a80, L_00000284a3733a80;
LS_00000284a37280e0_0_12 .concat [ 1 1 1 1], L_00000284a3733a80, L_00000284a3733a80, L_00000284a3733a80, L_00000284a3733a80;
LS_00000284a37280e0_0_16 .concat [ 1 1 1 1], L_00000284a3733a80, L_00000284a3733a80, L_00000284a3733a80, L_00000284a3733a80;
LS_00000284a37280e0_0_20 .concat [ 1 1 1 1], L_00000284a3733a80, L_00000284a3733a80, L_00000284a3733a80, L_00000284a3733a80;
LS_00000284a37280e0_0_24 .concat [ 1 1 1 1], L_00000284a3733a80, L_00000284a3733a80, L_00000284a3733a80, L_00000284a3733a80;
LS_00000284a37280e0_0_28 .concat [ 1 1 1 1], L_00000284a3733a80, L_00000284a3733a80, L_00000284a3733a80, L_00000284a3733a80;
LS_00000284a37280e0_1_0 .concat [ 4 4 4 4], LS_00000284a37280e0_0_0, LS_00000284a37280e0_0_4, LS_00000284a37280e0_0_8, LS_00000284a37280e0_0_12;
LS_00000284a37280e0_1_4 .concat [ 4 4 4 4], LS_00000284a37280e0_0_16, LS_00000284a37280e0_0_20, LS_00000284a37280e0_0_24, LS_00000284a37280e0_0_28;
L_00000284a37280e0 .concat [ 16 16 0 0], LS_00000284a37280e0_1_0, LS_00000284a37280e0_1_4;
L_00000284a3726e20 .part L_00000284a3724760, 0, 1;
LS_00000284a3726f60_0_0 .concat [ 1 1 1 1], L_00000284a3726e20, L_00000284a3726e20, L_00000284a3726e20, L_00000284a3726e20;
LS_00000284a3726f60_0_4 .concat [ 1 1 1 1], L_00000284a3726e20, L_00000284a3726e20, L_00000284a3726e20, L_00000284a3726e20;
LS_00000284a3726f60_0_8 .concat [ 1 1 1 1], L_00000284a3726e20, L_00000284a3726e20, L_00000284a3726e20, L_00000284a3726e20;
LS_00000284a3726f60_0_12 .concat [ 1 1 1 1], L_00000284a3726e20, L_00000284a3726e20, L_00000284a3726e20, L_00000284a3726e20;
LS_00000284a3726f60_0_16 .concat [ 1 1 1 1], L_00000284a3726e20, L_00000284a3726e20, L_00000284a3726e20, L_00000284a3726e20;
LS_00000284a3726f60_0_20 .concat [ 1 1 1 1], L_00000284a3726e20, L_00000284a3726e20, L_00000284a3726e20, L_00000284a3726e20;
LS_00000284a3726f60_0_24 .concat [ 1 1 1 1], L_00000284a3726e20, L_00000284a3726e20, L_00000284a3726e20, L_00000284a3726e20;
LS_00000284a3726f60_0_28 .concat [ 1 1 1 1], L_00000284a3726e20, L_00000284a3726e20, L_00000284a3726e20, L_00000284a3726e20;
LS_00000284a3726f60_1_0 .concat [ 4 4 4 4], LS_00000284a3726f60_0_0, LS_00000284a3726f60_0_4, LS_00000284a3726f60_0_8, LS_00000284a3726f60_0_12;
LS_00000284a3726f60_1_4 .concat [ 4 4 4 4], LS_00000284a3726f60_0_16, LS_00000284a3726f60_0_20, LS_00000284a3726f60_0_24, LS_00000284a3726f60_0_28;
L_00000284a3726f60 .concat [ 16 16 0 0], LS_00000284a3726f60_1_0, LS_00000284a3726f60_1_4;
L_00000284a3726740 .part L_00000284a3724760, 1, 1;
LS_00000284a37267e0_0_0 .concat [ 1 1 1 1], L_00000284a3726740, L_00000284a3726740, L_00000284a3726740, L_00000284a3726740;
LS_00000284a37267e0_0_4 .concat [ 1 1 1 1], L_00000284a3726740, L_00000284a3726740, L_00000284a3726740, L_00000284a3726740;
LS_00000284a37267e0_0_8 .concat [ 1 1 1 1], L_00000284a3726740, L_00000284a3726740, L_00000284a3726740, L_00000284a3726740;
LS_00000284a37267e0_0_12 .concat [ 1 1 1 1], L_00000284a3726740, L_00000284a3726740, L_00000284a3726740, L_00000284a3726740;
LS_00000284a37267e0_0_16 .concat [ 1 1 1 1], L_00000284a3726740, L_00000284a3726740, L_00000284a3726740, L_00000284a3726740;
LS_00000284a37267e0_0_20 .concat [ 1 1 1 1], L_00000284a3726740, L_00000284a3726740, L_00000284a3726740, L_00000284a3726740;
LS_00000284a37267e0_0_24 .concat [ 1 1 1 1], L_00000284a3726740, L_00000284a3726740, L_00000284a3726740, L_00000284a3726740;
LS_00000284a37267e0_0_28 .concat [ 1 1 1 1], L_00000284a3726740, L_00000284a3726740, L_00000284a3726740, L_00000284a3726740;
LS_00000284a37267e0_1_0 .concat [ 4 4 4 4], LS_00000284a37267e0_0_0, LS_00000284a37267e0_0_4, LS_00000284a37267e0_0_8, LS_00000284a37267e0_0_12;
LS_00000284a37267e0_1_4 .concat [ 4 4 4 4], LS_00000284a37267e0_0_16, LS_00000284a37267e0_0_20, LS_00000284a37267e0_0_24, LS_00000284a37267e0_0_28;
L_00000284a37267e0 .concat [ 16 16 0 0], LS_00000284a37267e0_1_0, LS_00000284a37267e0_1_4;
L_00000284a3728180 .part L_00000284a3724760, 0, 1;
LS_00000284a37269c0_0_0 .concat [ 1 1 1 1], L_00000284a3733850, L_00000284a3733850, L_00000284a3733850, L_00000284a3733850;
LS_00000284a37269c0_0_4 .concat [ 1 1 1 1], L_00000284a3733850, L_00000284a3733850, L_00000284a3733850, L_00000284a3733850;
LS_00000284a37269c0_0_8 .concat [ 1 1 1 1], L_00000284a3733850, L_00000284a3733850, L_00000284a3733850, L_00000284a3733850;
LS_00000284a37269c0_0_12 .concat [ 1 1 1 1], L_00000284a3733850, L_00000284a3733850, L_00000284a3733850, L_00000284a3733850;
LS_00000284a37269c0_0_16 .concat [ 1 1 1 1], L_00000284a3733850, L_00000284a3733850, L_00000284a3733850, L_00000284a3733850;
LS_00000284a37269c0_0_20 .concat [ 1 1 1 1], L_00000284a3733850, L_00000284a3733850, L_00000284a3733850, L_00000284a3733850;
LS_00000284a37269c0_0_24 .concat [ 1 1 1 1], L_00000284a3733850, L_00000284a3733850, L_00000284a3733850, L_00000284a3733850;
LS_00000284a37269c0_0_28 .concat [ 1 1 1 1], L_00000284a3733850, L_00000284a3733850, L_00000284a3733850, L_00000284a3733850;
LS_00000284a37269c0_1_0 .concat [ 4 4 4 4], LS_00000284a37269c0_0_0, LS_00000284a37269c0_0_4, LS_00000284a37269c0_0_8, LS_00000284a37269c0_0_12;
LS_00000284a37269c0_1_4 .concat [ 4 4 4 4], LS_00000284a37269c0_0_16, LS_00000284a37269c0_0_20, LS_00000284a37269c0_0_24, LS_00000284a37269c0_0_28;
L_00000284a37269c0 .concat [ 16 16 0 0], LS_00000284a37269c0_1_0, LS_00000284a37269c0_1_4;
L_00000284a3727820 .part L_00000284a3724760, 1, 1;
LS_00000284a3726a60_0_0 .concat [ 1 1 1 1], L_00000284a3727820, L_00000284a3727820, L_00000284a3727820, L_00000284a3727820;
LS_00000284a3726a60_0_4 .concat [ 1 1 1 1], L_00000284a3727820, L_00000284a3727820, L_00000284a3727820, L_00000284a3727820;
LS_00000284a3726a60_0_8 .concat [ 1 1 1 1], L_00000284a3727820, L_00000284a3727820, L_00000284a3727820, L_00000284a3727820;
LS_00000284a3726a60_0_12 .concat [ 1 1 1 1], L_00000284a3727820, L_00000284a3727820, L_00000284a3727820, L_00000284a3727820;
LS_00000284a3726a60_0_16 .concat [ 1 1 1 1], L_00000284a3727820, L_00000284a3727820, L_00000284a3727820, L_00000284a3727820;
LS_00000284a3726a60_0_20 .concat [ 1 1 1 1], L_00000284a3727820, L_00000284a3727820, L_00000284a3727820, L_00000284a3727820;
LS_00000284a3726a60_0_24 .concat [ 1 1 1 1], L_00000284a3727820, L_00000284a3727820, L_00000284a3727820, L_00000284a3727820;
LS_00000284a3726a60_0_28 .concat [ 1 1 1 1], L_00000284a3727820, L_00000284a3727820, L_00000284a3727820, L_00000284a3727820;
LS_00000284a3726a60_1_0 .concat [ 4 4 4 4], LS_00000284a3726a60_0_0, LS_00000284a3726a60_0_4, LS_00000284a3726a60_0_8, LS_00000284a3726a60_0_12;
LS_00000284a3726a60_1_4 .concat [ 4 4 4 4], LS_00000284a3726a60_0_16, LS_00000284a3726a60_0_20, LS_00000284a3726a60_0_24, LS_00000284a3726a60_0_28;
L_00000284a3726a60 .concat [ 16 16 0 0], LS_00000284a3726a60_1_0, LS_00000284a3726a60_1_4;
L_00000284a3726b00 .part L_00000284a3724760, 0, 1;
LS_00000284a3727000_0_0 .concat [ 1 1 1 1], L_00000284a3726b00, L_00000284a3726b00, L_00000284a3726b00, L_00000284a3726b00;
LS_00000284a3727000_0_4 .concat [ 1 1 1 1], L_00000284a3726b00, L_00000284a3726b00, L_00000284a3726b00, L_00000284a3726b00;
LS_00000284a3727000_0_8 .concat [ 1 1 1 1], L_00000284a3726b00, L_00000284a3726b00, L_00000284a3726b00, L_00000284a3726b00;
LS_00000284a3727000_0_12 .concat [ 1 1 1 1], L_00000284a3726b00, L_00000284a3726b00, L_00000284a3726b00, L_00000284a3726b00;
LS_00000284a3727000_0_16 .concat [ 1 1 1 1], L_00000284a3726b00, L_00000284a3726b00, L_00000284a3726b00, L_00000284a3726b00;
LS_00000284a3727000_0_20 .concat [ 1 1 1 1], L_00000284a3726b00, L_00000284a3726b00, L_00000284a3726b00, L_00000284a3726b00;
LS_00000284a3727000_0_24 .concat [ 1 1 1 1], L_00000284a3726b00, L_00000284a3726b00, L_00000284a3726b00, L_00000284a3726b00;
LS_00000284a3727000_0_28 .concat [ 1 1 1 1], L_00000284a3726b00, L_00000284a3726b00, L_00000284a3726b00, L_00000284a3726b00;
LS_00000284a3727000_1_0 .concat [ 4 4 4 4], LS_00000284a3727000_0_0, LS_00000284a3727000_0_4, LS_00000284a3727000_0_8, LS_00000284a3727000_0_12;
LS_00000284a3727000_1_4 .concat [ 4 4 4 4], LS_00000284a3727000_0_16, LS_00000284a3727000_0_20, LS_00000284a3727000_0_24, LS_00000284a3727000_0_28;
L_00000284a3727000 .concat [ 16 16 0 0], LS_00000284a3727000_1_0, LS_00000284a3727000_1_4;
S_00000284a36eb360 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000284a36eb810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000284a37333f0 .functor AND 32, L_00000284a3728b80, L_00000284a3728c20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000284a36ebd90_0 .net "in1", 31 0, L_00000284a3728b80;  1 drivers
v00000284a36ef5d0_0 .net "in2", 31 0, L_00000284a3728c20;  1 drivers
v00000284a36ef030_0 .net "out", 31 0, L_00000284a37333f0;  alias, 1 drivers
S_00000284a36eb4f0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000284a36eb810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000284a37347a0 .functor AND 32, L_00000284a37280e0, L_00000284a3726f60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000284a36ef710_0 .net "in1", 31 0, L_00000284a37280e0;  1 drivers
v00000284a36eef90_0 .net "in2", 31 0, L_00000284a3726f60;  1 drivers
v00000284a36ee590_0 .net "out", 31 0, L_00000284a37347a0;  alias, 1 drivers
S_00000284a36eb9a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000284a36eb810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000284a3733ee0 .functor AND 32, L_00000284a37267e0, L_00000284a37269c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000284a36ee770_0 .net "in1", 31 0, L_00000284a37267e0;  1 drivers
v00000284a36eec70_0 .net "in2", 31 0, L_00000284a37269c0;  1 drivers
v00000284a36ee3b0_0 .net "out", 31 0, L_00000284a3733ee0;  alias, 1 drivers
S_00000284a36f01f0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000284a36eb810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000284a37331c0 .functor AND 32, L_00000284a3726a60, L_00000284a3727000, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000284a36ef3f0_0 .net "in1", 31 0, L_00000284a3726a60;  1 drivers
v00000284a36ef0d0_0 .net "in2", 31 0, L_00000284a3727000;  1 drivers
v00000284a36ef350_0 .net "out", 31 0, L_00000284a37331c0;  alias, 1 drivers
S_00000284a36f0380 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000284a34b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000284a36f5b80 .param/l "add" 0 9 6, C4<000000100000>;
P_00000284a36f5bb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000284a36f5bf0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000284a36f5c28 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000284a36f5c60 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000284a36f5c98 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000284a36f5cd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000284a36f5d08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000284a36f5d40 .param/l "j" 0 9 19, C4<000010000000>;
P_00000284a36f5d78 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000284a36f5db0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000284a36f5de8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000284a36f5e20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000284a36f5e58 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000284a36f5e90 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000284a36f5ec8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000284a36f5f00 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000284a36f5f38 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000284a36f5f70 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000284a36f5fa8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000284a36f5fe0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000284a36f6018 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000284a36f6050 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000284a36f6088 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000284a36f60c0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000284a36f3930_0 .var "EX1_PC", 31 0;
v00000284a36f2990_0 .var "EX1_PFC", 31 0;
v00000284a36f20d0_0 .var "EX1_forward_to_B", 31 0;
v00000284a36f2a30_0 .var "EX1_is_beq", 0 0;
v00000284a36f2f30_0 .var "EX1_is_bne", 0 0;
v00000284a36f2ad0_0 .var "EX1_is_jal", 0 0;
v00000284a36f4290_0 .var "EX1_is_jr", 0 0;
v00000284a36f2030_0 .var "EX1_is_oper2_immed", 0 0;
v00000284a36f3570_0 .var "EX1_memread", 0 0;
v00000284a36f4150_0 .var "EX1_memwrite", 0 0;
v00000284a36f1e50_0 .var "EX1_opcode", 11 0;
v00000284a36f22b0_0 .var "EX1_predicted", 0 0;
v00000284a36f41f0_0 .var "EX1_rd_ind", 4 0;
v00000284a36f2490_0 .var "EX1_rd_indzero", 0 0;
v00000284a36f3a70_0 .var "EX1_regwrite", 0 0;
v00000284a36f3b10_0 .var "EX1_rs1", 31 0;
v00000284a36f2b70_0 .var "EX1_rs1_ind", 4 0;
v00000284a36f2530_0 .var "EX1_rs2", 31 0;
v00000284a36f3bb0_0 .var "EX1_rs2_ind", 4 0;
v00000284a36f3c50_0 .net "FLUSH", 0 0, v00000284a36fd260_0;  alias, 1 drivers
v00000284a36f2c10_0 .net "ID_PC", 31 0, v00000284a36fa880_0;  alias, 1 drivers
v00000284a36f2cb0_0 .net "ID_PFC_to_EX", 31 0, L_00000284a3725fc0;  alias, 1 drivers
v00000284a36f3110_0 .net "ID_forward_to_B", 31 0, L_00000284a3725a20;  alias, 1 drivers
v00000284a36f2d50_0 .net "ID_is_beq", 0 0, L_00000284a3725660;  alias, 1 drivers
v00000284a36f3cf0_0 .net "ID_is_bne", 0 0, L_00000284a3725700;  alias, 1 drivers
v00000284a36f4330_0 .net "ID_is_jal", 0 0, L_00000284a37270a0;  alias, 1 drivers
v00000284a36f2e90_0 .net "ID_is_jr", 0 0, L_00000284a37257a0;  alias, 1 drivers
v00000284a36f3f70_0 .net "ID_is_oper2_immed", 0 0, L_00000284a372abb0;  alias, 1 drivers
v00000284a36f2fd0_0 .net "ID_memread", 0 0, L_00000284a3726560;  alias, 1 drivers
v00000284a36f3d90_0 .net "ID_memwrite", 0 0, L_00000284a3728900;  alias, 1 drivers
v00000284a36f3e30_0 .net "ID_opcode", 11 0, v00000284a370c050_0;  alias, 1 drivers
v00000284a36f31b0_0 .net "ID_predicted", 0 0, v00000284a36fdc60_0;  alias, 1 drivers
v00000284a36f3250_0 .net "ID_rd_ind", 4 0, v00000284a370d270_0;  alias, 1 drivers
v00000284a36f3430_0 .net "ID_rd_indzero", 0 0, L_00000284a3727aa0;  1 drivers
v00000284a36f3ed0_0 .net "ID_regwrite", 0 0, L_00000284a3728cc0;  alias, 1 drivers
v00000284a36f37f0_0 .net "ID_rs1", 31 0, v00000284a36f6820_0;  alias, 1 drivers
v00000284a36f32f0_0 .net "ID_rs1_ind", 4 0, v00000284a370d4f0_0;  alias, 1 drivers
v00000284a36f4010_0 .net "ID_rs2", 31 0, v00000284a36f7040_0;  alias, 1 drivers
v00000284a36f3390_0 .net "ID_rs2_ind", 4 0, v00000284a370cf50_0;  alias, 1 drivers
v00000284a36f34d0_0 .net "clk", 0 0, L_00000284a372a2f0;  1 drivers
v00000284a36f36b0_0 .net "rst", 0 0, v00000284a3721b00_0;  alias, 1 drivers
E_00000284a366bc00 .event posedge, v00000284a36e27f0_0, v00000284a36f34d0_0;
S_00000284a36efbb0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000284a34b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000284a36f6100 .param/l "add" 0 9 6, C4<000000100000>;
P_00000284a36f6138 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000284a36f6170 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000284a36f61a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000284a36f61e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000284a36f6218 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000284a36f6250 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000284a36f6288 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000284a36f62c0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000284a36f62f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000284a36f6330 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000284a36f6368 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000284a36f63a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000284a36f63d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000284a36f6410 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000284a36f6448 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000284a36f6480 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000284a36f64b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000284a36f64f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000284a36f6528 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000284a36f6560 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000284a36f6598 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000284a36f65d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000284a36f6608 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000284a36f6640 .param/l "xori" 0 9 12, C4<001110000000>;
v00000284a36f1bd0_0 .net "EX1_ALU_OPER1", 31 0, L_00000284a372b240;  alias, 1 drivers
v00000284a36f3610_0 .net "EX1_ALU_OPER2", 31 0, L_00000284a3734110;  alias, 1 drivers
v00000284a36f1c70_0 .net "EX1_PC", 31 0, v00000284a36f3930_0;  alias, 1 drivers
v00000284a36f1d10_0 .net "EX1_PFC_to_IF", 31 0, L_00000284a37273c0;  alias, 1 drivers
v00000284a36f1db0_0 .net "EX1_forward_to_B", 31 0, v00000284a36f20d0_0;  alias, 1 drivers
v00000284a36f4bf0_0 .net "EX1_is_beq", 0 0, v00000284a36f2a30_0;  alias, 1 drivers
v00000284a36f52d0_0 .net "EX1_is_bne", 0 0, v00000284a36f2f30_0;  alias, 1 drivers
v00000284a36f4830_0 .net "EX1_is_jal", 0 0, v00000284a36f2ad0_0;  alias, 1 drivers
v00000284a36f4f10_0 .net "EX1_is_jr", 0 0, v00000284a36f4290_0;  alias, 1 drivers
v00000284a36f4a10_0 .net "EX1_is_oper2_immed", 0 0, v00000284a36f2030_0;  alias, 1 drivers
v00000284a36f48d0_0 .net "EX1_memread", 0 0, v00000284a36f3570_0;  alias, 1 drivers
v00000284a36f5550_0 .net "EX1_memwrite", 0 0, v00000284a36f4150_0;  alias, 1 drivers
v00000284a36f4650_0 .net "EX1_opcode", 11 0, v00000284a36f1e50_0;  alias, 1 drivers
v00000284a36f5690_0 .net "EX1_predicted", 0 0, v00000284a36f22b0_0;  alias, 1 drivers
v00000284a36f4970_0 .net "EX1_rd_ind", 4 0, v00000284a36f41f0_0;  alias, 1 drivers
v00000284a36f5370_0 .net "EX1_rd_indzero", 0 0, v00000284a36f2490_0;  alias, 1 drivers
v00000284a36f4fb0_0 .net "EX1_regwrite", 0 0, v00000284a36f3a70_0;  alias, 1 drivers
v00000284a36f4c90_0 .net "EX1_rs1", 31 0, v00000284a36f3b10_0;  alias, 1 drivers
v00000284a36f5050_0 .net "EX1_rs1_ind", 4 0, v00000284a36f2b70_0;  alias, 1 drivers
v00000284a36f4b50_0 .net "EX1_rs2_ind", 4 0, v00000284a36f3bb0_0;  alias, 1 drivers
v00000284a36f4ab0_0 .net "EX1_rs2_out", 31 0, L_00000284a3734180;  alias, 1 drivers
v00000284a36f5230_0 .var "EX2_ALU_OPER1", 31 0;
v00000284a36f5910_0 .var "EX2_ALU_OPER2", 31 0;
v00000284a36f54b0_0 .var "EX2_PC", 31 0;
v00000284a36f4d30_0 .var "EX2_PFC_to_IF", 31 0;
v00000284a36f4dd0_0 .var "EX2_forward_to_B", 31 0;
v00000284a36f55f0_0 .var "EX2_is_beq", 0 0;
v00000284a36f5730_0 .var "EX2_is_bne", 0 0;
v00000284a36f5410_0 .var "EX2_is_jal", 0 0;
v00000284a36f4470_0 .var "EX2_is_jr", 0 0;
v00000284a36f4e70_0 .var "EX2_is_oper2_immed", 0 0;
v00000284a36f50f0_0 .var "EX2_memread", 0 0;
v00000284a36f57d0_0 .var "EX2_memwrite", 0 0;
v00000284a36f5190_0 .var "EX2_opcode", 11 0;
v00000284a36f46f0_0 .var "EX2_predicted", 0 0;
v00000284a36f5870_0 .var "EX2_rd_ind", 4 0;
v00000284a36f59b0_0 .var "EX2_rd_indzero", 0 0;
v00000284a36f5a50_0 .var "EX2_regwrite", 0 0;
v00000284a36f43d0_0 .var "EX2_rs1", 31 0;
v00000284a36f4510_0 .var "EX2_rs1_ind", 4 0;
v00000284a36f45b0_0 .var "EX2_rs2_ind", 4 0;
v00000284a36f4790_0 .var "EX2_rs2_out", 31 0;
v00000284a36fdb20_0 .net "FLUSH", 0 0, v00000284a36fcd60_0;  alias, 1 drivers
v00000284a36fd620_0 .net "clk", 0 0, L_00000284a3734500;  1 drivers
v00000284a36fd8a0_0 .net "rst", 0 0, v00000284a3721b00_0;  alias, 1 drivers
E_00000284a366bf00 .event posedge, v00000284a36e27f0_0, v00000284a36fd620_0;
S_00000284a36f1190 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000284a34b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000284a36fe690 .param/l "add" 0 9 6, C4<000000100000>;
P_00000284a36fe6c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000284a36fe700 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000284a36fe738 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000284a36fe770 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000284a36fe7a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000284a36fe7e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000284a36fe818 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000284a36fe850 .param/l "j" 0 9 19, C4<000010000000>;
P_00000284a36fe888 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000284a36fe8c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000284a36fe8f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000284a36fe930 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000284a36fe968 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000284a36fe9a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000284a36fe9d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000284a36fea10 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000284a36fea48 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000284a36fea80 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000284a36feab8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000284a36feaf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000284a36feb28 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000284a36feb60 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000284a36feb98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000284a36febd0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000284a372af30 .functor OR 1, L_00000284a3725660, L_00000284a3725700, C4<0>, C4<0>;
L_00000284a372a670 .functor AND 1, L_00000284a372af30, L_00000284a372b0f0, C4<1>, C4<1>;
L_00000284a3729b80 .functor OR 1, L_00000284a3725660, L_00000284a3725700, C4<0>, C4<0>;
L_00000284a3729d40 .functor AND 1, L_00000284a3729b80, L_00000284a372b0f0, C4<1>, C4<1>;
L_00000284a3729e90 .functor OR 1, L_00000284a3725660, L_00000284a3725700, C4<0>, C4<0>;
L_00000284a372afa0 .functor AND 1, L_00000284a3729e90, v00000284a36fdc60_0, C4<1>, C4<1>;
v00000284a36fa4c0_0 .net "EX1_memread", 0 0, v00000284a36f3570_0;  alias, 1 drivers
v00000284a36fa7e0_0 .net "EX1_opcode", 11 0, v00000284a36f1e50_0;  alias, 1 drivers
v00000284a36f9c00_0 .net "EX1_rd_ind", 4 0, v00000284a36f41f0_0;  alias, 1 drivers
v00000284a36fa1a0_0 .net "EX1_rd_indzero", 0 0, v00000284a36f2490_0;  alias, 1 drivers
v00000284a36f93e0_0 .net "EX2_memread", 0 0, v00000284a36f50f0_0;  alias, 1 drivers
v00000284a36fa100_0 .net "EX2_opcode", 11 0, v00000284a36f5190_0;  alias, 1 drivers
v00000284a36fb000_0 .net "EX2_rd_ind", 4 0, v00000284a36f5870_0;  alias, 1 drivers
v00000284a36faba0_0 .net "EX2_rd_indzero", 0 0, v00000284a36f59b0_0;  alias, 1 drivers
v00000284a36fa380_0 .net "ID_EX1_flush", 0 0, v00000284a36fd260_0;  alias, 1 drivers
v00000284a36fb1e0_0 .net "ID_EX2_flush", 0 0, v00000284a36fcd60_0;  alias, 1 drivers
v00000284a36f9a20_0 .net "ID_is_beq", 0 0, L_00000284a3725660;  alias, 1 drivers
v00000284a36fa420_0 .net "ID_is_bne", 0 0, L_00000284a3725700;  alias, 1 drivers
v00000284a36fb320_0 .net "ID_is_j", 0 0, L_00000284a3727a00;  alias, 1 drivers
v00000284a36f9020_0 .net "ID_is_jal", 0 0, L_00000284a37270a0;  alias, 1 drivers
v00000284a36f9de0_0 .net "ID_is_jr", 0 0, L_00000284a37257a0;  alias, 1 drivers
v00000284a36f92a0_0 .net "ID_opcode", 11 0, v00000284a370c050_0;  alias, 1 drivers
v00000284a36fa920_0 .net "ID_rs1_ind", 4 0, v00000284a370d4f0_0;  alias, 1 drivers
v00000284a36f9f20_0 .net "ID_rs2_ind", 4 0, v00000284a370cf50_0;  alias, 1 drivers
v00000284a36fb280_0 .net "IF_ID_flush", 0 0, v00000284a36fdee0_0;  alias, 1 drivers
v00000284a36fb3c0_0 .net "IF_ID_write", 0 0, v00000284a36fe020_0;  alias, 1 drivers
v00000284a36fa9c0_0 .net "PC_src", 2 0, L_00000284a3723fe0;  alias, 1 drivers
v00000284a36fa240_0 .net "PFC_to_EX", 31 0, L_00000284a3725fc0;  alias, 1 drivers
v00000284a36fb640_0 .net "PFC_to_IF", 31 0, L_00000284a37253e0;  alias, 1 drivers
v00000284a36faf60_0 .net "WB_rd_ind", 4 0, v00000284a370d590_0;  alias, 1 drivers
v00000284a36f8f80_0 .net "Wrong_prediction", 0 0, L_00000284a3734e30;  alias, 1 drivers
v00000284a36fb0a0_0 .net *"_ivl_11", 0 0, L_00000284a3729d40;  1 drivers
v00000284a36f9340_0 .net *"_ivl_13", 9 0, L_00000284a37262e0;  1 drivers
v00000284a36fad80_0 .net *"_ivl_15", 9 0, L_00000284a3725f20;  1 drivers
v00000284a36fac40_0 .net *"_ivl_16", 9 0, L_00000284a3723d60;  1 drivers
v00000284a36faa60_0 .net *"_ivl_19", 9 0, L_00000284a3724da0;  1 drivers
v00000284a36f8ee0_0 .net *"_ivl_20", 9 0, L_00000284a3724ee0;  1 drivers
v00000284a36fb460_0 .net *"_ivl_25", 0 0, L_00000284a3729e90;  1 drivers
v00000284a36fab00_0 .net *"_ivl_27", 0 0, L_00000284a372afa0;  1 drivers
v00000284a36face0_0 .net *"_ivl_29", 9 0, L_00000284a3724080;  1 drivers
v00000284a36fae20_0 .net *"_ivl_3", 0 0, L_00000284a372af30;  1 drivers
L_00000284a37401f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000284a36f97a0_0 .net/2u *"_ivl_30", 9 0, L_00000284a37401f0;  1 drivers
v00000284a36fb500_0 .net *"_ivl_32", 9 0, L_00000284a3724940;  1 drivers
v00000284a36f9ca0_0 .net *"_ivl_35", 9 0, L_00000284a37241c0;  1 drivers
v00000284a36faec0_0 .net *"_ivl_37", 9 0, L_00000284a3726380;  1 drivers
v00000284a36fb5a0_0 .net *"_ivl_38", 9 0, L_00000284a37243a0;  1 drivers
v00000284a36fb140_0 .net *"_ivl_40", 9 0, L_00000284a3725d40;  1 drivers
L_00000284a3740238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284a36f90c0_0 .net/2s *"_ivl_45", 21 0, L_00000284a3740238;  1 drivers
L_00000284a3740280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284a36f9840_0 .net/2s *"_ivl_50", 21 0, L_00000284a3740280;  1 drivers
v00000284a36f9160_0 .net *"_ivl_9", 0 0, L_00000284a3729b80;  1 drivers
v00000284a36f9700_0 .net "clk", 0 0, L_00000284a3662010;  alias, 1 drivers
v00000284a36f9480_0 .net "forward_to_B", 31 0, L_00000284a3725a20;  alias, 1 drivers
v00000284a36f98e0_0 .net "imm", 31 0, v00000284a36f7860_0;  1 drivers
v00000284a36f9200_0 .net "inst", 31 0, v00000284a36fa060_0;  alias, 1 drivers
v00000284a36fa2e0_0 .net "is_branch_and_taken", 0 0, L_00000284a372a670;  alias, 1 drivers
v00000284a36fa560_0 .net "is_oper2_immed", 0 0, L_00000284a372abb0;  alias, 1 drivers
v00000284a36fa600_0 .net "mem_read", 0 0, L_00000284a3726560;  alias, 1 drivers
v00000284a36f9520_0 .net "mem_write", 0 0, L_00000284a3728900;  alias, 1 drivers
v00000284a36f9e80_0 .net "pc", 31 0, v00000284a36fa880_0;  alias, 1 drivers
v00000284a36f95c0_0 .net "pc_write", 0 0, v00000284a36fe160_0;  alias, 1 drivers
v00000284a36f9ac0_0 .net "predicted", 0 0, L_00000284a372b0f0;  1 drivers
v00000284a36f9fc0_0 .net "predicted_to_EX", 0 0, v00000284a36fdc60_0;  alias, 1 drivers
v00000284a36f9660_0 .net "reg_write", 0 0, L_00000284a3728cc0;  alias, 1 drivers
v00000284a36fa6a0_0 .net "reg_write_from_wb", 0 0, v00000284a370e3f0_0;  alias, 1 drivers
v00000284a36f9980_0 .net "rs1", 31 0, v00000284a36f6820_0;  alias, 1 drivers
v00000284a36f9b60_0 .net "rs2", 31 0, v00000284a36f7040_0;  alias, 1 drivers
v00000284a36f9d40_0 .net "rst", 0 0, v00000284a3721b00_0;  alias, 1 drivers
v00000284a36fa740_0 .net "wr_reg_data", 31 0, L_00000284a3734dc0;  alias, 1 drivers
L_00000284a3725a20 .functor MUXZ 32, v00000284a36f7040_0, v00000284a36f7860_0, L_00000284a372abb0, C4<>;
L_00000284a37262e0 .part v00000284a36fa880_0, 0, 10;
L_00000284a3725f20 .part v00000284a36fa060_0, 0, 10;
L_00000284a3723d60 .arith/sum 10, L_00000284a37262e0, L_00000284a3725f20;
L_00000284a3724da0 .part v00000284a36fa060_0, 0, 10;
L_00000284a3724ee0 .functor MUXZ 10, L_00000284a3724da0, L_00000284a3723d60, L_00000284a3729d40, C4<>;
L_00000284a3724080 .part v00000284a36fa880_0, 0, 10;
L_00000284a3724940 .arith/sum 10, L_00000284a3724080, L_00000284a37401f0;
L_00000284a37241c0 .part v00000284a36fa880_0, 0, 10;
L_00000284a3726380 .part v00000284a36fa060_0, 0, 10;
L_00000284a37243a0 .arith/sum 10, L_00000284a37241c0, L_00000284a3726380;
L_00000284a3725d40 .functor MUXZ 10, L_00000284a37243a0, L_00000284a3724940, L_00000284a372afa0, C4<>;
L_00000284a37253e0 .concat8 [ 10 22 0 0], L_00000284a3724ee0, L_00000284a3740238;
L_00000284a3725fc0 .concat8 [ 10 22 0 0], L_00000284a3725d40, L_00000284a3740280;
S_00000284a36f17d0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000284a36f1190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000284a36fec10 .param/l "add" 0 9 6, C4<000000100000>;
P_00000284a36fec48 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000284a36fec80 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000284a36fecb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000284a36fecf0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000284a36fed28 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000284a36fed60 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000284a36fed98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000284a36fedd0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000284a36fee08 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000284a36fee40 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000284a36fee78 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000284a36feeb0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000284a36feee8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000284a36fef20 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000284a36fef58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000284a36fef90 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000284a36fefc8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000284a36ff000 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000284a36ff038 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000284a36ff070 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000284a36ff0a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000284a36ff0e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000284a36ff118 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000284a36ff150 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000284a372b010 .functor OR 1, L_00000284a372b0f0, L_00000284a37252a0, C4<0>, C4<0>;
L_00000284a3729bf0 .functor OR 1, L_00000284a372b010, L_00000284a3725840, C4<0>, C4<0>;
v00000284a36fca40_0 .net "EX1_opcode", 11 0, v00000284a36f1e50_0;  alias, 1 drivers
v00000284a36fc400_0 .net "EX2_opcode", 11 0, v00000284a36f5190_0;  alias, 1 drivers
v00000284a36fba00_0 .net "ID_opcode", 11 0, v00000284a370c050_0;  alias, 1 drivers
v00000284a36fbc80_0 .net "PC_src", 2 0, L_00000284a3723fe0;  alias, 1 drivers
v00000284a36fbb40_0 .net "Wrong_prediction", 0 0, L_00000284a3734e30;  alias, 1 drivers
L_00000284a37403e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000284a36fbbe0_0 .net/2u *"_ivl_0", 2 0, L_00000284a37403e8;  1 drivers
v00000284a36fdda0_0 .net *"_ivl_10", 0 0, L_00000284a37261a0;  1 drivers
L_00000284a3740508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000284a36fbd20_0 .net/2u *"_ivl_12", 2 0, L_00000284a3740508;  1 drivers
L_00000284a3740550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000284a36fbdc0_0 .net/2u *"_ivl_14", 11 0, L_00000284a3740550;  1 drivers
v00000284a36fc0e0_0 .net *"_ivl_16", 0 0, L_00000284a37252a0;  1 drivers
v00000284a36fbe60_0 .net *"_ivl_19", 0 0, L_00000284a372b010;  1 drivers
L_00000284a3740430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000284a36fbf00_0 .net/2u *"_ivl_2", 11 0, L_00000284a3740430;  1 drivers
L_00000284a3740598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000284a36fd4e0_0 .net/2u *"_ivl_20", 11 0, L_00000284a3740598;  1 drivers
v00000284a36fd580_0 .net *"_ivl_22", 0 0, L_00000284a3725840;  1 drivers
v00000284a36fc220_0 .net *"_ivl_25", 0 0, L_00000284a3729bf0;  1 drivers
L_00000284a37405e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000284a36fbfa0_0 .net/2u *"_ivl_26", 2 0, L_00000284a37405e0;  1 drivers
L_00000284a3740628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000284a36fc7c0_0 .net/2u *"_ivl_28", 2 0, L_00000284a3740628;  1 drivers
v00000284a36fcf40_0 .net *"_ivl_30", 2 0, L_00000284a3726420;  1 drivers
v00000284a36fc860_0 .net *"_ivl_32", 2 0, L_00000284a3724580;  1 drivers
v00000284a36fcfe0_0 .net *"_ivl_34", 2 0, L_00000284a3724620;  1 drivers
v00000284a36fd3a0_0 .net *"_ivl_4", 0 0, L_00000284a3723ea0;  1 drivers
L_00000284a3740478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000284a36fde40_0 .net/2u *"_ivl_6", 2 0, L_00000284a3740478;  1 drivers
L_00000284a37404c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000284a36fb6e0_0 .net/2u *"_ivl_8", 11 0, L_00000284a37404c0;  1 drivers
v00000284a36fc900_0 .net "clk", 0 0, L_00000284a3662010;  alias, 1 drivers
v00000284a36fd1c0_0 .net "predicted", 0 0, L_00000284a372b0f0;  alias, 1 drivers
v00000284a36fc360_0 .net "predicted_to_EX", 0 0, v00000284a36fdc60_0;  alias, 1 drivers
v00000284a36fcae0_0 .net "rst", 0 0, v00000284a3721b00_0;  alias, 1 drivers
v00000284a36fc4a0_0 .net "state", 1 0, v00000284a36fdd00_0;  1 drivers
L_00000284a3723ea0 .cmp/eq 12, v00000284a370c050_0, L_00000284a3740430;
L_00000284a37261a0 .cmp/eq 12, v00000284a36f1e50_0, L_00000284a37404c0;
L_00000284a37252a0 .cmp/eq 12, v00000284a370c050_0, L_00000284a3740550;
L_00000284a3725840 .cmp/eq 12, v00000284a370c050_0, L_00000284a3740598;
L_00000284a3726420 .functor MUXZ 3, L_00000284a3740628, L_00000284a37405e0, L_00000284a3729bf0, C4<>;
L_00000284a3724580 .functor MUXZ 3, L_00000284a3726420, L_00000284a3740508, L_00000284a37261a0, C4<>;
L_00000284a3724620 .functor MUXZ 3, L_00000284a3724580, L_00000284a3740478, L_00000284a3723ea0, C4<>;
L_00000284a3723fe0 .functor MUXZ 3, L_00000284a3724620, L_00000284a37403e8, L_00000284a3734e30, C4<>;
S_00000284a36efd40 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000284a36f17d0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000284a36ff190 .param/l "add" 0 9 6, C4<000000100000>;
P_00000284a36ff1c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000284a36ff200 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000284a36ff238 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000284a36ff270 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000284a36ff2a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000284a36ff2e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000284a36ff318 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000284a36ff350 .param/l "j" 0 9 19, C4<000010000000>;
P_00000284a36ff388 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000284a36ff3c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000284a36ff3f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000284a36ff430 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000284a36ff468 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000284a36ff4a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000284a36ff4d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000284a36ff510 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000284a36ff548 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000284a36ff580 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000284a36ff5b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000284a36ff5f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000284a36ff628 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000284a36ff660 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000284a36ff698 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000284a36ff6d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000284a3729870 .functor OR 1, L_00000284a3726060, L_00000284a3725980, C4<0>, C4<0>;
L_00000284a3729db0 .functor OR 1, L_00000284a3725200, L_00000284a3726100, C4<0>, C4<0>;
L_00000284a3729950 .functor AND 1, L_00000284a3729870, L_00000284a3729db0, C4<1>, C4<1>;
L_00000284a37299c0 .functor NOT 1, L_00000284a3729950, C4<0>, C4<0>, C4<0>;
L_00000284a372ab40 .functor OR 1, v00000284a3721b00_0, L_00000284a37299c0, C4<0>, C4<0>;
L_00000284a372b0f0 .functor NOT 1, L_00000284a372ab40, C4<0>, C4<0>, C4<0>;
v00000284a36fd940_0 .net "EX_opcode", 11 0, v00000284a36f5190_0;  alias, 1 drivers
v00000284a36fd9e0_0 .net "ID_opcode", 11 0, v00000284a370c050_0;  alias, 1 drivers
v00000284a36fd6c0_0 .net "Wrong_prediction", 0 0, L_00000284a3734e30;  alias, 1 drivers
L_00000284a37402c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000284a36fcc20_0 .net/2u *"_ivl_0", 11 0, L_00000284a37402c8;  1 drivers
L_00000284a3740358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000284a36fc680_0 .net/2u *"_ivl_10", 1 0, L_00000284a3740358;  1 drivers
v00000284a36fcea0_0 .net *"_ivl_12", 0 0, L_00000284a3725200;  1 drivers
L_00000284a37403a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000284a36fbaa0_0 .net/2u *"_ivl_14", 1 0, L_00000284a37403a0;  1 drivers
v00000284a36fcb80_0 .net *"_ivl_16", 0 0, L_00000284a3726100;  1 drivers
v00000284a36fda80_0 .net *"_ivl_19", 0 0, L_00000284a3729db0;  1 drivers
v00000284a36fdbc0_0 .net *"_ivl_2", 0 0, L_00000284a3726060;  1 drivers
v00000284a36fc2c0_0 .net *"_ivl_21", 0 0, L_00000284a3729950;  1 drivers
v00000284a36fd760_0 .net *"_ivl_22", 0 0, L_00000284a37299c0;  1 drivers
v00000284a36fc5e0_0 .net *"_ivl_25", 0 0, L_00000284a372ab40;  1 drivers
L_00000284a3740310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000284a36fd120_0 .net/2u *"_ivl_4", 11 0, L_00000284a3740310;  1 drivers
v00000284a36fd800_0 .net *"_ivl_6", 0 0, L_00000284a3725980;  1 drivers
v00000284a36fc040_0 .net *"_ivl_9", 0 0, L_00000284a3729870;  1 drivers
v00000284a36fc180_0 .net "clk", 0 0, L_00000284a3662010;  alias, 1 drivers
v00000284a36fc720_0 .net "predicted", 0 0, L_00000284a372b0f0;  alias, 1 drivers
v00000284a36fdc60_0 .var "predicted_to_EX", 0 0;
v00000284a36fd440_0 .net "rst", 0 0, v00000284a3721b00_0;  alias, 1 drivers
v00000284a36fdd00_0 .var "state", 1 0;
E_00000284a366c100 .event posedge, v00000284a36fc180_0, v00000284a36e27f0_0;
L_00000284a3726060 .cmp/eq 12, v00000284a370c050_0, L_00000284a37402c8;
L_00000284a3725980 .cmp/eq 12, v00000284a370c050_0, L_00000284a3740310;
L_00000284a3725200 .cmp/eq 2, v00000284a36fdd00_0, L_00000284a3740358;
L_00000284a3726100 .cmp/eq 2, v00000284a36fdd00_0, L_00000284a37403a0;
S_00000284a36f06a0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000284a36f1190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000284a3709730 .param/l "add" 0 9 6, C4<000000100000>;
P_00000284a3709768 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000284a37097a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000284a37097d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000284a3709810 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000284a3709848 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000284a3709880 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000284a37098b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000284a37098f0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000284a3709928 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000284a3709960 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000284a3709998 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000284a37099d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000284a3709a08 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000284a3709a40 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000284a3709a78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000284a3709ab0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000284a3709ae8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000284a3709b20 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000284a3709b58 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000284a3709b90 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000284a3709bc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000284a3709c00 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000284a3709c38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000284a3709c70 .param/l "xori" 0 9 12, C4<001110000000>;
v00000284a36fd080_0 .net "EX1_memread", 0 0, v00000284a36f3570_0;  alias, 1 drivers
v00000284a36fb780_0 .net "EX1_rd_ind", 4 0, v00000284a36f41f0_0;  alias, 1 drivers
v00000284a36fc540_0 .net "EX1_rd_indzero", 0 0, v00000284a36f2490_0;  alias, 1 drivers
v00000284a36fb820_0 .net "EX2_memread", 0 0, v00000284a36f50f0_0;  alias, 1 drivers
v00000284a36fc9a0_0 .net "EX2_rd_ind", 4 0, v00000284a36f5870_0;  alias, 1 drivers
v00000284a36fccc0_0 .net "EX2_rd_indzero", 0 0, v00000284a36f59b0_0;  alias, 1 drivers
v00000284a36fd260_0 .var "ID_EX1_flush", 0 0;
v00000284a36fcd60_0 .var "ID_EX2_flush", 0 0;
v00000284a36fb8c0_0 .net "ID_opcode", 11 0, v00000284a370c050_0;  alias, 1 drivers
v00000284a36fd300_0 .net "ID_rs1_ind", 4 0, v00000284a370d4f0_0;  alias, 1 drivers
v00000284a36fce00_0 .net "ID_rs2_ind", 4 0, v00000284a370cf50_0;  alias, 1 drivers
v00000284a36fe020_0 .var "IF_ID_Write", 0 0;
v00000284a36fdee0_0 .var "IF_ID_flush", 0 0;
v00000284a36fe160_0 .var "PC_Write", 0 0;
v00000284a36fe2a0_0 .net "Wrong_prediction", 0 0, L_00000284a3734e30;  alias, 1 drivers
E_00000284a366bc40/0 .event anyedge, v00000284a36e9c80_0, v00000284a36f3570_0, v00000284a36f2490_0, v00000284a36f32f0_0;
E_00000284a366bc40/1 .event anyedge, v00000284a36f41f0_0, v00000284a36f3390_0, v00000284a3606d20_0, v00000284a36f59b0_0;
E_00000284a366bc40/2 .event anyedge, v00000284a36e2cf0_0, v00000284a36f3e30_0;
E_00000284a366bc40 .event/or E_00000284a366bc40/0, E_00000284a366bc40/1, E_00000284a366bc40/2;
S_00000284a36f14b0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000284a36f1190;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000284a3709cb0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000284a3709ce8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000284a3709d20 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000284a3709d58 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000284a3709d90 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000284a3709dc8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000284a3709e00 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000284a3709e38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000284a3709e70 .param/l "j" 0 9 19, C4<000010000000>;
P_00000284a3709ea8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000284a3709ee0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000284a3709f18 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000284a3709f50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000284a3709f88 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000284a3709fc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000284a3709ff8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000284a370a030 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000284a370a068 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000284a370a0a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000284a370a0d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000284a370a110 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000284a370a148 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000284a370a180 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000284a370a1b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000284a370a1f0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000284a3729560 .functor OR 1, L_00000284a3723f40, L_00000284a3724260, C4<0>, C4<0>;
L_00000284a372a750 .functor OR 1, L_00000284a3729560, L_00000284a3724300, C4<0>, C4<0>;
L_00000284a372a050 .functor OR 1, L_00000284a372a750, L_00000284a37246c0, C4<0>, C4<0>;
L_00000284a3729aa0 .functor OR 1, L_00000284a372a050, L_00000284a37249e0, C4<0>, C4<0>;
L_00000284a37295d0 .functor OR 1, L_00000284a3729aa0, L_00000284a3724440, C4<0>, C4<0>;
L_00000284a372ad70 .functor OR 1, L_00000284a37295d0, L_00000284a37244e0, C4<0>, C4<0>;
L_00000284a3729a30 .functor OR 1, L_00000284a372ad70, L_00000284a3724a80, C4<0>, C4<0>;
L_00000284a372abb0 .functor OR 1, L_00000284a3729a30, L_00000284a3725520, C4<0>, C4<0>;
L_00000284a3729640 .functor OR 1, L_00000284a3727460, L_00000284a3728860, C4<0>, C4<0>;
L_00000284a3729c60 .functor OR 1, L_00000284a3729640, L_00000284a3726920, C4<0>, C4<0>;
L_00000284a372a280 .functor OR 1, L_00000284a3729c60, L_00000284a3727e60, C4<0>, C4<0>;
L_00000284a372a8a0 .functor OR 1, L_00000284a372a280, L_00000284a3728680, C4<0>, C4<0>;
v00000284a36fe200_0 .net "ID_opcode", 11 0, v00000284a370c050_0;  alias, 1 drivers
L_00000284a3740670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000284a36fe0c0_0 .net/2u *"_ivl_0", 11 0, L_00000284a3740670;  1 drivers
L_00000284a3740700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000284a36fe340_0 .net/2u *"_ivl_10", 11 0, L_00000284a3740700;  1 drivers
L_00000284a3740bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000284a36fe3e0_0 .net/2u *"_ivl_102", 11 0, L_00000284a3740bc8;  1 drivers
L_00000284a3740c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000284a36fe480_0 .net/2u *"_ivl_106", 11 0, L_00000284a3740c10;  1 drivers
v00000284a36fe520_0 .net *"_ivl_12", 0 0, L_00000284a3724300;  1 drivers
v00000284a36fe5c0_0 .net *"_ivl_15", 0 0, L_00000284a372a750;  1 drivers
L_00000284a3740748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000284a36fdf80_0 .net/2u *"_ivl_16", 11 0, L_00000284a3740748;  1 drivers
v00000284a36f7b80_0 .net *"_ivl_18", 0 0, L_00000284a37246c0;  1 drivers
v00000284a36f70e0_0 .net *"_ivl_2", 0 0, L_00000284a3723f40;  1 drivers
v00000284a36f8800_0 .net *"_ivl_21", 0 0, L_00000284a372a050;  1 drivers
L_00000284a3740790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000284a36f8bc0_0 .net/2u *"_ivl_22", 11 0, L_00000284a3740790;  1 drivers
v00000284a36f6b40_0 .net *"_ivl_24", 0 0, L_00000284a37249e0;  1 drivers
v00000284a36f8da0_0 .net *"_ivl_27", 0 0, L_00000284a3729aa0;  1 drivers
L_00000284a37407d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000284a36f8620_0 .net/2u *"_ivl_28", 11 0, L_00000284a37407d8;  1 drivers
v00000284a36f86c0_0 .net *"_ivl_30", 0 0, L_00000284a3724440;  1 drivers
v00000284a36f88a0_0 .net *"_ivl_33", 0 0, L_00000284a37295d0;  1 drivers
L_00000284a3740820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000284a36f6aa0_0 .net/2u *"_ivl_34", 11 0, L_00000284a3740820;  1 drivers
v00000284a36f7f40_0 .net *"_ivl_36", 0 0, L_00000284a37244e0;  1 drivers
v00000284a36f8760_0 .net *"_ivl_39", 0 0, L_00000284a372ad70;  1 drivers
L_00000284a37406b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000284a36f8260_0 .net/2u *"_ivl_4", 11 0, L_00000284a37406b8;  1 drivers
L_00000284a3740868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000284a36f6dc0_0 .net/2u *"_ivl_40", 11 0, L_00000284a3740868;  1 drivers
v00000284a36f8940_0 .net *"_ivl_42", 0 0, L_00000284a3724a80;  1 drivers
v00000284a36f7900_0 .net *"_ivl_45", 0 0, L_00000284a3729a30;  1 drivers
L_00000284a37408b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000284a36f79a0_0 .net/2u *"_ivl_46", 11 0, L_00000284a37408b0;  1 drivers
v00000284a36f7a40_0 .net *"_ivl_48", 0 0, L_00000284a3725520;  1 drivers
L_00000284a37408f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000284a36f89e0_0 .net/2u *"_ivl_52", 11 0, L_00000284a37408f8;  1 drivers
L_00000284a3740940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000284a36f8a80_0 .net/2u *"_ivl_56", 11 0, L_00000284a3740940;  1 drivers
v00000284a36f8120_0 .net *"_ivl_6", 0 0, L_00000284a3724260;  1 drivers
L_00000284a3740988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000284a36f6a00_0 .net/2u *"_ivl_60", 11 0, L_00000284a3740988;  1 drivers
L_00000284a37409d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000284a36f7c20_0 .net/2u *"_ivl_64", 11 0, L_00000284a37409d0;  1 drivers
L_00000284a3740a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000284a36f6960_0 .net/2u *"_ivl_68", 11 0, L_00000284a3740a18;  1 drivers
L_00000284a3740a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000284a36f75e0_0 .net/2u *"_ivl_72", 11 0, L_00000284a3740a60;  1 drivers
v00000284a36f6be0_0 .net *"_ivl_74", 0 0, L_00000284a3727460;  1 drivers
L_00000284a3740aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000284a36f74a0_0 .net/2u *"_ivl_76", 11 0, L_00000284a3740aa8;  1 drivers
v00000284a36f7680_0 .net *"_ivl_78", 0 0, L_00000284a3728860;  1 drivers
v00000284a36f7ae0_0 .net *"_ivl_81", 0 0, L_00000284a3729640;  1 drivers
L_00000284a3740af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000284a36f8b20_0 .net/2u *"_ivl_82", 11 0, L_00000284a3740af0;  1 drivers
v00000284a36f8c60_0 .net *"_ivl_84", 0 0, L_00000284a3726920;  1 drivers
v00000284a36f6e60_0 .net *"_ivl_87", 0 0, L_00000284a3729c60;  1 drivers
L_00000284a3740b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000284a36f8e40_0 .net/2u *"_ivl_88", 11 0, L_00000284a3740b38;  1 drivers
v00000284a36f8d00_0 .net *"_ivl_9", 0 0, L_00000284a3729560;  1 drivers
v00000284a36f68c0_0 .net *"_ivl_90", 0 0, L_00000284a3727e60;  1 drivers
v00000284a36f7220_0 .net *"_ivl_93", 0 0, L_00000284a372a280;  1 drivers
L_00000284a3740b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000284a36f6f00_0 .net/2u *"_ivl_94", 11 0, L_00000284a3740b80;  1 drivers
v00000284a36f83a0_0 .net *"_ivl_96", 0 0, L_00000284a3728680;  1 drivers
v00000284a36f7d60_0 .net *"_ivl_99", 0 0, L_00000284a372a8a0;  1 drivers
v00000284a36f8440_0 .net "is_beq", 0 0, L_00000284a3725660;  alias, 1 drivers
v00000284a36f7720_0 .net "is_bne", 0 0, L_00000284a3725700;  alias, 1 drivers
v00000284a36f7540_0 .net "is_j", 0 0, L_00000284a3727a00;  alias, 1 drivers
v00000284a36f66e0_0 .net "is_jal", 0 0, L_00000284a37270a0;  alias, 1 drivers
v00000284a36f6780_0 .net "is_jr", 0 0, L_00000284a37257a0;  alias, 1 drivers
v00000284a36f77c0_0 .net "is_oper2_immed", 0 0, L_00000284a372abb0;  alias, 1 drivers
v00000284a36f7cc0_0 .net "memread", 0 0, L_00000284a3726560;  alias, 1 drivers
v00000284a36f84e0_0 .net "memwrite", 0 0, L_00000284a3728900;  alias, 1 drivers
v00000284a36f8580_0 .net "regwrite", 0 0, L_00000284a3728cc0;  alias, 1 drivers
L_00000284a3723f40 .cmp/eq 12, v00000284a370c050_0, L_00000284a3740670;
L_00000284a3724260 .cmp/eq 12, v00000284a370c050_0, L_00000284a37406b8;
L_00000284a3724300 .cmp/eq 12, v00000284a370c050_0, L_00000284a3740700;
L_00000284a37246c0 .cmp/eq 12, v00000284a370c050_0, L_00000284a3740748;
L_00000284a37249e0 .cmp/eq 12, v00000284a370c050_0, L_00000284a3740790;
L_00000284a3724440 .cmp/eq 12, v00000284a370c050_0, L_00000284a37407d8;
L_00000284a37244e0 .cmp/eq 12, v00000284a370c050_0, L_00000284a3740820;
L_00000284a3724a80 .cmp/eq 12, v00000284a370c050_0, L_00000284a3740868;
L_00000284a3725520 .cmp/eq 12, v00000284a370c050_0, L_00000284a37408b0;
L_00000284a3725660 .cmp/eq 12, v00000284a370c050_0, L_00000284a37408f8;
L_00000284a3725700 .cmp/eq 12, v00000284a370c050_0, L_00000284a3740940;
L_00000284a37257a0 .cmp/eq 12, v00000284a370c050_0, L_00000284a3740988;
L_00000284a37270a0 .cmp/eq 12, v00000284a370c050_0, L_00000284a37409d0;
L_00000284a3727a00 .cmp/eq 12, v00000284a370c050_0, L_00000284a3740a18;
L_00000284a3727460 .cmp/eq 12, v00000284a370c050_0, L_00000284a3740a60;
L_00000284a3728860 .cmp/eq 12, v00000284a370c050_0, L_00000284a3740aa8;
L_00000284a3726920 .cmp/eq 12, v00000284a370c050_0, L_00000284a3740af0;
L_00000284a3727e60 .cmp/eq 12, v00000284a370c050_0, L_00000284a3740b38;
L_00000284a3728680 .cmp/eq 12, v00000284a370c050_0, L_00000284a3740b80;
L_00000284a3728cc0 .reduce/nor L_00000284a372a8a0;
L_00000284a3726560 .cmp/eq 12, v00000284a370c050_0, L_00000284a3740bc8;
L_00000284a3728900 .cmp/eq 12, v00000284a370c050_0, L_00000284a3740c10;
S_00000284a36f1960 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000284a36f1190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000284a370a230 .param/l "add" 0 9 6, C4<000000100000>;
P_00000284a370a268 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000284a370a2a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000284a370a2d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000284a370a310 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000284a370a348 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000284a370a380 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000284a370a3b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000284a370a3f0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000284a370a428 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000284a370a460 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000284a370a498 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000284a370a4d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000284a370a508 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000284a370a540 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000284a370a578 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000284a370a5b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000284a370a5e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000284a370a620 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000284a370a658 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000284a370a690 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000284a370a6c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000284a370a700 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000284a370a738 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000284a370a770 .param/l "xori" 0 9 12, C4<001110000000>;
v00000284a36f7860_0 .var "Immed", 31 0;
v00000284a36f7180_0 .net "Inst", 31 0, v00000284a36fa060_0;  alias, 1 drivers
v00000284a36f6fa0_0 .net "opcode", 11 0, v00000284a370c050_0;  alias, 1 drivers
E_00000284a366c400 .event anyedge, v00000284a36f3e30_0, v00000284a36f7180_0;
S_00000284a36f0510 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000284a36f1190;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000284a36f6820_0 .var "Read_data1", 31 0;
v00000284a36f7040_0 .var "Read_data2", 31 0;
v00000284a36f72c0_0 .net "Read_reg1", 4 0, v00000284a370d4f0_0;  alias, 1 drivers
v00000284a36f7e00_0 .net "Read_reg2", 4 0, v00000284a370cf50_0;  alias, 1 drivers
v00000284a36f7360_0 .net "Write_data", 31 0, L_00000284a3734dc0;  alias, 1 drivers
v00000284a36f7400_0 .net "Write_en", 0 0, v00000284a370e3f0_0;  alias, 1 drivers
v00000284a36f7ea0_0 .net "Write_reg", 4 0, v00000284a370d590_0;  alias, 1 drivers
v00000284a36f7fe0_0 .net "clk", 0 0, L_00000284a3662010;  alias, 1 drivers
v00000284a36f8080_0 .var/i "i", 31 0;
v00000284a36f8300 .array "reg_file", 0 31, 31 0;
v00000284a36f81c0_0 .net "rst", 0 0, v00000284a3721b00_0;  alias, 1 drivers
E_00000284a366bcc0 .event posedge, v00000284a36fc180_0;
S_00000284a36f1320 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000284a36f0510;
 .timescale 0 0;
v00000284a36f6d20_0 .var/i "i", 31 0;
S_00000284a36f0830 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000284a34b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000284a370a7b0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000284a370a7e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000284a370a820 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000284a370a858 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000284a370a890 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000284a370a8c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000284a370a900 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000284a370a938 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000284a370a970 .param/l "j" 0 9 19, C4<000010000000>;
P_00000284a370a9a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000284a370a9e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000284a370aa18 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000284a370aa50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000284a370aa88 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000284a370aac0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000284a370aaf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000284a370ab30 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000284a370ab68 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000284a370aba0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000284a370abd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000284a370ac10 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000284a370ac48 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000284a370ac80 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000284a370acb8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000284a370acf0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000284a36fa060_0 .var "ID_INST", 31 0;
v00000284a36fa880_0 .var "ID_PC", 31 0;
v00000284a370c050_0 .var "ID_opcode", 11 0;
v00000284a370d270_0 .var "ID_rd_ind", 4 0;
v00000284a370d4f0_0 .var "ID_rs1_ind", 4 0;
v00000284a370cf50_0 .var "ID_rs2_ind", 4 0;
v00000284a370b330_0 .net "IF_FLUSH", 0 0, v00000284a36fdee0_0;  alias, 1 drivers
v00000284a370bd30_0 .net "IF_INST", 31 0, L_00000284a372ade0;  alias, 1 drivers
v00000284a370ce10_0 .net "IF_PC", 31 0, v00000284a370b290_0;  alias, 1 drivers
v00000284a370bdd0_0 .net "clk", 0 0, L_00000284a372a600;  1 drivers
v00000284a370c230_0 .net "if_id_Write", 0 0, v00000284a36fe020_0;  alias, 1 drivers
v00000284a370d090_0 .net "rst", 0 0, v00000284a3721b00_0;  alias, 1 drivers
E_00000284a366cf80 .event posedge, v00000284a36e27f0_0, v00000284a370bdd0_0;
S_00000284a36efed0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000284a34b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000284a370f750_0 .net "EX1_PFC", 31 0, L_00000284a37273c0;  alias, 1 drivers
v00000284a370fa70_0 .net "EX2_PFC", 31 0, v00000284a36f4d30_0;  alias, 1 drivers
v00000284a370f430_0 .net "ID_PFC", 31 0, L_00000284a37253e0;  alias, 1 drivers
v00000284a370e0d0_0 .net "PC_src", 2 0, L_00000284a3723fe0;  alias, 1 drivers
v00000284a370d8b0_0 .net "PC_write", 0 0, v00000284a36fe160_0;  alias, 1 drivers
L_00000284a3740088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000284a370e350_0 .net/2u *"_ivl_0", 31 0, L_00000284a3740088;  1 drivers
v00000284a370f7f0_0 .net "clk", 0 0, L_00000284a3662010;  alias, 1 drivers
v00000284a370d630_0 .net "inst", 31 0, L_00000284a372ade0;  alias, 1 drivers
v00000284a370f610_0 .net "inst_mem_in", 31 0, v00000284a370b290_0;  alias, 1 drivers
v00000284a370efd0_0 .net "pc_reg_in", 31 0, L_00000284a3729fe0;  1 drivers
v00000284a370e670_0 .net "rst", 0 0, v00000284a3721b00_0;  alias, 1 drivers
L_00000284a3724d00 .arith/sum 32, v00000284a370b290_0, L_00000284a3740088;
S_00000284a36f09c0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000284a36efed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000284a372ade0 .functor BUFZ 32, L_00000284a3725480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000284a370d310_0 .net "Data_Out", 31 0, L_00000284a372ade0;  alias, 1 drivers
v00000284a370ceb0 .array "InstMem", 0 1023, 31 0;
v00000284a370b150_0 .net *"_ivl_0", 31 0, L_00000284a3725480;  1 drivers
v00000284a370c190_0 .net *"_ivl_3", 9 0, L_00000284a3725160;  1 drivers
v00000284a370bbf0_0 .net *"_ivl_4", 11 0, L_00000284a37264c0;  1 drivers
L_00000284a37401a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000284a370b830_0 .net *"_ivl_7", 1 0, L_00000284a37401a8;  1 drivers
v00000284a370d450_0 .net "addr", 31 0, v00000284a370b290_0;  alias, 1 drivers
v00000284a370bab0_0 .net "clk", 0 0, L_00000284a3662010;  alias, 1 drivers
v00000284a370d130_0 .var/i "i", 31 0;
L_00000284a3725480 .array/port v00000284a370ceb0, L_00000284a37264c0;
L_00000284a3725160 .part v00000284a370b290_0, 0, 10;
L_00000284a37264c0 .concat [ 10 2 0 0], L_00000284a3725160, L_00000284a37401a8;
S_00000284a36f0b50 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000284a36efed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000284a366ce40 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000284a370ca50_0 .net "DataIn", 31 0, L_00000284a3729fe0;  alias, 1 drivers
v00000284a370b290_0 .var "DataOut", 31 0;
v00000284a370d3b0_0 .net "PC_Write", 0 0, v00000284a36fe160_0;  alias, 1 drivers
v00000284a370b510_0 .net "clk", 0 0, L_00000284a3662010;  alias, 1 drivers
v00000284a370cc30_0 .net "rst", 0 0, v00000284a3721b00_0;  alias, 1 drivers
S_00000284a36f1000 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000284a36efed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000284a366ce00 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000284a36627f0 .functor NOT 1, L_00000284a3725c00, C4<0>, C4<0>, C4<0>;
L_00000284a36625c0 .functor NOT 1, L_00000284a3724120, C4<0>, C4<0>, C4<0>;
L_00000284a3662550 .functor AND 1, L_00000284a36627f0, L_00000284a36625c0, C4<1>, C4<1>;
L_00000284a36626a0 .functor NOT 1, L_00000284a37255c0, C4<0>, C4<0>, C4<0>;
L_00000284a35febd0 .functor AND 1, L_00000284a3662550, L_00000284a36626a0, C4<1>, C4<1>;
L_00000284a35ff0a0 .functor AND 32, L_00000284a3726240, L_00000284a3724d00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000284a35ff110 .functor NOT 1, L_00000284a3724f80, C4<0>, C4<0>, C4<0>;
L_00000284a35fe460 .functor NOT 1, L_00000284a3724800, C4<0>, C4<0>, C4<0>;
L_00000284a3729f70 .functor AND 1, L_00000284a35ff110, L_00000284a35fe460, C4<1>, C4<1>;
L_00000284a372b080 .functor AND 1, L_00000284a3729f70, L_00000284a3724e40, C4<1>, C4<1>;
L_00000284a372a0c0 .functor AND 32, L_00000284a37258e0, L_00000284a37253e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000284a3729720 .functor OR 32, L_00000284a35ff0a0, L_00000284a372a0c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000284a37298e0 .functor NOT 1, L_00000284a3725020, C4<0>, C4<0>, C4<0>;
L_00000284a372a3d0 .functor AND 1, L_00000284a37298e0, L_00000284a3724b20, C4<1>, C4<1>;
L_00000284a372aec0 .functor NOT 1, L_00000284a3725de0, C4<0>, C4<0>, C4<0>;
L_00000284a372a210 .functor AND 1, L_00000284a372a3d0, L_00000284a372aec0, C4<1>, C4<1>;
L_00000284a3729b10 .functor AND 32, L_00000284a3725b60, v00000284a370b290_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000284a372ad00 .functor OR 32, L_00000284a3729720, L_00000284a3729b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000284a372ac90 .functor NOT 1, L_00000284a3725340, C4<0>, C4<0>, C4<0>;
L_00000284a3729790 .functor AND 1, L_00000284a372ac90, L_00000284a37250c0, C4<1>, C4<1>;
L_00000284a372aad0 .functor AND 1, L_00000284a3729790, L_00000284a3725e80, C4<1>, C4<1>;
L_00000284a372a9f0 .functor AND 32, L_00000284a3725ca0, L_00000284a37273c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000284a372aa60 .functor OR 32, L_00000284a372ad00, L_00000284a372a9f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000284a3729800 .functor NOT 1, L_00000284a37248a0, C4<0>, C4<0>, C4<0>;
L_00000284a372a520 .functor AND 1, L_00000284a3724bc0, L_00000284a3729800, C4<1>, C4<1>;
L_00000284a372a6e0 .functor NOT 1, L_00000284a3724c60, C4<0>, C4<0>, C4<0>;
L_00000284a372a130 .functor AND 1, L_00000284a372a520, L_00000284a372a6e0, C4<1>, C4<1>;
L_00000284a372ae50 .functor AND 32, L_00000284a3725ac0, v00000284a36f4d30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000284a3729fe0 .functor OR 32, L_00000284a372aa60, L_00000284a372ae50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000284a370be70_0 .net *"_ivl_1", 0 0, L_00000284a3725c00;  1 drivers
v00000284a370cff0_0 .net *"_ivl_11", 0 0, L_00000284a37255c0;  1 drivers
v00000284a370ccd0_0 .net *"_ivl_12", 0 0, L_00000284a36626a0;  1 drivers
v00000284a370bc90_0 .net *"_ivl_14", 0 0, L_00000284a35febd0;  1 drivers
v00000284a370ad90_0 .net *"_ivl_16", 31 0, L_00000284a3726240;  1 drivers
v00000284a370ae30_0 .net *"_ivl_18", 31 0, L_00000284a35ff0a0;  1 drivers
v00000284a370bb50_0 .net *"_ivl_2", 0 0, L_00000284a36627f0;  1 drivers
v00000284a370d1d0_0 .net *"_ivl_21", 0 0, L_00000284a3724f80;  1 drivers
v00000284a370c2d0_0 .net *"_ivl_22", 0 0, L_00000284a35ff110;  1 drivers
v00000284a370bfb0_0 .net *"_ivl_25", 0 0, L_00000284a3724800;  1 drivers
v00000284a370bf10_0 .net *"_ivl_26", 0 0, L_00000284a35fe460;  1 drivers
v00000284a370c370_0 .net *"_ivl_28", 0 0, L_00000284a3729f70;  1 drivers
v00000284a370aed0_0 .net *"_ivl_31", 0 0, L_00000284a3724e40;  1 drivers
v00000284a370af70_0 .net *"_ivl_32", 0 0, L_00000284a372b080;  1 drivers
v00000284a370b010_0 .net *"_ivl_34", 31 0, L_00000284a37258e0;  1 drivers
v00000284a370b790_0 .net *"_ivl_36", 31 0, L_00000284a372a0c0;  1 drivers
v00000284a370b1f0_0 .net *"_ivl_38", 31 0, L_00000284a3729720;  1 drivers
v00000284a370cb90_0 .net *"_ivl_41", 0 0, L_00000284a3725020;  1 drivers
v00000284a370c0f0_0 .net *"_ivl_42", 0 0, L_00000284a37298e0;  1 drivers
v00000284a370b470_0 .net *"_ivl_45", 0 0, L_00000284a3724b20;  1 drivers
v00000284a370c410_0 .net *"_ivl_46", 0 0, L_00000284a372a3d0;  1 drivers
v00000284a370b0b0_0 .net *"_ivl_49", 0 0, L_00000284a3725de0;  1 drivers
v00000284a370b3d0_0 .net *"_ivl_5", 0 0, L_00000284a3724120;  1 drivers
v00000284a370b5b0_0 .net *"_ivl_50", 0 0, L_00000284a372aec0;  1 drivers
v00000284a370b650_0 .net *"_ivl_52", 0 0, L_00000284a372a210;  1 drivers
v00000284a370b6f0_0 .net *"_ivl_54", 31 0, L_00000284a3725b60;  1 drivers
v00000284a370b970_0 .net *"_ivl_56", 31 0, L_00000284a3729b10;  1 drivers
v00000284a370c4b0_0 .net *"_ivl_58", 31 0, L_00000284a372ad00;  1 drivers
v00000284a370c870_0 .net *"_ivl_6", 0 0, L_00000284a36625c0;  1 drivers
v00000284a370ba10_0 .net *"_ivl_61", 0 0, L_00000284a3725340;  1 drivers
v00000284a370c550_0 .net *"_ivl_62", 0 0, L_00000284a372ac90;  1 drivers
v00000284a370c5f0_0 .net *"_ivl_65", 0 0, L_00000284a37250c0;  1 drivers
v00000284a370c690_0 .net *"_ivl_66", 0 0, L_00000284a3729790;  1 drivers
v00000284a370c910_0 .net *"_ivl_69", 0 0, L_00000284a3725e80;  1 drivers
v00000284a370caf0_0 .net *"_ivl_70", 0 0, L_00000284a372aad0;  1 drivers
v00000284a370c730_0 .net *"_ivl_72", 31 0, L_00000284a3725ca0;  1 drivers
v00000284a370c7d0_0 .net *"_ivl_74", 31 0, L_00000284a372a9f0;  1 drivers
v00000284a370c9b0_0 .net *"_ivl_76", 31 0, L_00000284a372aa60;  1 drivers
v00000284a370cd70_0 .net *"_ivl_79", 0 0, L_00000284a3724bc0;  1 drivers
v00000284a370e490_0 .net *"_ivl_8", 0 0, L_00000284a3662550;  1 drivers
v00000284a370d810_0 .net *"_ivl_81", 0 0, L_00000284a37248a0;  1 drivers
v00000284a370dc70_0 .net *"_ivl_82", 0 0, L_00000284a3729800;  1 drivers
v00000284a370d9f0_0 .net *"_ivl_84", 0 0, L_00000284a372a520;  1 drivers
v00000284a370f4d0_0 .net *"_ivl_87", 0 0, L_00000284a3724c60;  1 drivers
v00000284a370f570_0 .net *"_ivl_88", 0 0, L_00000284a372a6e0;  1 drivers
v00000284a370f2f0_0 .net *"_ivl_90", 0 0, L_00000284a372a130;  1 drivers
v00000284a370e530_0 .net *"_ivl_92", 31 0, L_00000284a3725ac0;  1 drivers
v00000284a370d770_0 .net *"_ivl_94", 31 0, L_00000284a372ae50;  1 drivers
v00000284a370f6b0_0 .net "ina", 31 0, L_00000284a3724d00;  1 drivers
v00000284a370dbd0_0 .net "inb", 31 0, L_00000284a37253e0;  alias, 1 drivers
v00000284a370ec10_0 .net "inc", 31 0, v00000284a370b290_0;  alias, 1 drivers
v00000284a370f390_0 .net "ind", 31 0, L_00000284a37273c0;  alias, 1 drivers
v00000284a370e8f0_0 .net "ine", 31 0, v00000284a36f4d30_0;  alias, 1 drivers
L_00000284a37400d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284a370fb10_0 .net "inf", 31 0, L_00000284a37400d0;  1 drivers
L_00000284a3740118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284a370e5d0_0 .net "ing", 31 0, L_00000284a3740118;  1 drivers
L_00000284a3740160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000284a370f070_0 .net "inh", 31 0, L_00000284a3740160;  1 drivers
v00000284a370f250_0 .net "out", 31 0, L_00000284a3729fe0;  alias, 1 drivers
v00000284a370db30_0 .net "sel", 2 0, L_00000284a3723fe0;  alias, 1 drivers
L_00000284a3725c00 .part L_00000284a3723fe0, 2, 1;
L_00000284a3724120 .part L_00000284a3723fe0, 1, 1;
L_00000284a37255c0 .part L_00000284a3723fe0, 0, 1;
LS_00000284a3726240_0_0 .concat [ 1 1 1 1], L_00000284a35febd0, L_00000284a35febd0, L_00000284a35febd0, L_00000284a35febd0;
LS_00000284a3726240_0_4 .concat [ 1 1 1 1], L_00000284a35febd0, L_00000284a35febd0, L_00000284a35febd0, L_00000284a35febd0;
LS_00000284a3726240_0_8 .concat [ 1 1 1 1], L_00000284a35febd0, L_00000284a35febd0, L_00000284a35febd0, L_00000284a35febd0;
LS_00000284a3726240_0_12 .concat [ 1 1 1 1], L_00000284a35febd0, L_00000284a35febd0, L_00000284a35febd0, L_00000284a35febd0;
LS_00000284a3726240_0_16 .concat [ 1 1 1 1], L_00000284a35febd0, L_00000284a35febd0, L_00000284a35febd0, L_00000284a35febd0;
LS_00000284a3726240_0_20 .concat [ 1 1 1 1], L_00000284a35febd0, L_00000284a35febd0, L_00000284a35febd0, L_00000284a35febd0;
LS_00000284a3726240_0_24 .concat [ 1 1 1 1], L_00000284a35febd0, L_00000284a35febd0, L_00000284a35febd0, L_00000284a35febd0;
LS_00000284a3726240_0_28 .concat [ 1 1 1 1], L_00000284a35febd0, L_00000284a35febd0, L_00000284a35febd0, L_00000284a35febd0;
LS_00000284a3726240_1_0 .concat [ 4 4 4 4], LS_00000284a3726240_0_0, LS_00000284a3726240_0_4, LS_00000284a3726240_0_8, LS_00000284a3726240_0_12;
LS_00000284a3726240_1_4 .concat [ 4 4 4 4], LS_00000284a3726240_0_16, LS_00000284a3726240_0_20, LS_00000284a3726240_0_24, LS_00000284a3726240_0_28;
L_00000284a3726240 .concat [ 16 16 0 0], LS_00000284a3726240_1_0, LS_00000284a3726240_1_4;
L_00000284a3724f80 .part L_00000284a3723fe0, 2, 1;
L_00000284a3724800 .part L_00000284a3723fe0, 1, 1;
L_00000284a3724e40 .part L_00000284a3723fe0, 0, 1;
LS_00000284a37258e0_0_0 .concat [ 1 1 1 1], L_00000284a372b080, L_00000284a372b080, L_00000284a372b080, L_00000284a372b080;
LS_00000284a37258e0_0_4 .concat [ 1 1 1 1], L_00000284a372b080, L_00000284a372b080, L_00000284a372b080, L_00000284a372b080;
LS_00000284a37258e0_0_8 .concat [ 1 1 1 1], L_00000284a372b080, L_00000284a372b080, L_00000284a372b080, L_00000284a372b080;
LS_00000284a37258e0_0_12 .concat [ 1 1 1 1], L_00000284a372b080, L_00000284a372b080, L_00000284a372b080, L_00000284a372b080;
LS_00000284a37258e0_0_16 .concat [ 1 1 1 1], L_00000284a372b080, L_00000284a372b080, L_00000284a372b080, L_00000284a372b080;
LS_00000284a37258e0_0_20 .concat [ 1 1 1 1], L_00000284a372b080, L_00000284a372b080, L_00000284a372b080, L_00000284a372b080;
LS_00000284a37258e0_0_24 .concat [ 1 1 1 1], L_00000284a372b080, L_00000284a372b080, L_00000284a372b080, L_00000284a372b080;
LS_00000284a37258e0_0_28 .concat [ 1 1 1 1], L_00000284a372b080, L_00000284a372b080, L_00000284a372b080, L_00000284a372b080;
LS_00000284a37258e0_1_0 .concat [ 4 4 4 4], LS_00000284a37258e0_0_0, LS_00000284a37258e0_0_4, LS_00000284a37258e0_0_8, LS_00000284a37258e0_0_12;
LS_00000284a37258e0_1_4 .concat [ 4 4 4 4], LS_00000284a37258e0_0_16, LS_00000284a37258e0_0_20, LS_00000284a37258e0_0_24, LS_00000284a37258e0_0_28;
L_00000284a37258e0 .concat [ 16 16 0 0], LS_00000284a37258e0_1_0, LS_00000284a37258e0_1_4;
L_00000284a3725020 .part L_00000284a3723fe0, 2, 1;
L_00000284a3724b20 .part L_00000284a3723fe0, 1, 1;
L_00000284a3725de0 .part L_00000284a3723fe0, 0, 1;
LS_00000284a3725b60_0_0 .concat [ 1 1 1 1], L_00000284a372a210, L_00000284a372a210, L_00000284a372a210, L_00000284a372a210;
LS_00000284a3725b60_0_4 .concat [ 1 1 1 1], L_00000284a372a210, L_00000284a372a210, L_00000284a372a210, L_00000284a372a210;
LS_00000284a3725b60_0_8 .concat [ 1 1 1 1], L_00000284a372a210, L_00000284a372a210, L_00000284a372a210, L_00000284a372a210;
LS_00000284a3725b60_0_12 .concat [ 1 1 1 1], L_00000284a372a210, L_00000284a372a210, L_00000284a372a210, L_00000284a372a210;
LS_00000284a3725b60_0_16 .concat [ 1 1 1 1], L_00000284a372a210, L_00000284a372a210, L_00000284a372a210, L_00000284a372a210;
LS_00000284a3725b60_0_20 .concat [ 1 1 1 1], L_00000284a372a210, L_00000284a372a210, L_00000284a372a210, L_00000284a372a210;
LS_00000284a3725b60_0_24 .concat [ 1 1 1 1], L_00000284a372a210, L_00000284a372a210, L_00000284a372a210, L_00000284a372a210;
LS_00000284a3725b60_0_28 .concat [ 1 1 1 1], L_00000284a372a210, L_00000284a372a210, L_00000284a372a210, L_00000284a372a210;
LS_00000284a3725b60_1_0 .concat [ 4 4 4 4], LS_00000284a3725b60_0_0, LS_00000284a3725b60_0_4, LS_00000284a3725b60_0_8, LS_00000284a3725b60_0_12;
LS_00000284a3725b60_1_4 .concat [ 4 4 4 4], LS_00000284a3725b60_0_16, LS_00000284a3725b60_0_20, LS_00000284a3725b60_0_24, LS_00000284a3725b60_0_28;
L_00000284a3725b60 .concat [ 16 16 0 0], LS_00000284a3725b60_1_0, LS_00000284a3725b60_1_4;
L_00000284a3725340 .part L_00000284a3723fe0, 2, 1;
L_00000284a37250c0 .part L_00000284a3723fe0, 1, 1;
L_00000284a3725e80 .part L_00000284a3723fe0, 0, 1;
LS_00000284a3725ca0_0_0 .concat [ 1 1 1 1], L_00000284a372aad0, L_00000284a372aad0, L_00000284a372aad0, L_00000284a372aad0;
LS_00000284a3725ca0_0_4 .concat [ 1 1 1 1], L_00000284a372aad0, L_00000284a372aad0, L_00000284a372aad0, L_00000284a372aad0;
LS_00000284a3725ca0_0_8 .concat [ 1 1 1 1], L_00000284a372aad0, L_00000284a372aad0, L_00000284a372aad0, L_00000284a372aad0;
LS_00000284a3725ca0_0_12 .concat [ 1 1 1 1], L_00000284a372aad0, L_00000284a372aad0, L_00000284a372aad0, L_00000284a372aad0;
LS_00000284a3725ca0_0_16 .concat [ 1 1 1 1], L_00000284a372aad0, L_00000284a372aad0, L_00000284a372aad0, L_00000284a372aad0;
LS_00000284a3725ca0_0_20 .concat [ 1 1 1 1], L_00000284a372aad0, L_00000284a372aad0, L_00000284a372aad0, L_00000284a372aad0;
LS_00000284a3725ca0_0_24 .concat [ 1 1 1 1], L_00000284a372aad0, L_00000284a372aad0, L_00000284a372aad0, L_00000284a372aad0;
LS_00000284a3725ca0_0_28 .concat [ 1 1 1 1], L_00000284a372aad0, L_00000284a372aad0, L_00000284a372aad0, L_00000284a372aad0;
LS_00000284a3725ca0_1_0 .concat [ 4 4 4 4], LS_00000284a3725ca0_0_0, LS_00000284a3725ca0_0_4, LS_00000284a3725ca0_0_8, LS_00000284a3725ca0_0_12;
LS_00000284a3725ca0_1_4 .concat [ 4 4 4 4], LS_00000284a3725ca0_0_16, LS_00000284a3725ca0_0_20, LS_00000284a3725ca0_0_24, LS_00000284a3725ca0_0_28;
L_00000284a3725ca0 .concat [ 16 16 0 0], LS_00000284a3725ca0_1_0, LS_00000284a3725ca0_1_4;
L_00000284a3724bc0 .part L_00000284a3723fe0, 2, 1;
L_00000284a37248a0 .part L_00000284a3723fe0, 1, 1;
L_00000284a3724c60 .part L_00000284a3723fe0, 0, 1;
LS_00000284a3725ac0_0_0 .concat [ 1 1 1 1], L_00000284a372a130, L_00000284a372a130, L_00000284a372a130, L_00000284a372a130;
LS_00000284a3725ac0_0_4 .concat [ 1 1 1 1], L_00000284a372a130, L_00000284a372a130, L_00000284a372a130, L_00000284a372a130;
LS_00000284a3725ac0_0_8 .concat [ 1 1 1 1], L_00000284a372a130, L_00000284a372a130, L_00000284a372a130, L_00000284a372a130;
LS_00000284a3725ac0_0_12 .concat [ 1 1 1 1], L_00000284a372a130, L_00000284a372a130, L_00000284a372a130, L_00000284a372a130;
LS_00000284a3725ac0_0_16 .concat [ 1 1 1 1], L_00000284a372a130, L_00000284a372a130, L_00000284a372a130, L_00000284a372a130;
LS_00000284a3725ac0_0_20 .concat [ 1 1 1 1], L_00000284a372a130, L_00000284a372a130, L_00000284a372a130, L_00000284a372a130;
LS_00000284a3725ac0_0_24 .concat [ 1 1 1 1], L_00000284a372a130, L_00000284a372a130, L_00000284a372a130, L_00000284a372a130;
LS_00000284a3725ac0_0_28 .concat [ 1 1 1 1], L_00000284a372a130, L_00000284a372a130, L_00000284a372a130, L_00000284a372a130;
LS_00000284a3725ac0_1_0 .concat [ 4 4 4 4], LS_00000284a3725ac0_0_0, LS_00000284a3725ac0_0_4, LS_00000284a3725ac0_0_8, LS_00000284a3725ac0_0_12;
LS_00000284a3725ac0_1_4 .concat [ 4 4 4 4], LS_00000284a3725ac0_0_16, LS_00000284a3725ac0_0_20, LS_00000284a3725ac0_0_24, LS_00000284a3725ac0_0_28;
L_00000284a3725ac0 .concat [ 16 16 0 0], LS_00000284a3725ac0_1_0, LS_00000284a3725ac0_1_4;
S_00000284a36f0060 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_00000284a34b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000284a370ea30_0 .net "Write_Data", 31 0, v00000284a36e2070_0;  alias, 1 drivers
v00000284a370f930_0 .net "addr", 31 0, v00000284a36e26b0_0;  alias, 1 drivers
v00000284a370e030_0 .net "clk", 0 0, L_00000284a3662010;  alias, 1 drivers
v00000284a370de50_0 .net "mem_out", 31 0, v00000284a370e990_0;  alias, 1 drivers
v00000284a370ef30_0 .net "mem_read", 0 0, v00000284a36e2bb0_0;  alias, 1 drivers
v00000284a370fbb0_0 .net "mem_write", 0 0, v00000284a36e40f0_0;  alias, 1 drivers
S_00000284a36f0ce0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000284a36f0060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000284a370edf0 .array "DataMem", 1023 0, 31 0;
v00000284a370f110_0 .net "Data_In", 31 0, v00000284a36e2070_0;  alias, 1 drivers
v00000284a370e990_0 .var "Data_Out", 31 0;
v00000284a370ddb0_0 .net "Write_en", 0 0, v00000284a36e40f0_0;  alias, 1 drivers
v00000284a370e710_0 .net "addr", 31 0, v00000284a36e26b0_0;  alias, 1 drivers
v00000284a370da90_0 .net "clk", 0 0, L_00000284a3662010;  alias, 1 drivers
v00000284a370f890_0 .var/i "i", 31 0;
S_00000284a36f1640 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_00000284a34b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000284a371cf70 .param/l "add" 0 9 6, C4<000000100000>;
P_00000284a371cfa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000284a371cfe0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000284a371d018 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000284a371d050 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000284a371d088 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000284a371d0c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000284a371d0f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000284a371d130 .param/l "j" 0 9 19, C4<000010000000>;
P_00000284a371d168 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000284a371d1a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000284a371d1d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000284a371d210 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000284a371d248 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000284a371d280 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000284a371d2b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000284a371d2f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000284a371d328 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000284a371d360 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000284a371d398 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000284a371d3d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000284a371d408 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000284a371d440 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000284a371d478 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000284a371d4b0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000284a370e850_0 .net "MEM_ALU_OUT", 31 0, v00000284a36e26b0_0;  alias, 1 drivers
v00000284a370d950_0 .net "MEM_Data_mem_out", 31 0, v00000284a370e990_0;  alias, 1 drivers
v00000284a370def0_0 .net "MEM_memread", 0 0, v00000284a36e2bb0_0;  alias, 1 drivers
v00000284a370d6d0_0 .net "MEM_opcode", 11 0, v00000284a36e4190_0;  alias, 1 drivers
v00000284a370e7b0_0 .net "MEM_rd_ind", 4 0, v00000284a36e4370_0;  alias, 1 drivers
v00000284a370fc50_0 .net "MEM_rd_indzero", 0 0, v00000284a36e4550_0;  alias, 1 drivers
v00000284a370f9d0_0 .net "MEM_regwrite", 0 0, v00000284a36e3dd0_0;  alias, 1 drivers
v00000284a370dd10_0 .var "WB_ALU_OUT", 31 0;
v00000284a370fcf0_0 .var "WB_Data_mem_out", 31 0;
v00000284a370ead0_0 .var "WB_memread", 0 0;
v00000284a370d590_0 .var "WB_rd_ind", 4 0;
v00000284a370eb70_0 .var "WB_rd_indzero", 0 0;
v00000284a370e3f0_0 .var "WB_regwrite", 0 0;
v00000284a370df90_0 .net "clk", 0 0, L_00000284a3734d50;  1 drivers
v00000284a370e170_0 .var "hlt", 0 0;
v00000284a370e210_0 .net "rst", 0 0, v00000284a3721b00_0;  alias, 1 drivers
E_00000284a366d580 .event posedge, v00000284a36e27f0_0, v00000284a370df90_0;
S_00000284a36f0e70 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_00000284a34b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000284a3734c00 .functor AND 32, v00000284a370fcf0_0, L_00000284a379f130, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000284a3734ea0 .functor NOT 1, v00000284a370ead0_0, C4<0>, C4<0>, C4<0>;
L_00000284a3734f10 .functor AND 32, v00000284a370dd10_0, L_00000284a379de70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000284a3734dc0 .functor OR 32, L_00000284a3734c00, L_00000284a3734f10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000284a370e2b0_0 .net "Write_Data_RegFile", 31 0, L_00000284a3734dc0;  alias, 1 drivers
v00000284a370ecb0_0 .net *"_ivl_0", 31 0, L_00000284a379f130;  1 drivers
v00000284a370ed50_0 .net *"_ivl_2", 31 0, L_00000284a3734c00;  1 drivers
v00000284a370ee90_0 .net *"_ivl_4", 0 0, L_00000284a3734ea0;  1 drivers
v00000284a370f1b0_0 .net *"_ivl_6", 31 0, L_00000284a379de70;  1 drivers
v00000284a37115f0_0 .net *"_ivl_8", 31 0, L_00000284a3734f10;  1 drivers
v00000284a3711730_0 .net "alu_out", 31 0, v00000284a370dd10_0;  alias, 1 drivers
v00000284a3711c30_0 .net "mem_out", 31 0, v00000284a370fcf0_0;  alias, 1 drivers
v00000284a3711af0_0 .net "mem_read", 0 0, v00000284a370ead0_0;  alias, 1 drivers
LS_00000284a379f130_0_0 .concat [ 1 1 1 1], v00000284a370ead0_0, v00000284a370ead0_0, v00000284a370ead0_0, v00000284a370ead0_0;
LS_00000284a379f130_0_4 .concat [ 1 1 1 1], v00000284a370ead0_0, v00000284a370ead0_0, v00000284a370ead0_0, v00000284a370ead0_0;
LS_00000284a379f130_0_8 .concat [ 1 1 1 1], v00000284a370ead0_0, v00000284a370ead0_0, v00000284a370ead0_0, v00000284a370ead0_0;
LS_00000284a379f130_0_12 .concat [ 1 1 1 1], v00000284a370ead0_0, v00000284a370ead0_0, v00000284a370ead0_0, v00000284a370ead0_0;
LS_00000284a379f130_0_16 .concat [ 1 1 1 1], v00000284a370ead0_0, v00000284a370ead0_0, v00000284a370ead0_0, v00000284a370ead0_0;
LS_00000284a379f130_0_20 .concat [ 1 1 1 1], v00000284a370ead0_0, v00000284a370ead0_0, v00000284a370ead0_0, v00000284a370ead0_0;
LS_00000284a379f130_0_24 .concat [ 1 1 1 1], v00000284a370ead0_0, v00000284a370ead0_0, v00000284a370ead0_0, v00000284a370ead0_0;
LS_00000284a379f130_0_28 .concat [ 1 1 1 1], v00000284a370ead0_0, v00000284a370ead0_0, v00000284a370ead0_0, v00000284a370ead0_0;
LS_00000284a379f130_1_0 .concat [ 4 4 4 4], LS_00000284a379f130_0_0, LS_00000284a379f130_0_4, LS_00000284a379f130_0_8, LS_00000284a379f130_0_12;
LS_00000284a379f130_1_4 .concat [ 4 4 4 4], LS_00000284a379f130_0_16, LS_00000284a379f130_0_20, LS_00000284a379f130_0_24, LS_00000284a379f130_0_28;
L_00000284a379f130 .concat [ 16 16 0 0], LS_00000284a379f130_1_0, LS_00000284a379f130_1_4;
LS_00000284a379de70_0_0 .concat [ 1 1 1 1], L_00000284a3734ea0, L_00000284a3734ea0, L_00000284a3734ea0, L_00000284a3734ea0;
LS_00000284a379de70_0_4 .concat [ 1 1 1 1], L_00000284a3734ea0, L_00000284a3734ea0, L_00000284a3734ea0, L_00000284a3734ea0;
LS_00000284a379de70_0_8 .concat [ 1 1 1 1], L_00000284a3734ea0, L_00000284a3734ea0, L_00000284a3734ea0, L_00000284a3734ea0;
LS_00000284a379de70_0_12 .concat [ 1 1 1 1], L_00000284a3734ea0, L_00000284a3734ea0, L_00000284a3734ea0, L_00000284a3734ea0;
LS_00000284a379de70_0_16 .concat [ 1 1 1 1], L_00000284a3734ea0, L_00000284a3734ea0, L_00000284a3734ea0, L_00000284a3734ea0;
LS_00000284a379de70_0_20 .concat [ 1 1 1 1], L_00000284a3734ea0, L_00000284a3734ea0, L_00000284a3734ea0, L_00000284a3734ea0;
LS_00000284a379de70_0_24 .concat [ 1 1 1 1], L_00000284a3734ea0, L_00000284a3734ea0, L_00000284a3734ea0, L_00000284a3734ea0;
LS_00000284a379de70_0_28 .concat [ 1 1 1 1], L_00000284a3734ea0, L_00000284a3734ea0, L_00000284a3734ea0, L_00000284a3734ea0;
LS_00000284a379de70_1_0 .concat [ 4 4 4 4], LS_00000284a379de70_0_0, LS_00000284a379de70_0_4, LS_00000284a379de70_0_8, LS_00000284a379de70_0_12;
LS_00000284a379de70_1_4 .concat [ 4 4 4 4], LS_00000284a379de70_0_16, LS_00000284a379de70_0_20, LS_00000284a379de70_0_24, LS_00000284a379de70_0_28;
L_00000284a379de70 .concat [ 16 16 0 0], LS_00000284a379de70_1_0, LS_00000284a379de70_1_4;
    .scope S_00000284a36f0b50;
T_0 ;
    %wait E_00000284a366c100;
    %load/vec4 v00000284a370cc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000284a370b290_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000284a370d3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000284a370ca50_0;
    %assign/vec4 v00000284a370b290_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000284a36f09c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000284a370d130_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000284a370d130_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000284a370d130_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %load/vec4 v00000284a370d130_0;
    %addi 1, 0, 32;
    %store/vec4 v00000284a370d130_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370ceb0, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000284a36f0830;
T_2 ;
    %wait E_00000284a366cf80;
    %load/vec4 v00000284a370d090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000284a36fa880_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36fa060_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000284a370d270_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000284a370cf50_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000284a370d4f0_0, 0;
    %assign/vec4 v00000284a370c050_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000284a370c230_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000284a370b330_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000284a36fa880_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36fa060_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000284a370d270_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000284a370cf50_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000284a370d4f0_0, 0;
    %assign/vec4 v00000284a370c050_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000284a370c230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000284a370bd30_0;
    %assign/vec4 v00000284a36fa060_0, 0;
    %load/vec4 v00000284a370ce10_0;
    %assign/vec4 v00000284a36fa880_0, 0;
    %load/vec4 v00000284a370bd30_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000284a370cf50_0, 0;
    %load/vec4 v00000284a370bd30_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000284a370c050_0, 4, 5;
    %load/vec4 v00000284a370bd30_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000284a370bd30_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000284a370c050_0, 4, 5;
    %load/vec4 v00000284a370bd30_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000284a370bd30_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000284a370bd30_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000284a370bd30_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000284a370bd30_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000284a370bd30_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000284a370d4f0_0, 0;
    %load/vec4 v00000284a370bd30_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000284a370bd30_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000284a370d270_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000284a370bd30_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000284a370d270_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000284a370bd30_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000284a370d270_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000284a36f0510;
T_3 ;
    %wait E_00000284a366c100;
    %load/vec4 v00000284a36f81c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000284a36f8080_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000284a36f8080_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000284a36f8080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a36f8300, 0, 4;
    %load/vec4 v00000284a36f8080_0;
    %addi 1, 0, 32;
    %store/vec4 v00000284a36f8080_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000284a36f7ea0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000284a36f7400_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000284a36f7360_0;
    %load/vec4 v00000284a36f7ea0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a36f8300, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a36f8300, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000284a36f0510;
T_4 ;
    %wait E_00000284a366bcc0;
    %load/vec4 v00000284a36f7ea0_0;
    %load/vec4 v00000284a36f72c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000284a36f7ea0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000284a36f7400_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000284a36f7360_0;
    %assign/vec4 v00000284a36f6820_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000284a36f72c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000284a36f8300, 4;
    %assign/vec4 v00000284a36f6820_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000284a36f0510;
T_5 ;
    %wait E_00000284a366bcc0;
    %load/vec4 v00000284a36f7ea0_0;
    %load/vec4 v00000284a36f7e00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000284a36f7ea0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000284a36f7400_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000284a36f7360_0;
    %assign/vec4 v00000284a36f7040_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000284a36f7e00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000284a36f8300, 4;
    %assign/vec4 v00000284a36f7040_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000284a36f0510;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000284a36f1320;
    %jmp t_0;
    .scope S_00000284a36f1320;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000284a36f6d20_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000284a36f6d20_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000284a36f6d20_0;
    %ix/getv/s 4, v00000284a36f6d20_0;
    %load/vec4a v00000284a36f8300, 4;
    %ix/getv/s 4, v00000284a36f6d20_0;
    %load/vec4a v00000284a36f8300, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000284a36f6d20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000284a36f6d20_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000284a36f0510;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000284a36f1960;
T_7 ;
    %wait E_00000284a366c400;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000284a36f7860_0, 0, 32;
    %load/vec4 v00000284a36f6fa0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000284a36f6fa0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000284a36f7180_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000284a36f7860_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000284a36f6fa0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000284a36f6fa0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000284a36f6fa0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000284a36f7180_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000284a36f7860_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000284a36f7180_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000284a36f7180_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000284a36f7860_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000284a36efd40;
T_8 ;
    %wait E_00000284a366c100;
    %load/vec4 v00000284a36fd440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000284a36fdd00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000284a36fd940_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000284a36fd940_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000284a36fdd00_0;
    %load/vec4 v00000284a36fd6c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000284a36fdd00_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000284a36fdd00_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000284a36fdd00_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000284a36fdd00_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000284a36fdd00_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000284a36fdd00_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000284a36efd40;
T_9 ;
    %wait E_00000284a366c100;
    %load/vec4 v00000284a36fd440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000284a36fdc60_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000284a36fc720_0;
    %assign/vec4 v00000284a36fdc60_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000284a36f06a0;
T_10 ;
    %wait E_00000284a366bc40;
    %load/vec4 v00000284a36fe2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284a36fe160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284a36fe020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000284a36fdee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284a36fd260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284a36fcd60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000284a36fd080_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000284a36fc540_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000284a36fd300_0;
    %load/vec4 v00000284a36fb780_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000284a36fce00_0;
    %load/vec4 v00000284a36fb780_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000284a36fb820_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000284a36fccc0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000284a36fd300_0;
    %load/vec4 v00000284a36fc9a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000284a36fce00_0;
    %load/vec4 v00000284a36fc9a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000284a36fe160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000284a36fe020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000284a36fdee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284a36fd260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000284a36fcd60_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000284a36fb8c0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000284a36fe160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284a36fe020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284a36fdee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000284a36fd260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000284a36fcd60_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284a36fe160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000284a36fe020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000284a36fdee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000284a36fd260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000284a36fcd60_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000284a36f0380;
T_11 ;
    %wait E_00000284a366bc00;
    %load/vec4 v00000284a36f36b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000284a36f2490_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36f20d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f2ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f4290_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f2f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f2a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f2030_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f22b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36f2990_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f4150_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f3570_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f3a70_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36f2530_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36f3b10_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36f3930_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000284a36f41f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000284a36f3bb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000284a36f2b70_0, 0;
    %assign/vec4 v00000284a36f1e50_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000284a36f3c50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000284a36f3e30_0;
    %assign/vec4 v00000284a36f1e50_0, 0;
    %load/vec4 v00000284a36f32f0_0;
    %assign/vec4 v00000284a36f2b70_0, 0;
    %load/vec4 v00000284a36f3390_0;
    %assign/vec4 v00000284a36f3bb0_0, 0;
    %load/vec4 v00000284a36f3250_0;
    %assign/vec4 v00000284a36f41f0_0, 0;
    %load/vec4 v00000284a36f2c10_0;
    %assign/vec4 v00000284a36f3930_0, 0;
    %load/vec4 v00000284a36f37f0_0;
    %assign/vec4 v00000284a36f3b10_0, 0;
    %load/vec4 v00000284a36f4010_0;
    %assign/vec4 v00000284a36f2530_0, 0;
    %load/vec4 v00000284a36f3ed0_0;
    %assign/vec4 v00000284a36f3a70_0, 0;
    %load/vec4 v00000284a36f2fd0_0;
    %assign/vec4 v00000284a36f3570_0, 0;
    %load/vec4 v00000284a36f3d90_0;
    %assign/vec4 v00000284a36f4150_0, 0;
    %load/vec4 v00000284a36f2cb0_0;
    %assign/vec4 v00000284a36f2990_0, 0;
    %load/vec4 v00000284a36f31b0_0;
    %assign/vec4 v00000284a36f22b0_0, 0;
    %load/vec4 v00000284a36f3f70_0;
    %assign/vec4 v00000284a36f2030_0, 0;
    %load/vec4 v00000284a36f2d50_0;
    %assign/vec4 v00000284a36f2a30_0, 0;
    %load/vec4 v00000284a36f3cf0_0;
    %assign/vec4 v00000284a36f2f30_0, 0;
    %load/vec4 v00000284a36f2e90_0;
    %assign/vec4 v00000284a36f4290_0, 0;
    %load/vec4 v00000284a36f4330_0;
    %assign/vec4 v00000284a36f2ad0_0, 0;
    %load/vec4 v00000284a36f3110_0;
    %assign/vec4 v00000284a36f20d0_0, 0;
    %load/vec4 v00000284a36f3430_0;
    %assign/vec4 v00000284a36f2490_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000284a36f2490_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36f20d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f2ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f4290_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f2f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f2a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f2030_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f22b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36f2990_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f4150_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f3570_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f3a70_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36f2530_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36f3b10_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36f3930_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000284a36f41f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000284a36f3bb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000284a36f2b70_0, 0;
    %assign/vec4 v00000284a36f1e50_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000284a36efbb0;
T_12 ;
    %wait E_00000284a366bf00;
    %load/vec4 v00000284a36fd8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000284a36f59b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36f4d30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36f4dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f5410_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f4470_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f5730_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f55f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f4e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f46f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f57d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f50f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f5a50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36f4790_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36f43d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36f54b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000284a36f5870_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000284a36f45b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000284a36f4510_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000284a36f5190_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36f5910_0, 0;
    %assign/vec4 v00000284a36f5230_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000284a36fdb20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000284a36f1bd0_0;
    %assign/vec4 v00000284a36f5230_0, 0;
    %load/vec4 v00000284a36f3610_0;
    %assign/vec4 v00000284a36f5910_0, 0;
    %load/vec4 v00000284a36f4650_0;
    %assign/vec4 v00000284a36f5190_0, 0;
    %load/vec4 v00000284a36f5050_0;
    %assign/vec4 v00000284a36f4510_0, 0;
    %load/vec4 v00000284a36f4b50_0;
    %assign/vec4 v00000284a36f45b0_0, 0;
    %load/vec4 v00000284a36f4970_0;
    %assign/vec4 v00000284a36f5870_0, 0;
    %load/vec4 v00000284a36f1c70_0;
    %assign/vec4 v00000284a36f54b0_0, 0;
    %load/vec4 v00000284a36f4c90_0;
    %assign/vec4 v00000284a36f43d0_0, 0;
    %load/vec4 v00000284a36f4ab0_0;
    %assign/vec4 v00000284a36f4790_0, 0;
    %load/vec4 v00000284a36f4fb0_0;
    %assign/vec4 v00000284a36f5a50_0, 0;
    %load/vec4 v00000284a36f48d0_0;
    %assign/vec4 v00000284a36f50f0_0, 0;
    %load/vec4 v00000284a36f5550_0;
    %assign/vec4 v00000284a36f57d0_0, 0;
    %load/vec4 v00000284a36f5690_0;
    %assign/vec4 v00000284a36f46f0_0, 0;
    %load/vec4 v00000284a36f4a10_0;
    %assign/vec4 v00000284a36f4e70_0, 0;
    %load/vec4 v00000284a36f4bf0_0;
    %assign/vec4 v00000284a36f55f0_0, 0;
    %load/vec4 v00000284a36f52d0_0;
    %assign/vec4 v00000284a36f5730_0, 0;
    %load/vec4 v00000284a36f4f10_0;
    %assign/vec4 v00000284a36f4470_0, 0;
    %load/vec4 v00000284a36f4830_0;
    %assign/vec4 v00000284a36f5410_0, 0;
    %load/vec4 v00000284a36f1db0_0;
    %assign/vec4 v00000284a36f4dd0_0, 0;
    %load/vec4 v00000284a36f1d10_0;
    %assign/vec4 v00000284a36f4d30_0, 0;
    %load/vec4 v00000284a36f5370_0;
    %assign/vec4 v00000284a36f59b0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000284a36f59b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36f4d30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36f4dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f5410_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f4470_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f5730_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f55f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f4e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f46f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f57d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f50f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36f5a50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36f4790_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36f43d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36f54b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000284a36f5870_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000284a36f45b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000284a36f4510_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000284a36f5190_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36f5910_0, 0;
    %assign/vec4 v00000284a36f5230_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000284a34ed8a0;
T_13 ;
    %wait E_00000284a366c7c0;
    %load/vec4 v00000284a36e75c0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000284a36e6a80_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000284a36e6a80_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000284a36e6a80_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000284a36e6a80_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000284a36e6a80_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000284a36e6a80_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000284a36e6a80_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000284a36e6a80_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000284a36e6a80_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000284a36e6a80_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000284a36e6a80_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000284a36e6a80_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000284a36e6a80_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000284a36e6a80_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000284a36e6a80_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000284a36e6a80_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000284a36e6a80_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000284a36e6a80_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000284a36e6a80_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000284a36e6a80_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000284a36e6a80_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000284a36e6a80_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000284a34f02d0;
T_14 ;
    %wait E_00000284a366c040;
    %load/vec4 v00000284a36e5e00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000284a36e7480_0;
    %pad/u 33;
    %load/vec4 v00000284a36e66c0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000284a36e6940_0, 0;
    %assign/vec4 v00000284a36e7160_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000284a36e7480_0;
    %pad/u 33;
    %load/vec4 v00000284a36e66c0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000284a36e6940_0, 0;
    %assign/vec4 v00000284a36e7160_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000284a36e7480_0;
    %pad/u 33;
    %load/vec4 v00000284a36e66c0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000284a36e6940_0, 0;
    %assign/vec4 v00000284a36e7160_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000284a36e7480_0;
    %pad/u 33;
    %load/vec4 v00000284a36e66c0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000284a36e6940_0, 0;
    %assign/vec4 v00000284a36e7160_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000284a36e7480_0;
    %pad/u 33;
    %load/vec4 v00000284a36e66c0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000284a36e6940_0, 0;
    %assign/vec4 v00000284a36e7160_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000284a36e7480_0;
    %pad/u 33;
    %load/vec4 v00000284a36e66c0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000284a36e6940_0, 0;
    %assign/vec4 v00000284a36e7160_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000284a36e66c0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000284a36e7160_0;
    %load/vec4 v00000284a36e66c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000284a36e7480_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000284a36e66c0_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000284a36e66c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000284a36e7160_0, 0;
    %load/vec4 v00000284a36e7480_0;
    %ix/getv 4, v00000284a36e66c0_0;
    %shiftl 4;
    %assign/vec4 v00000284a36e6940_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000284a36e66c0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000284a36e7160_0;
    %load/vec4 v00000284a36e66c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000284a36e7480_0;
    %load/vec4 v00000284a36e66c0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000284a36e66c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000284a36e7160_0, 0;
    %load/vec4 v00000284a36e7480_0;
    %ix/getv 4, v00000284a36e66c0_0;
    %shiftr 4;
    %assign/vec4 v00000284a36e6940_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000284a36e7160_0, 0;
    %load/vec4 v00000284a36e7480_0;
    %load/vec4 v00000284a36e66c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000284a36e6940_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000284a36e7160_0, 0;
    %load/vec4 v00000284a36e66c0_0;
    %load/vec4 v00000284a36e7480_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000284a36e6940_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000284a3286b50;
T_15 ;
    %wait E_00000284a366c4c0;
    %load/vec4 v00000284a36e27f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000284a36e4550_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36e3dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36e40f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a36e2bb0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000284a36e4190_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000284a36e4370_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a36e2070_0, 0;
    %assign/vec4 v00000284a36e26b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000284a3606460_0;
    %assign/vec4 v00000284a36e26b0_0, 0;
    %load/vec4 v00000284a36e42d0_0;
    %assign/vec4 v00000284a36e2070_0, 0;
    %load/vec4 v00000284a36e2cf0_0;
    %assign/vec4 v00000284a36e4370_0, 0;
    %load/vec4 v00000284a35f0440_0;
    %assign/vec4 v00000284a36e4190_0, 0;
    %load/vec4 v00000284a3606d20_0;
    %assign/vec4 v00000284a36e2bb0_0, 0;
    %load/vec4 v00000284a35f03a0_0;
    %assign/vec4 v00000284a36e40f0_0, 0;
    %load/vec4 v00000284a36e3650_0;
    %assign/vec4 v00000284a36e3dd0_0, 0;
    %load/vec4 v00000284a36e2610_0;
    %assign/vec4 v00000284a36e4550_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000284a36f0ce0;
T_16 ;
    %wait E_00000284a366bcc0;
    %load/vec4 v00000284a370ddb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000284a370f110_0;
    %load/vec4 v00000284a370e710_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370edf0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000284a36f0ce0;
T_17 ;
    %wait E_00000284a366bcc0;
    %load/vec4 v00000284a370e710_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000284a370edf0, 4;
    %assign/vec4 v00000284a370e990_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000284a36f0ce0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000284a370f890_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000284a370f890_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000284a370f890_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370edf0, 0, 4;
    %load/vec4 v00000284a370f890_0;
    %addi 1, 0, 32;
    %store/vec4 v00000284a370f890_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370edf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370edf0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370edf0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370edf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370edf0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370edf0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370edf0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370edf0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370edf0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370edf0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370edf0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370edf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370edf0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370edf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000284a370edf0, 0, 4;
    %end;
    .thread T_18;
    .scope S_00000284a36f0ce0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000284a370f890_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000284a370f890_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000284a370f890_0;
    %load/vec4a v00000284a370edf0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000284a370f890_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000284a370f890_0;
    %addi 1, 0, 32;
    %store/vec4 v00000284a370f890_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000284a36f1640;
T_20 ;
    %wait E_00000284a366d580;
    %load/vec4 v00000284a370e210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000284a370eb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a370e170_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a370e3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000284a370ead0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000284a370d590_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000284a370fcf0_0, 0;
    %assign/vec4 v00000284a370dd10_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000284a370e850_0;
    %assign/vec4 v00000284a370dd10_0, 0;
    %load/vec4 v00000284a370d950_0;
    %assign/vec4 v00000284a370fcf0_0, 0;
    %load/vec4 v00000284a370def0_0;
    %assign/vec4 v00000284a370ead0_0, 0;
    %load/vec4 v00000284a370e7b0_0;
    %assign/vec4 v00000284a370d590_0, 0;
    %load/vec4 v00000284a370f9d0_0;
    %assign/vec4 v00000284a370e3f0_0, 0;
    %load/vec4 v00000284a370fc50_0;
    %assign/vec4 v00000284a370eb70_0, 0;
    %load/vec4 v00000284a370d6d0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000284a370e170_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000284a34b9f50;
T_21 ;
    %wait E_00000284a366bd80;
    %load/vec4 v00000284a3721ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000284a3722780_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000284a3722780_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000284a3722780_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000284a368cc30;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000284a3723040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000284a3721b00_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000284a368cc30;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000284a3723040_0;
    %inv;
    %assign/vec4 v00000284a3723040_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000284a368cc30;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./RemoveDuplicates/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000284a3721b00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000284a3721b00_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000284a3721a60_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
