module mux(in_1, in_2, out, selector);
    input [6:0] in_1, in_2;
    output reg [6:0] out;
    input selector;

    always@(selector) begin
	if(selector == 1'b0) begin
	    out = in_1;
	end
	else begin
	    out = in_2;
	end
    end
endmodule