<stg><name>SneakySnake_bit</name>


<trans_list>

<trans id="251" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln707" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="5" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln707" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32">
<![CDATA[
entry:0 %indvar_flatten14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten14"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %i15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i15"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="32">
<![CDATA[
entry:2 %global_count16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="global_count16"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="32">
<![CDATA[
entry:3 %global_count_21218 = alloca i32 1

]]></Node>
<StgValue><ssdm name="global_count_21218"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="32">
<![CDATA[
entry:4 %iter31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="iter31"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="32">
<![CDATA[
entry:5 %global_count_332 = alloca i32 1

]]></Node>
<StgValue><ssdm name="global_count_332"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32">
<![CDATA[
entry:6 %i_134 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_134"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32">
<![CDATA[
entry:7 %p_val2546_i20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_val2546_i20"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="32">
<![CDATA[
entry:8 %p_val2444_i21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_val2444_i21"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32">
<![CDATA[
entry:9 %p_val2342_i22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_val2342_i22"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32">
<![CDATA[
entry:10 %p_val2240_i23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_val2240_i23"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32">
<![CDATA[
entry:11 %p_val2138_i24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_val2138_i24"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32">
<![CDATA[
entry:12 %p_val2036_i25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_val2036_i25"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
entry:13 %p_val1934_i26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_val1934_i26"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
entry:14 %p_val1832_i27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_val1832_i27"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32">
<![CDATA[
entry:15 %p_val1730_i28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_val1730_i28"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="32">
<![CDATA[
entry:16 %p_val1628_i29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_val1628_i29"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32">
<![CDATA[
entry:17 %p_val26_i30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_val26_i30"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:37 %ReadSeq_read = read i256 @_ssdm_op_Read.ap_none.i256P0A, i256 %ReadSeq

]]></Node>
<StgValue><ssdm name="ReadSeq_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:38 %RefSeq_read = read i256 @_ssdm_op_Read.ap_none.i256P0A, i256 %RefSeq

]]></Node>
<StgValue><ssdm name="RefSeq_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1408" op_0_bw="1408" op_1_bw="256" op_2_bw="256">
<![CDATA[
entry:39 %call_ret = call i1408 @NeighborhoodMap_bit, i256 %ReadSeq_read, i256 %RefSeq_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:51 %store_ln0 = store i4 1, i4 %i_134

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:52 %store_ln0 = store i2 0, i2 %global_count_332

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:53 %store_ln0 = store i2 0, i2 %iter31

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:54 %store_ln0 = store i2 0, i2 %global_count16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:55 %store_ln0 = store i4 0, i4 %i15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:56 %store_ln0 = store i6 0, i6 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:19 %spectopmodule_ln679 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_17

]]></Node>
<StgValue><ssdm name="spectopmodule_ln679"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:20 %specinterface_ln679 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_19, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln679"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ReadLength

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ReadLength, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ReadLength, void @empty_5, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %ReadSeq

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ReadSeq, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ReadSeq, void @empty_5, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %RefSeq

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %RefSeq, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_8, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %RefSeq, void @empty_5, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %EditThreshold

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %EditThreshold, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_14, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %EditThreshold, void @empty_5, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %KmerSize

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %KmerSize, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %KmerSize, void @empty_5, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1408" op_0_bw="1408" op_1_bw="256" op_2_bw="256">
<![CDATA[
entry:39 %call_ret = call i1408 @NeighborhoodMap_bit, i256 %ReadSeq_read, i256 %RefSeq_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="128" op_0_bw="1408">
<![CDATA[
entry:40 %DNA_nsh = extractvalue i1408 %call_ret

]]></Node>
<StgValue><ssdm name="DNA_nsh"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="128" op_0_bw="1408">
<![CDATA[
entry:41 %DNA_shl_one = extractvalue i1408 %call_ret

]]></Node>
<StgValue><ssdm name="DNA_shl_one"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="128" op_0_bw="1408">
<![CDATA[
entry:42 %DNA_shl_two = extractvalue i1408 %call_ret

]]></Node>
<StgValue><ssdm name="DNA_shl_two"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="128" op_0_bw="1408">
<![CDATA[
entry:43 %DNA_shl_three = extractvalue i1408 %call_ret

]]></Node>
<StgValue><ssdm name="DNA_shl_three"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="128" op_0_bw="1408">
<![CDATA[
entry:44 %DNA_shl_four = extractvalue i1408 %call_ret

]]></Node>
<StgValue><ssdm name="DNA_shl_four"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="128" op_0_bw="1408">
<![CDATA[
entry:45 %DNA_shl_five = extractvalue i1408 %call_ret

]]></Node>
<StgValue><ssdm name="DNA_shl_five"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="128" op_0_bw="1408">
<![CDATA[
entry:46 %DNA_shr_one = extractvalue i1408 %call_ret

]]></Node>
<StgValue><ssdm name="DNA_shr_one"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="128" op_0_bw="1408">
<![CDATA[
entry:47 %DNA_shr_two = extractvalue i1408 %call_ret

]]></Node>
<StgValue><ssdm name="DNA_shr_two"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="128" op_0_bw="1408">
<![CDATA[
entry:48 %DNA_shr_three = extractvalue i1408 %call_ret

]]></Node>
<StgValue><ssdm name="DNA_shr_three"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="128" op_0_bw="1408">
<![CDATA[
entry:49 %DNA_shr_four = extractvalue i1408 %call_ret

]]></Node>
<StgValue><ssdm name="DNA_shr_four"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="128" op_0_bw="1408">
<![CDATA[
entry:50 %DNA_shr_five = extractvalue i1408 %call_ret

]]></Node>
<StgValue><ssdm name="DNA_shr_five"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
entry:57 %br_ln0 = br void %after_neighbohood.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
after_neighbohood.exit:0 %icmp_ln64033 = phi i1 0, void %entry, i1 %icmp_ln640, void %for.body.split.i

]]></Node>
<StgValue><ssdm name="icmp_ln64033"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
after_neighbohood.exit:1 %first_iter_019 = phi i1 1, void %entry, i1 0, void %for.body.split.i

]]></Node>
<StgValue><ssdm name="first_iter_019"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
after_neighbohood.exit:2 %indvar_flatten14_load = load i6 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="indvar_flatten14_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
after_neighbohood.exit:3 %i15_load = load i4 %i15

]]></Node>
<StgValue><ssdm name="i15_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
after_neighbohood.exit:6 %iter31_load = load i2 %iter31

]]></Node>
<StgValue><ssdm name="iter31_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
after_neighbohood.exit:7 %i_134_load = load i4 %i_134

]]></Node>
<StgValue><ssdm name="i_134_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
after_neighbohood.exit:10 %or_ln706 = or i1 %icmp_ln64033, i1 %first_iter_019

]]></Node>
<StgValue><ssdm name="or_ln706"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
after_neighbohood.exit:11 %i_2 = select i1 %icmp_ln64033, i4 %i_134_load, i4 %i15_load

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
after_neighbohood.exit:13 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
after_neighbohood.exit:14 %icmp_ln710 = icmp_ne  i7 %shl_ln, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln710"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
after_neighbohood.exit:15 %tmp = partselect i128 @llvm.part.select.i128, i128 %DNA_nsh, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
after_neighbohood.exit:16 %xor_ln710 = xor i7 %shl_ln, i7 127

]]></Node>
<StgValue><ssdm name="xor_ln710"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
after_neighbohood.exit:17 %select_ln710 = select i1 %icmp_ln710, i128 %tmp, i128 %DNA_nsh

]]></Node>
<StgValue><ssdm name="select_ln710"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
after_neighbohood.exit:18 %select_ln710_1 = select i1 %icmp_ln710, i7 %xor_ln710, i7 0

]]></Node>
<StgValue><ssdm name="select_ln710_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="128" op_0_bw="7">
<![CDATA[
after_neighbohood.exit:19 %zext_ln710 = zext i7 %select_ln710_1

]]></Node>
<StgValue><ssdm name="zext_ln710"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
after_neighbohood.exit:20 %lshr_ln710 = lshr i128 %select_ln710, i128 %zext_ln710

]]></Node>
<StgValue><ssdm name="lshr_ln710"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="128">
<![CDATA[
after_neighbohood.exit:21 %trunc_ln710 = trunc i128 %lshr_ln710

]]></Node>
<StgValue><ssdm name="trunc_ln710"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
after_neighbohood.exit:22 %select_ln710_2 = select i1 %icmp_ln710, i8 3, i8 255

]]></Node>
<StgValue><ssdm name="select_ln710_2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
after_neighbohood.exit:23 %DNA_nsh_1 = and i8 %trunc_ln710, i8 %select_ln710_2

]]></Node>
<StgValue><ssdm name="DNA_nsh_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
after_neighbohood.exit:24 %tmp_7 = partselect i128 @llvm.part.select.i128, i128 %DNA_shl_one, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
after_neighbohood.exit:25 %select_ln711 = select i1 %icmp_ln710, i128 %tmp_7, i128 %DNA_shl_one

]]></Node>
<StgValue><ssdm name="select_ln711"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
after_neighbohood.exit:26 %lshr_ln711 = lshr i128 %select_ln711, i128 %zext_ln710

]]></Node>
<StgValue><ssdm name="lshr_ln711"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="128">
<![CDATA[
after_neighbohood.exit:27 %trunc_ln711 = trunc i128 %lshr_ln711

]]></Node>
<StgValue><ssdm name="trunc_ln711"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
after_neighbohood.exit:28 %DNA_shl_one_1 = and i8 %trunc_ln711, i8 %select_ln710_2

]]></Node>
<StgValue><ssdm name="DNA_shl_one_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
after_neighbohood.exit:29 %tmp_8 = partselect i128 @llvm.part.select.i128, i128 %DNA_shl_two, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
after_neighbohood.exit:30 %select_ln711_1 = select i1 %icmp_ln710, i128 %tmp_8, i128 %DNA_shl_two

]]></Node>
<StgValue><ssdm name="select_ln711_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
after_neighbohood.exit:31 %lshr_ln711_1 = lshr i128 %select_ln711_1, i128 %zext_ln710

]]></Node>
<StgValue><ssdm name="lshr_ln711_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="128">
<![CDATA[
after_neighbohood.exit:32 %trunc_ln711_1 = trunc i128 %lshr_ln711_1

]]></Node>
<StgValue><ssdm name="trunc_ln711_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
after_neighbohood.exit:33 %DNA_shl_two_1 = and i8 %trunc_ln711_1, i8 %select_ln710_2

]]></Node>
<StgValue><ssdm name="DNA_shl_two_1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
after_neighbohood.exit:34 %tmp_9 = partselect i128 @llvm.part.select.i128, i128 %DNA_shl_three, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
after_neighbohood.exit:35 %select_ln711_2 = select i1 %icmp_ln710, i128 %tmp_9, i128 %DNA_shl_three

]]></Node>
<StgValue><ssdm name="select_ln711_2"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
after_neighbohood.exit:36 %lshr_ln711_2 = lshr i128 %select_ln711_2, i128 %zext_ln710

]]></Node>
<StgValue><ssdm name="lshr_ln711_2"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="128">
<![CDATA[
after_neighbohood.exit:37 %trunc_ln711_2 = trunc i128 %lshr_ln711_2

]]></Node>
<StgValue><ssdm name="trunc_ln711_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
after_neighbohood.exit:38 %DNA_shl_three_1 = and i8 %trunc_ln711_2, i8 %select_ln710_2

]]></Node>
<StgValue><ssdm name="DNA_shl_three_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
after_neighbohood.exit:39 %tmp_10 = partselect i128 @llvm.part.select.i128, i128 %DNA_shl_four, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
after_neighbohood.exit:40 %select_ln711_3 = select i1 %icmp_ln710, i128 %tmp_10, i128 %DNA_shl_four

]]></Node>
<StgValue><ssdm name="select_ln711_3"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
after_neighbohood.exit:41 %lshr_ln711_3 = lshr i128 %select_ln711_3, i128 %zext_ln710

]]></Node>
<StgValue><ssdm name="lshr_ln711_3"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="128">
<![CDATA[
after_neighbohood.exit:42 %trunc_ln711_3 = trunc i128 %lshr_ln711_3

]]></Node>
<StgValue><ssdm name="trunc_ln711_3"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
after_neighbohood.exit:43 %DNA_shl_four_1 = and i8 %trunc_ln711_3, i8 %select_ln710_2

]]></Node>
<StgValue><ssdm name="DNA_shl_four_1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
after_neighbohood.exit:44 %tmp_11 = partselect i128 @llvm.part.select.i128, i128 %DNA_shl_five, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
after_neighbohood.exit:45 %select_ln711_4 = select i1 %icmp_ln710, i128 %tmp_11, i128 %DNA_shl_five

]]></Node>
<StgValue><ssdm name="select_ln711_4"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
after_neighbohood.exit:46 %lshr_ln711_4 = lshr i128 %select_ln711_4, i128 %zext_ln710

]]></Node>
<StgValue><ssdm name="lshr_ln711_4"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="128">
<![CDATA[
after_neighbohood.exit:47 %trunc_ln711_4 = trunc i128 %lshr_ln711_4

]]></Node>
<StgValue><ssdm name="trunc_ln711_4"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
after_neighbohood.exit:48 %DNA_shl_five_1 = and i8 %trunc_ln711_4, i8 %select_ln710_2

]]></Node>
<StgValue><ssdm name="DNA_shl_five_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
after_neighbohood.exit:49 %tmp_12 = partselect i128 @llvm.part.select.i128, i128 %DNA_shr_one, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
after_neighbohood.exit:50 %select_ln712 = select i1 %icmp_ln710, i128 %tmp_12, i128 %DNA_shr_one

]]></Node>
<StgValue><ssdm name="select_ln712"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
after_neighbohood.exit:51 %lshr_ln712 = lshr i128 %select_ln712, i128 %zext_ln710

]]></Node>
<StgValue><ssdm name="lshr_ln712"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="128">
<![CDATA[
after_neighbohood.exit:52 %trunc_ln712 = trunc i128 %lshr_ln712

]]></Node>
<StgValue><ssdm name="trunc_ln712"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
after_neighbohood.exit:53 %DNA_shr_one_1 = and i8 %trunc_ln712, i8 %select_ln710_2

]]></Node>
<StgValue><ssdm name="DNA_shr_one_1"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
after_neighbohood.exit:54 %tmp_13 = partselect i128 @llvm.part.select.i128, i128 %DNA_shr_two, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
after_neighbohood.exit:55 %select_ln712_1 = select i1 %icmp_ln710, i128 %tmp_13, i128 %DNA_shr_two

]]></Node>
<StgValue><ssdm name="select_ln712_1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
after_neighbohood.exit:56 %lshr_ln712_1 = lshr i128 %select_ln712_1, i128 %zext_ln710

]]></Node>
<StgValue><ssdm name="lshr_ln712_1"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="128">
<![CDATA[
after_neighbohood.exit:57 %trunc_ln712_1 = trunc i128 %lshr_ln712_1

]]></Node>
<StgValue><ssdm name="trunc_ln712_1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
after_neighbohood.exit:58 %DNA_shr_two_1 = and i8 %trunc_ln712_1, i8 %select_ln710_2

]]></Node>
<StgValue><ssdm name="DNA_shr_two_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
after_neighbohood.exit:59 %tmp_14 = partselect i128 @llvm.part.select.i128, i128 %DNA_shr_three, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
after_neighbohood.exit:60 %select_ln712_2 = select i1 %icmp_ln710, i128 %tmp_14, i128 %DNA_shr_three

]]></Node>
<StgValue><ssdm name="select_ln712_2"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
after_neighbohood.exit:61 %lshr_ln712_2 = lshr i128 %select_ln712_2, i128 %zext_ln710

]]></Node>
<StgValue><ssdm name="lshr_ln712_2"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="128">
<![CDATA[
after_neighbohood.exit:62 %trunc_ln712_2 = trunc i128 %lshr_ln712_2

]]></Node>
<StgValue><ssdm name="trunc_ln712_2"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
after_neighbohood.exit:63 %DNA_shr_three_1 = and i8 %trunc_ln712_2, i8 %select_ln710_2

]]></Node>
<StgValue><ssdm name="DNA_shr_three_1"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
after_neighbohood.exit:64 %tmp_15 = partselect i128 @llvm.part.select.i128, i128 %DNA_shr_four, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
after_neighbohood.exit:65 %select_ln712_3 = select i1 %icmp_ln710, i128 %tmp_15, i128 %DNA_shr_four

]]></Node>
<StgValue><ssdm name="select_ln712_3"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
after_neighbohood.exit:66 %lshr_ln712_3 = lshr i128 %select_ln712_3, i128 %zext_ln710

]]></Node>
<StgValue><ssdm name="lshr_ln712_3"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="128">
<![CDATA[
after_neighbohood.exit:67 %trunc_ln712_3 = trunc i128 %lshr_ln712_3

]]></Node>
<StgValue><ssdm name="trunc_ln712_3"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
after_neighbohood.exit:68 %DNA_shr_four_1 = and i8 %trunc_ln712_3, i8 %select_ln710_2

]]></Node>
<StgValue><ssdm name="DNA_shr_four_1"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
after_neighbohood.exit:69 %tmp_16 = partselect i128 @llvm.part.select.i128, i128 %DNA_shr_five, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
after_neighbohood.exit:70 %select_ln712_4 = select i1 %icmp_ln710, i128 %tmp_16, i128 %DNA_shr_five

]]></Node>
<StgValue><ssdm name="select_ln712_4"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
after_neighbohood.exit:71 %lshr_ln712_4 = lshr i128 %select_ln712_4, i128 %zext_ln710

]]></Node>
<StgValue><ssdm name="lshr_ln712_4"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="128">
<![CDATA[
after_neighbohood.exit:72 %trunc_ln712_4 = trunc i128 %lshr_ln712_4

]]></Node>
<StgValue><ssdm name="trunc_ln712_4"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
after_neighbohood.exit:73 %DNA_shr_five_1 = and i8 %trunc_ln712_4, i8 %select_ln710_2

]]></Node>
<StgValue><ssdm name="DNA_shr_five_1"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
after_neighbohood.exit:74 %add_ln707 = add i6 %indvar_flatten14_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln707"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
after_neighbohood.exit:75 %br_ln640 = br i1 %or_ln706, void %for.body.split.i, void %for.first.iter.for.body.i

]]></Node>
<StgValue><ssdm name="br_ln640"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.split.i:70 %add_ln640 = add i2 %iter31_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln640"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body.split.i:71 %iter = select i1 %icmp_ln64033, i2 1, i2 %add_ln640

]]></Node>
<StgValue><ssdm name="iter"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.split.i:73 %icmp_ln640 = icmp_eq  i2 %iter, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln640"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split.i:74 %i = add i4 %i_2, i4 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.split.i:75 %icmp_ln707 = icmp_eq  i6 %indvar_flatten14_load, i6 35

]]></Node>
<StgValue><ssdm name="icmp_ln707"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i:87 %store_ln707 = store i4 %i, i4 %i_134

]]></Node>
<StgValue><ssdm name="store_ln707"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i:89 %store_ln640 = store i2 %iter, i2 %iter31

]]></Node>
<StgValue><ssdm name="store_ln640"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i:92 %store_ln707 = store i4 %i_2, i4 %i15

]]></Node>
<StgValue><ssdm name="store_ln707"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i:93 %store_ln707 = store i6 %add_ln707, i6 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="store_ln707"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.i:94 %br_ln707 = br i1 %icmp_ln707, void %after_neighbohood.exit, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln707"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.first.iter.for.body.i:0 %store_ln710 = store i8 %DNA_nsh_1, i8 %p_val26_i30

]]></Node>
<StgValue><ssdm name="store_ln710"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.first.iter.for.body.i:1 %store_ln711 = store i8 %DNA_shl_one_1, i8 %p_val1628_i29

]]></Node>
<StgValue><ssdm name="store_ln711"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.first.iter.for.body.i:2 %store_ln711 = store i8 %DNA_shl_two_1, i8 %p_val1730_i28

]]></Node>
<StgValue><ssdm name="store_ln711"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.first.iter.for.body.i:3 %store_ln711 = store i8 %DNA_shl_three_1, i8 %p_val1832_i27

]]></Node>
<StgValue><ssdm name="store_ln711"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.first.iter.for.body.i:4 %store_ln711 = store i8 %DNA_shl_four_1, i8 %p_val1934_i26

]]></Node>
<StgValue><ssdm name="store_ln711"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.first.iter.for.body.i:5 %store_ln711 = store i8 %DNA_shl_five_1, i8 %p_val2036_i25

]]></Node>
<StgValue><ssdm name="store_ln711"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.first.iter.for.body.i:6 %store_ln712 = store i8 %DNA_shr_one_1, i8 %p_val2138_i24

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.first.iter.for.body.i:7 %store_ln712 = store i8 %DNA_shr_two_1, i8 %p_val2240_i23

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.first.iter.for.body.i:8 %store_ln712 = store i8 %DNA_shr_three_1, i8 %p_val2342_i22

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.first.iter.for.body.i:9 %store_ln712 = store i8 %DNA_shr_four_1, i8 %p_val2444_i21

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.first.iter.for.body.i:10 %store_ln712 = store i8 %DNA_shr_five_1, i8 %p_val2546_i20

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln706" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.body.i:11 %br_ln640 = br void %for.body.split.i

]]></Node>
<StgValue><ssdm name="br_ln640"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split.i:4 %p_val2240_i23_load = load i8 %p_val2240_i23

]]></Node>
<StgValue><ssdm name="p_val2240_i23_load"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split.i:5 %p_val2138_i24_load = load i8 %p_val2138_i24

]]></Node>
<StgValue><ssdm name="p_val2138_i24_load"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split.i:6 %p_val2036_i25_load = load i8 %p_val2036_i25

]]></Node>
<StgValue><ssdm name="p_val2036_i25_load"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split.i:7 %p_val1934_i26_load = load i8 %p_val1934_i26

]]></Node>
<StgValue><ssdm name="p_val1934_i26_load"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split.i:8 %p_val1832_i27_load = load i8 %p_val1832_i27

]]></Node>
<StgValue><ssdm name="p_val1832_i27_load"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split.i:9 %p_val1730_i28_load = load i8 %p_val1730_i28

]]></Node>
<StgValue><ssdm name="p_val1730_i28_load"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split.i:10 %p_val1628_i29_load = load i8 %p_val1628_i29

]]></Node>
<StgValue><ssdm name="p_val1628_i29_load"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split.i:11 %p_val26_i30_load = load i8 %p_val26_i30

]]></Node>
<StgValue><ssdm name="p_val26_i30_load"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
for.body.split.i:13 %max = call i4 @count_one_bit, i8 %p_val26_i30_load

]]></Node>
<StgValue><ssdm name="max"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
for.body.split.i:14 %tmp_8_i = call i4 @count_one_bit, i8 %p_val1628_i29_load

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
for.body.split.i:15 %max_2 = call i4 @count_one_bit, i8 %p_val1730_i28_load

]]></Node>
<StgValue><ssdm name="max_2"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
for.body.split.i:16 %tmp_i = call i4 @count_one_bit, i8 %p_val1832_i27_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
for.body.split.i:17 %max_5 = call i4 @count_one_bit, i8 %p_val1934_i26_load

]]></Node>
<StgValue><ssdm name="max_5"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
for.body.split.i:18 %tmp_1_i = call i4 @count_one_bit, i8 %p_val2036_i25_load

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
for.body.split.i:19 %max_8 = call i4 @count_one_bit, i8 %p_val2138_i24_load

]]></Node>
<StgValue><ssdm name="max_8"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
for.body.split.i:20 %tmp_2_i = call i4 @count_one_bit, i8 %p_val2240_i23_load

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split.i:24 %icmp_ln318 = icmp_ugt  i4 %tmp_8_i, i4 %max

]]></Node>
<StgValue><ssdm name="icmp_ln318"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body.split.i:25 %max_1 = select i1 %icmp_ln318, i4 %tmp_8_i, i4 %max

]]></Node>
<StgValue><ssdm name="max_1"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split.i:26 %icmp_ln318_1 = icmp_ugt  i4 %max_2, i4 %max_1

]]></Node>
<StgValue><ssdm name="icmp_ln318_1"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body.split.i:27 %max_3 = select i1 %icmp_ln318_1, i4 %max_2, i4 %max_1

]]></Node>
<StgValue><ssdm name="max_3"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split.i:28 %icmp_ln318_2 = icmp_ugt  i4 %tmp_i, i4 %max_3

]]></Node>
<StgValue><ssdm name="icmp_ln318_2"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body.split.i:29 %max_4 = select i1 %icmp_ln318_2, i4 %tmp_i, i4 %max_3

]]></Node>
<StgValue><ssdm name="max_4"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split.i:30 %icmp_ln318_3 = icmp_ugt  i4 %max_5, i4 %max_4

]]></Node>
<StgValue><ssdm name="icmp_ln318_3"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body.split.i:31 %max_6 = select i1 %icmp_ln318_3, i4 %max_5, i4 %max_4

]]></Node>
<StgValue><ssdm name="max_6"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split.i:32 %icmp_ln318_4 = icmp_ugt  i4 %tmp_1_i, i4 %max_6

]]></Node>
<StgValue><ssdm name="icmp_ln318_4"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body.split.i:33 %max_7 = select i1 %icmp_ln318_4, i4 %tmp_1_i, i4 %max_6

]]></Node>
<StgValue><ssdm name="max_7"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split.i:34 %icmp_ln318_5 = icmp_ugt  i4 %max_8, i4 %max_7

]]></Node>
<StgValue><ssdm name="icmp_ln318_5"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body.split.i:35 %max_9 = select i1 %icmp_ln318_5, i4 %max_8, i4 %max_7

]]></Node>
<StgValue><ssdm name="max_9"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split.i:36 %icmp_ln318_6 = icmp_ugt  i4 %tmp_2_i, i4 %max_9

]]></Node>
<StgValue><ssdm name="icmp_ln318_6"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body.split.i:37 %max_10 = select i1 %icmp_ln318_6, i4 %tmp_2_i, i4 %max_9

]]></Node>
<StgValue><ssdm name="max_10"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
after_neighbohood.exit:4 %global_count16_load = load i2 %global_count16

]]></Node>
<StgValue><ssdm name="global_count16_load"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="2">
<![CDATA[
after_neighbohood.exit:5 %global_count_21218_load = load i2 %global_count_21218

]]></Node>
<StgValue><ssdm name="global_count_21218_load"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
after_neighbohood.exit:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_707_1_VITIS_LOOP_640_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
after_neighbohood.exit:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
after_neighbohood.exit:12 %global_count_2 = select i1 %icmp_ln64033, i2 %global_count_21218_load, i2 %global_count16_load

]]></Node>
<StgValue><ssdm name="global_count_2"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body.split.i:0 %global_count_332_load = load i2 %global_count_332

]]></Node>
<StgValue><ssdm name="global_count_332_load"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split.i:1 %p_val2546_i20_load = load i8 %p_val2546_i20

]]></Node>
<StgValue><ssdm name="p_val2546_i20_load"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split.i:2 %p_val2444_i21_load = load i8 %p_val2444_i21

]]></Node>
<StgValue><ssdm name="p_val2444_i21_load"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split.i:3 %p_val2342_i22_load = load i8 %p_val2342_i22

]]></Node>
<StgValue><ssdm name="p_val2342_i22_load"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split.i:12 %specpipeline_ln643 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln643"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
for.body.split.i:21 %max_12 = call i4 @count_one_bit, i8 %p_val2342_i22_load

]]></Node>
<StgValue><ssdm name="max_12"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
for.body.split.i:22 %tmp_3_i = call i4 @count_one_bit, i8 %p_val2444_i21_load

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="4" op_1_bw="8">
<![CDATA[
for.body.split.i:23 %max_11 = call i4 @count_one_bit, i8 %p_val2546_i20_load

]]></Node>
<StgValue><ssdm name="max_11"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split.i:38 %icmp_ln318_7 = icmp_ugt  i4 %max_12, i4 %max_10

]]></Node>
<StgValue><ssdm name="icmp_ln318_7"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body.split.i:39 %max_13 = select i1 %icmp_ln318_7, i4 %max_12, i4 %max_10

]]></Node>
<StgValue><ssdm name="max_13"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split.i:40 %icmp_ln318_8 = icmp_ugt  i4 %tmp_3_i, i4 %max_13

]]></Node>
<StgValue><ssdm name="icmp_ln318_8"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body.split.i:41 %max_14 = select i1 %icmp_ln318_8, i4 %tmp_3_i, i4 %max_13

]]></Node>
<StgValue><ssdm name="max_14"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split.i:42 %icmp_ln318_9 = icmp_ugt  i4 %max_11, i4 %max_14

]]></Node>
<StgValue><ssdm name="icmp_ln318_9"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body.split.i:43 %max_16 = select i1 %icmp_ln318_9, i4 %max_11, i4 %max_14

]]></Node>
<StgValue><ssdm name="max_16"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="2" op_0_bw="4">
<![CDATA[
for.body.split.i:44 %trunc_ln658 = trunc i4 %max_16

]]></Node>
<StgValue><ssdm name="trunc_ln658"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.split.i:45 %add_ln658 = add i2 %trunc_ln658, i2 1

]]></Node>
<StgValue><ssdm name="add_ln658"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body.split.i:46 %select_ln706 = select i1 %icmp_ln64033, i2 0, i2 %global_count_332_load

]]></Node>
<StgValue><ssdm name="select_ln706"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.split.i:47 %global_count_3 = add i2 %select_ln706, i2 %add_ln658

]]></Node>
<StgValue><ssdm name="global_count_3"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="4">
<![CDATA[
for.body.split.i:48 %max_16cast = zext i4 %max_16

]]></Node>
<StgValue><ssdm name="max_16cast"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split.i:49 %shl_ln663 = shl i8 %p_val26_i30_load, i8 %max_16cast

]]></Node>
<StgValue><ssdm name="shl_ln663"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="4">
<![CDATA[
for.body.split.i:50 %max_16cast161 = zext i4 %max_16

]]></Node>
<StgValue><ssdm name="max_16cast161"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split.i:51 %shl_ln664 = shl i8 %p_val1628_i29_load, i8 %max_16cast161

]]></Node>
<StgValue><ssdm name="shl_ln664"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="4">
<![CDATA[
for.body.split.i:52 %max_16cast162 = zext i4 %max_16

]]></Node>
<StgValue><ssdm name="max_16cast162"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split.i:53 %shl_ln665 = shl i8 %p_val1730_i28_load, i8 %max_16cast162

]]></Node>
<StgValue><ssdm name="shl_ln665"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="4">
<![CDATA[
for.body.split.i:54 %max_16cast163 = zext i4 %max_16

]]></Node>
<StgValue><ssdm name="max_16cast163"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split.i:55 %shl_ln666 = shl i8 %p_val1832_i27_load, i8 %max_16cast163

]]></Node>
<StgValue><ssdm name="shl_ln666"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="4">
<![CDATA[
for.body.split.i:56 %max_16cast164 = zext i4 %max_16

]]></Node>
<StgValue><ssdm name="max_16cast164"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split.i:57 %shl_ln667 = shl i8 %p_val1934_i26_load, i8 %max_16cast164

]]></Node>
<StgValue><ssdm name="shl_ln667"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="4">
<![CDATA[
for.body.split.i:58 %max_16cast165 = zext i4 %max_16

]]></Node>
<StgValue><ssdm name="max_16cast165"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split.i:59 %shl_ln668 = shl i8 %p_val2036_i25_load, i8 %max_16cast165

]]></Node>
<StgValue><ssdm name="shl_ln668"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="4">
<![CDATA[
for.body.split.i:60 %max_16cast166 = zext i4 %max_16

]]></Node>
<StgValue><ssdm name="max_16cast166"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split.i:61 %shl_ln669 = shl i8 %p_val2138_i24_load, i8 %max_16cast166

]]></Node>
<StgValue><ssdm name="shl_ln669"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="4">
<![CDATA[
for.body.split.i:62 %max_16cast167 = zext i4 %max_16

]]></Node>
<StgValue><ssdm name="max_16cast167"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split.i:63 %shl_ln670 = shl i8 %p_val2240_i23_load, i8 %max_16cast167

]]></Node>
<StgValue><ssdm name="shl_ln670"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="4">
<![CDATA[
for.body.split.i:64 %max_16cast168 = zext i4 %max_16

]]></Node>
<StgValue><ssdm name="max_16cast168"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split.i:65 %shl_ln671 = shl i8 %p_val2342_i22_load, i8 %max_16cast168

]]></Node>
<StgValue><ssdm name="shl_ln671"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="4">
<![CDATA[
for.body.split.i:66 %max_16cast169 = zext i4 %max_16

]]></Node>
<StgValue><ssdm name="max_16cast169"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split.i:67 %shl_ln672 = shl i8 %p_val2444_i21_load, i8 %max_16cast169

]]></Node>
<StgValue><ssdm name="shl_ln672"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="4">
<![CDATA[
for.body.split.i:68 %max_16cast170 = zext i4 %max_16

]]></Node>
<StgValue><ssdm name="max_16cast170"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split.i:69 %shl_ln673 = shl i8 %p_val2546_i20_load, i8 %max_16cast170

]]></Node>
<StgValue><ssdm name="shl_ln673"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.split.i:72 %global_count = add i2 %global_count_3, i2 %global_count_2

]]></Node>
<StgValue><ssdm name="global_count"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i:76 %store_ln663 = store i8 %shl_ln663, i8 %p_val26_i30

]]></Node>
<StgValue><ssdm name="store_ln663"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i:77 %store_ln664 = store i8 %shl_ln664, i8 %p_val1628_i29

]]></Node>
<StgValue><ssdm name="store_ln664"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i:78 %store_ln665 = store i8 %shl_ln665, i8 %p_val1730_i28

]]></Node>
<StgValue><ssdm name="store_ln665"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i:79 %store_ln666 = store i8 %shl_ln666, i8 %p_val1832_i27

]]></Node>
<StgValue><ssdm name="store_ln666"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i:80 %store_ln667 = store i8 %shl_ln667, i8 %p_val1934_i26

]]></Node>
<StgValue><ssdm name="store_ln667"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i:81 %store_ln668 = store i8 %shl_ln668, i8 %p_val2036_i25

]]></Node>
<StgValue><ssdm name="store_ln668"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i:82 %store_ln669 = store i8 %shl_ln669, i8 %p_val2138_i24

]]></Node>
<StgValue><ssdm name="store_ln669"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i:83 %store_ln670 = store i8 %shl_ln670, i8 %p_val2240_i23

]]></Node>
<StgValue><ssdm name="store_ln670"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i:84 %store_ln671 = store i8 %shl_ln671, i8 %p_val2342_i22

]]></Node>
<StgValue><ssdm name="store_ln671"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i:85 %store_ln672 = store i8 %shl_ln672, i8 %p_val2444_i21

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i:86 %store_ln673 = store i8 %shl_ln673, i8 %p_val2546_i20

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i:88 %store_ln658 = store i2 %global_count_3, i2 %global_count_332

]]></Node>
<StgValue><ssdm name="store_ln658"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
for.body.split.i:90 %store_ln710 = store i2 %global_count, i2 %global_count_21218

]]></Node>
<StgValue><ssdm name="store_ln710"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.i:91 %store_ln707 = store i2 %global_count_2, i2 %global_count16

]]></Node>
<StgValue><ssdm name="store_ln707"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="2">
<![CDATA[
for.end:0 %zext_ln717 = zext i2 %global_count

]]></Node>
<StgValue><ssdm name="zext_ln717"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32">
<![CDATA[
for.end:1 %ret_ln717 = ret i32 %zext_ln717

]]></Node>
<StgValue><ssdm name="ret_ln717"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
