
---------- Begin Simulation Statistics ----------
final_tick                               142406527500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1603                       # Simulator instruction rate (inst/s)
host_mem_usage                               20126848                       # Number of bytes of host memory used
host_op_rate                                     1643                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 82629.61                       # Real time elapsed on the host
host_tick_rate                                 470529                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   132487010                       # Number of instructions simulated
sim_ops                                     135758281                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.038880                       # Number of seconds simulated
sim_ticks                                 38879640000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.074676                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  257493                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               338474                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3367                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17034                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            342587                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              38567                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           42966                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4399                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602092                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   96223                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4265                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3986222                       # Number of instructions committed
system.cpu.committedOps                       4287868                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.577499                       # CPI: cycles per instruction
system.cpu.discardedOps                         55337                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2928631                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            561361                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           257858                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5676003                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.387973                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3341                       # number of quiesce instructions executed
system.cpu.numCycles                         10274483                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3341                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3211004     74.89%     74.89% # Class of committed instruction
system.cpu.op_class_0::IntMult                   7813      0.18%     75.07% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.07% # Class of committed instruction
system.cpu.op_class_0::MemRead                 644363     15.03%     90.10% # Class of committed instruction
system.cpu.op_class_0::MemWrite                424688      9.90%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4287868                       # Class of committed instruction
system.cpu.quiesceCycles                     51932941                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4598480                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          896                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13590                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27292                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1597709                       # Transaction distribution
system.membus.trans_dist::ReadResp            1610403                       # Transaction distribution
system.membus.trans_dist::WriteReq             935664                       # Transaction distribution
system.membus.trans_dist::WriteResp            935664                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2350                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11218                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1023                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1024                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          10437                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2257                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        31161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        31161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        13362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         9792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        52168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        75372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5001216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5001216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5107749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       667968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       667968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        26724                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       358912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        73502                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       460610                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    160038912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    160038912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               161167490                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2548415                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000360                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018976                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2547497     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                     918      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2548415                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6741145500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            66118375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            29539218                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            13025250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           54935500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         9855069330                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           52859250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1812480                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1812480                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3214820                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3214820                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        17980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        34188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        52168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10002432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10002432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10054600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        19778                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        53724                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        73502                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    160038912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    160038912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    160112414                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        17190907250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.2                       # Network utilization (%)
system.acctest.local_bus.numRequests         11052672                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          728                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         5000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  13718844648                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8652260000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1594368                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1594368                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       906240                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       906240                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5001216                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5001216                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    160038912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    160038912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3082067                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3082067    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3082067                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7302597000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   8878080000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    103284736                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     57999360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    161284096                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     58916864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    102039552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    160956416                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     25821184                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1812480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     27633664                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     14729216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3188736                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     17917952                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2656525009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1491766899                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4148291908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1515365471                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2624498375                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4139863846                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4171890480                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4116265274                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8288155755                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       667968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       669440                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       667968                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       667968                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        10437                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        10460                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     17180406                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        37860                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       17218266                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     17180406                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     17180406                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     17180406                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        37860                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      17218266                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    102039552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         208512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          102248064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       150400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     57999360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        58149760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1594368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1597626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2350                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       906240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             908590                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2624498375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5363013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2629861388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3868349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1491766899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1495635248                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3868349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4116265274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5363013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4125496635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2500561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000243315500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          887                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          887                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2869115                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             968177                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1597625                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     908590                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1597625                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   908590                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     47                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             99848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             99852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             99864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             99853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             99822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             99854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             99866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             99837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             99839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             99838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            99878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            99863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            99842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            99838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            99844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            99840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             56778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             56775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             56775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             56796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             56799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             56791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             56786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            56814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            56798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            56779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            56782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56773                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  51483633280                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7987890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             93420055780                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32226.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58476.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1318                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1490580                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  845700                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1597625                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               908590                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1412552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   56103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   56036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   55641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 159908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 152824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  71202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   7859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2638                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       169897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.071290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   871.844887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.730821                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4080      2.40%      2.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3510      2.07%      4.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2375      1.40%      5.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2937      1.73%      7.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3258      1.92%      9.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2299      1.35%     10.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2211      1.30%     12.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3000      1.77%     13.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       146227     86.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       169897                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1801.111612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1714.572777                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    469.966273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             2      0.23%      0.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          220     24.80%     25.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.23%     25.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          658     74.18%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.23%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.11%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           887                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          887                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1024.346110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1017.033914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     48.026807                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              2      0.23%      0.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           36      4.06%      4.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          849     95.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           887                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              102244992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                58150080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               102248000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             58149760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2629.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1495.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2629.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1495.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   38878705750                       # Total gap between requests
system.mem_ctrls.avgGap                      15512.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    102036544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       208448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       151744                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     57998336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2624421008.013448715210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5361366.514710526913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3902916.796554700471                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1491740561.383798837662                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1594368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3257                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2350                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       906240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  93295026780                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    125029000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10053789125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 740061182250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58515.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38387.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4278208.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    816628.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         83836854.899997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         58514937.599996                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2905627725                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1262742137.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     372194455.499931                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     789612084.262484                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     183318338.700000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5655846533.212595                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        145.470651                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9254460140                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2103150000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27523513360                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                6682                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3341                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9715473.997306                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2468001.060542                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3341    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5663500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11996125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3341                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    109947128875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  32459398625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1185860                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1185860                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1185860                       # number of overall hits
system.cpu.icache.overall_hits::total         1185860                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        10437                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10437                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        10437                       # number of overall misses
system.cpu.icache.overall_misses::total         10437                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    453180000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    453180000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    453180000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    453180000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1196297                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1196297                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1196297                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1196297                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008724                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008724                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008724                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008724                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43420.523139                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43420.523139                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43420.523139                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43420.523139                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        10437                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10437                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        10437                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10437                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    436730125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    436730125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    436730125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    436730125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008724                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008724                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008724                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008724                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41844.411708                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41844.411708                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41844.411708                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41844.411708                       # average overall mshr miss latency
system.cpu.icache.replacements                  10287                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1185860                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1185860                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        10437                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10437                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    453180000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    453180000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1196297                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1196297                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008724                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008724                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43420.523139                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43420.523139                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        10437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    436730125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    436730125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41844.411708                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41844.411708                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           386.454280                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8538846                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10287                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            830.061826                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   386.454280                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.754794                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.754794                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          387                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.755859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2403031                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2403031                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1035869                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1035869                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1035869                       # number of overall hits
system.cpu.dcache.overall_hits::total         1035869                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4242                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4242                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4242                       # number of overall misses
system.cpu.dcache.overall_misses::total          4242                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    300964875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    300964875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    300964875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    300964875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1040111                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1040111                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1040111                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1040111                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004078                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004078                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004078                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004078                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70948.815417                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70948.815417                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70948.815417                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70948.815417                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2350                       # number of writebacks
system.cpu.dcache.writebacks::total              2350                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          962                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          962                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          962                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          962                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3280                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3280                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3280                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3280                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        32765                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        32765                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    233122250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    233122250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    233122250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    233122250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     72666750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     72666750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003154                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003154                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003154                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003154                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71073.856707                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71073.856707                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71073.856707                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71073.856707                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2217.816267                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2217.816267                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3281                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       643283                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          643283                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2257                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2257                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    168150000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    168150000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       645540                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       645540                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003496                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003496                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74501.550731                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74501.550731                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3341                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3341                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    164703750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    164703750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     72666750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     72666750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72974.634471                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72974.634471                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data        21750                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total        21750                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       392586                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         392586                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1985                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1985                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    132814875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    132814875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       394571                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       394571                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66909.256927                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66909.256927                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          962                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          962                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        29424                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        29424                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     68418500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     68418500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002593                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002593                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66880.254154                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66880.254154                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              106436                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3281                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.440110                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          391                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4163725                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4163725                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 142406527500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               142407853750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1603                       # Simulator instruction rate (inst/s)
host_mem_usage                               20126848                       # Number of bytes of host memory used
host_op_rate                                     1643                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 82630.71                       # Real time elapsed on the host
host_tick_rate                                 470539                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   132487780                       # Number of instructions simulated
sim_ops                                     135759227                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.038881                       # Number of seconds simulated
sim_ticks                                 38880966250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.060947                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  257534                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               338589                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3367                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17051                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            342625                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              38567                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           42966                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4399                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602263                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   96260                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4265                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3986992                       # Number of instructions committed
system.cpu.committedOps                       4288814                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.577533                       # CPI: cycles per instruction
system.cpu.discardedOps                         55383                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2929181                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            561620                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           257932                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5677066                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.387968                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3341                       # number of quiesce instructions executed
system.cpu.numCycles                         10276605                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3341                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3211555     74.88%     74.88% # Class of committed instruction
system.cpu.op_class_0::IntMult                   7813      0.18%     75.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                 644581     15.03%     90.09% # Class of committed instruction
system.cpu.op_class_0::MemWrite                424864      9.91%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4288814                       # Class of committed instruction
system.cpu.quiesceCycles                     51932941                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4599539                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          896                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13597                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27307                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1597709                       # Transaction distribution
system.membus.trans_dist::ReadResp            1610411                       # Transaction distribution
system.membus.trans_dist::WriteReq             935664                       # Transaction distribution
system.membus.trans_dist::WriteResp            935664                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2353                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11222                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1023                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1024                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          10438                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2264                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        31163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        31163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        13362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         9813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        52168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        75393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5001216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5001216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5107772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       668032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       668032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        26724                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       359552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        73502                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       461250                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    160038912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    160038912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               161168194                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2548423                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000360                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018976                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2547505     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                     918      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2548423                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6741178500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            66118375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            29540843                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            13025250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           54975250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         9855069330                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           52864250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1812480                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1812480                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3214820                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3214820                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        17980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        34188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        52168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10002432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10002432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10054600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        19778                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        53724                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        73502                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    160038912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    160038912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    160112414                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        17190907250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.2                       # Network utilization (%)
system.acctest.local_bus.numRequests         11052672                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          728                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         5000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  13718844648                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8652260000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1594368                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1594368                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       906240                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       906240                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5001216                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5001216                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    160038912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    160038912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3082067                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3082067    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3082067                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7302597000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   8878080000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    103284736                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     57999360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    161284096                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     58916864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    102039552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    160956416                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     25821184                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1812480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     27633664                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     14729216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3188736                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     17917952                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2656434394                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1491716014                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4148150408                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1515313782                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2624408852                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4139722634                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4171748175                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4116124866                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8287873041                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       668032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       669504                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       668032                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       668032                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        10438                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        10461                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     17181466                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        37859                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       17219325                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     17181466                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     17181466                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     17181466                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        37859                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      17219325                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    102039552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         208960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          102248512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       150592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     57999360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        58149952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1594368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1597633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2353                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       906240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             908593                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2624408852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5374352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2629783204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3873155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1491716014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1495589169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3873155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4116124866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5374352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4125372373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2500561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000243315500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          887                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          887                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2869133                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             968177                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1597632                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     908593                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1597632                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   908593                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     47                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             99848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             99852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             99864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             99853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             99822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             99856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             99867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             99837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             99839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             99838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            99878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            99863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            99842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            99838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            99846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            99842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             56778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             56775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             56775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             56796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             56799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             56791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             56786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            56814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            56798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            56779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            56782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56773                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  51483924780                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7987925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             93420531030                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32226.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58476.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1318                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1490581                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  845700                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1597632                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               908593                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1412552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   56103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   56036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   55641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 159909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 152824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  71202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   7859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2638                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       169905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.038139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   871.772227                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.782706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4084      2.40%      2.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3511      2.07%      4.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2376      1.40%      5.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2938      1.73%      7.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3258      1.92%      9.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2299      1.35%     10.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2212      1.30%     12.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3000      1.77%     13.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       146227     86.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       169905                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1801.111612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1714.572777                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    469.966273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             2      0.23%      0.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          220     24.80%     25.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.23%     25.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          658     74.18%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.23%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.11%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           887                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          887                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1024.346110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1017.033914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     48.026807                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              2      0.23%      0.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           36      4.06%      4.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          849     95.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           887                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              102245440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                58150080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               102248448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             58149952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2629.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1495.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2629.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1495.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   38880896250                       # Total gap between requests
system.mem_ctrls.avgGap                      15513.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    102036544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       208896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       151744                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     57998336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2624331487.646606445312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5372705.983097834513                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3902783.666030933149                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1491689677.336658239365                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1594368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3264                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2353                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       906240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  93295026780                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    125504250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10053789125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 740061182250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58515.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38451.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4272753.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    816628.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         83839815.449997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         58517692.799996                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2905640456.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1262742137.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     372231619.199931                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     789646952.962484                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     183319026.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5655937699.912596                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        145.468033                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9254460140                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2103360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27524629610                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                6682                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3341                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9715473.997306                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2468001.060542                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3341    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5663500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11996125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3341                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    109948455125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  32459398625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1186128                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1186128                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1186128                       # number of overall hits
system.cpu.icache.overall_hits::total         1186128                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        10438                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10438                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        10438                       # number of overall misses
system.cpu.icache.overall_misses::total         10438                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    453223125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    453223125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    453223125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    453223125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1196566                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1196566                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1196566                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1196566                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008723                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008723                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008723                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008723                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43420.494827                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43420.494827                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43420.494827                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43420.494827                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        10438                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10438                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        10438                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10438                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    436772000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    436772000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    436772000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    436772000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008723                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008723                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008723                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008723                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41844.414639                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41844.414639                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41844.414639                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41844.414639                       # average overall mshr miss latency
system.cpu.icache.replacements                  10287                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1186128                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1186128                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        10438                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10438                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    453223125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    453223125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1196566                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1196566                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008723                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008723                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43420.494827                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43420.494827                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        10438                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10438                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    436772000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    436772000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008723                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008723                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41844.414639                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41844.414639                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           386.454332                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35733161                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3347.368712                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   386.454332                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.754794                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.754794                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2403570                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2403570                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1036273                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1036273                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1036273                       # number of overall hits
system.cpu.dcache.overall_hits::total         1036273                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4249                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4249                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4249                       # number of overall misses
system.cpu.dcache.overall_misses::total          4249                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    301677375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    301677375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    301677375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    301677375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1040522                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1040522                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1040522                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1040522                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004084                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004084                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004084                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004084                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70999.617557                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70999.617557                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70999.617557                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70999.617557                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2353                       # number of writebacks
system.cpu.dcache.writebacks::total              2353                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          962                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          962                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          962                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          962                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3287                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3287                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3287                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3287                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        32765                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        32765                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    233824375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    233824375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    233824375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    233824375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     72666750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     72666750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003159                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003159                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003159                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003159                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71136.104350                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71136.104350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71136.104350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71136.104350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2217.816267                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2217.816267                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3288                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       643511                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          643511                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    168862500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    168862500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       645775                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       645775                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003506                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003506                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74585.909894                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74585.909894                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2264                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2264                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3341                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3341                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    165405875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    165405875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     72666750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     72666750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003506                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003506                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73059.132067                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73059.132067                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data        21750                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total        21750                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       392762                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         392762                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1985                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1985                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    132814875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    132814875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       394747                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       394747                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66909.256927                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66909.256927                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          962                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          962                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        29424                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        29424                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     68418500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     68418500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002592                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002592                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66880.254154                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66880.254154                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1043157                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3800                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            274.515000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          384                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4165376                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4165376                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 142407853750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
