{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1508410841615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1508410841615 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ECA1_Assignment1 5CSXFC6D6F31C8ES " "Selected device 5CSXFC6D6F31C8ES for design \"ECA1_Assignment1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1508410841631 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508410841747 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508410841747 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1508410843117 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1508410843265 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1508410843672 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1508410875536 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508410875574 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1508410875621 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508410875621 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508410875621 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1508410875621 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1508410875621 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1508410875621 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1508410875621 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1508410875621 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1508410875621 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1508410875637 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'uart/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1508410877574 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1508410877574 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "uart_nios2_gen2_0_cpu.sdc 46 *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_break:the_uart_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at uart_nios2_gen2_0_cpu.sdc(46): *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_break:the_uart_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508410877589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "uart_nios2_gen2_0_cpu.sdc 46 *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|uart_nios2_gen2_0_cpu_debug_slave_tck:the_uart_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at uart_nios2_gen2_0_cpu.sdc(46): *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|uart_nios2_gen2_0_cpu_debug_slave_tck:the_uart_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508410877589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path uart_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at uart_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$uart_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$uart_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$uart_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$uart_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508410877589 ""}  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508410877589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path uart_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at uart_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508410877589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "uart_nios2_gen2_0_cpu.sdc 47 *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_debug:the_uart_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at uart_nios2_gen2_0_cpu.sdc(47): *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_debug:the_uart_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508410877589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "uart_nios2_gen2_0_cpu.sdc 47 *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|uart_nios2_gen2_0_cpu_debug_slave_tck:the_uart_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at uart_nios2_gen2_0_cpu.sdc(47): *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|uart_nios2_gen2_0_cpu_debug_slave_tck:the_uart_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508410877589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path uart_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at uart_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$uart_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$uart_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$uart_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$uart_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508410877589 ""}  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508410877589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path uart_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at uart_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508410877589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "uart_nios2_gen2_0_cpu.sdc 48 *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_debug:the_uart_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at uart_nios2_gen2_0_cpu.sdc(48): *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_debug:the_uart_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508410877589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "uart_nios2_gen2_0_cpu.sdc 48 *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|uart_nios2_gen2_0_cpu_debug_slave_tck:the_uart_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at uart_nios2_gen2_0_cpu.sdc(48): *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|uart_nios2_gen2_0_cpu_debug_slave_tck:the_uart_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508410877589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path uart_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at uart_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$uart_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$uart_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$uart_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$uart_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508410877589 ""}  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508410877589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path uart_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at uart_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508410877589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "uart_nios2_gen2_0_cpu.sdc 49 *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_debug:the_uart_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at uart_nios2_gen2_0_cpu.sdc(49): *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_debug:the_uart_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508410877589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "uart_nios2_gen2_0_cpu.sdc 49 *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|uart_nios2_gen2_0_cpu_debug_slave_tck:the_uart_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at uart_nios2_gen2_0_cpu.sdc(49): *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|uart_nios2_gen2_0_cpu_debug_slave_tck:the_uart_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508410877589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path uart_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at uart_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$uart_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$uart_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$uart_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$uart_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508410877589 ""}  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508410877589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path uart_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at uart_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508410877589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "uart_nios2_gen2_0_cpu.sdc 50 *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_ocimem:the_uart_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at uart_nios2_gen2_0_cpu.sdc(50): *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_ocimem:the_uart_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508410877589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path uart_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at uart_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$uart_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$uart_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$uart_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$uart_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508410877589 ""}  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508410877589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path uart_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at uart_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508410877589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "uart_nios2_gen2_0_cpu.sdc 51 *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|uart_nios2_gen2_0_cpu_debug_slave_tck:the_uart_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at uart_nios2_gen2_0_cpu.sdc(51): *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|uart_nios2_gen2_0_cpu_debug_slave_tck:the_uart_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508410877589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "uart_nios2_gen2_0_cpu.sdc 51 *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|uart_nios2_gen2_0_cpu_debug_slave_sysclk:the_uart_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at uart_nios2_gen2_0_cpu.sdc(51): *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|uart_nios2_gen2_0_cpu_debug_slave_sysclk:the_uart_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508410877589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path uart_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at uart_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$uart_nios2_gen2_0_cpu_jtag_sr*    -to *\$uart_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$uart_nios2_gen2_0_cpu_jtag_sr*    -to *\$uart_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508410877589 ""}  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508410877589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path uart_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at uart_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508410877589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "uart_nios2_gen2_0_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at uart_nios2_gen2_0_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508410877589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "uart_nios2_gen2_0_cpu.sdc 52 *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|uart_nios2_gen2_0_cpu_debug_slave_sysclk:the_uart_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at uart_nios2_gen2_0_cpu.sdc(52): *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|uart_nios2_gen2_0_cpu_debug_slave_sysclk:the_uart_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508410877605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path uart_nios2_gen2_0_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at uart_nios2_gen2_0_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$uart_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$uart_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508410877605 ""}  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508410877605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path uart_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at uart_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508410877605 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "uart_nios2_gen2_0_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at uart_nios2_gen2_0_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508410877605 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "uart_nios2_gen2_0_cpu.sdc 53 *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_debug:the_uart_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at uart_nios2_gen2_0_cpu.sdc(53): *uart_nios2_gen2_0_cpu:*\|uart_nios2_gen2_0_cpu_nios2_oci:the_uart_nios2_gen2_0_cpu_nios2_oci\|uart_nios2_gen2_0_cpu_nios2_oci_debug:the_uart_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508410877605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path uart_nios2_gen2_0_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at uart_nios2_gen2_0_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$uart_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$uart_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508410877605 ""}  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508410877605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path uart_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at uart_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508410877605 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1508410877605 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1508410877605 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1508410877605 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1508410877605 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1508410877605 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1508410877605 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1508410877605 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1508410877605 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1508410877605 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1508410877737 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1508410877832 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1508410877838 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1508410877937 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1508410877938 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1508410877975 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1508410877975 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1508410878030 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1508410879144 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1508410879203 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1508410879203 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1508410879203 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1508410879203 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1508410879203 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1508410879203 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1508410879203 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[0\]\[0\]\[0\] " "Node \"in_matrix1\[0\]\[0\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[0\]\[0\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[0\]\[0\]\[1\] " "Node \"in_matrix1\[0\]\[0\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[0\]\[0\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[0\]\[0\]\[2\] " "Node \"in_matrix1\[0\]\[0\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[0\]\[0\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[0\]\[0\]\[3\] " "Node \"in_matrix1\[0\]\[0\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[0\]\[0\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[0\]\[0\]\[4\] " "Node \"in_matrix1\[0\]\[0\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[0\]\[0\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[0\]\[0\]\[5\] " "Node \"in_matrix1\[0\]\[0\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[0\]\[0\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[0\]\[0\]\[6\] " "Node \"in_matrix1\[0\]\[0\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[0\]\[0\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[0\]\[0\]\[7\] " "Node \"in_matrix1\[0\]\[0\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[0\]\[0\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[0\]\[1\]\[0\] " "Node \"in_matrix1\[0\]\[1\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[0\]\[1\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[0\]\[1\]\[1\] " "Node \"in_matrix1\[0\]\[1\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[0\]\[1\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[0\]\[1\]\[2\] " "Node \"in_matrix1\[0\]\[1\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[0\]\[1\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[0\]\[1\]\[3\] " "Node \"in_matrix1\[0\]\[1\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[0\]\[1\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[0\]\[1\]\[4\] " "Node \"in_matrix1\[0\]\[1\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[0\]\[1\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[0\]\[1\]\[5\] " "Node \"in_matrix1\[0\]\[1\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[0\]\[1\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[0\]\[1\]\[6\] " "Node \"in_matrix1\[0\]\[1\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[0\]\[1\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[0\]\[1\]\[7\] " "Node \"in_matrix1\[0\]\[1\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[0\]\[1\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[1\]\[0\]\[0\] " "Node \"in_matrix1\[1\]\[0\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[1\]\[0\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[1\]\[0\]\[1\] " "Node \"in_matrix1\[1\]\[0\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[1\]\[0\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[1\]\[0\]\[2\] " "Node \"in_matrix1\[1\]\[0\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[1\]\[0\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[1\]\[0\]\[3\] " "Node \"in_matrix1\[1\]\[0\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[1\]\[0\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[1\]\[0\]\[4\] " "Node \"in_matrix1\[1\]\[0\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[1\]\[0\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[1\]\[0\]\[5\] " "Node \"in_matrix1\[1\]\[0\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[1\]\[0\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[1\]\[0\]\[6\] " "Node \"in_matrix1\[1\]\[0\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[1\]\[0\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[1\]\[0\]\[7\] " "Node \"in_matrix1\[1\]\[0\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[1\]\[0\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[1\]\[1\]\[0\] " "Node \"in_matrix1\[1\]\[1\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[1\]\[1\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[1\]\[1\]\[1\] " "Node \"in_matrix1\[1\]\[1\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[1\]\[1\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[1\]\[1\]\[2\] " "Node \"in_matrix1\[1\]\[1\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[1\]\[1\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[1\]\[1\]\[3\] " "Node \"in_matrix1\[1\]\[1\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[1\]\[1\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[1\]\[1\]\[4\] " "Node \"in_matrix1\[1\]\[1\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[1\]\[1\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[1\]\[1\]\[5\] " "Node \"in_matrix1\[1\]\[1\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[1\]\[1\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[1\]\[1\]\[6\] " "Node \"in_matrix1\[1\]\[1\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[1\]\[1\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix1\[1\]\[1\]\[7\] " "Node \"in_matrix1\[1\]\[1\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix1\[1\]\[1\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[0\]\[0\]\[0\] " "Node \"in_matrix2\[0\]\[0\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[0\]\[0\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[0\]\[0\]\[1\] " "Node \"in_matrix2\[0\]\[0\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[0\]\[0\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[0\]\[0\]\[2\] " "Node \"in_matrix2\[0\]\[0\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[0\]\[0\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[0\]\[0\]\[3\] " "Node \"in_matrix2\[0\]\[0\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[0\]\[0\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[0\]\[0\]\[4\] " "Node \"in_matrix2\[0\]\[0\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[0\]\[0\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[0\]\[0\]\[5\] " "Node \"in_matrix2\[0\]\[0\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[0\]\[0\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[0\]\[0\]\[6\] " "Node \"in_matrix2\[0\]\[0\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[0\]\[0\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[0\]\[0\]\[7\] " "Node \"in_matrix2\[0\]\[0\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[0\]\[0\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[0\]\[1\]\[0\] " "Node \"in_matrix2\[0\]\[1\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[0\]\[1\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[0\]\[1\]\[1\] " "Node \"in_matrix2\[0\]\[1\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[0\]\[1\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[0\]\[1\]\[2\] " "Node \"in_matrix2\[0\]\[1\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[0\]\[1\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[0\]\[1\]\[3\] " "Node \"in_matrix2\[0\]\[1\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[0\]\[1\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[0\]\[1\]\[4\] " "Node \"in_matrix2\[0\]\[1\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[0\]\[1\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[0\]\[1\]\[5\] " "Node \"in_matrix2\[0\]\[1\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[0\]\[1\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[0\]\[1\]\[6\] " "Node \"in_matrix2\[0\]\[1\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[0\]\[1\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[0\]\[1\]\[7\] " "Node \"in_matrix2\[0\]\[1\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[0\]\[1\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[1\]\[0\]\[0\] " "Node \"in_matrix2\[1\]\[0\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[1\]\[0\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[1\]\[0\]\[1\] " "Node \"in_matrix2\[1\]\[0\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[1\]\[0\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[1\]\[0\]\[2\] " "Node \"in_matrix2\[1\]\[0\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[1\]\[0\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[1\]\[0\]\[3\] " "Node \"in_matrix2\[1\]\[0\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[1\]\[0\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[1\]\[0\]\[4\] " "Node \"in_matrix2\[1\]\[0\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[1\]\[0\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[1\]\[0\]\[5\] " "Node \"in_matrix2\[1\]\[0\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[1\]\[0\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[1\]\[0\]\[6\] " "Node \"in_matrix2\[1\]\[0\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[1\]\[0\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[1\]\[0\]\[7\] " "Node \"in_matrix2\[1\]\[0\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[1\]\[0\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[1\]\[1\]\[0\] " "Node \"in_matrix2\[1\]\[1\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[1\]\[1\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[1\]\[1\]\[1\] " "Node \"in_matrix2\[1\]\[1\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[1\]\[1\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[1\]\[1\]\[2\] " "Node \"in_matrix2\[1\]\[1\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[1\]\[1\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[1\]\[1\]\[3\] " "Node \"in_matrix2\[1\]\[1\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[1\]\[1\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[1\]\[1\]\[4\] " "Node \"in_matrix2\[1\]\[1\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[1\]\[1\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[1\]\[1\]\[5\] " "Node \"in_matrix2\[1\]\[1\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[1\]\[1\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[1\]\[1\]\[6\] " "Node \"in_matrix2\[1\]\[1\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[1\]\[1\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_matrix2\[1\]\[1\]\[7\] " "Node \"in_matrix2\[1\]\[1\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_matrix2\[1\]\[1\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[0\]\[0\] " "Node \"out_matrix\[0\]\[0\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[0\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[0\]\[10\] " "Node \"out_matrix\[0\]\[0\]\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[0\]\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[0\]\[11\] " "Node \"out_matrix\[0\]\[0\]\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[0\]\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[0\]\[12\] " "Node \"out_matrix\[0\]\[0\]\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[0\]\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[0\]\[13\] " "Node \"out_matrix\[0\]\[0\]\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[0\]\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[0\]\[14\] " "Node \"out_matrix\[0\]\[0\]\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[0\]\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[0\]\[15\] " "Node \"out_matrix\[0\]\[0\]\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[0\]\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[0\]\[1\] " "Node \"out_matrix\[0\]\[0\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[0\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[0\]\[2\] " "Node \"out_matrix\[0\]\[0\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[0\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[0\]\[3\] " "Node \"out_matrix\[0\]\[0\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[0\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[0\]\[4\] " "Node \"out_matrix\[0\]\[0\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[0\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[0\]\[5\] " "Node \"out_matrix\[0\]\[0\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[0\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[0\]\[6\] " "Node \"out_matrix\[0\]\[0\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[0\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[0\]\[7\] " "Node \"out_matrix\[0\]\[0\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[0\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[0\]\[8\] " "Node \"out_matrix\[0\]\[0\]\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[0\]\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[0\]\[9\] " "Node \"out_matrix\[0\]\[0\]\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[0\]\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[1\]\[0\] " "Node \"out_matrix\[0\]\[1\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[1\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[1\]\[10\] " "Node \"out_matrix\[0\]\[1\]\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[1\]\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[1\]\[11\] " "Node \"out_matrix\[0\]\[1\]\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[1\]\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[1\]\[12\] " "Node \"out_matrix\[0\]\[1\]\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[1\]\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[1\]\[13\] " "Node \"out_matrix\[0\]\[1\]\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[1\]\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[1\]\[14\] " "Node \"out_matrix\[0\]\[1\]\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[1\]\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[1\]\[15\] " "Node \"out_matrix\[0\]\[1\]\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[1\]\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[1\]\[1\] " "Node \"out_matrix\[0\]\[1\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[1\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[1\]\[2\] " "Node \"out_matrix\[0\]\[1\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[1\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[1\]\[3\] " "Node \"out_matrix\[0\]\[1\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[1\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[1\]\[4\] " "Node \"out_matrix\[0\]\[1\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[1\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[1\]\[5\] " "Node \"out_matrix\[0\]\[1\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[1\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[1\]\[6\] " "Node \"out_matrix\[0\]\[1\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[1\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[1\]\[7\] " "Node \"out_matrix\[0\]\[1\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[1\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[1\]\[8\] " "Node \"out_matrix\[0\]\[1\]\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[1\]\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[0\]\[1\]\[9\] " "Node \"out_matrix\[0\]\[1\]\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[0\]\[1\]\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[0\]\[0\] " "Node \"out_matrix\[1\]\[0\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[0\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[0\]\[10\] " "Node \"out_matrix\[1\]\[0\]\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[0\]\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[0\]\[11\] " "Node \"out_matrix\[1\]\[0\]\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[0\]\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[0\]\[12\] " "Node \"out_matrix\[1\]\[0\]\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[0\]\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[0\]\[13\] " "Node \"out_matrix\[1\]\[0\]\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[0\]\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[0\]\[14\] " "Node \"out_matrix\[1\]\[0\]\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[0\]\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[0\]\[15\] " "Node \"out_matrix\[1\]\[0\]\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[0\]\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[0\]\[1\] " "Node \"out_matrix\[1\]\[0\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[0\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[0\]\[2\] " "Node \"out_matrix\[1\]\[0\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[0\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[0\]\[3\] " "Node \"out_matrix\[1\]\[0\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[0\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[0\]\[4\] " "Node \"out_matrix\[1\]\[0\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[0\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[0\]\[5\] " "Node \"out_matrix\[1\]\[0\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[0\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[0\]\[6\] " "Node \"out_matrix\[1\]\[0\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[0\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[0\]\[7\] " "Node \"out_matrix\[1\]\[0\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[0\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[0\]\[8\] " "Node \"out_matrix\[1\]\[0\]\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[0\]\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[0\]\[9\] " "Node \"out_matrix\[1\]\[0\]\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[0\]\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[1\]\[0\] " "Node \"out_matrix\[1\]\[1\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[1\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[1\]\[10\] " "Node \"out_matrix\[1\]\[1\]\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[1\]\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[1\]\[11\] " "Node \"out_matrix\[1\]\[1\]\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[1\]\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[1\]\[12\] " "Node \"out_matrix\[1\]\[1\]\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[1\]\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[1\]\[13\] " "Node \"out_matrix\[1\]\[1\]\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[1\]\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[1\]\[14\] " "Node \"out_matrix\[1\]\[1\]\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[1\]\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[1\]\[15\] " "Node \"out_matrix\[1\]\[1\]\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[1\]\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[1\]\[1\] " "Node \"out_matrix\[1\]\[1\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[1\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[1\]\[2\] " "Node \"out_matrix\[1\]\[1\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[1\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[1\]\[3\] " "Node \"out_matrix\[1\]\[1\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[1\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[1\]\[4\] " "Node \"out_matrix\[1\]\[1\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[1\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[1\]\[5\] " "Node \"out_matrix\[1\]\[1\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[1\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[1\]\[6\] " "Node \"out_matrix\[1\]\[1\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[1\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[1\]\[7\] " "Node \"out_matrix\[1\]\[1\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[1\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[1\]\[8\] " "Node \"out_matrix\[1\]\[1\]\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[1\]\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "out_matrix\[1\]\[1\]\[9\] " "Node \"out_matrix\[1\]\[1\]\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "out_matrix\[1\]\[1\]\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1508410879230 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1508410879230 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:36 " "Fitter preparation operations ending: elapsed time is 00:00:36" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508410879247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1508410891982 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1508410892248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508410893607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1508410894963 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1508410895225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508410895225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1508410896948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1508410910724 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1508410910724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508410911957 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.49 " "Total time spent on timing analysis during the Fitter is 0.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1508410917715 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508410917837 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1508410917837 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508410918790 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508410918790 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1508410918790 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508410920489 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508410926843 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1508410927450 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/output_files/ECA1_Assignment1.fit.smsg " "Generated suppressed messages file C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/output_files/ECA1_Assignment1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1508410927688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 167 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 167 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2466 " "Peak virtual memory: 2466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508410929489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 13:02:09 2017 " "Processing ended: Thu Oct 19 13:02:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508410929489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508410929489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:20 " "Total CPU time (on all processors): 00:02:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508410929489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1508410929489 ""}
