Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/ECE/chenj39/Desktop/coe4ds4_lab2_2015/experiment1/ --output-directory=/home/ECE/chenj39/Desktop/coe4ds4_lab2_2015/experiment1/experiment1/ --report-file=bsf:/home/ECE/chenj39/Desktop/coe4ds4_lab2_2015/experiment1/experiment1.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/ECE/chenj39/Desktop/coe4ds4_lab2_2015/experiment1/experiment1.qsys
Progress: Loading experiment1/experiment1.qsys
Progress: Reading input file
Progress: Adding CLOCK_50_I [clock_source 12.0]
Progress: Parameterizing module CLOCK_50_I
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 12.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.0]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: experiment1.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/ECE/chenj39/Desktop/coe4ds4_lab2_2015/experiment1/ --output-directory=/home/ECE/chenj39/Desktop/coe4ds4_lab2_2015/experiment1/experiment1/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/home/ECE/chenj39/Desktop/coe4ds4_lab2_2015/experiment1/experiment1.sopcinfo --report-file=html:/home/ECE/chenj39/Desktop/coe4ds4_lab2_2015/experiment1/experiment1.html --report-file=qip:/home/ECE/chenj39/Desktop/coe4ds4_lab2_2015/experiment1/experiment1/synthesis/experiment1.qip --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/ECE/chenj39/Desktop/coe4ds4_lab2_2015/experiment1/experiment1.qsys
Progress: Loading experiment1/experiment1.qsys
Progress: Reading input file
Progress: Adding CLOCK_50_I [clock_source 12.0]
Progress: Parameterizing module CLOCK_50_I
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 12.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.0]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: experiment1.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Info: experiment1: Generating experiment1 "experiment1" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 13 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 9 modules, 31 connections
Info: merlin_domain_transform: After transform: 18 modules, 83 connections
Info: merlin_router_transform: After transform: 23 modules, 101 connections
Info: reset_adaptation_transform: After transform: 25 modules, 92 connections
Info: merlin_network_to_switch_transform: After transform: 34 modules, 112 connections
Info: merlin_interrupt_mapper_transform: After transform: 35 modules, 115 connections
Info: Starting classic module elaboration.
"/tools/altera/12.0/quartus/linux/jre/bin/java" -Xmx512M -classpath "/tools/altera/12.0/quartus/sopc_builder/bin/sopc_builder.jar:/tools/altera/12.0/quartus/sopc_builder/bin/PinAssigner.jar:/tools/altera/12.0/quartus/sopc_builder/bin/sopc_wizard.jar:/tools/altera/12.0/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/tools/altera/12.0/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6455_1859974108151172007.dir/0001_sopclgen  --no_splash --refresh /tmp/alt6455_1859974108151172007.dir/0001_sopclgen/yysystem.v --quartus_dir="/tools/altera/12.0/quartus" --sopc_perl="/tools/altera/12.0/quartus/linux/perl" --sopc_lib_path="++/tools/altera/12.0/quartus/../ip/altera/sopc_builder_ip+/tools/altera/12.0/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: /tools/altera/12.0/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6455_1859974108151172007.dir/0001_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"/tools/altera/12.0/quartus//linux/jre/bin/java" -Xmx512M -classpath "/tools/altera/12.0/quartus//sopc_builder/bin/sopc_builder.jar:/tools/altera/12.0/quartus//sopc_builder/bin/PinAssigner.jar:/tools/altera/12.0/quartus//sopc_builder/bin/sopc_wizard.jar:/tools/altera/12.0/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/tools/altera/12.0/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6455_1859974108151172007.dir/0001_sopclgen  --generate /tmp/alt6455_1859974108151172007.dir/0001_sopclgen/yysystem.v --quartus_dir="/tools/altera/12.0/quartus/" --sopc_perl="/tools/altera/12.0/quartus//linux/perl" --sopc_lib_path="++/tools/altera/12.0/quartus//../ip/altera/sopc_builder_ip+/tools/altera/12.0/quartus//../ip/altera/nios2_ip"
.
# 2015.01.20 16:21:04 (*) Success: sopc_builder finished.
Info: onchip_memory2_0: "experiment1" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: nios2_qsys_0: Starting RTL generation for module 'experiment1_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /tools/altera/12.0/quartus/common/ip/altera/common/perl/5.8.3 -I /tools/altera/12.0/quartus/sopc_builder/bin/europa -I /tools/altera/12.0/quartus/sopc_builder/bin/perl_lib -I /tools/altera/12.0/quartus/sopc_builder/bin -I /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=experiment1_nios2_qsys_0 --dir=/tmp/alt6455_1859974108151172007.dir/0002_nios2_qsys_0_gen/ --quartus_dir=/tools/altera/12.0/quartus --verilog --config=/tmp/alt6455_1859974108151172007.dir/0002_nios2_qsys_0_gen//experiment1_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2015.01.20 16:21:05 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2015.01.20 16:21:05 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2015.01.20 16:21:05 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2015.01.20 16:21:05 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2015.01.20 16:21:06 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2015.01.20 16:21:06 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2015.01.20 16:21:08 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'experiment1_nios2_qsys_0'
Info: nios2_qsys_0: "experiment1" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: Starting classic module elaboration.
"/tools/altera/12.0/quartus/linux/jre/bin/java" -Xmx512M -classpath "/tools/altera/12.0/quartus/sopc_builder/bin/sopc_builder.jar:/tools/altera/12.0/quartus/sopc_builder/bin/PinAssigner.jar:/tools/altera/12.0/quartus/sopc_builder/bin/sopc_wizard.jar:/tools/altera/12.0/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/tools/altera/12.0/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6455_1859974108151172007.dir/0003_sopclgen  --no_splash --refresh /tmp/alt6455_1859974108151172007.dir/0003_sopclgen/yysystem.v --quartus_dir="/tools/altera/12.0/quartus" --sopc_perl="/tools/altera/12.0/quartus/linux/perl" --sopc_lib_path="++/tools/altera/12.0/quartus/../ip/altera/sopc_builder_ip+/tools/altera/12.0/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: /tools/altera/12.0/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6455_1859974108151172007.dir/0003_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"/tools/altera/12.0/quartus//linux/jre/bin/java" -Xmx512M -classpath "/tools/altera/12.0/quartus//sopc_builder/bin/sopc_builder.jar:/tools/altera/12.0/quartus//sopc_builder/bin/PinAssigner.jar:/tools/altera/12.0/quartus//sopc_builder/bin/sopc_wizard.jar:/tools/altera/12.0/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/tools/altera/12.0/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6455_1859974108151172007.dir/0003_sopclgen  --generate /tmp/alt6455_1859974108151172007.dir/0003_sopclgen/yysystem.v --quartus_dir="/tools/altera/12.0/quartus/" --sopc_perl="/tools/altera/12.0/quartus//linux/perl" --sopc_lib_path="++/tools/altera/12.0/quartus//../ip/altera/sopc_builder_ip+/tools/altera/12.0/quartus//../ip/altera/nios2_ip"
.
# 2015.01.20 16:21:12 (*) Success: sopc_builder finished.
Info: jtag_uart_0: "experiment1" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0_instruction_master_translator: "experiment1" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "experiment1" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "experiment1" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "experiment1" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "experiment1" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "experiment1" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "experiment1" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "experiment1" instantiated altera_merlin_router "id_router"
Info: id_router_002: "experiment1" instantiated altera_merlin_router "id_router_002"
Info: rst_controller: "experiment1" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "experiment1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "experiment1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "experiment1" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux_002: "experiment1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "experiment1" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/ECE/chenj39/Desktop/coe4ds4_lab2_2015/experiment1/experiment1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "experiment1" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file /home/ECE/chenj39/Desktop/coe4ds4_lab2_2015/experiment1/experiment1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "experiment1" instantiated altera_irq_mapper "irq_mapper"
Info: experiment1: Done experiment1" with 21 modules, 56 files, 887724 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
