

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_177_14'
================================================================
* Date:           Sun Nov 13 23:03:25 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  8.000 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1014|     1014|  8.112 us|  8.112 us|  1014|  1014|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_177_14  |     1012|     1012|        14|          1|          1|  1000|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.35>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%src_counter = alloca i32 1"   --->   Operation 17 'alloca' 'src_counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%counter = alloca i32 1"   --->   Operation 18 'alloca' 'counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%select_ln177_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %select_ln177"   --->   Operation 19 'read' 'select_ln177_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%src_buff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %src_buff"   --->   Operation 20 'read' 'src_buff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_ln177_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln177"   --->   Operation 21 'read' 'add_ln177_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%select_ln22_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln22_1"   --->   Operation 22 'read' 'select_ln22_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%select_ln177_cast = zext i7 %select_ln177_read"   --->   Operation 23 'zext' 'select_ln177_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%select_ln22_1_cast = zext i6 %select_ln22_1_read"   --->   Operation 24 'zext' 'select_ln22_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 120000, void @empty, void @empty_0, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %counter"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %select_ln22_1_cast, i32 %src_counter"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body275"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%counter_9 = load i10 %counter" [top.cpp:186]   --->   Operation 29 'load' 'counter_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.77ns)   --->   "%icmp_ln177 = icmp_eq  i10 %counter_9, i10 1000" [top.cpp:177]   --->   Operation 30 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln186 = add i10 %counter_9, i10 1" [top.cpp:186]   --->   Operation 31 'add' 'add_ln186' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln177, void %for.body275.split, void %VITIS_LOOP_192_15.exitStub" [top.cpp:177]   --->   Operation 32 'br' 'br_ln177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%counter_19_cast = zext i10 %counter_9" [top.cpp:186]   --->   Operation 33 'zext' 'counter_19_cast' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%skip_row_arr_addr = getelementptr i32 %skip_row_arr, i64 0, i64 %counter_19_cast" [top.cpp:179]   --->   Operation 34 'getelementptr' 'skip_row_arr_addr' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%skip_row_arr_load = load i10 %skip_row_arr_addr" [top.cpp:179]   --->   Operation 35 'load' 'skip_row_arr_load' <Predicate = (!icmp_ln177)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln177 = store i10 %add_ln186, i10 %counter" [top.cpp:177]   --->   Operation 36 'store' 'store_ln177' <Predicate = (!icmp_ln177)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 37 [1/2] (3.25ns)   --->   "%skip_row_arr_load = load i10 %skip_row_arr_addr" [top.cpp:179]   --->   Operation 37 'load' 'skip_row_arr_load' <Predicate = (!icmp_ln177)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 38 [2/2] (6.91ns)   --->   "%mul_ln179 = mul i32 %skip_row_arr_load, i32 11" [top.cpp:179]   --->   Operation 38 'mul' 'mul_ln179' <Predicate = (!icmp_ln177)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 39 [1/2] (6.91ns)   --->   "%mul_ln179 = mul i32 %skip_row_arr_load, i32 11" [top.cpp:179]   --->   Operation 39 'mul' 'mul_ln179' <Predicate = (!icmp_ln177)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.07>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%src_counter_load = load i32 %src_counter" [top.cpp:178]   --->   Operation 40 'load' 'src_counter_load' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (2.55ns)   --->   "%add_ln178 = add i32 %src_counter_load, i32 10" [top.cpp:178]   --->   Operation 41 'add' 'add_ln178' <Predicate = (!icmp_ln177)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i32 %add_ln178" [top.cpp:178]   --->   Operation 42 'zext' 'zext_ln178' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (3.52ns)   --->   "%add_ln178_1 = add i64 %zext_ln178, i64 %src_buff_read" [top.cpp:178]   --->   Operation 43 'add' 'add_ln178_1' <Predicate = (!icmp_ln177)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i8 %gmem, i64 %add_ln178_1" [top.cpp:178]   --->   Operation 44 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln180 = add i32 %mul_ln179, i32 %select_ln177_cast" [top.cpp:180]   --->   Operation 45 'add' 'add_ln180' <Predicate = (!icmp_ln177)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 46 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%src_counter_12 = add i32 %add_ln180, i32 %src_counter_load" [top.cpp:180]   --->   Operation 46 'add' 'src_counter_12' <Predicate = (!icmp_ln177)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln177 = store i32 %src_counter_12, i32 %src_counter" [top.cpp:177]   --->   Operation 47 'store' 'store_ln177' <Predicate = (!icmp_ln177)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 8.00>
ST_6 : Operation 48 [7/7] (8.00ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1" [top.cpp:178]   --->   Operation 48 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln177)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.00>
ST_7 : Operation 49 [6/7] (8.00ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1" [top.cpp:178]   --->   Operation 49 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln177)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.00>
ST_8 : Operation 50 [5/7] (8.00ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1" [top.cpp:178]   --->   Operation 50 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln177)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.00>
ST_9 : Operation 51 [4/7] (8.00ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1" [top.cpp:178]   --->   Operation 51 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln177)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.00>
ST_10 : Operation 52 [3/7] (8.00ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1" [top.cpp:178]   --->   Operation 52 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln177)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.00>
ST_11 : Operation 53 [2/7] (8.00ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1" [top.cpp:178]   --->   Operation 53 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln177)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.00>
ST_12 : Operation 54 [1/7] (8.00ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i32 1" [top.cpp:178]   --->   Operation 54 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln177)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.00>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 56 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln177_read" [top.cpp:177]   --->   Operation 56 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000"   --->   Operation 58 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 59 [1/1] (8.00ns)   --->   "%gmem_addr_4_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_4" [top.cpp:178]   --->   Operation 59 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln177)> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln177)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 8.00>
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln177 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [top.cpp:177]   --->   Operation 60 'specloopname' 'specloopname_ln177' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 61 [1/1] (8.00ns)   --->   "%write_ln178 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr, i8 %gmem_addr_4_read, i1 1" [top.cpp:178]   --->   Operation 61 'write' 'write_ln178' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.body275" [top.cpp:177]   --->   Operation 62 'br' 'br_ln177' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln22_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ add_ln177]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_buff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ skip_row_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ select_ln177]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_counter        (alloca           ) [ 011111000000000]
counter            (alloca           ) [ 010000000000000]
select_ln177_read  (read             ) [ 000000000000000]
src_buff_read      (read             ) [ 011111000000000]
add_ln177_read     (read             ) [ 011111111111110]
select_ln22_1_read (read             ) [ 000000000000000]
select_ln177_cast  (zext             ) [ 011111000000000]
select_ln22_1_cast (zext             ) [ 000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000]
store_ln0          (store            ) [ 000000000000000]
store_ln0          (store            ) [ 000000000000000]
br_ln0             (br               ) [ 000000000000000]
counter_9          (load             ) [ 000000000000000]
icmp_ln177         (icmp             ) [ 011111111111110]
add_ln186          (add              ) [ 000000000000000]
br_ln177           (br               ) [ 000000000000000]
counter_19_cast    (zext             ) [ 000000000000000]
skip_row_arr_addr  (getelementptr    ) [ 011000000000000]
store_ln177        (store            ) [ 000000000000000]
skip_row_arr_load  (load             ) [ 010110000000000]
mul_ln179          (mul              ) [ 010001000000000]
src_counter_load   (load             ) [ 000000000000000]
add_ln178          (add              ) [ 000000000000000]
zext_ln178         (zext             ) [ 000000000000000]
add_ln178_1        (add              ) [ 000000000000000]
gmem_addr_4        (getelementptr    ) [ 010000111111110]
add_ln180          (add              ) [ 000000000000000]
src_counter_12     (add              ) [ 000000000000000]
store_ln177        (store            ) [ 000000000000000]
gmem_load_6_req    (readreq          ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
gmem_addr          (getelementptr    ) [ 010000000000001]
specpipeline_ln0   (specpipeline     ) [ 000000000000000]
empty              (speclooptripcount) [ 000000000000000]
gmem_addr_4_read   (read             ) [ 010000000000001]
specloopname_ln177 (specloopname     ) [ 000000000000000]
write_ln178        (write            ) [ 000000000000000]
br_ln177           (br               ) [ 000000000000000]
ret_ln0            (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln22_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln22_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_ln177">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln177"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_buff">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_buff"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="skip_row_arr">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_row_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="select_ln177">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln177"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="src_counter_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_counter/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="counter_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="select_ln177_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="7" slack="0"/>
<pin id="82" dir="0" index="1" bw="7" slack="0"/>
<pin id="83" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln177_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="src_buff_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_buff_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="add_ln177_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln177_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="select_ln22_1_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="6" slack="0"/>
<pin id="101" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln22_1_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_readreq_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="1"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_6_req/6 "/>
</bind>
</comp>

<comp id="111" class="1004" name="gmem_addr_4_read_read_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="8" slack="8"/>
<pin id="114" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_4_read/13 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln178_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="1"/>
<pin id="119" dir="0" index="2" bw="8" slack="1"/>
<pin id="120" dir="0" index="3" bw="1" slack="0"/>
<pin id="121" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln178/14 "/>
</bind>
</comp>

<comp id="124" class="1004" name="skip_row_arr_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="10" slack="0"/>
<pin id="128" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="skip_row_arr_addr/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="skip_row_arr_load/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="select_ln177_cast_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="0"/>
<pin id="139" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln177_cast/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="select_ln22_1_cast_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln22_1_cast/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="10" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln0_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="counter_9_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="0"/>
<pin id="157" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_9/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln177_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="0"/>
<pin id="160" dir="0" index="1" bw="6" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln177/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln186_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="counter_19_cast_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="counter_19_cast/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln177_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="0"/>
<pin id="177" dir="0" index="1" bw="10" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="0" index="1" bw="5" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln179/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="src_counter_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="4"/>
<pin id="187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_counter_load/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln178_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="5" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln178_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln178_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="4"/>
<pin id="201" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178_1/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="gmem_addr_4_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln180_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="0" index="1" bw="7" slack="4"/>
<pin id="212" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="src_counter_12_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="src_counter_12/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln177_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="4"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="gmem_addr_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="12"/>
<pin id="227" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/13 "/>
</bind>
</comp>

<comp id="229" class="1005" name="src_counter_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="src_counter "/>
</bind>
</comp>

<comp id="236" class="1005" name="counter_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="counter "/>
</bind>
</comp>

<comp id="243" class="1005" name="src_buff_read_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="4"/>
<pin id="245" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="src_buff_read "/>
</bind>
</comp>

<comp id="248" class="1005" name="add_ln177_read_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="12"/>
<pin id="250" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="add_ln177_read "/>
</bind>
</comp>

<comp id="253" class="1005" name="select_ln177_cast_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="4"/>
<pin id="255" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="select_ln177_cast "/>
</bind>
</comp>

<comp id="258" class="1005" name="icmp_ln177_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln177 "/>
</bind>
</comp>

<comp id="262" class="1005" name="skip_row_arr_addr_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="1"/>
<pin id="264" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="skip_row_arr_addr "/>
</bind>
</comp>

<comp id="267" class="1005" name="skip_row_arr_load_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="skip_row_arr_load "/>
</bind>
</comp>

<comp id="272" class="1005" name="mul_ln179_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln179 "/>
</bind>
</comp>

<comp id="277" class="1005" name="gmem_addr_4_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="1"/>
<pin id="279" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="283" class="1005" name="gmem_addr_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="1"/>
<pin id="285" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="288" class="1005" name="gmem_addr_4_read_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="1"/>
<pin id="290" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="50" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="115"><net_src comp="62" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="68" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="70" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="44" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="80" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="98" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="141" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="155" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="155" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="155" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="179"><net_src comp="164" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="46" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="48" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="2" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="217"><net_src comp="209" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="185" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="2" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="72" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="239"><net_src comp="76" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="246"><net_src comp="86" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="251"><net_src comp="92" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="256"><net_src comp="137" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="261"><net_src comp="158" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="124" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="270"><net_src comp="131" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="275"><net_src comp="180" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="280"><net_src comp="203" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="286"><net_src comp="224" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="291"><net_src comp="111" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="116" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {14 }
 - Input state : 
	Port: dut_Pipeline_VITIS_LOOP_177_14 : select_ln22_1 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_177_14 : gmem | {6 7 8 9 10 11 12 13 }
	Port: dut_Pipeline_VITIS_LOOP_177_14 : add_ln177 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_177_14 : src_buff | {1 }
	Port: dut_Pipeline_VITIS_LOOP_177_14 : skip_row_arr | {1 2 }
	Port: dut_Pipeline_VITIS_LOOP_177_14 : select_ln177 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		counter_9 : 1
		icmp_ln177 : 2
		add_ln186 : 2
		br_ln177 : 3
		counter_19_cast : 2
		skip_row_arr_addr : 3
		skip_row_arr_load : 4
		store_ln177 : 3
	State 2
	State 3
	State 4
	State 5
		add_ln178 : 1
		zext_ln178 : 2
		add_ln178_1 : 3
		gmem_addr_4 : 4
		src_counter_12 : 1
		store_ln177 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |           grp_fu_180          |    1    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln186_fu_164       |    0    |    0    |    13   |
|          |        add_ln178_fu_188       |    0    |    0    |    39   |
|    add   |       add_ln178_1_fu_198      |    0    |    0    |    71   |
|          |        add_ln180_fu_209       |    0    |    0    |    32   |
|          |     src_counter_12_fu_213     |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln177_fu_158       |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|          |  select_ln177_read_read_fu_80 |    0    |    0    |    0    |
|          |    src_buff_read_read_fu_86   |    0    |    0    |    0    |
|   read   |   add_ln177_read_read_fu_92   |    0    |    0    |    0    |
|          | select_ln22_1_read_read_fu_98 |    0    |    0    |    0    |
|          |  gmem_addr_4_read_read_fu_111 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_104      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln178_write_fu_116   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    select_ln177_cast_fu_137   |    0    |    0    |    0    |
|   zext   |   select_ln22_1_cast_fu_141   |    0    |    0    |    0    |
|          |     counter_19_cast_fu_170    |    0    |    0    |    0    |
|          |       zext_ln178_fu_194       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |   165   |   248   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  add_ln177_read_reg_248 |   64   |
|     counter_reg_236     |   10   |
| gmem_addr_4_read_reg_288|    8   |
|   gmem_addr_4_reg_277   |    8   |
|    gmem_addr_reg_283    |    8   |
|    icmp_ln177_reg_258   |    1   |
|    mul_ln179_reg_272    |   32   |
|select_ln177_cast_reg_253|   32   |
|skip_row_arr_addr_reg_262|   10   |
|skip_row_arr_load_reg_267|   32   |
|  src_buff_read_reg_243  |   64   |
|   src_counter_reg_229   |   32   |
+-------------------------+--------+
|          Total          |   301  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_131 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   165  |   248  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   301  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   466  |   257  |
+-----------+--------+--------+--------+--------+
