// Seed: 339514388
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  integer id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [7:0] id_6;
  wire id_7;
  wire id_8;
  assign id_2 = id_6[1];
  wire id_9;
  assign id_4 = 1;
  wire id_10, id_11;
  wire id_12;
  module_0(
      id_11, id_4, id_8, id_5
  );
endmodule
