// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="yuv_filter_yuv_filter,hls_ip_2024_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=2353435,HLS_SYN_TPT=2353356,HLS_SYN_MEM=3,HLS_SYN_DSP=0,HLS_SYN_FF=5669,HLS_SYN_LUT=7482,HLS_VERSION=2024_2}" *)

module yuv_filter (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 8;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire   [63:0] in_channels_ch1;
wire   [63:0] in_channels_ch2;
wire   [63:0] in_channels_ch3;
wire   [63:0] in_width;
wire   [63:0] in_height;
wire   [63:0] out_channels_ch1;
wire   [63:0] out_channels_ch2;
wire   [63:0] out_channels_ch3;
wire   [63:0] out_width;
wire   [63:0] out_height;
wire   [7:0] Y_scale;
wire   [7:0] U_scale;
wire   [7:0] V_scale;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_continue;
wire    ap_idle;
wire    gmem_0_AWREADY;
wire    gmem_0_WREADY;
wire    gmem_0_ARREADY;
wire    gmem_0_RVALID;
wire   [15:0] gmem_0_RDATA;
wire    gmem_0_RLAST;
wire   [0:0] gmem_0_RID;
wire   [9:0] gmem_0_RFIFONUM;
wire   [0:0] gmem_0_RUSER;
wire   [1:0] gmem_0_RRESP;
wire    gmem_0_BVALID;
wire   [1:0] gmem_0_BRESP;
wire   [0:0] gmem_0_BID;
wire   [0:0] gmem_0_BUSER;
wire    entry_proc_U0_ap_start;
wire    entry_proc_U0_start_full_n;
wire    entry_proc_U0_ap_done;
wire    entry_proc_U0_ap_continue;
wire    entry_proc_U0_ap_idle;
wire    entry_proc_U0_ap_ready;
wire    entry_proc_U0_start_out;
wire    entry_proc_U0_start_write;
wire   [63:0] entry_proc_U0_out_channels_ch1_c_din;
wire    entry_proc_U0_out_channels_ch1_c_write;
wire   [63:0] entry_proc_U0_out_channels_ch2_c_din;
wire    entry_proc_U0_out_channels_ch2_c_write;
wire   [63:0] entry_proc_U0_out_channels_ch3_c_din;
wire    entry_proc_U0_out_channels_ch3_c_write;
wire   [63:0] entry_proc_U0_out_width_c_din;
wire    entry_proc_U0_out_width_c_write;
wire   [63:0] entry_proc_U0_out_height_c_din;
wire    entry_proc_U0_out_height_c_write;
wire   [7:0] entry_proc_U0_Y_scale_c_din;
wire    entry_proc_U0_Y_scale_c_write;
wire   [7:0] entry_proc_U0_U_scale_c_din;
wire    entry_proc_U0_U_scale_c_write;
wire   [7:0] entry_proc_U0_V_scale_c_din;
wire    entry_proc_U0_V_scale_c_write;
wire    rgb2yuv_1_U0_ap_start;
wire    rgb2yuv_1_U0_ap_done;
wire    rgb2yuv_1_U0_ap_continue;
wire    rgb2yuv_1_U0_ap_idle;
wire    rgb2yuv_1_U0_ap_ready;
wire    rgb2yuv_1_U0_m_axi_gmem_0_AWVALID;
wire   [63:0] rgb2yuv_1_U0_m_axi_gmem_0_AWADDR;
wire   [0:0] rgb2yuv_1_U0_m_axi_gmem_0_AWID;
wire   [31:0] rgb2yuv_1_U0_m_axi_gmem_0_AWLEN;
wire   [2:0] rgb2yuv_1_U0_m_axi_gmem_0_AWSIZE;
wire   [1:0] rgb2yuv_1_U0_m_axi_gmem_0_AWBURST;
wire   [1:0] rgb2yuv_1_U0_m_axi_gmem_0_AWLOCK;
wire   [3:0] rgb2yuv_1_U0_m_axi_gmem_0_AWCACHE;
wire   [2:0] rgb2yuv_1_U0_m_axi_gmem_0_AWPROT;
wire   [3:0] rgb2yuv_1_U0_m_axi_gmem_0_AWQOS;
wire   [3:0] rgb2yuv_1_U0_m_axi_gmem_0_AWREGION;
wire   [0:0] rgb2yuv_1_U0_m_axi_gmem_0_AWUSER;
wire    rgb2yuv_1_U0_m_axi_gmem_0_WVALID;
wire   [15:0] rgb2yuv_1_U0_m_axi_gmem_0_WDATA;
wire   [1:0] rgb2yuv_1_U0_m_axi_gmem_0_WSTRB;
wire    rgb2yuv_1_U0_m_axi_gmem_0_WLAST;
wire   [0:0] rgb2yuv_1_U0_m_axi_gmem_0_WID;
wire   [0:0] rgb2yuv_1_U0_m_axi_gmem_0_WUSER;
wire    rgb2yuv_1_U0_m_axi_gmem_0_ARVALID;
wire   [63:0] rgb2yuv_1_U0_m_axi_gmem_0_ARADDR;
wire   [0:0] rgb2yuv_1_U0_m_axi_gmem_0_ARID;
wire   [31:0] rgb2yuv_1_U0_m_axi_gmem_0_ARLEN;
wire   [2:0] rgb2yuv_1_U0_m_axi_gmem_0_ARSIZE;
wire   [1:0] rgb2yuv_1_U0_m_axi_gmem_0_ARBURST;
wire   [1:0] rgb2yuv_1_U0_m_axi_gmem_0_ARLOCK;
wire   [3:0] rgb2yuv_1_U0_m_axi_gmem_0_ARCACHE;
wire   [2:0] rgb2yuv_1_U0_m_axi_gmem_0_ARPROT;
wire   [3:0] rgb2yuv_1_U0_m_axi_gmem_0_ARQOS;
wire   [3:0] rgb2yuv_1_U0_m_axi_gmem_0_ARREGION;
wire   [0:0] rgb2yuv_1_U0_m_axi_gmem_0_ARUSER;
wire    rgb2yuv_1_U0_m_axi_gmem_0_RREADY;
wire    rgb2yuv_1_U0_m_axi_gmem_0_BREADY;
wire   [7:0] rgb2yuv_1_U0_p_yuv_channels_ch1_din;
wire    rgb2yuv_1_U0_p_yuv_channels_ch1_write;
wire   [7:0] rgb2yuv_1_U0_p_yuv_channels_ch2_din;
wire    rgb2yuv_1_U0_p_yuv_channels_ch2_write;
wire   [7:0] rgb2yuv_1_U0_p_yuv_channels_ch3_din;
wire    rgb2yuv_1_U0_p_yuv_channels_ch3_write;
wire   [15:0] rgb2yuv_1_U0_p_yuv_width_din;
wire    rgb2yuv_1_U0_p_yuv_width_write;
wire   [15:0] rgb2yuv_1_U0_p_yuv_height_din;
wire    rgb2yuv_1_U0_p_yuv_height_write;
wire    yuv_scale_U0_ap_start;
wire    yuv_scale_U0_ap_done;
wire    yuv_scale_U0_ap_continue;
wire    yuv_scale_U0_ap_idle;
wire    yuv_scale_U0_ap_ready;
wire    yuv_scale_U0_p_yuv_channels_ch1_read;
wire    yuv_scale_U0_p_yuv_channels_ch2_read;
wire    yuv_scale_U0_p_yuv_channels_ch3_read;
wire    yuv_scale_U0_p_yuv_width_read;
wire    yuv_scale_U0_p_yuv_height_read;
wire   [7:0] yuv_scale_U0_p_scale_channels_ch1_din;
wire    yuv_scale_U0_p_scale_channels_ch1_write;
wire   [31:0] yuv_scale_U0_p_scale_channels_ch1_num_data_valid;
wire   [31:0] yuv_scale_U0_p_scale_channels_ch1_fifo_cap;
wire   [7:0] yuv_scale_U0_p_scale_channels_ch2_din;
wire    yuv_scale_U0_p_scale_channels_ch2_write;
wire   [31:0] yuv_scale_U0_p_scale_channels_ch2_num_data_valid;
wire   [31:0] yuv_scale_U0_p_scale_channels_ch2_fifo_cap;
wire   [7:0] yuv_scale_U0_p_scale_channels_ch3_din;
wire    yuv_scale_U0_p_scale_channels_ch3_write;
wire   [31:0] yuv_scale_U0_p_scale_channels_ch3_num_data_valid;
wire   [31:0] yuv_scale_U0_p_scale_channels_ch3_fifo_cap;
wire   [15:0] yuv_scale_U0_p_scale_width_din;
wire    yuv_scale_U0_p_scale_width_write;
wire   [15:0] yuv_scale_U0_p_scale_height_din;
wire    yuv_scale_U0_p_scale_height_write;
wire    yuv_scale_U0_Y_scale_read;
wire    yuv_scale_U0_U_scale_read;
wire    yuv_scale_U0_V_scale_read;
wire    yuv2rgb_1_U0_ap_start;
wire    yuv2rgb_1_U0_ap_done;
wire    yuv2rgb_1_U0_ap_continue;
wire    yuv2rgb_1_U0_ap_idle;
wire    yuv2rgb_1_U0_ap_ready;
wire    yuv2rgb_1_U0_p_scale_channels_ch1_read;
wire    yuv2rgb_1_U0_p_scale_channels_ch2_read;
wire    yuv2rgb_1_U0_p_scale_channels_ch3_read;
wire    yuv2rgb_1_U0_p_scale_width_read;
wire    yuv2rgb_1_U0_p_scale_height_read;
wire    yuv2rgb_1_U0_m_axi_gmem_0_AWVALID;
wire   [63:0] yuv2rgb_1_U0_m_axi_gmem_0_AWADDR;
wire   [0:0] yuv2rgb_1_U0_m_axi_gmem_0_AWID;
wire   [31:0] yuv2rgb_1_U0_m_axi_gmem_0_AWLEN;
wire   [2:0] yuv2rgb_1_U0_m_axi_gmem_0_AWSIZE;
wire   [1:0] yuv2rgb_1_U0_m_axi_gmem_0_AWBURST;
wire   [1:0] yuv2rgb_1_U0_m_axi_gmem_0_AWLOCK;
wire   [3:0] yuv2rgb_1_U0_m_axi_gmem_0_AWCACHE;
wire   [2:0] yuv2rgb_1_U0_m_axi_gmem_0_AWPROT;
wire   [3:0] yuv2rgb_1_U0_m_axi_gmem_0_AWQOS;
wire   [3:0] yuv2rgb_1_U0_m_axi_gmem_0_AWREGION;
wire   [0:0] yuv2rgb_1_U0_m_axi_gmem_0_AWUSER;
wire    yuv2rgb_1_U0_m_axi_gmem_0_WVALID;
wire   [15:0] yuv2rgb_1_U0_m_axi_gmem_0_WDATA;
wire   [1:0] yuv2rgb_1_U0_m_axi_gmem_0_WSTRB;
wire    yuv2rgb_1_U0_m_axi_gmem_0_WLAST;
wire   [0:0] yuv2rgb_1_U0_m_axi_gmem_0_WID;
wire   [0:0] yuv2rgb_1_U0_m_axi_gmem_0_WUSER;
wire    yuv2rgb_1_U0_m_axi_gmem_0_ARVALID;
wire   [63:0] yuv2rgb_1_U0_m_axi_gmem_0_ARADDR;
wire   [0:0] yuv2rgb_1_U0_m_axi_gmem_0_ARID;
wire   [31:0] yuv2rgb_1_U0_m_axi_gmem_0_ARLEN;
wire   [2:0] yuv2rgb_1_U0_m_axi_gmem_0_ARSIZE;
wire   [1:0] yuv2rgb_1_U0_m_axi_gmem_0_ARBURST;
wire   [1:0] yuv2rgb_1_U0_m_axi_gmem_0_ARLOCK;
wire   [3:0] yuv2rgb_1_U0_m_axi_gmem_0_ARCACHE;
wire   [2:0] yuv2rgb_1_U0_m_axi_gmem_0_ARPROT;
wire   [3:0] yuv2rgb_1_U0_m_axi_gmem_0_ARQOS;
wire   [3:0] yuv2rgb_1_U0_m_axi_gmem_0_ARREGION;
wire   [0:0] yuv2rgb_1_U0_m_axi_gmem_0_ARUSER;
wire    yuv2rgb_1_U0_m_axi_gmem_0_RREADY;
wire    yuv2rgb_1_U0_m_axi_gmem_0_BREADY;
wire    yuv2rgb_1_U0_out_channels_ch1_read;
wire    yuv2rgb_1_U0_out_channels_ch2_read;
wire    yuv2rgb_1_U0_out_channels_ch3_read;
wire    yuv2rgb_1_U0_out_width_read;
wire    yuv2rgb_1_U0_out_height_read;
wire    out_channels_ch1_c_full_n;
wire   [63:0] out_channels_ch1_c_dout;
wire    out_channels_ch1_c_empty_n;
wire   [2:0] out_channels_ch1_c_num_data_valid;
wire   [2:0] out_channels_ch1_c_fifo_cap;
wire    out_channels_ch2_c_full_n;
wire   [63:0] out_channels_ch2_c_dout;
wire    out_channels_ch2_c_empty_n;
wire   [2:0] out_channels_ch2_c_num_data_valid;
wire   [2:0] out_channels_ch2_c_fifo_cap;
wire    out_channels_ch3_c_full_n;
wire   [63:0] out_channels_ch3_c_dout;
wire    out_channels_ch3_c_empty_n;
wire   [2:0] out_channels_ch3_c_num_data_valid;
wire   [2:0] out_channels_ch3_c_fifo_cap;
wire    out_width_c_full_n;
wire   [63:0] out_width_c_dout;
wire    out_width_c_empty_n;
wire   [2:0] out_width_c_num_data_valid;
wire   [2:0] out_width_c_fifo_cap;
wire    out_height_c_full_n;
wire   [63:0] out_height_c_dout;
wire    out_height_c_empty_n;
wire   [2:0] out_height_c_num_data_valid;
wire   [2:0] out_height_c_fifo_cap;
wire    Y_scale_c_full_n;
wire   [7:0] Y_scale_c_dout;
wire    Y_scale_c_empty_n;
wire   [2:0] Y_scale_c_num_data_valid;
wire   [2:0] Y_scale_c_fifo_cap;
wire    U_scale_c_full_n;
wire   [7:0] U_scale_c_dout;
wire    U_scale_c_empty_n;
wire   [2:0] U_scale_c_num_data_valid;
wire   [2:0] U_scale_c_fifo_cap;
wire    V_scale_c_full_n;
wire   [7:0] V_scale_c_dout;
wire    V_scale_c_empty_n;
wire   [2:0] V_scale_c_num_data_valid;
wire   [2:0] V_scale_c_fifo_cap;
wire    p_yuv_channels_ch1_full_n;
wire   [7:0] p_yuv_channels_ch1_dout;
wire    p_yuv_channels_ch1_empty_n;
wire   [2:0] p_yuv_channels_ch1_num_data_valid;
wire   [2:0] p_yuv_channels_ch1_fifo_cap;
wire    p_yuv_channels_ch2_full_n;
wire   [7:0] p_yuv_channels_ch2_dout;
wire    p_yuv_channels_ch2_empty_n;
wire   [2:0] p_yuv_channels_ch2_num_data_valid;
wire   [2:0] p_yuv_channels_ch2_fifo_cap;
wire    p_yuv_channels_ch3_full_n;
wire   [7:0] p_yuv_channels_ch3_dout;
wire    p_yuv_channels_ch3_empty_n;
wire   [2:0] p_yuv_channels_ch3_num_data_valid;
wire   [2:0] p_yuv_channels_ch3_fifo_cap;
wire    p_yuv_width_full_n;
wire   [15:0] p_yuv_width_dout;
wire    p_yuv_width_empty_n;
wire   [2:0] p_yuv_width_num_data_valid;
wire   [2:0] p_yuv_width_fifo_cap;
wire    p_yuv_height_full_n;
wire   [15:0] p_yuv_height_dout;
wire    p_yuv_height_empty_n;
wire   [2:0] p_yuv_height_num_data_valid;
wire   [2:0] p_yuv_height_fifo_cap;
wire    p_scale_channels_ch1_full_n;
wire   [7:0] p_scale_channels_ch1_dout;
wire    p_scale_channels_ch1_empty_n;
wire   [2:0] p_scale_channels_ch1_num_data_valid;
wire   [2:0] p_scale_channels_ch1_fifo_cap;
wire    p_scale_channels_ch2_full_n;
wire   [7:0] p_scale_channels_ch2_dout;
wire    p_scale_channels_ch2_empty_n;
wire   [2:0] p_scale_channels_ch2_num_data_valid;
wire   [2:0] p_scale_channels_ch2_fifo_cap;
wire    p_scale_channels_ch3_full_n;
wire   [7:0] p_scale_channels_ch3_dout;
wire    p_scale_channels_ch3_empty_n;
wire   [2:0] p_scale_channels_ch3_num_data_valid;
wire   [2:0] p_scale_channels_ch3_fifo_cap;
wire    p_scale_width_full_n;
wire   [15:0] p_scale_width_dout;
wire    p_scale_width_empty_n;
wire   [2:0] p_scale_width_num_data_valid;
wire   [2:0] p_scale_width_fifo_cap;
wire    p_scale_height_full_n;
wire   [15:0] p_scale_height_dout;
wire    p_scale_height_empty_n;
wire   [2:0] p_scale_height_num_data_valid;
wire   [2:0] p_scale_height_fifo_cap;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc_U0_ap_ready;
wire    ap_sync_entry_proc_U0_ap_ready;
reg    ap_sync_reg_rgb2yuv_1_U0_ap_ready;
wire    ap_sync_rgb2yuv_1_U0_ap_ready;
wire   [0:0] start_for_yuv_scale_U0_din;
wire    start_for_yuv_scale_U0_full_n;
wire   [0:0] start_for_yuv_scale_U0_dout;
wire    start_for_yuv_scale_U0_empty_n;
wire   [0:0] start_for_yuv2rgb_1_U0_din;
wire    start_for_yuv2rgb_1_U0_full_n;
wire   [0:0] start_for_yuv2rgb_1_U0_dout;
wire    start_for_yuv2rgb_1_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_sync_reg_entry_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_rgb2yuv_1_U0_ap_ready = 1'b0;
end

yuv_filter_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .in_channels_ch1(in_channels_ch1),
    .in_channels_ch2(in_channels_ch2),
    .in_channels_ch3(in_channels_ch3),
    .in_width(in_width),
    .in_height(in_height),
    .out_channels_ch1(out_channels_ch1),
    .out_channels_ch2(out_channels_ch2),
    .out_channels_ch3(out_channels_ch3),
    .out_width(out_width),
    .out_height(out_height),
    .Y_scale(Y_scale),
    .U_scale(U_scale),
    .V_scale(V_scale),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_continue(ap_continue),
    .ap_idle(ap_idle)
);

yuv_filter_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 70 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 10 ),
    .CH0_USER_DW( 16 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(rgb2yuv_1_U0_m_axi_gmem_0_ARVALID),
    .I_CH0_ARREADY(gmem_0_ARREADY),
    .I_CH0_ARADDR(rgb2yuv_1_U0_m_axi_gmem_0_ARADDR),
    .I_CH0_ARLEN(rgb2yuv_1_U0_m_axi_gmem_0_ARLEN),
    .I_CH0_RVALID(gmem_0_RVALID),
    .I_CH0_RREADY(rgb2yuv_1_U0_m_axi_gmem_0_RREADY),
    .I_CH0_RDATA(gmem_0_RDATA),
    .I_CH0_RFIFONUM(gmem_0_RFIFONUM),
    .I_CH0_AWVALID(yuv2rgb_1_U0_m_axi_gmem_0_AWVALID),
    .I_CH0_AWREADY(gmem_0_AWREADY),
    .I_CH0_AWADDR(yuv2rgb_1_U0_m_axi_gmem_0_AWADDR),
    .I_CH0_AWLEN(yuv2rgb_1_U0_m_axi_gmem_0_AWLEN),
    .I_CH0_WVALID(yuv2rgb_1_U0_m_axi_gmem_0_WVALID),
    .I_CH0_WREADY(gmem_0_WREADY),
    .I_CH0_WDATA(yuv2rgb_1_U0_m_axi_gmem_0_WDATA),
    .I_CH0_WSTRB(yuv2rgb_1_U0_m_axi_gmem_0_WSTRB),
    .I_CH0_BVALID(gmem_0_BVALID),
    .I_CH0_BREADY(yuv2rgb_1_U0_m_axi_gmem_0_BREADY)
);

yuv_filter_entry_proc entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(entry_proc_U0_ap_start),
    .start_full_n(entry_proc_U0_start_full_n),
    .ap_done(entry_proc_U0_ap_done),
    .ap_continue(entry_proc_U0_ap_continue),
    .ap_idle(entry_proc_U0_ap_idle),
    .ap_ready(entry_proc_U0_ap_ready),
    .start_out(entry_proc_U0_start_out),
    .start_write(entry_proc_U0_start_write),
    .out_channels_ch1(out_channels_ch1),
    .out_channels_ch1_c_din(entry_proc_U0_out_channels_ch1_c_din),
    .out_channels_ch1_c_full_n(out_channels_ch1_c_full_n),
    .out_channels_ch1_c_write(entry_proc_U0_out_channels_ch1_c_write),
    .out_channels_ch1_c_num_data_valid(out_channels_ch1_c_num_data_valid),
    .out_channels_ch1_c_fifo_cap(out_channels_ch1_c_fifo_cap),
    .out_channels_ch2(out_channels_ch2),
    .out_channels_ch2_c_din(entry_proc_U0_out_channels_ch2_c_din),
    .out_channels_ch2_c_full_n(out_channels_ch2_c_full_n),
    .out_channels_ch2_c_write(entry_proc_U0_out_channels_ch2_c_write),
    .out_channels_ch2_c_num_data_valid(out_channels_ch2_c_num_data_valid),
    .out_channels_ch2_c_fifo_cap(out_channels_ch2_c_fifo_cap),
    .out_channels_ch3(out_channels_ch3),
    .out_channels_ch3_c_din(entry_proc_U0_out_channels_ch3_c_din),
    .out_channels_ch3_c_full_n(out_channels_ch3_c_full_n),
    .out_channels_ch3_c_write(entry_proc_U0_out_channels_ch3_c_write),
    .out_channels_ch3_c_num_data_valid(out_channels_ch3_c_num_data_valid),
    .out_channels_ch3_c_fifo_cap(out_channels_ch3_c_fifo_cap),
    .out_width(out_width),
    .out_width_c_din(entry_proc_U0_out_width_c_din),
    .out_width_c_full_n(out_width_c_full_n),
    .out_width_c_write(entry_proc_U0_out_width_c_write),
    .out_width_c_num_data_valid(out_width_c_num_data_valid),
    .out_width_c_fifo_cap(out_width_c_fifo_cap),
    .out_height(out_height),
    .out_height_c_din(entry_proc_U0_out_height_c_din),
    .out_height_c_full_n(out_height_c_full_n),
    .out_height_c_write(entry_proc_U0_out_height_c_write),
    .out_height_c_num_data_valid(out_height_c_num_data_valid),
    .out_height_c_fifo_cap(out_height_c_fifo_cap),
    .Y_scale(Y_scale),
    .Y_scale_c_din(entry_proc_U0_Y_scale_c_din),
    .Y_scale_c_full_n(Y_scale_c_full_n),
    .Y_scale_c_write(entry_proc_U0_Y_scale_c_write),
    .Y_scale_c_num_data_valid(Y_scale_c_num_data_valid),
    .Y_scale_c_fifo_cap(Y_scale_c_fifo_cap),
    .U_scale(U_scale),
    .U_scale_c_din(entry_proc_U0_U_scale_c_din),
    .U_scale_c_full_n(U_scale_c_full_n),
    .U_scale_c_write(entry_proc_U0_U_scale_c_write),
    .U_scale_c_num_data_valid(U_scale_c_num_data_valid),
    .U_scale_c_fifo_cap(U_scale_c_fifo_cap),
    .V_scale(V_scale),
    .V_scale_c_din(entry_proc_U0_V_scale_c_din),
    .V_scale_c_full_n(V_scale_c_full_n),
    .V_scale_c_write(entry_proc_U0_V_scale_c_write),
    .V_scale_c_num_data_valid(V_scale_c_num_data_valid),
    .V_scale_c_fifo_cap(V_scale_c_fifo_cap)
);

yuv_filter_rgb2yuv_1 rgb2yuv_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(rgb2yuv_1_U0_ap_start),
    .ap_done(rgb2yuv_1_U0_ap_done),
    .ap_continue(rgb2yuv_1_U0_ap_continue),
    .ap_idle(rgb2yuv_1_U0_ap_idle),
    .ap_ready(rgb2yuv_1_U0_ap_ready),
    .m_axi_gmem_0_AWVALID(rgb2yuv_1_U0_m_axi_gmem_0_AWVALID),
    .m_axi_gmem_0_AWREADY(1'b0),
    .m_axi_gmem_0_AWADDR(rgb2yuv_1_U0_m_axi_gmem_0_AWADDR),
    .m_axi_gmem_0_AWID(rgb2yuv_1_U0_m_axi_gmem_0_AWID),
    .m_axi_gmem_0_AWLEN(rgb2yuv_1_U0_m_axi_gmem_0_AWLEN),
    .m_axi_gmem_0_AWSIZE(rgb2yuv_1_U0_m_axi_gmem_0_AWSIZE),
    .m_axi_gmem_0_AWBURST(rgb2yuv_1_U0_m_axi_gmem_0_AWBURST),
    .m_axi_gmem_0_AWLOCK(rgb2yuv_1_U0_m_axi_gmem_0_AWLOCK),
    .m_axi_gmem_0_AWCACHE(rgb2yuv_1_U0_m_axi_gmem_0_AWCACHE),
    .m_axi_gmem_0_AWPROT(rgb2yuv_1_U0_m_axi_gmem_0_AWPROT),
    .m_axi_gmem_0_AWQOS(rgb2yuv_1_U0_m_axi_gmem_0_AWQOS),
    .m_axi_gmem_0_AWREGION(rgb2yuv_1_U0_m_axi_gmem_0_AWREGION),
    .m_axi_gmem_0_AWUSER(rgb2yuv_1_U0_m_axi_gmem_0_AWUSER),
    .m_axi_gmem_0_WVALID(rgb2yuv_1_U0_m_axi_gmem_0_WVALID),
    .m_axi_gmem_0_WREADY(1'b0),
    .m_axi_gmem_0_WDATA(rgb2yuv_1_U0_m_axi_gmem_0_WDATA),
    .m_axi_gmem_0_WSTRB(rgb2yuv_1_U0_m_axi_gmem_0_WSTRB),
    .m_axi_gmem_0_WLAST(rgb2yuv_1_U0_m_axi_gmem_0_WLAST),
    .m_axi_gmem_0_WID(rgb2yuv_1_U0_m_axi_gmem_0_WID),
    .m_axi_gmem_0_WUSER(rgb2yuv_1_U0_m_axi_gmem_0_WUSER),
    .m_axi_gmem_0_ARVALID(rgb2yuv_1_U0_m_axi_gmem_0_ARVALID),
    .m_axi_gmem_0_ARREADY(gmem_0_ARREADY),
    .m_axi_gmem_0_ARADDR(rgb2yuv_1_U0_m_axi_gmem_0_ARADDR),
    .m_axi_gmem_0_ARID(rgb2yuv_1_U0_m_axi_gmem_0_ARID),
    .m_axi_gmem_0_ARLEN(rgb2yuv_1_U0_m_axi_gmem_0_ARLEN),
    .m_axi_gmem_0_ARSIZE(rgb2yuv_1_U0_m_axi_gmem_0_ARSIZE),
    .m_axi_gmem_0_ARBURST(rgb2yuv_1_U0_m_axi_gmem_0_ARBURST),
    .m_axi_gmem_0_ARLOCK(rgb2yuv_1_U0_m_axi_gmem_0_ARLOCK),
    .m_axi_gmem_0_ARCACHE(rgb2yuv_1_U0_m_axi_gmem_0_ARCACHE),
    .m_axi_gmem_0_ARPROT(rgb2yuv_1_U0_m_axi_gmem_0_ARPROT),
    .m_axi_gmem_0_ARQOS(rgb2yuv_1_U0_m_axi_gmem_0_ARQOS),
    .m_axi_gmem_0_ARREGION(rgb2yuv_1_U0_m_axi_gmem_0_ARREGION),
    .m_axi_gmem_0_ARUSER(rgb2yuv_1_U0_m_axi_gmem_0_ARUSER),
    .m_axi_gmem_0_RVALID(gmem_0_RVALID),
    .m_axi_gmem_0_RREADY(rgb2yuv_1_U0_m_axi_gmem_0_RREADY),
    .m_axi_gmem_0_RDATA(gmem_0_RDATA),
    .m_axi_gmem_0_RLAST(gmem_0_RLAST),
    .m_axi_gmem_0_RID(gmem_0_RID),
    .m_axi_gmem_0_RFIFONUM(gmem_0_RFIFONUM),
    .m_axi_gmem_0_RUSER(gmem_0_RUSER),
    .m_axi_gmem_0_RRESP(gmem_0_RRESP),
    .m_axi_gmem_0_BVALID(1'b0),
    .m_axi_gmem_0_BREADY(rgb2yuv_1_U0_m_axi_gmem_0_BREADY),
    .m_axi_gmem_0_BRESP(2'd0),
    .m_axi_gmem_0_BID(1'd0),
    .m_axi_gmem_0_BUSER(1'd0),
    .in_channels_ch1(in_channels_ch1),
    .in_channels_ch2(in_channels_ch2),
    .in_channels_ch3(in_channels_ch3),
    .in_width(in_width),
    .in_height(in_height),
    .p_yuv_channels_ch1_din(rgb2yuv_1_U0_p_yuv_channels_ch1_din),
    .p_yuv_channels_ch1_full_n(p_yuv_channels_ch1_full_n),
    .p_yuv_channels_ch1_write(rgb2yuv_1_U0_p_yuv_channels_ch1_write),
    .p_yuv_channels_ch1_num_data_valid(p_yuv_channels_ch1_num_data_valid),
    .p_yuv_channels_ch1_fifo_cap(p_yuv_channels_ch1_fifo_cap),
    .p_yuv_channels_ch2_din(rgb2yuv_1_U0_p_yuv_channels_ch2_din),
    .p_yuv_channels_ch2_full_n(p_yuv_channels_ch2_full_n),
    .p_yuv_channels_ch2_write(rgb2yuv_1_U0_p_yuv_channels_ch2_write),
    .p_yuv_channels_ch2_num_data_valid(p_yuv_channels_ch2_num_data_valid),
    .p_yuv_channels_ch2_fifo_cap(p_yuv_channels_ch2_fifo_cap),
    .p_yuv_channels_ch3_din(rgb2yuv_1_U0_p_yuv_channels_ch3_din),
    .p_yuv_channels_ch3_full_n(p_yuv_channels_ch3_full_n),
    .p_yuv_channels_ch3_write(rgb2yuv_1_U0_p_yuv_channels_ch3_write),
    .p_yuv_channels_ch3_num_data_valid(p_yuv_channels_ch3_num_data_valid),
    .p_yuv_channels_ch3_fifo_cap(p_yuv_channels_ch3_fifo_cap),
    .p_yuv_width_din(rgb2yuv_1_U0_p_yuv_width_din),
    .p_yuv_width_full_n(p_yuv_width_full_n),
    .p_yuv_width_write(rgb2yuv_1_U0_p_yuv_width_write),
    .p_yuv_width_num_data_valid(p_yuv_width_num_data_valid),
    .p_yuv_width_fifo_cap(p_yuv_width_fifo_cap),
    .p_yuv_height_din(rgb2yuv_1_U0_p_yuv_height_din),
    .p_yuv_height_full_n(p_yuv_height_full_n),
    .p_yuv_height_write(rgb2yuv_1_U0_p_yuv_height_write),
    .p_yuv_height_num_data_valid(p_yuv_height_num_data_valid),
    .p_yuv_height_fifo_cap(p_yuv_height_fifo_cap)
);

yuv_filter_yuv_scale yuv_scale_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(yuv_scale_U0_ap_start),
    .ap_done(yuv_scale_U0_ap_done),
    .ap_continue(yuv_scale_U0_ap_continue),
    .ap_idle(yuv_scale_U0_ap_idle),
    .ap_ready(yuv_scale_U0_ap_ready),
    .p_yuv_channels_ch1_dout(p_yuv_channels_ch1_dout),
    .p_yuv_channels_ch1_empty_n(p_yuv_channels_ch1_empty_n),
    .p_yuv_channels_ch1_read(yuv_scale_U0_p_yuv_channels_ch1_read),
    .p_yuv_channels_ch1_num_data_valid(p_yuv_channels_ch1_num_data_valid),
    .p_yuv_channels_ch1_fifo_cap(p_yuv_channels_ch1_fifo_cap),
    .p_yuv_channels_ch2_dout(p_yuv_channels_ch2_dout),
    .p_yuv_channels_ch2_empty_n(p_yuv_channels_ch2_empty_n),
    .p_yuv_channels_ch2_read(yuv_scale_U0_p_yuv_channels_ch2_read),
    .p_yuv_channels_ch2_num_data_valid(p_yuv_channels_ch2_num_data_valid),
    .p_yuv_channels_ch2_fifo_cap(p_yuv_channels_ch2_fifo_cap),
    .p_yuv_channels_ch3_dout(p_yuv_channels_ch3_dout),
    .p_yuv_channels_ch3_empty_n(p_yuv_channels_ch3_empty_n),
    .p_yuv_channels_ch3_read(yuv_scale_U0_p_yuv_channels_ch3_read),
    .p_yuv_channels_ch3_num_data_valid(p_yuv_channels_ch3_num_data_valid),
    .p_yuv_channels_ch3_fifo_cap(p_yuv_channels_ch3_fifo_cap),
    .p_yuv_width_dout(p_yuv_width_dout),
    .p_yuv_width_empty_n(p_yuv_width_empty_n),
    .p_yuv_width_read(yuv_scale_U0_p_yuv_width_read),
    .p_yuv_width_num_data_valid(p_yuv_width_num_data_valid),
    .p_yuv_width_fifo_cap(p_yuv_width_fifo_cap),
    .p_yuv_height_dout(p_yuv_height_dout),
    .p_yuv_height_empty_n(p_yuv_height_empty_n),
    .p_yuv_height_read(yuv_scale_U0_p_yuv_height_read),
    .p_yuv_height_num_data_valid(p_yuv_height_num_data_valid),
    .p_yuv_height_fifo_cap(p_yuv_height_fifo_cap),
    .p_scale_channels_ch1_din(yuv_scale_U0_p_scale_channels_ch1_din),
    .p_scale_channels_ch1_full_n(p_scale_channels_ch1_full_n),
    .p_scale_channels_ch1_write(yuv_scale_U0_p_scale_channels_ch1_write),
    .p_scale_channels_ch1_num_data_valid(yuv_scale_U0_p_scale_channels_ch1_num_data_valid),
    .p_scale_channels_ch1_fifo_cap(yuv_scale_U0_p_scale_channels_ch1_fifo_cap),
    .p_scale_channels_ch2_din(yuv_scale_U0_p_scale_channels_ch2_din),
    .p_scale_channels_ch2_full_n(p_scale_channels_ch2_full_n),
    .p_scale_channels_ch2_write(yuv_scale_U0_p_scale_channels_ch2_write),
    .p_scale_channels_ch2_num_data_valid(yuv_scale_U0_p_scale_channels_ch2_num_data_valid),
    .p_scale_channels_ch2_fifo_cap(yuv_scale_U0_p_scale_channels_ch2_fifo_cap),
    .p_scale_channels_ch3_din(yuv_scale_U0_p_scale_channels_ch3_din),
    .p_scale_channels_ch3_full_n(p_scale_channels_ch3_full_n),
    .p_scale_channels_ch3_write(yuv_scale_U0_p_scale_channels_ch3_write),
    .p_scale_channels_ch3_num_data_valid(yuv_scale_U0_p_scale_channels_ch3_num_data_valid),
    .p_scale_channels_ch3_fifo_cap(yuv_scale_U0_p_scale_channels_ch3_fifo_cap),
    .p_scale_width_din(yuv_scale_U0_p_scale_width_din),
    .p_scale_width_full_n(p_scale_width_full_n),
    .p_scale_width_write(yuv_scale_U0_p_scale_width_write),
    .p_scale_width_num_data_valid(p_scale_width_num_data_valid),
    .p_scale_width_fifo_cap(p_scale_width_fifo_cap),
    .p_scale_height_din(yuv_scale_U0_p_scale_height_din),
    .p_scale_height_full_n(p_scale_height_full_n),
    .p_scale_height_write(yuv_scale_U0_p_scale_height_write),
    .p_scale_height_num_data_valid(p_scale_height_num_data_valid),
    .p_scale_height_fifo_cap(p_scale_height_fifo_cap),
    .Y_scale_dout(Y_scale_c_dout),
    .Y_scale_empty_n(Y_scale_c_empty_n),
    .Y_scale_read(yuv_scale_U0_Y_scale_read),
    .Y_scale_num_data_valid(Y_scale_c_num_data_valid),
    .Y_scale_fifo_cap(Y_scale_c_fifo_cap),
    .U_scale_dout(U_scale_c_dout),
    .U_scale_empty_n(U_scale_c_empty_n),
    .U_scale_read(yuv_scale_U0_U_scale_read),
    .U_scale_num_data_valid(U_scale_c_num_data_valid),
    .U_scale_fifo_cap(U_scale_c_fifo_cap),
    .V_scale_dout(V_scale_c_dout),
    .V_scale_empty_n(V_scale_c_empty_n),
    .V_scale_read(yuv_scale_U0_V_scale_read),
    .V_scale_num_data_valid(V_scale_c_num_data_valid),
    .V_scale_fifo_cap(V_scale_c_fifo_cap)
);

yuv_filter_yuv2rgb_1 yuv2rgb_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(yuv2rgb_1_U0_ap_start),
    .ap_done(yuv2rgb_1_U0_ap_done),
    .ap_continue(yuv2rgb_1_U0_ap_continue),
    .ap_idle(yuv2rgb_1_U0_ap_idle),
    .ap_ready(yuv2rgb_1_U0_ap_ready),
    .p_scale_channels_ch1_dout(p_scale_channels_ch1_dout),
    .p_scale_channels_ch1_empty_n(p_scale_channels_ch1_empty_n),
    .p_scale_channels_ch1_read(yuv2rgb_1_U0_p_scale_channels_ch1_read),
    .p_scale_channels_ch1_num_data_valid(p_scale_channels_ch1_num_data_valid),
    .p_scale_channels_ch1_fifo_cap(p_scale_channels_ch1_fifo_cap),
    .p_scale_channels_ch2_dout(p_scale_channels_ch2_dout),
    .p_scale_channels_ch2_empty_n(p_scale_channels_ch2_empty_n),
    .p_scale_channels_ch2_read(yuv2rgb_1_U0_p_scale_channels_ch2_read),
    .p_scale_channels_ch2_num_data_valid(p_scale_channels_ch2_num_data_valid),
    .p_scale_channels_ch2_fifo_cap(p_scale_channels_ch2_fifo_cap),
    .p_scale_channels_ch3_dout(p_scale_channels_ch3_dout),
    .p_scale_channels_ch3_empty_n(p_scale_channels_ch3_empty_n),
    .p_scale_channels_ch3_read(yuv2rgb_1_U0_p_scale_channels_ch3_read),
    .p_scale_channels_ch3_num_data_valid(p_scale_channels_ch3_num_data_valid),
    .p_scale_channels_ch3_fifo_cap(p_scale_channels_ch3_fifo_cap),
    .p_scale_width_dout(p_scale_width_dout),
    .p_scale_width_empty_n(p_scale_width_empty_n),
    .p_scale_width_read(yuv2rgb_1_U0_p_scale_width_read),
    .p_scale_width_num_data_valid(p_scale_width_num_data_valid),
    .p_scale_width_fifo_cap(p_scale_width_fifo_cap),
    .p_scale_height_dout(p_scale_height_dout),
    .p_scale_height_empty_n(p_scale_height_empty_n),
    .p_scale_height_read(yuv2rgb_1_U0_p_scale_height_read),
    .p_scale_height_num_data_valid(p_scale_height_num_data_valid),
    .p_scale_height_fifo_cap(p_scale_height_fifo_cap),
    .m_axi_gmem_0_AWVALID(yuv2rgb_1_U0_m_axi_gmem_0_AWVALID),
    .m_axi_gmem_0_AWREADY(gmem_0_AWREADY),
    .m_axi_gmem_0_AWADDR(yuv2rgb_1_U0_m_axi_gmem_0_AWADDR),
    .m_axi_gmem_0_AWID(yuv2rgb_1_U0_m_axi_gmem_0_AWID),
    .m_axi_gmem_0_AWLEN(yuv2rgb_1_U0_m_axi_gmem_0_AWLEN),
    .m_axi_gmem_0_AWSIZE(yuv2rgb_1_U0_m_axi_gmem_0_AWSIZE),
    .m_axi_gmem_0_AWBURST(yuv2rgb_1_U0_m_axi_gmem_0_AWBURST),
    .m_axi_gmem_0_AWLOCK(yuv2rgb_1_U0_m_axi_gmem_0_AWLOCK),
    .m_axi_gmem_0_AWCACHE(yuv2rgb_1_U0_m_axi_gmem_0_AWCACHE),
    .m_axi_gmem_0_AWPROT(yuv2rgb_1_U0_m_axi_gmem_0_AWPROT),
    .m_axi_gmem_0_AWQOS(yuv2rgb_1_U0_m_axi_gmem_0_AWQOS),
    .m_axi_gmem_0_AWREGION(yuv2rgb_1_U0_m_axi_gmem_0_AWREGION),
    .m_axi_gmem_0_AWUSER(yuv2rgb_1_U0_m_axi_gmem_0_AWUSER),
    .m_axi_gmem_0_WVALID(yuv2rgb_1_U0_m_axi_gmem_0_WVALID),
    .m_axi_gmem_0_WREADY(gmem_0_WREADY),
    .m_axi_gmem_0_WDATA(yuv2rgb_1_U0_m_axi_gmem_0_WDATA),
    .m_axi_gmem_0_WSTRB(yuv2rgb_1_U0_m_axi_gmem_0_WSTRB),
    .m_axi_gmem_0_WLAST(yuv2rgb_1_U0_m_axi_gmem_0_WLAST),
    .m_axi_gmem_0_WID(yuv2rgb_1_U0_m_axi_gmem_0_WID),
    .m_axi_gmem_0_WUSER(yuv2rgb_1_U0_m_axi_gmem_0_WUSER),
    .m_axi_gmem_0_ARVALID(yuv2rgb_1_U0_m_axi_gmem_0_ARVALID),
    .m_axi_gmem_0_ARREADY(1'b0),
    .m_axi_gmem_0_ARADDR(yuv2rgb_1_U0_m_axi_gmem_0_ARADDR),
    .m_axi_gmem_0_ARID(yuv2rgb_1_U0_m_axi_gmem_0_ARID),
    .m_axi_gmem_0_ARLEN(yuv2rgb_1_U0_m_axi_gmem_0_ARLEN),
    .m_axi_gmem_0_ARSIZE(yuv2rgb_1_U0_m_axi_gmem_0_ARSIZE),
    .m_axi_gmem_0_ARBURST(yuv2rgb_1_U0_m_axi_gmem_0_ARBURST),
    .m_axi_gmem_0_ARLOCK(yuv2rgb_1_U0_m_axi_gmem_0_ARLOCK),
    .m_axi_gmem_0_ARCACHE(yuv2rgb_1_U0_m_axi_gmem_0_ARCACHE),
    .m_axi_gmem_0_ARPROT(yuv2rgb_1_U0_m_axi_gmem_0_ARPROT),
    .m_axi_gmem_0_ARQOS(yuv2rgb_1_U0_m_axi_gmem_0_ARQOS),
    .m_axi_gmem_0_ARREGION(yuv2rgb_1_U0_m_axi_gmem_0_ARREGION),
    .m_axi_gmem_0_ARUSER(yuv2rgb_1_U0_m_axi_gmem_0_ARUSER),
    .m_axi_gmem_0_RVALID(1'b0),
    .m_axi_gmem_0_RREADY(yuv2rgb_1_U0_m_axi_gmem_0_RREADY),
    .m_axi_gmem_0_RDATA(16'd0),
    .m_axi_gmem_0_RLAST(1'b0),
    .m_axi_gmem_0_RID(1'd0),
    .m_axi_gmem_0_RFIFONUM(10'd0),
    .m_axi_gmem_0_RUSER(1'd0),
    .m_axi_gmem_0_RRESP(2'd0),
    .m_axi_gmem_0_BVALID(gmem_0_BVALID),
    .m_axi_gmem_0_BREADY(yuv2rgb_1_U0_m_axi_gmem_0_BREADY),
    .m_axi_gmem_0_BRESP(gmem_0_BRESP),
    .m_axi_gmem_0_BID(gmem_0_BID),
    .m_axi_gmem_0_BUSER(gmem_0_BUSER),
    .out_channels_ch1_dout(out_channels_ch1_c_dout),
    .out_channels_ch1_empty_n(out_channels_ch1_c_empty_n),
    .out_channels_ch1_read(yuv2rgb_1_U0_out_channels_ch1_read),
    .out_channels_ch1_num_data_valid(out_channels_ch1_c_num_data_valid),
    .out_channels_ch1_fifo_cap(out_channels_ch1_c_fifo_cap),
    .out_channels_ch2_dout(out_channels_ch2_c_dout),
    .out_channels_ch2_empty_n(out_channels_ch2_c_empty_n),
    .out_channels_ch2_read(yuv2rgb_1_U0_out_channels_ch2_read),
    .out_channels_ch2_num_data_valid(out_channels_ch2_c_num_data_valid),
    .out_channels_ch2_fifo_cap(out_channels_ch2_c_fifo_cap),
    .out_channels_ch3_dout(out_channels_ch3_c_dout),
    .out_channels_ch3_empty_n(out_channels_ch3_c_empty_n),
    .out_channels_ch3_read(yuv2rgb_1_U0_out_channels_ch3_read),
    .out_channels_ch3_num_data_valid(out_channels_ch3_c_num_data_valid),
    .out_channels_ch3_fifo_cap(out_channels_ch3_c_fifo_cap),
    .out_width_dout(out_width_c_dout),
    .out_width_empty_n(out_width_c_empty_n),
    .out_width_read(yuv2rgb_1_U0_out_width_read),
    .out_width_num_data_valid(out_width_c_num_data_valid),
    .out_width_fifo_cap(out_width_c_fifo_cap),
    .out_height_dout(out_height_c_dout),
    .out_height_empty_n(out_height_c_empty_n),
    .out_height_read(yuv2rgb_1_U0_out_height_read),
    .out_height_num_data_valid(out_height_c_num_data_valid),
    .out_height_fifo_cap(out_height_c_fifo_cap)
);

yuv_filter_fifo_w64_d4_S out_channels_ch1_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_out_channels_ch1_c_din),
    .if_full_n(out_channels_ch1_c_full_n),
    .if_write(entry_proc_U0_out_channels_ch1_c_write),
    .if_dout(out_channels_ch1_c_dout),
    .if_empty_n(out_channels_ch1_c_empty_n),
    .if_read(yuv2rgb_1_U0_out_channels_ch1_read),
    .if_num_data_valid(out_channels_ch1_c_num_data_valid),
    .if_fifo_cap(out_channels_ch1_c_fifo_cap)
);

yuv_filter_fifo_w64_d4_S out_channels_ch2_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_out_channels_ch2_c_din),
    .if_full_n(out_channels_ch2_c_full_n),
    .if_write(entry_proc_U0_out_channels_ch2_c_write),
    .if_dout(out_channels_ch2_c_dout),
    .if_empty_n(out_channels_ch2_c_empty_n),
    .if_read(yuv2rgb_1_U0_out_channels_ch2_read),
    .if_num_data_valid(out_channels_ch2_c_num_data_valid),
    .if_fifo_cap(out_channels_ch2_c_fifo_cap)
);

yuv_filter_fifo_w64_d4_S out_channels_ch3_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_out_channels_ch3_c_din),
    .if_full_n(out_channels_ch3_c_full_n),
    .if_write(entry_proc_U0_out_channels_ch3_c_write),
    .if_dout(out_channels_ch3_c_dout),
    .if_empty_n(out_channels_ch3_c_empty_n),
    .if_read(yuv2rgb_1_U0_out_channels_ch3_read),
    .if_num_data_valid(out_channels_ch3_c_num_data_valid),
    .if_fifo_cap(out_channels_ch3_c_fifo_cap)
);

yuv_filter_fifo_w64_d4_S out_width_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_out_width_c_din),
    .if_full_n(out_width_c_full_n),
    .if_write(entry_proc_U0_out_width_c_write),
    .if_dout(out_width_c_dout),
    .if_empty_n(out_width_c_empty_n),
    .if_read(yuv2rgb_1_U0_out_width_read),
    .if_num_data_valid(out_width_c_num_data_valid),
    .if_fifo_cap(out_width_c_fifo_cap)
);

yuv_filter_fifo_w64_d4_S out_height_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_out_height_c_din),
    .if_full_n(out_height_c_full_n),
    .if_write(entry_proc_U0_out_height_c_write),
    .if_dout(out_height_c_dout),
    .if_empty_n(out_height_c_empty_n),
    .if_read(yuv2rgb_1_U0_out_height_read),
    .if_num_data_valid(out_height_c_num_data_valid),
    .if_fifo_cap(out_height_c_fifo_cap)
);

yuv_filter_fifo_w8_d3_S Y_scale_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_Y_scale_c_din),
    .if_full_n(Y_scale_c_full_n),
    .if_write(entry_proc_U0_Y_scale_c_write),
    .if_dout(Y_scale_c_dout),
    .if_empty_n(Y_scale_c_empty_n),
    .if_read(yuv_scale_U0_Y_scale_read),
    .if_num_data_valid(Y_scale_c_num_data_valid),
    .if_fifo_cap(Y_scale_c_fifo_cap)
);

yuv_filter_fifo_w8_d3_S U_scale_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_U_scale_c_din),
    .if_full_n(U_scale_c_full_n),
    .if_write(entry_proc_U0_U_scale_c_write),
    .if_dout(U_scale_c_dout),
    .if_empty_n(U_scale_c_empty_n),
    .if_read(yuv_scale_U0_U_scale_read),
    .if_num_data_valid(U_scale_c_num_data_valid),
    .if_fifo_cap(U_scale_c_fifo_cap)
);

yuv_filter_fifo_w8_d3_S V_scale_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_V_scale_c_din),
    .if_full_n(V_scale_c_full_n),
    .if_write(entry_proc_U0_V_scale_c_write),
    .if_dout(V_scale_c_dout),
    .if_empty_n(V_scale_c_empty_n),
    .if_read(yuv_scale_U0_V_scale_read),
    .if_num_data_valid(V_scale_c_num_data_valid),
    .if_fifo_cap(V_scale_c_fifo_cap)
);

yuv_filter_fifo_w8_d2_S p_yuv_channels_ch1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rgb2yuv_1_U0_p_yuv_channels_ch1_din),
    .if_full_n(p_yuv_channels_ch1_full_n),
    .if_write(rgb2yuv_1_U0_p_yuv_channels_ch1_write),
    .if_dout(p_yuv_channels_ch1_dout),
    .if_empty_n(p_yuv_channels_ch1_empty_n),
    .if_read(yuv_scale_U0_p_yuv_channels_ch1_read),
    .if_num_data_valid(p_yuv_channels_ch1_num_data_valid),
    .if_fifo_cap(p_yuv_channels_ch1_fifo_cap)
);

yuv_filter_fifo_w8_d2_S p_yuv_channels_ch2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rgb2yuv_1_U0_p_yuv_channels_ch2_din),
    .if_full_n(p_yuv_channels_ch2_full_n),
    .if_write(rgb2yuv_1_U0_p_yuv_channels_ch2_write),
    .if_dout(p_yuv_channels_ch2_dout),
    .if_empty_n(p_yuv_channels_ch2_empty_n),
    .if_read(yuv_scale_U0_p_yuv_channels_ch2_read),
    .if_num_data_valid(p_yuv_channels_ch2_num_data_valid),
    .if_fifo_cap(p_yuv_channels_ch2_fifo_cap)
);

yuv_filter_fifo_w8_d2_S p_yuv_channels_ch3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rgb2yuv_1_U0_p_yuv_channels_ch3_din),
    .if_full_n(p_yuv_channels_ch3_full_n),
    .if_write(rgb2yuv_1_U0_p_yuv_channels_ch3_write),
    .if_dout(p_yuv_channels_ch3_dout),
    .if_empty_n(p_yuv_channels_ch3_empty_n),
    .if_read(yuv_scale_U0_p_yuv_channels_ch3_read),
    .if_num_data_valid(p_yuv_channels_ch3_num_data_valid),
    .if_fifo_cap(p_yuv_channels_ch3_fifo_cap)
);

yuv_filter_fifo_w16_d2_S p_yuv_width_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rgb2yuv_1_U0_p_yuv_width_din),
    .if_full_n(p_yuv_width_full_n),
    .if_write(rgb2yuv_1_U0_p_yuv_width_write),
    .if_dout(p_yuv_width_dout),
    .if_empty_n(p_yuv_width_empty_n),
    .if_read(yuv_scale_U0_p_yuv_width_read),
    .if_num_data_valid(p_yuv_width_num_data_valid),
    .if_fifo_cap(p_yuv_width_fifo_cap)
);

yuv_filter_fifo_w16_d2_S p_yuv_height_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rgb2yuv_1_U0_p_yuv_height_din),
    .if_full_n(p_yuv_height_full_n),
    .if_write(rgb2yuv_1_U0_p_yuv_height_write),
    .if_dout(p_yuv_height_dout),
    .if_empty_n(p_yuv_height_empty_n),
    .if_read(yuv_scale_U0_p_yuv_height_read),
    .if_num_data_valid(p_yuv_height_num_data_valid),
    .if_fifo_cap(p_yuv_height_fifo_cap)
);

yuv_filter_fifo_w8_d2_S p_scale_channels_ch1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(yuv_scale_U0_p_scale_channels_ch1_din),
    .if_full_n(p_scale_channels_ch1_full_n),
    .if_write(yuv_scale_U0_p_scale_channels_ch1_write),
    .if_dout(p_scale_channels_ch1_dout),
    .if_empty_n(p_scale_channels_ch1_empty_n),
    .if_read(yuv2rgb_1_U0_p_scale_channels_ch1_read),
    .if_num_data_valid(p_scale_channels_ch1_num_data_valid),
    .if_fifo_cap(p_scale_channels_ch1_fifo_cap)
);

yuv_filter_fifo_w8_d2_S p_scale_channels_ch2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(yuv_scale_U0_p_scale_channels_ch2_din),
    .if_full_n(p_scale_channels_ch2_full_n),
    .if_write(yuv_scale_U0_p_scale_channels_ch2_write),
    .if_dout(p_scale_channels_ch2_dout),
    .if_empty_n(p_scale_channels_ch2_empty_n),
    .if_read(yuv2rgb_1_U0_p_scale_channels_ch2_read),
    .if_num_data_valid(p_scale_channels_ch2_num_data_valid),
    .if_fifo_cap(p_scale_channels_ch2_fifo_cap)
);

yuv_filter_fifo_w8_d2_S p_scale_channels_ch3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(yuv_scale_U0_p_scale_channels_ch3_din),
    .if_full_n(p_scale_channels_ch3_full_n),
    .if_write(yuv_scale_U0_p_scale_channels_ch3_write),
    .if_dout(p_scale_channels_ch3_dout),
    .if_empty_n(p_scale_channels_ch3_empty_n),
    .if_read(yuv2rgb_1_U0_p_scale_channels_ch3_read),
    .if_num_data_valid(p_scale_channels_ch3_num_data_valid),
    .if_fifo_cap(p_scale_channels_ch3_fifo_cap)
);

yuv_filter_fifo_w16_d2_S p_scale_width_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(yuv_scale_U0_p_scale_width_din),
    .if_full_n(p_scale_width_full_n),
    .if_write(yuv_scale_U0_p_scale_width_write),
    .if_dout(p_scale_width_dout),
    .if_empty_n(p_scale_width_empty_n),
    .if_read(yuv2rgb_1_U0_p_scale_width_read),
    .if_num_data_valid(p_scale_width_num_data_valid),
    .if_fifo_cap(p_scale_width_fifo_cap)
);

yuv_filter_fifo_w16_d2_S p_scale_height_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(yuv_scale_U0_p_scale_height_din),
    .if_full_n(p_scale_height_full_n),
    .if_write(yuv_scale_U0_p_scale_height_write),
    .if_dout(p_scale_height_dout),
    .if_empty_n(p_scale_height_empty_n),
    .if_read(yuv2rgb_1_U0_p_scale_height_read),
    .if_num_data_valid(p_scale_height_num_data_valid),
    .if_fifo_cap(p_scale_height_fifo_cap)
);

yuv_filter_start_for_yuv_scale_U0 start_for_yuv_scale_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_yuv_scale_U0_din),
    .if_full_n(start_for_yuv_scale_U0_full_n),
    .if_write(entry_proc_U0_start_write),
    .if_dout(start_for_yuv_scale_U0_dout),
    .if_empty_n(start_for_yuv_scale_U0_empty_n),
    .if_read(yuv_scale_U0_ap_ready)
);

yuv_filter_start_for_yuv2rgb_1_U0 start_for_yuv2rgb_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_yuv2rgb_1_U0_din),
    .if_full_n(start_for_yuv2rgb_1_U0_full_n),
    .if_write(entry_proc_U0_start_write),
    .if_dout(start_for_yuv2rgb_1_U0_dout),
    .if_empty_n(start_for_yuv2rgb_1_U0_empty_n),
    .if_read(yuv2rgb_1_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_rgb2yuv_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_rgb2yuv_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_rgb2yuv_1_U0_ap_ready <= ap_sync_rgb2yuv_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

assign ap_done = yuv2rgb_1_U0_ap_done;

assign ap_idle = (yuv_scale_U0_ap_idle & yuv2rgb_1_U0_ap_idle & rgb2yuv_1_U0_ap_idle & entry_proc_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_entry_proc_U0_ap_ready = (entry_proc_U0_ap_ready | ap_sync_reg_entry_proc_U0_ap_ready);

assign ap_sync_ready = (ap_sync_rgb2yuv_1_U0_ap_ready & ap_sync_entry_proc_U0_ap_ready);

assign ap_sync_rgb2yuv_1_U0_ap_ready = (rgb2yuv_1_U0_ap_ready | ap_sync_reg_rgb2yuv_1_U0_ap_ready);

assign entry_proc_U0_ap_continue = 1'b1;

assign entry_proc_U0_ap_start = ((ap_sync_reg_entry_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign entry_proc_U0_start_full_n = (start_for_yuv_scale_U0_full_n & start_for_yuv2rgb_1_U0_full_n);

assign gmem_0_BID = 1'd0;

assign gmem_0_BRESP = 2'd0;

assign gmem_0_BUSER = 1'd0;

assign gmem_0_RID = 1'd0;

assign gmem_0_RLAST = 1'b0;

assign gmem_0_RRESP = 2'd0;

assign gmem_0_RUSER = 1'd0;

assign rgb2yuv_1_U0_ap_continue = 1'b1;

assign rgb2yuv_1_U0_ap_start = ((ap_sync_reg_rgb2yuv_1_U0_ap_ready ^ 1'b1) & ap_start);

assign start_for_yuv2rgb_1_U0_din = 1'b1;

assign start_for_yuv_scale_U0_din = 1'b1;

assign yuv2rgb_1_U0_ap_continue = ap_continue;

assign yuv2rgb_1_U0_ap_start = start_for_yuv2rgb_1_U0_empty_n;

assign yuv_scale_U0_ap_continue = 1'b1;

assign yuv_scale_U0_ap_start = start_for_yuv_scale_U0_empty_n;

assign yuv_scale_U0_p_scale_channels_ch1_fifo_cap = p_scale_channels_ch1_fifo_cap;

assign yuv_scale_U0_p_scale_channels_ch1_num_data_valid = p_scale_channels_ch1_num_data_valid;

assign yuv_scale_U0_p_scale_channels_ch2_fifo_cap = p_scale_channels_ch2_fifo_cap;

assign yuv_scale_U0_p_scale_channels_ch2_num_data_valid = p_scale_channels_ch2_num_data_valid;

assign yuv_scale_U0_p_scale_channels_ch3_fifo_cap = p_scale_channels_ch3_fifo_cap;

assign yuv_scale_U0_p_scale_channels_ch3_num_data_valid = p_scale_channels_ch3_num_data_valid;

endmodule //yuv_filter
