{"Sang Woo Jun": [0.9993349462747574, ["BlueDBM: an appliance for big data analytics", ["Sang Woo Jun", "Ming Liu", "Sungjin Lee", "Jamey Hicks", "John Ankcorn", "Myron King", "Shuotao Xu", "Arvind"], "https://doi.org/10.1145/2749469.2750412", "isca", 2015]], "Sungjin Lee": [0.8338429629802704, ["BlueDBM: an appliance for big data analytics", ["Sang Woo Jun", "Ming Liu", "Sungjin Lee", "Jamey Hicks", "John Ankcorn", "Myron King", "Shuotao Xu", "Arvind"], "https://doi.org/10.1145/2749469.2750412", "isca", 2015]], "Junwhan Ahn": [0.8861767500638962, ["A scalable processing-in-memory accelerator for parallel graph processing", ["Junwhan Ahn", "Sungpack Hong", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750386", "isca", 2015], ["PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture", ["Junwhan Ahn", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750385", "isca", 2015]], "Sungpack Hong": [0.9929379224777222, ["A scalable processing-in-memory accelerator for parallel graph processing", ["Junwhan Ahn", "Sungpack Hong", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750386", "isca", 2015]], "Sungjoo Yoo": [1, ["A scalable processing-in-memory accelerator for parallel graph processing", ["Junwhan Ahn", "Sungpack Hong", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750386", "isca", 2015], ["PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture", ["Junwhan Ahn", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750385", "isca", 2015]], "Kiyoung Choi": [1, ["A scalable processing-in-memory accelerator for parallel graph processing", ["Junwhan Ahn", "Sungpack Hong", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750386", "isca", 2015], ["PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture", ["Junwhan Ahn", "Sungjoo Yoo", "Onur Mutlu", "Kiyoung Choi"], "https://doi.org/10.1145/2749469.2750385", "isca", 2015]], "Sung Jin Kim": [0.8338429629802704, ["Efficient execution of memory access phases using dataflow specialization", ["Chen-Han Ho", "Sung Jin Kim", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/2749469.2750390", "isca", 2015]], "Yunsup Lee": [0.9917759895324707, ["Flexible software profiling of GPU architectures", ["Mark Stephenson", "Siva Kumar Sastry Hari", "Yunsup Lee", "Eiman Ebrahimi", "Daniel R. Johnson", "David W. Nellans", "Mike OConnor", "Stephen W. Keckler"], "https://doi.org/10.1145/2749469.2750375", "isca", 2015]], "Yongjun Lee": [0.6659563481807709, ["A fully associative, tagless DRAM cache", ["Yongjun Lee", "Jongwon Kim", "Hakbeom Jang", "Hyunggyun Yang", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1145/2749469.2750383", "isca", 2015]], "Jongwon Kim": [0.9739078283309937, ["A fully associative, tagless DRAM cache", ["Yongjun Lee", "Jongwon Kim", "Hakbeom Jang", "Hyunggyun Yang", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1145/2749469.2750383", "isca", 2015]], "Hakbeom Jang": [0.9966834485530853, ["A fully associative, tagless DRAM cache", ["Yongjun Lee", "Jongwon Kim", "Hakbeom Jang", "Hyunggyun Yang", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1145/2749469.2750383", "isca", 2015]], "Hyunggyun Yang": [0.9926571846008301, ["A fully associative, tagless DRAM cache", ["Yongjun Lee", "Jongwon Kim", "Hakbeom Jang", "Hyunggyun Yang", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1145/2749469.2750383", "isca", 2015]], "Jangwoo Kim": [1, ["A fully associative, tagless DRAM cache", ["Yongjun Lee", "Jongwon Kim", "Hakbeom Jang", "Hyunggyun Yang", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1145/2749469.2750383", "isca", 2015]], "Jinkyu Jeong": [0.9958967119455338, ["A fully associative, tagless DRAM cache", ["Yongjun Lee", "Jongwon Kim", "Hakbeom Jang", "Hyunggyun Yang", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1145/2749469.2750383", "isca", 2015]], "Jae W. Lee": [1, ["A fully associative, tagless DRAM cache", ["Yongjun Lee", "Jongwon Kim", "Hakbeom Jang", "Hyunggyun Yang", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1145/2749469.2750383", "isca", 2015]], "Jungwhan Choi": [0.9998181909322739, ["Multiple clone row DRAM: a low latency and area optimized DRAM", ["Jungwhan Choi", "Wongyu Shin", "Jaemin Jang", "Jinwoong Suh", "Yongkee Kwon", "Youngsuk Moon", "Lee-Sup Kim"], "https://doi.org/10.1145/2749469.2750402", "isca", 2015]], "Jaemin Jang": [0.9150348603725433, ["Multiple clone row DRAM: a low latency and area optimized DRAM", ["Jungwhan Choi", "Wongyu Shin", "Jaemin Jang", "Jinwoong Suh", "Yongkee Kwon", "Youngsuk Moon", "Lee-Sup Kim"], "https://doi.org/10.1145/2749469.2750402", "isca", 2015]], "Jinwoong Suh": [0.9956647455692291, ["Multiple clone row DRAM: a low latency and area optimized DRAM", ["Jungwhan Choi", "Wongyu Shin", "Jaemin Jang", "Jinwoong Suh", "Yongkee Kwon", "Youngsuk Moon", "Lee-Sup Kim"], "https://doi.org/10.1145/2749469.2750402", "isca", 2015]], "Yongkee Kwon": [0.9923533797264099, ["Multiple clone row DRAM: a low latency and area optimized DRAM", ["Jungwhan Choi", "Wongyu Shin", "Jaemin Jang", "Jinwoong Suh", "Yongkee Kwon", "Youngsuk Moon", "Lee-Sup Kim"], "https://doi.org/10.1145/2749469.2750402", "isca", 2015]], "Youngsuk Moon": [0.9946821182966232, ["Multiple clone row DRAM: a low latency and area optimized DRAM", ["Jungwhan Choi", "Wongyu Shin", "Jaemin Jang", "Jinwoong Suh", "Yongkee Kwon", "Youngsuk Moon", "Lee-Sup Kim"], "https://doi.org/10.1145/2749469.2750402", "isca", 2015]], "Lee-Sup Kim": [0.9903254508972168, ["Multiple clone row DRAM: a low latency and area optimized DRAM", ["Jungwhan Choi", "Wongyu Shin", "Jaemin Jang", "Jinwoong Suh", "Yongkee Kwon", "Youngsuk Moon", "Lee-Sup Kim"], "https://doi.org/10.1145/2749469.2750402", "isca", 2015]], "Hyeontaek Lim": [0.9999938309192657, ["Architecting to achieve a billion requests per second throughput on a single key-value store server platform", ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "https://doi.org/10.1145/2749469.2750416", "isca", 2015]], "Jung Ho Ahn": [0.9047393798828125, ["Architecting to achieve a billion requests per second throughput on a single key-value store server platform", ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "https://doi.org/10.1145/2749469.2750416", "isca", 2015]], "Sukhan Lee": [0.89878349006176, ["Architecting to achieve a billion requests per second throughput on a single key-value store server platform", ["Sheng Li", "Hyeontaek Lim", "Victor W. Lee", "Jung Ho Ahn", "Anuj Kalia", "Michael Kaminsky", "David G. Andersen", "Seongil O", "Sukhan Lee", "Pradeep Dubey"], "https://doi.org/10.1145/2749469.2750416", "isca", 2015]], "Sangpil Lee": [0.8079417645931244, ["Warped-compression: enabling power efficient GPUs through register compression", ["Sangpil Lee", "Keunsoo Kim", "Gunjae Koo", "Hyeran Jeon", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1145/2749469.2750417", "isca", 2015]], "Keunsoo Kim": [0.9999212324619293, ["Warped-compression: enabling power efficient GPUs through register compression", ["Sangpil Lee", "Keunsoo Kim", "Gunjae Koo", "Hyeran Jeon", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1145/2749469.2750417", "isca", 2015]], "Gunjae Koo": [0.9912931025028229, ["Warped-compression: enabling power efficient GPUs through register compression", ["Sangpil Lee", "Keunsoo Kim", "Gunjae Koo", "Hyeran Jeon", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1145/2749469.2750417", "isca", 2015]], "Hyeran Jeon": [0.9832432568073273, ["Warped-compression: enabling power efficient GPUs through register compression", ["Sangpil Lee", "Keunsoo Kim", "Gunjae Koo", "Hyeran Jeon", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1145/2749469.2750417", "isca", 2015]], "Won Woo Ro": [1, ["Warped-compression: enabling power efficient GPUs through register compression", ["Sangpil Lee", "Keunsoo Kim", "Gunjae Koo", "Hyeran Jeon", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1145/2749469.2750417", "isca", 2015]], "Heejin Ahn": [0.9188795387744904, ["DynaSpAM: dynamic spatial architecture mapping using out of order instruction schedules", ["Feng Liu", "Heejin Ahn", "Stephen R. Beard", "Taewook Oh", "David I. August"], "https://doi.org/10.1145/2749469.2750414", "isca", 2015]], "Taewook Oh": [0.9535388648509979, ["DynaSpAM: dynamic spatial architecture mapping using out of order instruction schedules", ["Feng Liu", "Heejin Ahn", "Stephen R. Beard", "Taewook Oh", "David I. August"], "https://doi.org/10.1145/2749469.2750414", "isca", 2015]], "Yoonmyung Lee": [0.9997580647468567, ["MBus: an ultra-low power interconnect bus for next generation nanopower systems", ["Pat Pannuto", "Yoonmyung Lee", "Ye-Sheng Kuo", "Zhiyoong Foo", "Benjamin P. Kempke", "Gyouho Kim", "Ronald G. Dreslinski", "David T. Blaauw", "Prabal Dutta"], "https://doi.org/10.1145/2749469.2750376", "isca", 2015]], "Gyouho Kim": [0.9955815970897675, ["MBus: an ultra-low power interconnect bus for next generation nanopower systems", ["Pat Pannuto", "Yoonmyung Lee", "Ye-Sheng Kuo", "Zhiyoong Foo", "Benjamin P. Kempke", "Gyouho Kim", "Ronald G. Dreslinski", "David T. Blaauw", "Prabal Dutta"], "https://doi.org/10.1145/2749469.2750376", "isca", 2015]], "Nam Sung Kim": [0.9872660338878632, ["COP: to compress and protect main memory", ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "https://doi.org/10.1145/2749469.2750377", "isca", 2015]]}