[ START MERGED ]
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reset_n_i Counter_reveal_coretop_instance/counter_la0_inst_0/reset_rvl_n
Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w.CN jtaghub16_jtck
Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jrstn_i jtaghub16_jrstn
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/reset_n_i Counter_reveal_coretop_instance/counter_la0_inst_0/reset_rvl_n
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/reset_n_i Counter_reveal_coretop_instance/counter_la0_inst_0/reset_rvl_n
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/reset_n_i Counter_reveal_coretop_instance/counter_la0_inst_0/reset_rvl_n
Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/reset_n_i Counter_reveal_coretop_instance/counter_la0_inst_0/reset_rvl_n
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2.CN jtaghub16_jtck
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jrstn_i jtaghub16_jrstn
mg5ahub/jtck_i_0 jtaghub16_jtck
mg5ahub/jrstn_i jtaghub16_jrstn
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/jtck_i jtaghub16_jtck
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/jrstn_i jtaghub16_jrstn
[ END MERGED ]
[ START CLIPPED ]
mg5ahub/ip_enable_13
mg5ahub/ip_enable_10
mg5ahub/ip_enable_9
mg5ahub/ip_enable_8
mg5ahub/ip_enable_14
mg5ahub/ip_enable_11
mg5ahub/jtdo2_int_m9_0_m3_0_a2_2
mg5ahub/ip_enable_7
mg5ahub/ip_enable_12
mg5ahub/jtdo2_int_m3_0_s
mg5ahub/ip_enable_6
mg5ahub/ip_enable_5
mg5ahub/jtdo2_int_m9
mg5ahub/genblk0_genblk5_jtage_u_RNO_8
mg5ahub/jtdo2_int_m3
mg5ahub/genblk0_genblk5_jtage_u_RNO_10
mg5ahub/genblk0_genblk5_jtage_u_RNO_5
mg5ahub/genblk0_genblk5_jtage_u_RNO_9
mg5ahub/genblk0_genblk5_jtage_u_RNO_11
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/scuba_vlo
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/scuba_vlo
mg5ahub/rom_rd_addr_s_0_S1_7
mg5ahub/rom_rd_addr_s_0_COUT_7
mg5ahub/ip_enable_15
mg5ahub/er2_tdo_9
mg5ahub/er2_tdo_10
mg5ahub/er2_tdo_8
mg5ahub/er2_tdo_1
mg5ahub/er2_tdo_3
mg5ahub/er2_tdo_4
mg5ahub/er2_tdo_2
mg5ahub/er2_tdo_14
mg5ahub/er2_tdo_15
mg5ahub/er2_tdo_11
mg5ahub/er2_tdo_12
mg5ahub/er2_tdo_13
mg5ahub/genblk0_genblk5_un1_jtage_u
mg5ahub/genblk0_genblk5_un1_jtage_u_1
mg5ahub/tdoa
mg5ahub/tdia
mg5ahub/tmsa
mg5ahub/tcka
mg5ahub/er2_tdo_6
mg5ahub/er2_tdo_7
mg5ahub/er2_tdo_5
mg5ahub/cdn
mg5ahub/rom_rd_addr_cry_0_S0_0
un2_Count_cry_29_0_COUT
Counter_reveal_coretop_instance/counter_la0_inst_0/GND
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_S0[0]
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_1
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_COUT[3]
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/pre_trig_cntr_cry_0_S0[0]
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_2
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/pre_trig_cntr_cry_0_COUT[3]
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/post_trig_cntr_cry_0_S0[0]
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_3
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/post_trig_cntr_cry_0_COUT[3]
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_S0[0]
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_4
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_COUT[3]
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/scuba_vhi
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOB17
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOB16
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOB15
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOB14
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOB13
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOB12
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOB11
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOB10
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOB9
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOB8
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOA17
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOA16
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOA15
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOA14
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOA13
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOA12
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOA11
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOA10
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOA9
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOA8
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOA7
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOA6
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOA5
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOA4
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOA3
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOA2
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOA1
Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0/DOA0
Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry_0_S0[0]
Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_1
Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s_0_S1[5]
Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s_0_COUT[5]
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/VCC
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/GND
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[4]
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_cry_0_S0[0]
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_1
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_s_0_S1[15]
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_s_0_COUT[15]
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/scuba_vhi
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOB17
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOB16
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOB15
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOB14
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOB13
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOB12
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOB11
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOB10
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOB9
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOB8
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOB7
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOB6
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOB5
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOB4
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOB3
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOB2
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOB1
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOA17
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOA16
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOA15
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOA14
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOA13
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOA12
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOA11
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOA10
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOA9
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOA8
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOA7
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOA6
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOA5
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOA4
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOA3
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOA2
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOA1
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1ac7f_0_0_0/DOA0
Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[3]
UART_Inst/ClkCount_4_cry_0_0_S0
UART_Inst/N_1
UART_Inst/ClkCount_4_s_9_0_S1
UART_Inst/ClkCount_4_s_9_0_COUT
un2_Count_cry_0_0_S1
un2_Count_cry_0_0_S0
N_1
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.12.0.240.2 -- WARNING: Map write only section -- Sat Apr 30 18:32:37 2022

SYSCONFIG DONE_OD=ON DONE_EX=OFF CONFIG_SECURE=OFF WAKE_UP=21 WAKE_ON_LOCK=OFF INBUF=ON MASTER_SPI_PORT=DISABLE SLAVE_SPI_PORT=DISABLE MY_ASSP=OFF ONE_TIME_PROGRAM=OFF ;
LOCATE COMP "opUART_Tx" SITE "109" ;
LOCATE COMP "ipClk" SITE "21" ;
LOCATE COMP "opLED[7]" SITE "37" ;
LOCATE COMP "opLED[6]" SITE "38" ;
LOCATE COMP "opLED[5]" SITE "39" ;
LOCATE COMP "opLED[4]" SITE "40" ;
LOCATE COMP "opLED[3]" SITE "43" ;
LOCATE COMP "opLED[2]" SITE "44" ;
LOCATE COMP "opLED[1]" SITE "45" ;
LOCATE COMP "opLED[0]" SITE "46" ;
LOCATE COMP "ipUART_Rx" SITE "110" ;
LOCATE COMP "ipReset" SITE "19" ;
FREQUENCY PORT "ipClk" 50.000000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
