#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 10 18:17:25 2022
# Process ID: 3376
# Current directory: F:/Xilinx_soft/practice/dma_ex
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15496 F:\Xilinx_soft\practice\dma_ex\dma_ex.xpr
# Log file: F:/Xilinx_soft/practice/dma_ex/vivado.log
# Journal file: F:/Xilinx_soft/practice/dma_ex\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Xilinx_soft/practice/dma_ex/dma_ex.xpr
open_bd_design {F:/Xilinx_soft/practice/dma_ex/dma_ex.srcs/sources_1/bd/dma_block/dma_block.bd}
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property location {2 934 -312} [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
endgroup
set_property location {2 921 -314} [get_bd_cells axi_intc_0]
delete_bd_objs [get_bd_nets xlconcat_0_dout]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins axi_intc_0/intr]
connect_bd_net [get_bd_pins axi_intc_0/irq] [get_bd_pins processing_system7_0/IRQ_F2P]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_intc_0/s_axi} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
