
<style>
  .markdown-body .octicon {
  display: inline-block;
  fill: currentColor;
  vertical-align: text-bottom;
}

.markdown-body .anchor {
  float: left;
  line-height: 1;
  margin-left: -20px;
  padding-right: 4px;
}

.markdown-body .anchor:focus {
  outline: none;
}

.markdown-body h1 .octicon-link,
.markdown-body h2 .octicon-link,
.markdown-body h3 .octicon-link,
.markdown-body h4 .octicon-link,
.markdown-body h5 .octicon-link,
.markdown-body h6 .octicon-link {
  color: #1b1f23;
  vertical-align: middle;
  visibility: hidden;
}

.markdown-body h1:hover .anchor,
.markdown-body h2:hover .anchor,
.markdown-body h3:hover .anchor,
.markdown-body h4:hover .anchor,
.markdown-body h5:hover .anchor,
.markdown-body h6:hover .anchor {
  text-decoration: none;
}

.markdown-body h1:hover .anchor .octicon-link,
.markdown-body h2:hover .anchor .octicon-link,
.markdown-body h3:hover .anchor .octicon-link,
.markdown-body h4:hover .anchor .octicon-link,
.markdown-body h5:hover .anchor .octicon-link,
.markdown-body h6:hover .anchor .octicon-link {
  visibility: visible;
}

.markdown-body h1:hover .anchor .octicon-link:before,
.markdown-body h2:hover .anchor .octicon-link:before,
.markdown-body h3:hover .anchor .octicon-link:before,
.markdown-body h4:hover .anchor .octicon-link:before,
.markdown-body h5:hover .anchor .octicon-link:before,
.markdown-body h6:hover .anchor .octicon-link:before {
  width: 16px;
  height: 16px;
  content: ' ';
  display: inline-block;
  background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' viewBox='0 0 16 16' version='1.1' width='16' height='16' aria-hidden='true'%3E%3Cpath fill-rule='evenodd' d='M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z'%3E%3C/path%3E%3C/svg%3E");
}.markdown-body {
  -ms-text-size-adjust: 100%;
  -webkit-text-size-adjust: 100%;
  line-height: 1.5;
  color: #24292e;
  font-family: -apple-system,BlinkMacSystemFont,Segoe UI,Helvetica,Arial,sans-serif,Apple Color Emoji,Segoe UI Emoji;
  font-size: 16px;
  line-height: 1.5;
  word-wrap: break-word;
}

.markdown-body details {
  display: block;
}

.markdown-body summary {
  display: list-item;
}

.markdown-body a {
  background-color: initial;
}

.markdown-body a:active,
.markdown-body a:hover {
  outline-width: 0;
}

.markdown-body strong {
  font-weight: inherit;
  font-weight: bolder;
}

.markdown-body h1 {
  font-size: 2em;
  margin: .67em 0;
}

.markdown-body img {
  border-style: none;
}

.markdown-body code,
.markdown-body kbd,
.markdown-body pre {
  font-family: monospace,monospace;
  font-size: 1em;
}

.markdown-body hr {
  box-sizing: initial;
  height: 0;
  overflow: visible;
}

.markdown-body input {
  font: inherit;
  margin: 0;
}

.markdown-body input {
  overflow: visible;
}

.markdown-body [type=checkbox] {
  box-sizing: border-box;
  padding: 0;
}

.markdown-body * {
  box-sizing: border-box;
}

.markdown-body input {
  font-family: inherit;
  font-size: inherit;
  line-height: inherit;
}

.markdown-body a {
  color: #0366d6;
  text-decoration: none;
}

.markdown-body a:hover {
  text-decoration: underline;
}

.markdown-body strong {
  font-weight: 600;
}

.markdown-body hr {
  height: 0;
  margin: 15px 0;
  overflow: hidden;
  background: transparent;
  border: 0;
  border-bottom: 1px solid #dfe2e5;
}

.markdown-body hr:after,
.markdown-body hr:before {
  display: table;
  content: "";
}

.markdown-body hr:after {
  clear: both;
}

.markdown-body table {
  width:100%;
  border-spacing: 0;
  border-collapse: collapse;
}

.markdown-body td,
.markdown-body th {
  padding: 0;
}

.markdown-body th {
    background-color: #ffd78c;
}

.markdown-body details summary {
  cursor: pointer;
}

.markdown-body kbd {
  display: inline-block;
  padding: 3px 5px;
  font: 11px SFMono-Regular,Consolas,Liberation Mono,Menlo,monospace;
  line-height: 10px;
  color: #444d56;
  vertical-align: middle;
  background-color: #fafbfc;
  border: 1px solid #d1d5da;
  border-radius: 3px;
  box-shadow: inset 0 -1px 0 #d1d5da;
}

.markdown-body h1,
.markdown-body h2,
.markdown-body h3,
.markdown-body h4,
.markdown-body h5,
.markdown-body h6 {
  margin-top: 0;
  margin-bottom: 0;
}

.markdown-body h1 {
  font-size: 32px;
}

.markdown-body h1,
.markdown-body h2 {
  font-weight: 600;
}

.markdown-body h2 {
  font-size: 24px;
}

.markdown-body h3 {
  font-size: 20px;
}

.markdown-body h3,
.markdown-body h4 {
  font-weight: 600;
}

.markdown-body h4 {
  font-size: 16px;
}

.markdown-body h5 {
  font-size: 14px;
}

.markdown-body h5,
.markdown-body h6 {
  font-weight: 600;
}

.markdown-body h6 {
  font-size: 12px;
}

.markdown-body p {
  margin-top: 0;
  margin-bottom: 10px;
}

.markdown-body blockquote {
  margin: 0;
}

.markdown-body ol,
.markdown-body ul {
  padding-left: 0;
  margin-top: 0;
  margin-bottom: 0;
}

.markdown-body ol ol,
.markdown-body ul ol {
  list-style-type: lower-roman;
}

.markdown-body ol ol ol,
.markdown-body ol ul ol,
.markdown-body ul ol ol,
.markdown-body ul ul ol {
  list-style-type: lower-alpha;
}

.markdown-body dd {
  margin-left: 0;
}

.markdown-body code,
.markdown-body pre {
  font-family: SFMono-Regular,Consolas,Liberation Mono,Menlo,monospace;
  font-size: 12px;
}

.markdown-body pre {
  margin-top: 0;
  margin-bottom: 0;
}

.markdown-body input::-webkit-inner-spin-button,
.markdown-body input::-webkit-outer-spin-button {
  margin: 0;
  -webkit-appearance: none;
  appearance: none;
}

.markdown-body :checked+.radio-label {
  position: relative;
  z-index: 1;
  border-color: #0366d6;
}

.markdown-body .border {
  border: 1px solid #e1e4e8!important;
}

.markdown-body .border-0 {
  border: 0!important;
}

.markdown-body .border-bottom {
  border-bottom: 1px solid #e1e4e8!important;
}

.markdown-body .rounded-1 {
  border-radius: 3px!important;
}

.markdown-body .bg-white {
  background-color: #fff!important;
}

.markdown-body .bg-gray-light {
  background-color: #fafbfc!important;
}

.markdown-body .text-gray-light {
  color: #6a737d!important;
}

.markdown-body .mb-0 {
  margin-bottom: 0!important;
}

.markdown-body .my-2 {
  margin-top: 8px!important;
  margin-bottom: 8px!important;
}

.markdown-body .pl-0 {
  padding-left: 0!important;
}

.markdown-body .py-0 {
  padding-top: 0!important;
  padding-bottom: 0!important;
}

.markdown-body .pl-1 {
  padding-left: 4px!important;
}

.markdown-body .pl-2 {
  padding-left: 8px!important;
}

.markdown-body .py-2 {
  padding-top: 8px!important;
  padding-bottom: 8px!important;
}

.markdown-body .pl-3,
.markdown-body .px-3 {
  padding-left: 16px!important;
}

.markdown-body .px-3 {
  padding-right: 16px!important;
}

.markdown-body .pl-4 {
  padding-left: 24px!important;
}

.markdown-body .pl-5 {
  padding-left: 32px!important;
}

.markdown-body .pl-6 {
  padding-left: 40px!important;
}

.markdown-body .f6 {
  font-size: 12px!important;
}

.markdown-body .lh-condensed {
  line-height: 1.25!important;
}

.markdown-body .text-bold {
  font-weight: 600!important;
}

.markdown-body .pl-c {
  color: #6a737d;
}

.markdown-body .pl-c1,
.markdown-body .pl-s .pl-v {
  color: #005cc5;
}

.markdown-body .pl-e,
.markdown-body .pl-en {
  color: #6f42c1;
}

.markdown-body .pl-s .pl-s1,
.markdown-body .pl-smi {
  color: #24292e;
}

.markdown-body .pl-ent {
  color: #22863a;
}

.markdown-body .pl-k {
  color: #d73a49;
}

.markdown-body .pl-pds,
.markdown-body .pl-s,
.markdown-body .pl-s .pl-pse .pl-s1,
.markdown-body .pl-sr,
.markdown-body .pl-sr .pl-cce,
.markdown-body .pl-sr .pl-sra,
.markdown-body .pl-sr .pl-sre {
  color: #032f62;
}

.markdown-body .pl-smw,
.markdown-body .pl-v {
  color: #e36209;
}

.markdown-body .pl-bu {
  color: #b31d28;
}

.markdown-body .pl-ii {
  color: #fafbfc;
  background-color: #b31d28;
}

.markdown-body .pl-c2 {
  color: #fafbfc;
  background-color: #d73a49;
}

.markdown-body .pl-c2:before {
  content: "^M";
}

.markdown-body .pl-sr .pl-cce {
  font-weight: 700;
  color: #22863a;
}

.markdown-body .pl-ml {
  color: #735c0f;
}

.markdown-body .pl-mh,
.markdown-body .pl-mh .pl-en,
.markdown-body .pl-ms {
  font-weight: 700;
  color: #005cc5;
}

.markdown-body .pl-mi {
  font-style: italic;
  color: #24292e;
}

.markdown-body .pl-mb {
  font-weight: 700;
  color: #24292e;
}

.markdown-body .pl-md {
  color: #b31d28;
  background-color: #ffeef0;
}

.markdown-body .pl-mi1 {
  color: #22863a;
  background-color: #f0fff4;
}

.markdown-body .pl-mc {
  color: #e36209;
  background-color: #ffebda;
}

.markdown-body .pl-mi2 {
  color: #f6f8fa;
  background-color: #005cc5;
}

.markdown-body .pl-mdr {
  font-weight: 700;
  color: #6f42c1;
}

.markdown-body .pl-ba {
  color: #586069;
}

.markdown-body .pl-sg {
  color: #959da5;
}

.markdown-body .pl-corl {
  text-decoration: underline;
  color: #032f62;
}

.markdown-body .mb-0 {
  margin-bottom: 0!important;
}

.markdown-body .my-2 {
  margin-bottom: 8px!important;
}

.markdown-body .my-2 {
  margin-top: 8px!important;
}

.markdown-body .pl-0 {
  padding-left: 0!important;
}

.markdown-body .py-0 {
  padding-top: 0!important;
  padding-bottom: 0!important;
}

.markdown-body .pl-1 {
  padding-left: 4px!important;
}

.markdown-body .pl-2 {
  padding-left: 8px!important;
}

.markdown-body .py-2 {
  padding-top: 8px!important;
  padding-bottom: 8px!important;
}

.markdown-body .pl-3 {
  padding-left: 16px!important;
}

.markdown-body .pl-4 {
  padding-left: 24px!important;
}

.markdown-body .pl-5 {
  padding-left: 32px!important;
}

.markdown-body .pl-6 {
  padding-left: 40px!important;
}

.markdown-body .pl-7 {
  padding-left: 48px!important;
}

.markdown-body .pl-8 {
  padding-left: 64px!important;
}

.markdown-body .pl-9 {
  padding-left: 80px!important;
}

.markdown-body .pl-10 {
  padding-left: 96px!important;
}

.markdown-body .pl-11 {
  padding-left: 112px!important;
}

.markdown-body .pl-12 {
  padding-left: 128px!important;
}

.markdown-body hr {
  border-bottom-color: #eee;
}

.markdown-body kbd {
  display: inline-block;
  padding: 3px 5px;
  font: 11px SFMono-Regular,Consolas,Liberation Mono,Menlo,monospace;
  line-height: 10px;
  color: #444d56;
  vertical-align: middle;
  background-color: #fafbfc;
  border: 1px solid #d1d5da;
  border-radius: 3px;
  box-shadow: inset 0 -1px 0 #d1d5da;
}

.markdown-body:after,
.markdown-body:before {
  display: table;
  content: "";
}

.markdown-body:after {
  clear: both;
}

.markdown-body>:first-child {
  margin-top: 0!important;
}

.markdown-body>:last-child {
  margin-bottom: 0!important;
}

.markdown-body a:not([href]) {
  color: inherit;
  text-decoration: none;
}

.markdown-body blockquote,
.markdown-body details,
.markdown-body dl,
.markdown-body ol,
.markdown-body p,
.markdown-body pre,
.markdown-body table,
.markdown-body ul {
  width:100%;

  margin-top: 0;
  margin-bottom: 16px;
}

.markdown-body hr {
  height: .25em;
  padding: 0;
  margin: 24px 0;
  background-color: #e1e4e8;
  border: 0;
}

.markdown-body blockquote {
  padding: 0 1em;
  color: #6a737d;
  border-left: .25em solid #dfe2e5;
}

.markdown-body blockquote>:first-child {
  margin-top: 0;
}

.markdown-body blockquote>:last-child {
  margin-bottom: 0;
}

.markdown-body h1,
.markdown-body h2,
.markdown-body h3,
.markdown-body h4,
.markdown-body h5,
.markdown-body h6 {
  margin-top: 24px;
  margin-bottom: 16px;
  font-weight: 600;
  line-height: 1.25;
}

.markdown-body h1 {
  font-size: 2em;
}

.markdown-body h1,
.markdown-body h2 {
  padding-bottom: .3em;
  border-bottom: 1px solid #eaecef;
}

.markdown-body h2 {
  font-size: 1.5em;
}

.markdown-body h3 {
  font-size: 1.25em;
}

.markdown-body h4 {
  font-size: 1em;
}

.markdown-body h5 {
  font-size: .875em;
}

.markdown-body h6 {
  font-size: .85em;
  color: #6a737d;
}

.markdown-body ol,
.markdown-body ul {
  padding-left: 2em;
}

.markdown-body ol ol,
.markdown-body ol ul,
.markdown-body ul ol,
.markdown-body ul ul {
  margin-top: 0;
  margin-bottom: 0;
}

.markdown-body li {
  word-wrap: break-all;
}

.markdown-body li>p {
  margin-top: 16px;
}

.markdown-body li+li {
  margin-top: .25em;
}

.markdown-body dl {
  padding: 0;
}

.markdown-body dl dt {
  padding: 0;
  margin-top: 16px;
  font-size: 1em;
  font-style: italic;
  font-weight: 600;
}

.markdown-body dl dd {
  padding: 0 16px;
  margin-bottom: 16px;
}

.markdown-body table {
  width: 100%;
}

.markdown-body table th {
  font-weight: 600;
}

.markdown-body table td,
.markdown-body table th {
  padding: 6px 13px;
  border: 1px solid #dfe2e5;
}

.markdown-body table tr {
  background-color: #fff;
  border-top: 1px solid #c6cbd1;
}

.markdown-body table tr:nth-child(2n) {
  background-color: #f6f8fa;
}

.markdown-body img {
  max-width: 100%;
  box-sizing: initial;
  background-color: #fff;
}

.markdown-body img[align=right] {
  padding-left: 20px;
}

.markdown-body img[align=left] {
  padding-right: 20px;
}

.markdown-body code {
  padding: .2em .4em;
  margin: 0;
  font-size: 85%;
  background-color: rgba(27,31,35,.05);
  border-radius: 3px;
}

.markdown-body pre {
  word-wrap: normal;
}

.markdown-body pre>code {
  padding: 0;
  margin: 0;
  font-size: 100%;
  word-break: normal;
  white-space: pre;
  background: transparent;
  border: 0;
}

.markdown-body .highlight {
  margin-bottom: 16px;
}

.markdown-body .highlight pre {
  margin-bottom: 0;
  word-break: normal;
}

.markdown-body .highlight pre,
.markdown-body pre {
  padding: 16px;
  overflow: auto;
  font-size: 85%;
  line-height: 1.45;
  background-color: #f6f8fa;
  border-radius: 3px;
}

.markdown-body pre code {
  display: inline;
  max-width: auto;
  padding: 0;
  margin: 0;
  overflow: visible;
  line-height: inherit;
  word-wrap: normal;
  background-color: initial;
  border: 0;
}

.markdown-body .commit-tease-sha {
  display: inline-block;
  font-family: SFMono-Regular,Consolas,Liberation Mono,Menlo,monospace;
  font-size: 90%;
  color: #444d56;
}

.markdown-body .full-commit .btn-outline:not(:disabled):hover {
  color: #005cc5;
  border-color: #005cc5;
}

.markdown-body .blob-wrapper {
  overflow-x: auto;
  overflow-y: hidden;
}

.markdown-body .blob-wrapper-embedded {
  max-height: 240px;
  overflow-y: auto;
}

.markdown-body .blob-num {
  width: 1%;
  min-width: 50px;
  padding-right: 10px;
  padding-left: 10px;
  font-family: SFMono-Regular,Consolas,Liberation Mono,Menlo,monospace;
  font-size: 12px;
  line-height: 20px;
  color: rgba(27,31,35,.3);
  text-align: right;
  white-space: nowrap;
  vertical-align: top;
  cursor: pointer;
  -webkit-user-select: none;
  -moz-user-select: none;
  -ms-user-select: none;
  user-select: none;
}

.markdown-body .blob-num:hover {
  color: rgba(27,31,35,.6);
}

.markdown-body .blob-num:before {
  content: attr(data-line-number);
}

.markdown-body .blob-code {
  position: relative;
  padding-right: 10px;
  padding-left: 10px;
  line-height: 20px;
  vertical-align: top;
}

.markdown-body .blob-code-inner {
  overflow: visible;
  font-family: SFMono-Regular,Consolas,Liberation Mono,Menlo,monospace;
  font-size: 12px;
  color: #24292e;
  word-wrap: normal;
  white-space: pre;
}

.markdown-body .pl-token.active,
.markdown-body .pl-token:hover {
  cursor: pointer;
  background: #ffea7f;
}

.markdown-body .tab-size[data-tab-size="1"] {
  -moz-tab-size: 1;
  tab-size: 1;
}

.markdown-body .tab-size[data-tab-size="2"] {
  -moz-tab-size: 2;
  tab-size: 2;
}

.markdown-body .tab-size[data-tab-size="3"] {
  -moz-tab-size: 3;
  tab-size: 3;
}

.markdown-body .tab-size[data-tab-size="4"] {
  -moz-tab-size: 4;
  tab-size: 4;
}

.markdown-body .tab-size[data-tab-size="5"] {
  -moz-tab-size: 5;
  tab-size: 5;
}

.markdown-body .tab-size[data-tab-size="6"] {
  -moz-tab-size: 6;
  tab-size: 6;
}

.markdown-body .tab-size[data-tab-size="7"] {
  -moz-tab-size: 7;
  tab-size: 7;
}

.markdown-body .tab-size[data-tab-size="8"] {
  -moz-tab-size: 8;
  tab-size: 8;
}

.markdown-body .tab-size[data-tab-size="9"] {
  -moz-tab-size: 9;
  tab-size: 9;
}

.markdown-body .tab-size[data-tab-size="10"] {
  -moz-tab-size: 10;
  tab-size: 10;
}

.markdown-body .tab-size[data-tab-size="11"] {
  -moz-tab-size: 11;
  tab-size: 11;
}

.markdown-body .tab-size[data-tab-size="12"] {
  -moz-tab-size: 12;
  tab-size: 12;
}

.markdown-body .task-list-item {
  list-style-type: none;
}

.markdown-body .task-list-item+.task-list-item {
  margin-top: 3px;
}

.markdown-body .task-list-item input {
  margin: 0 .2em .25em -1.6em;
  vertical-align: middle;
}
.markdown-body .description {
  margin: 0 .2em .25em -1.6em;
  vertical-align: middle;
}

</style>
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1, minimal-ui">
    <title>GitHub Markdown CSS demo</title>
    <link rel="stylesheet" href="github-markdown.css">
  <style>
    body {
      box-sizing: border-box;
      min-width: 200px;
      max-width: 1080px;
      margin: 0 auto;
      padding: 45px;
    }
  </style>
  </head>
  <body>

<div id="teroshdl" class='templateTerosHDL'>
<a id=flash_ctrl_core_reg_top><h1 id="entity-flash_ctrl_core_reg_top">Entity: flash_ctrl_core_reg_top</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 375 150"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="45,0 60,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="270" height="130" fill="black" x="60" y="15"></rect><rect id="SvgjsRect1007" width="266" height="125" fill="#fdfd96" x="62" y="17"></rect><text id="SvgjsText1008" font-family="Helvetica" x="40" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="75" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   clk_i </tspan></text><line id="SvgjsLine1012" x1="45" y1="30" x2="60" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="40" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="75" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   rst_ni </tspan></text><line id="SvgjsLine1017" x1="45" y1="50" x2="60" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="40" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="75" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   tl_i </tspan></text><line id="SvgjsLine1022" x1="45" y1="70" x2="60" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1023" font-family="Helvetica" x="40" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1024" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1025" font-family="Helvetica" x="75" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   tl_win_i </tspan></text><line id="SvgjsLine1027" x1="45" y1="90" x2="60" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1028" font-family="Helvetica" x="40" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1029" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1030" font-family="Helvetica" x="75" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   hw2reg </tspan></text><line id="SvgjsLine1032" x1="45" y1="110" x2="60" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1033" font-family="Helvetica" x="40" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1034" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1035" font-family="Helvetica" x="75" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   devmode_i </tspan></text><line id="SvgjsLine1037" x1="45" y1="130" x2="60" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1038" font-family="Helvetica" x="350" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1039" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1040" font-family="Helvetica" x="315" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   tl_o </tspan></text><line id="SvgjsLine1042" x1="330" y1="30" x2="345" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1043" font-family="Helvetica" x="350" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1044" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1045" font-family="Helvetica" x="315" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   tl_win_o </tspan></text><line id="SvgjsLine1047" x1="330" y1="50" x2="345" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1048" font-family="Helvetica" x="350" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1049" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1050" font-family="Helvetica" x="315" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1051" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   reg2hw </tspan></text><line id="SvgjsLine1052" x1="330" y1="70" x2="345" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1053" font-family="Helvetica" x="350" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1054" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1055" font-family="Helvetica" x="315" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1056" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   intg_err_o </tspan></text><line id="SvgjsLine1057" x1="330" y1="90" x2="345" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>Copyright lowRISC contributors. Licensed under the Apache License, Version 2.0, see LICENSE for details. SPDX-License-Identifier: Apache-2.0 Register Top module auto-generated by <code>reggen</code></p></div><h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>rst_ni</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tl_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tl_o</td>
<td>output</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tl_win_o</td>
<td>output</td>
<td></td>
<td>Output port for window</td>
</tr>
<tr>
<td>tl_win_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>reg2hw</td>
<td>output</td>
<td></td>
<td>Write</td>
</tr>
<tr>
<td>hw2reg</td>
<td>input</td>
<td></td>
<td>Read</td>
</tr>
<tr>
<td>intg_err_o</td>
<td>output</td>
<td></td>
<td>Integrity check errors</td>
</tr>
<tr>
<td>devmode_i</td>
<td>input</td>
<td></td>
<td>If 1, explicit error return for unmapped register access</td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>reg_we</td>
<td>logic</td>
<td>register signals</td>
</tr>
<tr>
<td>reg_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>reg_addr</td>
<td>logic [AW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_wdata</td>
<td>logic [DW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_be</td>
<td>logic [DBW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_rdata</td>
<td>logic [DW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_error</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>addrmiss</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>wr_err</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>reg_rdata_next</td>
<td>logic [DW-1:0]</td>
<td></td>
</tr>
<tr>
<td>tl_reg_h2d</td>
<td>tlul_pkg::tl_h2d_t</td>
<td></td>
</tr>
<tr>
<td>tl_reg_d2h</td>
<td>tlul_pkg::tl_d2h_t</td>
<td></td>
</tr>
<tr>
<td>intg_err</td>
<td>logic</td>
<td>incoming payload check</td>
</tr>
<tr>
<td>intg_err_q</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>tl_o_pre</td>
<td>tlul_pkg::tl_d2h_t</td>
<td>outgoing integrity generation</td>
</tr>
<tr>
<td>tl_socket_h2d</td>
<td>tlul_pkg::tl_h2d_t</td>
<td></td>
</tr>
<tr>
<td>tl_socket_d2h</td>
<td>tlul_pkg::tl_d2h_t</td>
<td></td>
</tr>
<tr>
<td>reg_steer</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>intr_state_we</td>
<td>logic</td>
<td>Define SW related signals Format: <reg><em><field></em>{wd</td>
</tr>
<tr>
<td>intr_state_prog_empty_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_prog_empty_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_prog_lvl_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_prog_lvl_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rd_full_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rd_full_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rd_lvl_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_rd_lvl_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_op_done_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_op_done_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_prog_empty_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_prog_empty_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_prog_lvl_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_prog_lvl_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rd_full_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rd_full_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rd_lvl_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_rd_lvl_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_op_done_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_op_done_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_prog_empty_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_prog_lvl_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_rd_full_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_rd_lvl_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_op_done_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_test_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_test_recov_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_test_recov_mp_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_test_recov_ecc_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_test_fatal_intg_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>flash_disable_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>flash_disable_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>flash_disable_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>init_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>init_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>init_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ctrl_regwen_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ctrl_regwen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>control_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>control_start_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>control_start_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>control_op_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>control_op_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>control_prog_sel_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>control_prog_sel_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>control_erase_sel_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>control_erase_sel_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>control_partition_sel_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>control_partition_sel_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>control_info_sel_qs</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>control_info_sel_wd</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>control_num_qs</td>
<td>logic [11:0]</td>
<td></td>
</tr>
<tr>
<td>control_num_wd</td>
<td>logic [11:0]</td>
<td></td>
</tr>
<tr>
<td>addr_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>addr_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>addr_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>prog_type_en_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>prog_type_en_normal_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>prog_type_en_normal_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>prog_type_en_repair_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>prog_type_en_repair_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>erase_suspend_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>erase_suspend_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>erase_suspend_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_4_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_5_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_6_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_7_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>region_cfg_regwen_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_rd_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_rd_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_prog_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_prog_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_erase_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_erase_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_scramble_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_scramble_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_ecc_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_ecc_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_he_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_he_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_base_0_qs</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_base_0_wd</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_size_0_qs</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_0_size_0_wd</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_rd_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_rd_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_prog_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_prog_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_erase_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_erase_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_scramble_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_scramble_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_ecc_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_ecc_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_he_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_he_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_base_1_qs</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_base_1_wd</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_size_1_qs</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_1_size_1_wd</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_rd_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_rd_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_prog_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_prog_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_erase_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_erase_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_scramble_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_scramble_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_ecc_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_ecc_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_he_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_he_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_base_2_qs</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_base_2_wd</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_size_2_qs</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_2_size_2_wd</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_rd_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_rd_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_prog_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_prog_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_erase_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_erase_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_scramble_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_scramble_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_ecc_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_ecc_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_he_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_he_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_base_3_qs</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_base_3_wd</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_size_3_qs</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_3_size_3_wd</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_rd_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_rd_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_prog_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_prog_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_erase_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_erase_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_scramble_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_scramble_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_ecc_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_ecc_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_he_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_he_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_base_4_qs</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_base_4_wd</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_size_4_qs</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_4_size_4_wd</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_rd_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_rd_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_prog_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_prog_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_erase_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_erase_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_scramble_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_scramble_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_ecc_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_ecc_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_he_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_he_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_base_5_qs</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_base_5_wd</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_size_5_qs</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_5_size_5_wd</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_rd_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_rd_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_prog_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_prog_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_erase_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_erase_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_scramble_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_scramble_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_ecc_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_ecc_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_he_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_he_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_base_6_qs</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_base_6_wd</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_size_6_qs</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_6_size_6_wd</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_rd_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_rd_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_prog_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_prog_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_erase_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_erase_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_scramble_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_scramble_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_ecc_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_ecc_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_he_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_he_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_base_7_qs</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_base_7_wd</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_size_7_qs</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>mp_region_cfg_7_size_7_wd</td>
<td>logic [9:0]</td>
<td></td>
</tr>
<tr>
<td>default_region_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>default_region_rd_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>default_region_rd_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>default_region_prog_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>default_region_prog_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>default_region_erase_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>default_region_erase_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>default_region_scramble_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>default_region_scramble_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>default_region_ecc_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>default_region_ecc_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>default_region_he_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>default_region_he_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_4_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_5_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_6_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_7_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_8_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_9_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_regwen_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_rd_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_rd_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_prog_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_prog_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_erase_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_erase_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_scramble_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_scramble_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_ecc_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_ecc_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_he_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_0_he_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_rd_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_rd_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_prog_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_prog_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_erase_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_erase_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_scramble_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_scramble_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_ecc_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_ecc_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_he_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_1_he_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_rd_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_rd_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_prog_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_prog_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_erase_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_erase_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_scramble_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_scramble_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_ecc_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_ecc_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_he_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_2_he_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_rd_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_rd_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_prog_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_prog_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_erase_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_erase_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_scramble_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_scramble_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_ecc_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_ecc_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_he_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_3_he_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_rd_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_rd_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_prog_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_prog_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_erase_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_erase_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_scramble_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_scramble_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_ecc_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_ecc_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_he_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_4_he_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_rd_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_rd_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_prog_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_prog_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_erase_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_erase_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_scramble_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_scramble_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_ecc_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_ecc_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_he_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_5_he_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_rd_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_rd_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_prog_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_prog_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_erase_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_erase_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_scramble_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_scramble_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_ecc_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_ecc_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_he_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_6_he_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_rd_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_rd_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_prog_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_prog_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_erase_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_erase_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_scramble_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_scramble_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_ecc_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_ecc_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_he_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_7_he_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_rd_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_rd_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_prog_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_prog_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_erase_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_erase_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_scramble_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_scramble_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_ecc_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_ecc_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_he_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_8_he_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_rd_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_rd_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_prog_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_prog_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_erase_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_erase_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_scramble_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_scramble_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_ecc_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_ecc_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_he_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info0_page_cfg_9_he_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_regwen_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_regwen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_regwen_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_rd_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_rd_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_prog_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_prog_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_erase_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_erase_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_scramble_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_scramble_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_ecc_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_ecc_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_he_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info1_page_cfg_he_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_regwen_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_regwen_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_regwen_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_regwen_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_regwen_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_regwen_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_rd_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_rd_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_prog_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_prog_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_erase_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_erase_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_scramble_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_scramble_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_ecc_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_ecc_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_he_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_0_he_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_rd_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_rd_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_prog_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_prog_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_erase_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_erase_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_scramble_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_scramble_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_ecc_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_ecc_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_he_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank0_info2_page_cfg_1_he_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_4_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_5_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_6_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_7_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_8_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_9_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_regwen_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_rd_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_rd_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_prog_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_prog_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_erase_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_erase_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_scramble_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_scramble_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_ecc_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_ecc_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_he_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_0_he_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_rd_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_rd_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_prog_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_prog_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_erase_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_erase_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_scramble_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_scramble_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_ecc_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_ecc_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_he_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_1_he_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_rd_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_rd_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_prog_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_prog_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_erase_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_erase_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_scramble_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_scramble_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_ecc_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_ecc_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_he_en_2_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_2_he_en_2_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_rd_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_rd_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_prog_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_prog_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_erase_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_erase_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_scramble_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_scramble_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_ecc_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_ecc_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_he_en_3_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_3_he_en_3_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_rd_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_rd_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_prog_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_prog_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_erase_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_erase_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_scramble_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_scramble_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_ecc_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_ecc_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_he_en_4_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_4_he_en_4_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_rd_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_rd_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_prog_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_prog_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_erase_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_erase_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_scramble_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_scramble_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_ecc_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_ecc_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_he_en_5_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_5_he_en_5_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_rd_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_rd_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_prog_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_prog_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_erase_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_erase_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_scramble_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_scramble_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_ecc_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_ecc_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_he_en_6_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_6_he_en_6_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_rd_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_rd_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_prog_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_prog_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_erase_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_erase_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_scramble_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_scramble_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_ecc_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_ecc_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_he_en_7_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_7_he_en_7_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_rd_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_rd_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_prog_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_prog_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_erase_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_erase_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_scramble_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_scramble_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_ecc_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_ecc_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_he_en_8_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_8_he_en_8_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_rd_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_rd_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_prog_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_prog_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_erase_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_erase_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_scramble_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_scramble_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_ecc_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_ecc_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_he_en_9_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info0_page_cfg_9_he_en_9_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_regwen_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_regwen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_regwen_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_rd_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_rd_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_prog_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_prog_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_erase_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_erase_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_scramble_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_scramble_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_ecc_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_ecc_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_he_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info1_page_cfg_he_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_regwen_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_regwen_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_regwen_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_regwen_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_regwen_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_regwen_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_rd_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_rd_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_prog_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_prog_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_erase_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_erase_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_scramble_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_scramble_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_ecc_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_ecc_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_he_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_0_he_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_rd_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_rd_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_prog_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_prog_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_erase_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_erase_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_scramble_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_scramble_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_ecc_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_ecc_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_he_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank1_info2_page_cfg_1_he_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank_cfg_regwen_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank_cfg_regwen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>bank_cfg_regwen_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_bank_cfg_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_bank_cfg_erase_en_0_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_bank_cfg_erase_en_0_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_bank_cfg_erase_en_1_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>mp_bank_cfg_erase_en_1_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>op_status_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>op_status_done_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>op_status_done_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>op_status_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>op_status_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_rd_full_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_rd_empty_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_prog_full_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_prog_empty_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_init_wip_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_intr_en_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_intr_en_flash_err_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_intr_en_flash_err_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_intr_en_flash_alert_en_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_intr_en_flash_alert_en_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_intr_en_mp_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_intr_en_mp_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_intr_en_ecc_single_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_intr_en_ecc_single_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_intr_en_ecc_multi_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_intr_en_ecc_multi_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_flash_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_flash_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_flash_alert_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_flash_alert_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_mp_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_mp_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_ecc_single_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_ecc_single_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_ecc_multi_err_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_ecc_multi_err_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_addr_qs</td>
<td>logic [8:0]</td>
<td></td>
</tr>
<tr>
<td>ecc_single_err_cnt_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ecc_single_err_cnt_qs</td>
<td>logic [7:0]</td>
<td></td>
</tr>
<tr>
<td>ecc_single_err_cnt_wd</td>
<td>logic [7:0]</td>
<td></td>
</tr>
<tr>
<td>ecc_single_err_addr_0_qs</td>
<td>logic [19:0]</td>
<td></td>
</tr>
<tr>
<td>ecc_single_err_addr_1_qs</td>
<td>logic [19:0]</td>
<td></td>
</tr>
<tr>
<td>ecc_multi_err_cnt_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>ecc_multi_err_cnt_qs</td>
<td>logic [7:0]</td>
<td></td>
</tr>
<tr>
<td>ecc_multi_err_cnt_wd</td>
<td>logic [7:0]</td>
<td></td>
</tr>
<tr>
<td>ecc_multi_err_addr_0_qs</td>
<td>logic [19:0]</td>
<td></td>
</tr>
<tr>
<td>ecc_multi_err_addr_1_qs</td>
<td>logic [19:0]</td>
<td></td>
</tr>
<tr>
<td>phy_err_cfg_regwen_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_err_cfg_regwen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_err_cfg_regwen_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_err_cfg_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_err_cfg_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_err_cfg_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_alert_cfg_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_alert_cfg_alert_ack_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_alert_cfg_alert_ack_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_alert_cfg_alert_trig_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_alert_cfg_alert_trig_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_status_init_wip_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_status_prog_normal_avail_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phy_status_prog_repair_avail_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>scratch_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>scratch_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>scratch_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>fifo_lvl_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>fifo_lvl_prog_qs</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>fifo_lvl_prog_wd</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>fifo_lvl_rd_qs</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>fifo_lvl_rd_wd</td>
<td>logic [4:0]</td>
<td></td>
</tr>
<tr>
<td>fifo_rst_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>fifo_rst_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>fifo_rst_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>addr_hit</td>
<td>logic [99:0]</td>
<td></td>
</tr>
<tr>
<td>unused_wdata</td>
<td>logic</td>
<td>Unused signal tieoff wdata / byte enable are not always fully used add a blanket unused statement to handle lint waivers</td>
</tr>
<tr>
<td>unused_be</td>
<td>logic</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AW</td>
<td>int</td>
<td>9</td>
<td></td>
</tr>
<tr>
<td>DW</td>
<td>int</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>DBW</td>
<td>int</td>
<td>DW/8</td>
<td>Byte Width</td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2><ul>
<li>unnamed: ( @(posedge clk_i or negedge rst_ni) )</li>
</ul><ul>
<li>unnamed: (  )</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Create steering logic</p></div><ul>
<li>unnamed: (  )</li>
</ul><ul>
<li>unnamed: (  )</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Check sub-word write is permitted</p></div><ul>
<li>unnamed: (  )</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Read data return</p></div><h2 id="instantiations">Instantiations</h2><ul>
<li>u_chk: tlul_cmd_intg_chk</li>
</ul><ul>
<li>u_rsp_intg_gen: tlul_rsp_intg_gen</li>
</ul><ul>
<li>u_socket: tlul_socket_1n</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Create Socket_1n</p></div><ul>
<li>u_reg_if: tlul_adapter_reg</li>
</ul><ul>
<li>u_intr_state_prog_empty: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Register instances<br />
R[intr_state]: V(False)<br />
F[prog_empty]: 0:0</p></div><ul>
<li>u_intr_state_prog_lvl: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[prog_lvl]: 1:1</p></div><ul>
<li>u_intr_state_rd_full: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[rd_full]: 2:2</p></div><ul>
<li>u_intr_state_rd_lvl: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[rd_lvl]: 3:3</p></div><ul>
<li>u_intr_state_op_done: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[op_done]: 4:4</p></div><ul>
<li>u_intr_state_err: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[err]: 5:5</p></div><ul>
<li>u_intr_enable_prog_empty: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[intr_enable]: V(False)<br />
F[prog_empty]: 0:0</p></div><ul>
<li>u_intr_enable_prog_lvl: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[prog_lvl]: 1:1</p></div><ul>
<li>u_intr_enable_rd_full: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[rd_full]: 2:2</p></div><ul>
<li>u_intr_enable_rd_lvl: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[rd_lvl]: 3:3</p></div><ul>
<li>u_intr_enable_op_done: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[op_done]: 4:4</p></div><ul>
<li>u_intr_enable_err: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[err]: 5:5</p></div><ul>
<li>u_intr_test_prog_empty: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[intr_test]: V(True)<br />
F[prog_empty]: 0:0</p></div><ul>
<li>u_intr_test_prog_lvl: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[prog_lvl]: 1:1</p></div><ul>
<li>u_intr_test_rd_full: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[rd_full]: 2:2</p></div><ul>
<li>u_intr_test_rd_lvl: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[rd_lvl]: 3:3</p></div><ul>
<li>u_intr_test_op_done: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[op_done]: 4:4</p></div><ul>
<li>u_intr_test_err: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[err]: 5:5</p></div><ul>
<li>u_alert_test_recov_err: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[alert_test]: V(True)<br />
F[recov_err]: 0:0</p></div><ul>
<li>u_alert_test_recov_mp_err: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[recov_mp_err]: 1:1</p></div><ul>
<li>u_alert_test_recov_ecc_err: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[recov_ecc_err]: 2:2</p></div><ul>
<li>u_alert_test_fatal_intg_err: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[fatal_intg_err]: 3:3</p></div><ul>
<li>u_flash_disable: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[flash_disable]: V(False)</p></div><ul>
<li>u_init: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[init]: V(False)</p></div><ul>
<li>u_ctrl_regwen: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[ctrl_regwen]: V(True)</p></div><ul>
<li>u_control_start: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[control]: V(False)<br />
F[start]: 0:0</p></div><ul>
<li>u_control_op: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[op]: 5:4</p></div><ul>
<li>u_control_prog_sel: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[prog_sel]: 6:6</p></div><ul>
<li>u_control_erase_sel: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[erase_sel]: 7:7</p></div><ul>
<li>u_control_partition_sel: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[partition_sel]: 8:8</p></div><ul>
<li>u_control_info_sel: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[info_sel]: 10:9</p></div><ul>
<li>u_control_num: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[num]: 27:16</p></div><ul>
<li>u_addr: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[addr]: V(False)</p></div><ul>
<li>u_prog_type_en_normal: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[prog_type_en]: V(False)<br />
F[normal]: 0:0</p></div><ul>
<li>u_prog_type_en_repair: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[repair]: 1:1</p></div><ul>
<li>u_erase_suspend: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[erase_suspend]: V(False)</p></div><ul>
<li>u_region_cfg_regwen_0: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 0 of Multireg region_cfg_regwen<br />
R[region_cfg_regwen_0]: V(False)</p></div><ul>
<li>u_region_cfg_regwen_1: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 1 of Multireg region_cfg_regwen<br />
R[region_cfg_regwen_1]: V(False)</p></div><ul>
<li>u_region_cfg_regwen_2: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 2 of Multireg region_cfg_regwen<br />
R[region_cfg_regwen_2]: V(False)</p></div><ul>
<li>u_region_cfg_regwen_3: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 3 of Multireg region_cfg_regwen<br />
R[region_cfg_regwen_3]: V(False)</p></div><ul>
<li>u_region_cfg_regwen_4: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 4 of Multireg region_cfg_regwen<br />
R[region_cfg_regwen_4]: V(False)</p></div><ul>
<li>u_region_cfg_regwen_5: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 5 of Multireg region_cfg_regwen<br />
R[region_cfg_regwen_5]: V(False)</p></div><ul>
<li>u_region_cfg_regwen_6: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 6 of Multireg region_cfg_regwen<br />
R[region_cfg_regwen_6]: V(False)</p></div><ul>
<li>u_region_cfg_regwen_7: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 7 of Multireg region_cfg_regwen<br />
R[region_cfg_regwen_7]: V(False)</p></div><ul>
<li>u_default_region_rd_en: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[default_region]: V(False)<br />
F[rd_en]: 0:0</p></div><ul>
<li>u_default_region_prog_en: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[prog_en]: 1:1</p></div><ul>
<li>u_default_region_erase_en: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[erase_en]: 2:2</p></div><ul>
<li>u_default_region_scramble_en: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[scramble_en]: 3:3</p></div><ul>
<li>u_default_region_ecc_en: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[ecc_en]: 4:4</p></div><ul>
<li>u_default_region_he_en: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[he_en]: 5:5</p></div><ul>
<li>u_bank0_info0_regwen_0: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 0 of Multireg bank0_info0_regwen<br />
R[bank0_info0_regwen_0]: V(False)</p></div><ul>
<li>u_bank0_info0_regwen_1: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 1 of Multireg bank0_info0_regwen<br />
R[bank0_info0_regwen_1]: V(False)</p></div><ul>
<li>u_bank0_info0_regwen_2: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 2 of Multireg bank0_info0_regwen<br />
R[bank0_info0_regwen_2]: V(False)</p></div><ul>
<li>u_bank0_info0_regwen_3: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 3 of Multireg bank0_info0_regwen<br />
R[bank0_info0_regwen_3]: V(False)</p></div><ul>
<li>u_bank0_info0_regwen_4: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 4 of Multireg bank0_info0_regwen<br />
R[bank0_info0_regwen_4]: V(False)</p></div><ul>
<li>u_bank0_info0_regwen_5: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 5 of Multireg bank0_info0_regwen<br />
R[bank0_info0_regwen_5]: V(False)</p></div><ul>
<li>u_bank0_info0_regwen_6: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 6 of Multireg bank0_info0_regwen<br />
R[bank0_info0_regwen_6]: V(False)</p></div><ul>
<li>u_bank0_info0_regwen_7: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 7 of Multireg bank0_info0_regwen<br />
R[bank0_info0_regwen_7]: V(False)</p></div><ul>
<li>u_bank0_info0_regwen_8: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 8 of Multireg bank0_info0_regwen<br />
R[bank0_info0_regwen_8]: V(False)</p></div><ul>
<li>u_bank0_info0_regwen_9: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 9 of Multireg bank0_info0_regwen<br />
R[bank0_info0_regwen_9]: V(False)</p></div><ul>
<li>u_bank0_info1_regwen: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 0 of Multireg bank0_info1_regwen<br />
R[bank0_info1_regwen]: V(False)</p></div><ul>
<li>u_bank0_info2_regwen_0: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 0 of Multireg bank0_info2_regwen<br />
R[bank0_info2_regwen_0]: V(False)</p></div><ul>
<li>u_bank0_info2_regwen_1: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 1 of Multireg bank0_info2_regwen<br />
R[bank0_info2_regwen_1]: V(False)</p></div><ul>
<li>u_bank1_info0_regwen_0: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 0 of Multireg bank1_info0_regwen<br />
R[bank1_info0_regwen_0]: V(False)</p></div><ul>
<li>u_bank1_info0_regwen_1: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 1 of Multireg bank1_info0_regwen<br />
R[bank1_info0_regwen_1]: V(False)</p></div><ul>
<li>u_bank1_info0_regwen_2: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 2 of Multireg bank1_info0_regwen<br />
R[bank1_info0_regwen_2]: V(False)</p></div><ul>
<li>u_bank1_info0_regwen_3: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 3 of Multireg bank1_info0_regwen<br />
R[bank1_info0_regwen_3]: V(False)</p></div><ul>
<li>u_bank1_info0_regwen_4: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 4 of Multireg bank1_info0_regwen<br />
R[bank1_info0_regwen_4]: V(False)</p></div><ul>
<li>u_bank1_info0_regwen_5: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 5 of Multireg bank1_info0_regwen<br />
R[bank1_info0_regwen_5]: V(False)</p></div><ul>
<li>u_bank1_info0_regwen_6: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 6 of Multireg bank1_info0_regwen<br />
R[bank1_info0_regwen_6]: V(False)</p></div><ul>
<li>u_bank1_info0_regwen_7: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 7 of Multireg bank1_info0_regwen<br />
R[bank1_info0_regwen_7]: V(False)</p></div><ul>
<li>u_bank1_info0_regwen_8: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 8 of Multireg bank1_info0_regwen<br />
R[bank1_info0_regwen_8]: V(False)</p></div><ul>
<li>u_bank1_info0_regwen_9: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 9 of Multireg bank1_info0_regwen<br />
R[bank1_info0_regwen_9]: V(False)</p></div><ul>
<li>u_bank1_info1_regwen: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 0 of Multireg bank1_info1_regwen<br />
R[bank1_info1_regwen]: V(False)</p></div><ul>
<li>u_bank1_info2_regwen_0: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 0 of Multireg bank1_info2_regwen<br />
R[bank1_info2_regwen_0]: V(False)</p></div><ul>
<li>u_bank1_info2_regwen_1: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Subregister 1 of Multireg bank1_info2_regwen<br />
R[bank1_info2_regwen_1]: V(False)</p></div><ul>
<li>u_bank_cfg_regwen: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[bank_cfg_regwen]: V(False)</p></div><ul>
<li>u_op_status_done: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[op_status]: V(False)<br />
F[done]: 0:0</p></div><ul>
<li>u_op_status_err: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[err]: 1:1</p></div><ul>
<li>u_status_rd_full: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[status]: V(False)<br />
F[rd_full]: 0:0</p></div><ul>
<li>u_status_rd_empty: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[rd_empty]: 1:1</p></div><ul>
<li>u_status_prog_full: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[prog_full]: 2:2</p></div><ul>
<li>u_status_prog_empty: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[prog_empty]: 3:3</p></div><ul>
<li>u_status_init_wip: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[init_wip]: 4:4</p></div><ul>
<li>u_err_code_intr_en_flash_err_en: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[err_code_intr_en]: V(False)<br />
F[flash_err_en]: 0:0</p></div><ul>
<li>u_err_code_intr_en_flash_alert_en: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[flash_alert_en]: 1:1</p></div><ul>
<li>u_err_code_intr_en_mp_err: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[mp_err]: 2:2</p></div><ul>
<li>u_err_code_intr_en_ecc_single_err: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[ecc_single_err]: 3:3</p></div><ul>
<li>u_err_code_intr_en_ecc_multi_err: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[ecc_multi_err]: 4:4</p></div><ul>
<li>u_err_code_flash_err: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[err_code]: V(False)<br />
F[flash_err]: 0:0</p></div><ul>
<li>u_err_code_flash_alert: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[flash_alert]: 1:1</p></div><ul>
<li>u_err_code_mp_err: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[mp_err]: 2:2</p></div><ul>
<li>u_err_code_ecc_single_err: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[ecc_single_err]: 3:3</p></div><ul>
<li>u_err_code_ecc_multi_err: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[ecc_multi_err]: 4:4</p></div><ul>
<li>u_err_addr: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[err_addr]: V(False)</p></div><ul>
<li>u_ecc_single_err_cnt: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[ecc_single_err_cnt]: V(False)</p></div><ul>
<li>u_ecc_multi_err_cnt: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[ecc_multi_err_cnt]: V(False)</p></div><ul>
<li>u_phy_err_cfg_regwen: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[phy_err_cfg_regwen]: V(False)</p></div><ul>
<li>u_phy_err_cfg: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[phy_err_cfg]: V(False)</p></div><ul>
<li>u_phy_alert_cfg_alert_ack: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[phy_alert_cfg]: V(False)<br />
F[alert_ack]: 0:0</p></div><ul>
<li>u_phy_alert_cfg_alert_trig: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[alert_trig]: 1:1</p></div><ul>
<li>u_phy_status_init_wip: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[phy_status]: V(False)<br />
F[init_wip]: 0:0</p></div><ul>
<li>u_phy_status_prog_normal_avail: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[prog_normal_avail]: 1:1</p></div><ul>
<li>u_phy_status_prog_repair_avail: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[prog_repair_avail]: 2:2</p></div><ul>
<li>u_scratch: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[scratch]: V(False)</p></div><ul>
<li>u_fifo_lvl_prog: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[fifo_lvl]: V(False)<br />
F[prog]: 4:0</p></div><ul>
<li>u_fifo_lvl_rd: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[rd]: 12:8</p></div><ul>
<li>u_fifo_rst: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[fifo_rst]: V(False)</p></div>
    </article class="markdown-body">

    </body>
    
    <br><br><br><br><br><br>