
*** Running vivado
    with args -log Nano_processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Nano_processor.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Nano_processor.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 327.688 ; gain = 95.340
Command: synth_design -top Nano_processor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21960 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 435.238 ; gain = 95.168
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nano_processor' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Nano_processor.vhd:41]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Slow_Clk.vhd:26' bound to instance 'Slow_Clk_inst' of component 'Slow_Clk' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Nano_processor.vhd:173]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Slow_Clk.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Slow_Clk.vhd:34]
INFO: [Synth 8-3491] module 'Program_counter' declared at 'D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Program_counter.vhd:25' bound to instance 'Program_counter_inst' of component 'Program_counter' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Nano_processor.vhd:180]
INFO: [Synth 8-638] synthesizing module 'Program_counter' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Program_counter.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Program_counter' (2#1) [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Program_counter.vhd:34]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/LUT_16_7.vhd:28' bound to instance 'LUT_16_7_inst' of component 'LUT_16_7' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Nano_processor.vhd:188]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/LUT_16_7.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (3#1) [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/LUT_16_7.vhd:35]
INFO: [Synth 8-3491] module 'Program_Rom' declared at 'D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Program_Rom.vhd:35' bound to instance 'Program_Rom_inst' of component 'Program_Rom' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Nano_processor.vhd:194]
INFO: [Synth 8-638] synthesizing module 'Program_Rom' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Program_Rom.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Program_Rom' (4#1) [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Program_Rom.vhd:40]
INFO: [Synth 8-3491] module 'Instruction_decoder' declared at 'D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Instruction_decoder.vhd:34' bound to instance 'Instruction_decoder_inst' of component 'Instruction_decoder' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Nano_processor.vhd:200]
INFO: [Synth 8-638] synthesizing module 'Instruction_decoder' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Instruction_decoder.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Instruction_decoder' (5#1) [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Instruction_decoder.vhd:47]
INFO: [Synth 8-3491] module 'RCA_3' declared at 'D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/RCA_3.vhd:26' bound to instance 'RCA_3_inst' of component 'RCA_3' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Nano_processor.vhd:214]
INFO: [Synth 8-638] synthesizing module 'RCA_3' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/RCA_3.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'RCA_3' (6#1) [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/RCA_3.vhd:34]
INFO: [Synth 8-3491] module 'MUX_2way_3bit' declared at 'D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/MUX_2way_3bit.vhd:34' bound to instance 'MUX_2way_3bit_inst' of component 'MUX_2way_3bit' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Nano_processor.vhd:221]
INFO: [Synth 8-638] synthesizing module 'MUX_2way_3bit' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/MUX_2way_3bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2way_3bit' (7#1) [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/MUX_2way_3bit.vhd:41]
INFO: [Synth 8-3491] module 'MUX_2way_4bit' declared at 'D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/MUX_2way_4bit.vhd:34' bound to instance 'MUX_2way_4bit_inst' of component 'MUX_2way_4bit' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Nano_processor.vhd:229]
INFO: [Synth 8-638] synthesizing module 'MUX_2way_4bit' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/MUX_2way_4bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2way_4bit' (8#1) [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/MUX_2way_4bit.vhd:41]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/RCA_4.vhd:26' bound to instance 'RCA_4_inst' of component 'RCA_4' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Nano_processor.vhd:237]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/RCA_4.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (9#1) [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/RCA_4.vhd:37]
INFO: [Synth 8-3491] module 'Reg_bank_8' declared at 'D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Reg_bank_8.vhd:25' bound to instance 'Reg_bank_8_inst' of component 'Reg_bank_8' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Nano_processor.vhd:247]
INFO: [Synth 8-638] synthesizing module 'Reg_bank_8' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Reg_bank_8.vhd:36]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Decoder_3_to_8.vhd:26' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Reg_bank_8.vhd:58]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Decoder_3_to_8.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (10#1) [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Decoder_3_to_8.vhd:33]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Reg.vhd:25' bound to instance 'Reg_0' of component 'Reg' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Reg_bank_8.vhd:64]
INFO: [Synth 8-638] synthesizing module 'Reg' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Reg.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Reg' (11#1) [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Reg.vhd:35]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Reg.vhd:25' bound to instance 'Reg_1' of component 'Reg' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Reg_bank_8.vhd:72]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Reg.vhd:25' bound to instance 'Reg_2' of component 'Reg' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Reg_bank_8.vhd:80]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Reg.vhd:25' bound to instance 'Reg_3' of component 'Reg' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Reg_bank_8.vhd:88]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Reg.vhd:25' bound to instance 'Reg_4' of component 'Reg' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Reg_bank_8.vhd:96]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Reg.vhd:25' bound to instance 'Reg_5' of component 'Reg' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Reg_bank_8.vhd:104]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Reg.vhd:25' bound to instance 'Reg_6' of component 'Reg' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Reg_bank_8.vhd:112]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Reg.vhd:25' bound to instance 'Reg_7' of component 'Reg' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Reg_bank_8.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'Reg_bank_8' (12#1) [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Reg_bank_8.vhd:36]
INFO: [Synth 8-3491] module 'MUX_8way_4bit' declared at 'D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/MUX_8way_4bit.vhd:24' bound to instance 'MUX_8way_4bit_0' of component 'MUX_8way_4bit' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Nano_processor.vhd:262]
INFO: [Synth 8-638] synthesizing module 'MUX_8way_4bit' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/MUX_8way_4bit.vhd:37]
INFO: [Synth 8-226] default block is never used [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/MUX_8way_4bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_8way_4bit' (13#1) [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/MUX_8way_4bit.vhd:37]
INFO: [Synth 8-3491] module 'MUX_8way_4bit' declared at 'D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/MUX_8way_4bit.vhd:24' bound to instance 'MUX_8way_4bit_1' of component 'MUX_8way_4bit' [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Nano_processor.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'Nano_processor' (14#1) [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/sources_1/new/Nano_processor.vhd:41]
WARNING: [Synth 8-3917] design Nano_processor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Nano_processor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Nano_processor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Nano_processor has port Anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 491.445 ; gain = 151.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 491.445 ; gain = 151.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 491.445 ; gain = 151.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/constrs_1/new/Nano processor.xdc]
Finished Parsing XDC File [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/constrs_1/new/Nano processor.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.srcs/constrs_1/new/Nano processor.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nano_processor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nano_processor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 821.133 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 821.133 ; gain = 481.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 821.133 ; gain = 481.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 821.133 ; gain = 481.062
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "program_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "zero_led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 821.133 ; gain = 481.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Nano_processor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Program_counter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      7 Bit        Muxes := 1     
Module Program_Rom 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Instruction_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
Module RCA_3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
Module MUX_2way_3bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module MUX_2way_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module RCA_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 4     
Module Decoder_3_to_8 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "zero_led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Reg_bank_8_inst/Decoder_3_to_8_0/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3917] design Nano_processor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Nano_processor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Nano_processor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Nano_processor has port Anode[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'Reg_bank_8_inst/Reg_7/Q_reg[3]' (FDRE) to 'Reg_bank_8_inst/Reg_6/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_8_inst/Reg_6/Q_reg[3]' (FDRE) to 'Reg_bank_8_inst/Reg_4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_8_inst/Reg_5/Q_reg[3]' (FDRE) to 'Reg_bank_8_inst/Reg_4/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank_8_inst/Reg_4/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'Reg_bank_8_inst/Reg_0/Q_reg[3]' (FDRE) to 'Reg_bank_8_inst/Reg_0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_8_inst/Reg_7/Q_reg[2]' (FDRE) to 'Reg_bank_8_inst/Reg_6/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_8_inst/Reg_6/Q_reg[2]' (FDRE) to 'Reg_bank_8_inst/Reg_4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_8_inst/Reg_5/Q_reg[2]' (FDRE) to 'Reg_bank_8_inst/Reg_4/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank_8_inst/Reg_4/Q_reg[2] )
INFO: [Synth 8-3886] merging instance 'Reg_bank_8_inst/Reg_0/Q_reg[2]' (FDRE) to 'Reg_bank_8_inst/Reg_0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_8_inst/Reg_7/Q_reg[1]' (FDRE) to 'Reg_bank_8_inst/Reg_6/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_8_inst/Reg_6/Q_reg[1]' (FDRE) to 'Reg_bank_8_inst/Reg_4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_8_inst/Reg_5/Q_reg[1]' (FDRE) to 'Reg_bank_8_inst/Reg_4/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank_8_inst/Reg_4/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Reg_bank_8_inst/Reg_0/Q_reg[1]' (FDRE) to 'Reg_bank_8_inst/Reg_0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_8_inst/Reg_7/Q_reg[0]' (FDRE) to 'Reg_bank_8_inst/Reg_6/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_8_inst/Reg_6/Q_reg[0]' (FDRE) to 'Reg_bank_8_inst/Reg_4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reg_bank_8_inst/Reg_5/Q_reg[0]' (FDRE) to 'Reg_bank_8_inst/Reg_4/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank_8_inst/Reg_4/Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_bank_8_inst/Reg_0/Q_reg[0] )
WARNING: [Synth 8-3332] Sequential element (Reg_bank_8_inst/Reg_0/Q_reg[0]) is unused and will be removed from module Nano_processor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_8_inst/Reg_4/Q_reg[3]) is unused and will be removed from module Nano_processor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_8_inst/Reg_4/Q_reg[2]) is unused and will be removed from module Nano_processor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_8_inst/Reg_4/Q_reg[1]) is unused and will be removed from module Nano_processor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_8_inst/Reg_4/Q_reg[0]) is unused and will be removed from module Nano_processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 821.133 ; gain = 481.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 821.133 ; gain = 481.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 821.133 ; gain = 481.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Reg_bank_8_inst/Reg_3/Q_reg[3]) is unused and will be removed from module Nano_processor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_8_inst/Reg_3/Q_reg[2]) is unused and will be removed from module Nano_processor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_8_inst/Reg_3/Q_reg[1]) is unused and will be removed from module Nano_processor.
WARNING: [Synth 8-3332] Sequential element (Reg_bank_8_inst/Reg_3/Q_reg[0]) is unused and will be removed from module Nano_processor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 837.297 ; gain = 497.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 837.297 ; gain = 497.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 837.297 ; gain = 497.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 837.297 ; gain = 497.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 837.297 ; gain = 497.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 837.297 ; gain = 497.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 837.297 ; gain = 497.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT3   |     7|
|5     |LUT4   |    19|
|6     |LUT5   |     4|
|7     |LUT6   |     4|
|8     |FDCE   |    29|
|9     |FDRE   |     8|
|10    |IBUF   |     2|
|11    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+----------------+------+
|      |Instance               |Module          |Cells |
+------+-----------------------+----------------+------+
|1     |top                    |                |   100|
|2     |  Program_counter_inst |Program_counter |    30|
|3     |  Reg_bank_8_inst      |Reg_bank_8      |    15|
|4     |    Reg_1              |Reg             |    11|
|5     |    Reg_2              |Reg_0           |     4|
|6     |  Slow_Clk_inst        |Slow_Clk        |    34|
+------+-----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 837.297 ; gain = 497.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:58 . Memory (MB): peak = 837.297 ; gain = 167.539
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 837.297 ; gain = 497.227
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:20 . Memory (MB): peak = 837.297 ; gain = 509.609
INFO: [Common 17-1381] The checkpoint 'D:/Uni/2nd sem/Computer Organization and Digital Design/Nano processor/Finalised competition/Nano_processor/Nano_processor.runs/synth_1/Nano_processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Nano_processor_utilization_synth.rpt -pb Nano_processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 837.297 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 19 20:53:49 2025...
