{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606377307449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606377307450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 23:55:07 2020 " "Processing started: Wed Nov 25 23:55:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606377307450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606377307450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off StateMachine -c StateMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off StateMachine -c StateMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606377307450 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606377307798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606377307798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.v" "" { Text "C:/Users/andre/Desktop/LAB REPORTS/LAB TWELVE-THIRTEEN/StateMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606377314911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606377314911 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "reset StateMachine.v(39) " "Verilog HDL Procedural Assignment error at StateMachine.v(39): object \"reset\" on left-hand side of assignment must have a variable data type" {  } { { "StateMachine.v" "" { Text "C:/Users/andre/Desktop/LAB REPORTS/LAB TWELVE-THIRTEEN/StateMachine.v" 39 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1606377314911 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "reset StateMachine.v(39) " "Verilog HDL error at StateMachine.v(39): value cannot be assigned to input \"reset\"" {  } { { "StateMachine.v" "" { Text "C:/Users/andre/Desktop/LAB REPORTS/LAB TWELVE-THIRTEEN/StateMachine.v" 39 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606377314911 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "reset StateMachine.v(43) " "Verilog HDL Procedural Assignment error at StateMachine.v(43): object \"reset\" on left-hand side of assignment must have a variable data type" {  } { { "StateMachine.v" "" { Text "C:/Users/andre/Desktop/LAB REPORTS/LAB TWELVE-THIRTEEN/StateMachine.v" 43 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1606377314911 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "reset StateMachine.v(43) " "Verilog HDL error at StateMachine.v(43): value cannot be assigned to input \"reset\"" {  } { { "StateMachine.v" "" { Text "C:/Users/andre/Desktop/LAB REPORTS/LAB TWELVE-THIRTEEN/StateMachine.v" 43 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606377314911 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "reset StateMachine.v(47) " "Verilog HDL Procedural Assignment error at StateMachine.v(47): object \"reset\" on left-hand side of assignment must have a variable data type" {  } { { "StateMachine.v" "" { Text "C:/Users/andre/Desktop/LAB REPORTS/LAB TWELVE-THIRTEEN/StateMachine.v" 47 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1606377314911 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "reset StateMachine.v(47) " "Verilog HDL error at StateMachine.v(47): value cannot be assigned to input \"reset\"" {  } { { "StateMachine.v" "" { Text "C:/Users/andre/Desktop/LAB REPORTS/LAB TWELVE-THIRTEEN/StateMachine.v" 47 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606377314911 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606377314961 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 25 23:55:14 2020 " "Processing ended: Wed Nov 25 23:55:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606377314961 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606377314961 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606377314961 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606377314961 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606377315558 ""}
