$date
	Thu Oct 31 08:56:07 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 1 ! t_g $end
$var wire 1 " t_f $end
$var wire 1 # t_e $end
$var wire 1 $ t_dp $end
$var wire 1 % t_d $end
$var wire 1 & t_c $end
$var wire 1 ' t_b $end
$var wire 1 ( t_a $end
$var reg 8 ) t_o [7:0] $end
$var reg 1 * t_w $end
$var reg 1 + t_x $end
$var reg 1 , t_y $end
$var reg 1 - t_z $end
$var integer 32 . cew_Error_Count [31:0] $end
$var integer 32 / cew_Test_Count [31:0] $end
$var integer 32 0 i [31:0] $end
$scope module cut $end
$var wire 1 1 IZbAXOY $end
$var wire 1 * w $end
$var wire 1 + x $end
$var wire 1 , y $end
$var wire 1 - z $end
$var wire 1 # e $end
$var wire 1 $ dp $end
$var wire 1 % d $end
$var wire 1 ' b $end
$var wire 1 ( a $end
$var wire 1 2 Z_bar $end
$var wire 1 3 Y_bar $end
$var wire 1 4 X_bar $end
$var wire 1 5 W_bar $end
$var wire 1 6 Id2 $end
$var wire 1 7 IZbAX $end
$var wire 1 8 IYbAZ $end
$var wire 1 9 IXbAZ $end
$var wire 1 : IXbAYb $end
$var reg 1 & c $end
$var reg 1 " f $end
$var reg 1 ! g $end
$scope module and_gates $end
$var wire 1 + P10 $end
$var wire 1 - P13 $end
$var wire 1 ; P14 $end
$var wire 1 - P5 $end
$var wire 1 < P7 $end
$var wire 1 2 P9 $end
$var wire 1 4 P4 $end
$var wire 1 3 P2 $end
$var wire 1 3 P12 $end
$var wire 1 4 P1 $end
$var reg 1 8 P11 $end
$var reg 1 : P3 $end
$var reg 1 9 P6 $end
$var reg 1 7 P8 $end
$upscope $end
$scope module inv_gates $end
$var wire 1 * P1 $end
$var wire 1 = P11 $end
$var wire 1 > P13 $end
$var wire 1 ? P14 $end
$var wire 1 + P3 $end
$var wire 1 , P5 $end
$var wire 1 @ P7 $end
$var wire 1 - P9 $end
$var reg 1 A P10 $end
$var reg 1 B P12 $end
$var reg 1 5 P2 $end
$var reg 1 4 P4 $end
$var reg 1 3 P6 $end
$var reg 1 2 P8 $end
$upscope $end
$scope module or_gates $end
$var wire 1 7 P1 $end
$var wire 1 8 P10 $end
$var wire 1 9 P12 $end
$var wire 1 7 P13 $end
$var wire 1 C P14 $end
$var wire 1 , P2 $end
$var wire 1 1 P4 $end
$var wire 1 8 P5 $end
$var wire 1 D P7 $end
$var wire 1 4 P9 $end
$var reg 1 6 P11 $end
$var reg 1 E P3 $end
$var reg 1 ( P6 $end
$var reg 1 ' P8 $end
$upscope $end
$scope module or_gates1 $end
$var wire 1 6 P1 $end
$var wire 1 8 P10 $end
$var wire 1 : P12 $end
$var wire 1 5 P13 $end
$var wire 1 F P14 $end
$var wire 1 8 P2 $end
$var wire 1 7 P4 $end
$var wire 1 , P5 $end
$var wire 1 G P7 $end
$var wire 1 1 P9 $end
$var reg 1 $ P11 $end
$var reg 1 % P3 $end
$var reg 1 H P6 $end
$var reg 1 # P8 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0H
0G
1F
0E
0D
1C
1B
1A
0@
1?
0>
0=
0<
1;
1:
09
08
07
06
15
14
13
12
01
b0 0
b1 /
b0 .
0-
0,
0+
0*
bx )
x(
1'
1&
0%
1$
0#
0"
0!
$end
#1
1"
1(
1#
1%
16
18
19
02
1-
b10 /
b1 0
#2
1!
0%
06
0:
08
09
12
03
1E
11
1H
0-
1,
b11 /
b10 0
#3
1%
16
19
02
1-
b100 /
b11 0
#4
1"
0&
0!
17
1(
1#
0'
09
12
13
1E
11
1H
04
0-
0,
1+
b101 /
b100 0
#5
1&
06
0E
01
0H
1'
07
18
02
1-
b110 /
b101 0
#6
0&
1!
16
0'
1%
17
08
12
03
1E
11
1H
0-
1,
b111 /
b110 0
#7
0%
06
07
02
1-
b1000 /
b111 0
#8
0"
1&
0!
0(
0#
1:
1'
1$
12
13
0E
01
0H
14
05
0-
0,
0+
1*
b1001 /
b1000 0
#9
1"
1(
1#
1%
16
18
19
02
1-
b1010 /
b1001 0
#10
1!
0$
0%
06
0:
08
09
12
03
1E
11
1H
0-
1,
b1010 0
#11
b11101110 )
#12
1%
16
19
02
1-
b1011 /
#13
b11111110 )
#14
1"
0&
0!
17
1(
1#
0'
09
12
13
1E
11
1H
04
0-
0,
1+
b1100 /
#15
b10011100 )
#16
1&
06
0E
01
0H
1'
07
18
02
1-
b1101 /
#17
b11111100 )
#18
0&
1!
16
0'
1%
17
08
12
03
1E
11
1H
0-
1,
b1110 /
#19
b10011110 )
#20
0%
06
07
02
1-
b1111 /
#21
b10001110 )
#22
b10000 /
#23
