AR add32bit_unit behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Add32bit_Unit.vhd sub00/vhpl29 1426087303
AR register_file behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Register_File.vhd sub00/vhpl17 1426083382
AR imm16_to_32 behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Imm16_to_32.vhd sub00/vhpl15 1426083380
EN sra_unit NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sra_Unit.vhd sub00/vhpl36 1426087312
AR sl_unit behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Sl_Unit.vhd sub00/vhpl41 1426087317
EN mux2to1 NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Mux2to1.vhd sub00/vhpl10 1426087330
EN sub32_unit NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sub32_Unit.vhd sub00/vhpl30 1426087304
EN sr_unit NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sr_Unit.vhd sub00/vhpl38 1426087314
AR compare_module behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Compare_Module.vhd sub00/vhpl09 1426083374
EN add4bit_unit NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Add4bit_Unit.vhd sub00/vhpl26 1426087300
EN rr_unit NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Rr_Unit.vhd sub00/vhpl44 1426087320
AR alu_unit behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Alu_Unit.vhd sub00/vhpl51 1426087327
EN alustage NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/ALUSTAGE.vhd sub00/vhpl56 1426087334
AR not_unit behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Not_Unit.vhd sub00/vhpl35 1426087311
EN zero_unit NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Zero_Unit.vhd sub00/vhpl52 1426087328
EN sum_unit NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sum_Unit.vhd sub00/vhpl24 1426087298
AR decstage behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/DECSTAGE.vhd sub00/vhpl19 1426083384
AR carry_unit behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Carry_Unit.vhd sub00/vhpl23 1426087297
EN compare_module NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Compare_Module.vhd sub00/vhpl08 1426083373
AR mux2to1 behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Mux2to1.vhd sub00/vhpl11 1426087331
AR sub32_unit behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Sub32_Unit.vhd sub00/vhpl31 1426087305
EN or_unit NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Or_Unit.vhd sub00/vhpl32 1426087308
EN mux32to1 NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Mux32to1.vhd sub00/vhpl06 1426083371
AR rr_unit behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Rr_Unit.vhd sub00/vhpl45 1426087321
EN imm16_to_32 NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Imm16_to_32.vhd sub00/vhpl14 1426083379
AR and_unit behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/And_Unit.vhd sub00/vhpl03 1426087307
EN decstage NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/DECSTAGE.vhd sub00/vhpl18 1426083383
AR zero_unit behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Zero_Unit.vhd sub00/vhpl53 1426087329
EN carry_unit NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Carry_Unit.vhd sub00/vhpl22 1426087296
EN memstage NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/MEMSTAGE.vhd sub00/vhpl60 1426090122
AR generate_propagate_unit behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Generate_Propagate_Unit.vhd sub00/vhpl21 1426087295
EN data_mem NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Data_MEM.vhd sub00/vhpl58 1426090120
AR dec5to32 behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Dec5to32.vhd sub00/vhpl01 1426083366
EN register32bit NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Register32bit.vhd sub00/vhpl04 1426083369
AR register32bit behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Register32bit.vhd sub00/vhpl05 1426083370
AR or_unit behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Or_Unit.vhd sub00/vhpl33 1426087309
EN and_unit NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/And_Unit.vhd sub00/vhpl02 1426087306
AR overflow_unit behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Overflow_Unit.vhd sub00/vhpl49 1426087325
EN register_file NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Register_File.vhd sub00/vhpl16 1426083381
AR sr_unit behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Sr_Unit.vhd sub00/vhpl39 1426087315
EN alu_top NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Alu_Top.vhd sub00/vhpl54 1426087332
EN generate_propagate_unit NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Generate_Propagate_Unit.vhd sub00/vhpl20 1426087294
EN add32bit_unit NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Add32bit_Unit.vhd sub00/vhpl28 1426087302
AR alustage behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/ALUSTAGE.vhd sub00/vhpl57 1426087335
EN overflow_unit NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Overflow_Unit.vhd sub00/vhpl48 1426087324
AR mux2to1_5bit behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Mux2to1_5bit.vhd sub00/vhpl13 1426083378
AR sum_unit behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Sum_Unit.vhd sub00/vhpl25 1426087299
AR rl_unit behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Rl_Unit.vhd sub00/vhpl43 1426087319
EN cout_unit NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Cout_Unit.vhd sub00/vhpl46 1426087322
EN dec5to32 NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Dec5to32.vhd sub00/vhpl00 1426083365
AR alu_top behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Alu_Top.vhd sub00/vhpl55 1426087333
EN not_unit NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Not_Unit.vhd sub00/vhpl34 1426087310
EN alu_unit NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Alu_Unit.vhd sub00/vhpl50 1426087326
AR data_mem syn C:/Users/giannis/Documents/XilinxProjects/Lab2/Data_MEM.vhd sub00/vhpl59 1426090121
AR memstage behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/MEMSTAGE.vhd sub00/vhpl61 1426090123
AR mux32to1 behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Mux32to1.vhd sub00/vhpl07 1426083372
EN mux2to1_5bit NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Mux2to1_5bit.vhd sub00/vhpl12 1426083377
AR add4bit_unit behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Add4bit_Unit.vhd sub00/vhpl27 1426087301
AR sra_unit behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Sra_Unit.vhd sub00/vhpl37 1426087313
EN sl_unit NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Sl_Unit.vhd sub00/vhpl40 1426087316
EN rl_unit NULL C:/Users/giannis/Documents/XilinxProjects/Lab2/Rl_Unit.vhd sub00/vhpl42 1426087318
AR cout_unit behavioral C:/Users/giannis/Documents/XilinxProjects/Lab2/Cout_Unit.vhd sub00/vhpl47 1426087323
