<Root>
<Comments>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="13" e="13"/>
<c f="1" b="14" e="13"/>
<c f="1" b="41" e="41"/>
<c f="1" b="42" e="42"/>
<c f="1" b="43" e="43"/>
<c f="1" b="44" e="44"/>
<c f="1" b="45" e="45"/>
<c f="1" b="46" e="45"/>
<c f="1" b="51" e="51"/>
<c f="1" b="52" e="52"/>
<c f="1" b="53" e="53"/>
<c f="1" b="54" e="54"/>
<c f="1" b="55" e="55"/>
<c f="1" b="56" e="55"/>
<c f="1" b="143" e="143"/>
<c f="1" b="144" e="144"/>
<c f="1" b="145" e="144"/>
<c f="1" b="177" e="177"/>
<c f="1" b="178" e="178"/>
<c f="1" b="179" e="179"/>
<c f="1" b="180" e="180"/>
<c f="1" b="181" e="181"/>
<c f="1" b="182" e="181"/>
<c f="1" b="197" e="197"/>
<c f="1" b="198" e="197"/>
<c f="1" b="216" e="216"/>
<c f="1" b="217" e="217"/>
<c f="1" b="218" e="217"/>
<c f="1" b="227" e="227"/>
<c f="1" b="228" e="227"/>
<c f="1" b="243" e="243"/>
<c f="1" b="244" e="244"/>
<c f="1" b="246" e="244"/>
<c f="1" b="259" e="259"/>
<c f="1" b="260" e="260"/>
<c f="1" b="261" e="261"/>
<c f="1" b="262" e="262"/>
<c f="1" b="263" e="263"/>
<c f="1" b="264" e="263"/>
<c f="1" b="269" e="269"/>
<c f="1" b="270" e="270"/>
<c f="1" b="271" e="271"/>
<c f="1" b="272" e="272"/>
<c f="1" b="273" e="273"/>
<c f="1" b="274" e="274"/>
<c f="1" b="275" e="275"/>
<c f="1" b="276" e="275"/>
<c f="1" b="294" e="294"/>
<c f="1" b="295" e="294"/>
<c f="1" b="298" e="298"/>
<c f="1" b="299" e="298"/>
<c f="1" b="304" e="304"/>
<c f="1" b="305" e="305"/>
<c f="1" b="306" e="305"/>
<c f="1" b="310" e="310"/>
<c f="1" b="311" e="311"/>
<c f="1" b="312" e="312"/>
<c f="1" b="313" e="313"/>
<c f="1" b="314" e="314"/>
<c f="1" b="315" e="315"/>
<c f="1" b="316" e="316"/>
<c f="1" b="317" e="317"/>
<c f="1" b="318" e="318"/>
<c f="1" b="319" e="319"/>
<c f="1" b="320" e="320"/>
<c f="1" b="321" e="321"/>
<c f="1" b="322" e="321"/>
<c f="1" b="330" e="330"/>
<c f="1" b="331" e="331"/>
<c f="1" b="332" e="332"/>
<c f="1" b="333" e="333"/>
<c f="1" b="334" e="334"/>
<c f="1" b="335" e="334"/>
<c f="1" b="338" e="338"/>
<c f="1" b="339" e="338"/>
<c f="1" b="346" e="346"/>
<c f="1" b="347" e="347"/>
<c f="1" b="348" e="348"/>
<c f="1" b="349" e="349"/>
<c f="1" b="350" e="350"/>
<c f="1" b="351" e="351"/>
<c f="1" b="352" e="352"/>
<c f="1" b="353" e="353"/>
<c f="1" b="354" e="353"/>
<c f="1" b="365" e="365"/>
<c f="1" b="366" e="366"/>
<c f="1" b="367" e="367"/>
<c f="1" b="368" e="368"/>
<c f="1" b="369" e="368"/>
<c f="1" b="391" e="391"/>
<c f="1" b="392" e="391"/>
<c f="1" b="478" e="478"/>
<c f="1" b="479" e="479"/>
<c f="1" b="480" e="480"/>
<c f="1" b="481" e="481"/>
<c f="1" b="482" e="482"/>
<c f="1" b="483" e="483"/>
<c f="1" b="484" e="484"/>
<c f="1" b="485" e="485"/>
<c f="1" b="486" e="486"/>
<c f="1" b="487" e="487"/>
<c f="1" b="488" e="488"/>
<c f="1" b="489" e="489"/>
<c f="1" b="490" e="489"/>
<c f="1" b="493" e="493"/>
<c f="1" b="494" e="493"/>
</Comments>
<Macros>
<m f="1" bl="82" bc="3" el="82" ec="40"/>
<m f="1" bl="105" bc="3" el="105" ec="46"/>
<m f="1" bl="124" bc="3" el="124" ec="46"/>
<m f="1" bl="147" bc="13" el="147" ec="47"/>
<m f="1" bl="169" bc="3" el="169" ec="45"/>
<m f="1" bl="192" bc="7" el="192" ec="65"/>
<m f="1" bl="291" bc="4" el="291" ec="58"/>
<m f="1" bl="475" bc="3" el="475" ec="57"/>
<m f="1" bl="506" bc="11" el="506" ec="57"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="14" e="12"/>
<c f="2" b="30" e="30"/>
<c f="2" b="31" e="31"/>
<c f="2" b="32" e="32"/>
<c f="2" b="33" e="33"/>
<c f="2" b="34" e="34"/>
<c f="2" b="35" e="34"/>
<c f="2" b="38" e="38"/>
<c f="2" b="39" e="39"/>
<c f="2" b="40" e="40"/>
<c f="2" b="41" e="41"/>
<c f="2" b="42" e="42"/>
<c f="2" b="43" e="42"/>
<c f="2" b="69" e="69"/>
<c f="2" b="70" e="69"/>
<c f="2" b="73" e="73"/>
<c f="2" b="74" e="73"/>
<c f="2" b="78" e="78"/>
<c f="2" b="79" e="78"/>
<c f="2" b="82" e="82"/>
<c f="2" b="83" e="83"/>
<c f="2" b="84" e="84"/>
<c f="2" b="85" e="85"/>
<c f="2" b="86" e="85"/>
<c f="2" b="97" e="97"/>
<c f="2" b="98" e="98"/>
<c f="2" b="99" e="99"/>
<c f="2" b="101" e="99"/>
<c f="2" b="114" e="114"/>
<c f="2" b="115" e="114"/>
<c f="2" b="119" e="119"/>
<c f="2" b="120" e="119"/>
</Comments>
<Macros/>
<Comments>
<c f="3" b="1" e="1"/>
<c f="3" b="2" e="2"/>
<c f="3" b="3" e="3"/>
<c f="3" b="4" e="4"/>
<c f="3" b="5" e="5"/>
<c f="3" b="6" e="6"/>
<c f="3" b="7" e="7"/>
<c f="3" b="8" e="8"/>
<c f="3" b="9" e="9"/>
<c f="3" b="10" e="10"/>
<c f="3" b="11" e="11"/>
<c f="3" b="12" e="12"/>
<c f="3" b="13" e="13"/>
<c f="3" b="14" e="14"/>
<c f="3" b="15" e="15"/>
<c f="3" b="16" e="16"/>
<c f="3" b="18" e="16"/>
<c f="3" b="41" e="41"/>
<c f="3" b="42" e="41"/>
<c f="3" b="42" e="42"/>
<c f="3" b="43" e="42"/>
<c f="3" b="43" e="43"/>
<c f="3" b="44" e="43"/>
<c f="3" b="44" e="44"/>
<c f="3" b="45" e="44"/>
<c f="3" b="45" e="45"/>
<c f="3" b="46" e="45"/>
<c f="3" b="46" e="46"/>
<c f="3" b="47" e="46"/>
<c f="3" b="53" e="53"/>
<c f="3" b="54" e="53"/>
<c f="3" b="75" e="75"/>
<c f="3" b="76" e="75"/>
<c f="3" b="79" e="79"/>
<c f="3" b="80" e="80"/>
<c f="3" b="81" e="81"/>
<c f="3" b="82" e="82"/>
<c f="3" b="83" e="82"/>
<c f="3" b="87" e="87"/>
<c f="3" b="88" e="87"/>
<c f="3" b="120" e="120"/>
<c f="3" b="121" e="121"/>
<c f="3" b="122" e="121"/>
<c f="3" b="142" e="142"/>
<c f="3" b="143" e="142"/>
</Comments>
<Macros/>
<tun>
<ns name="llvm" id="8b794fa58ed357412d226e3fdb07300b_544dadc8774ac7e8cdf9804c9bca3e1f" file="3" linestart="31" lineend="146" original="">
<cr namespace="llvm" access="none" depth="0" kind="class" name="MipsInstrInfo" id="8b794fa58ed357412d226e3fdb07300b_0b854d255e8c5f999bd593ff98344b24" file="3" linestart="33" lineend="140">
<cr access="public" kind="class" name="MipsInstrInfo" id="8b794fa58ed357412d226e3fdb07300b_560b9c1ffd7275982ddf318891707b0b" file="3" linestart="33" lineend="33"/>
<m name="anchor" id="8b794fa58ed357412d226e3fdb07300b_7d18659aa357aeee1be605587af8548e" file="3" linestart="34" lineend="34" virtual="true" access="private">
<fpt proto="void">
<bt name="void"/>
</fpt>
</m>
<Decl access="protected"/>
<fl name="Subtarget" id="8b794fa58ed357412d226e3fdb07300b_6d0103a8dec0bfa98068dea4e5ca2e33" file="3" linestart="36" lineend="36" isLiteral="true" isRef="true" access="protected" proto="const llvm::MipsSubtarget &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="f3e38a1416613d33acc33b0203c00d56_1597f5fd665f48fb7d56fb7e9e005ba5"/>
</rt>
</QualType>
</lrf>
</fl>
<fl name="UncondBrOpc" id="8b794fa58ed357412d226e3fdb07300b_7714bb1d1ead2eb23a0297b1082adaa1" file="3" linestart="37" lineend="37" isLiteral="true" access="protected" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<Decl access="public"/>
<e parent="8b794fa58ed357412d226e3fdb07300b_0b854d255e8c5f999bd593ff98344b24" access="public" name="BranchType" id="8b794fa58ed357412d226e3fdb07300b_a0e505952fc76cd5da0e7a014ead1b86" file="3" linestart="40" lineend="47" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="BT_None" id="8b794fa58ed357412d226e3fdb07300b_072a3b226754a798f8e71b073c5ebfda" file="3" linestart="41" lineend="41">
<et>
<e id="8b794fa58ed357412d226e3fdb07300b_a0e505952fc76cd5da0e7a014ead1b86"/>
</et>
</ec>
<ec name="BT_NoBranch" id="8b794fa58ed357412d226e3fdb07300b_5fa9451fe9c5a479687e94baa0d39040" file="3" linestart="42" lineend="42">
<et>
<e id="8b794fa58ed357412d226e3fdb07300b_a0e505952fc76cd5da0e7a014ead1b86"/>
</et>
</ec>
<ec name="BT_Uncond" id="8b794fa58ed357412d226e3fdb07300b_14f54e04e1c66daf0cdad90239ffee75" file="3" linestart="43" lineend="43">
<et>
<e id="8b794fa58ed357412d226e3fdb07300b_a0e505952fc76cd5da0e7a014ead1b86"/>
</et>
</ec>
<ec name="BT_Cond" id="8b794fa58ed357412d226e3fdb07300b_0c77e7fee367008f35bd336aeb389334" file="3" linestart="44" lineend="44">
<et>
<e id="8b794fa58ed357412d226e3fdb07300b_a0e505952fc76cd5da0e7a014ead1b86"/>
</et>
</ec>
<ec name="BT_CondUncond" id="8b794fa58ed357412d226e3fdb07300b_b2f842ea4a89353d07c2ea18248167e6" file="3" linestart="45" lineend="45">
<et>
<e id="8b794fa58ed357412d226e3fdb07300b_a0e505952fc76cd5da0e7a014ead1b86"/>
</et>
</ec>
<ec name="BT_Indirect" id="8b794fa58ed357412d226e3fdb07300b_58ff5a36c492c3d7529ce89b9b5baab6" file="3" linestart="46" lineend="46">
<et>
<e id="8b794fa58ed357412d226e3fdb07300b_a0e505952fc76cd5da0e7a014ead1b86"/>
</et>
</ec>
</e>
<c name="MipsInstrInfo" id="8b794fa58ed357412d226e3fdb07300b_52a95e29c09af7f4ac1b5a5f4b463b53" file="3" linestart="49" lineend="49" explicit="true" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="STI" proto="const llvm::MipsSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="f3e38a1416613d33acc33b0203c00d56_1597f5fd665f48fb7d56fb7e9e005ba5"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="UncondBrOpc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</c>
<m name="create" id="8b794fa58ed357412d226e3fdb07300b_998ea6f6b925e816db4c4cbcaefd3355" file="3" linestart="51" lineend="51" access="public" storage="static">
<fpt proto="const llvm::MipsInstrInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="8b794fa58ed357412d226e3fdb07300b_0b854d255e8c5f999bd593ff98344b24"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="STI" proto="llvm::MipsSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="f3e38a1416613d33acc33b0203c00d56_1597f5fd665f48fb7d56fb7e9e005ba5"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="AnalyzeBranch" id="8b794fa58ed357412d226e3fdb07300b_2f98cf69c5641bc136e7622943a83d30" file="3" linestart="54" lineend="57" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="AllowModify" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="RemoveBranch" id="8b794fa58ed357412d226e3fdb07300b_a8ba89d3a03422c5bc07499747abadb7" file="3" linestart="59" lineend="59" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="InsertBranch" id="8b794fa58ed357412d226e3fdb07300b_f6b3dda758b25bc54fc47c35b538cbe7" file="3" linestart="61" lineend="64" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="ReverseBranchCondition" id="8b794fa58ed357412d226e3fdb07300b_63b28c57dceeb05881f8308cd14e11bc" file="3" linestart="66" lineend="67" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="AnalyzeBranch" id="8b794fa58ed357412d226e3fdb07300b_3f4fcd38d50eb03e03af2332394b0ee3" file="3" linestart="69" lineend="73" access="public">
<fpt const="true" proto="llvm::MipsInstrInfo::BranchType">
<et>
<e id="8b794fa58ed357412d226e3fdb07300b_a0e505952fc76cd5da0e7a014ead1b86"/>
</et>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="AllowModify" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="BranchInstrs" proto="SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="insertNoop" id="8b794fa58ed357412d226e3fdb07300b_c49928802547eed4cdecbb3ddf928847" file="3" linestart="76" lineend="77" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="getRegisterInfo" id="8b794fa58ed357412d226e3fdb07300b_3cb9b78c1054685f92f4b2dbc4271219" file="3" linestart="83" lineend="83" pure="true" virtual="true" access="public">
<fpt const="true" proto="const llvm::MipsRegisterInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="c4dc788acc520c87ffe404171d63a0fa_1aeef722832b4ef58be607d0d1e0e77d"/>
</rt>
</QualType>
</lrf>
</fpt>
</m>
<m name="getOppositeBranchOpc" id="8b794fa58ed357412d226e3fdb07300b_68b1b1a0451ec44ccd22340b3e8cdeef" file="3" linestart="85" lineend="85" pure="true" virtual="true" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="GetInstSizeInBytes" id="8b794fa58ed357412d226e3fdb07300b_dbe6dbdb0a83842538a9e30b597bf512" file="3" linestart="88" lineend="88" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="storeRegToStackSlot" id="8b794fa58ed357412d226e3fdb07300b_e924841daa9614af6f3686a89df9baea" file="3" linestart="90" lineend="96" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isKill" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="94" cb="74" le="96" ce="3">
<mce lb="95" cb="5" le="95" ce="70" nbparm="8" id="8b794fa58ed357412d226e3fdb07300b_b52cfca4f0ef79e21a9c65c1ab3b4fd5">
<exp pvirg="true"/>
<mex lb="95" cb="5" id="8b794fa58ed357412d226e3fdb07300b_b52cfca4f0ef79e21a9c65c1ab3b4fd5" nm="storeRegToStack" arrow="1">
<n19 lb="95" cb="5"/>
</mex>
<drx lb="95" cb="21" kind="lvalue" nm="MBB"/>
<n10 lb="95" cb="26">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="95" cb="26">
<drx lb="95" cb="26" kind="lvalue" nm="MBBI"/>
</n32>
</n10>
<n32 lb="95" cb="32">
<drx lb="95" cb="32" kind="lvalue" nm="SrcReg"/>
</n32>
<n32 lb="95" cb="40">
<drx lb="95" cb="40" kind="lvalue" nm="isKill"/>
</n32>
<n32 lb="95" cb="48">
<drx lb="95" cb="48" kind="lvalue" nm="FrameIndex"/>
</n32>
<n32 lb="95" cb="60">
<drx lb="95" cb="60" kind="lvalue" nm="RC"/>
</n32>
<n32 lb="95" cb="64">
<drx lb="95" cb="64" kind="lvalue" nm="TRI"/>
</n32>
<n32 lb="95" cb="69">
<n45 lb="95" cb="69">
<flit/>
</n45>
</n32>
</mce>
</u>

</Stmt>
</m>
<m name="loadRegFromStackSlot" id="8b794fa58ed357412d226e3fdb07300b_db01b513fbeff592260bbb54bb0e11e2" file="3" linestart="98" lineend="104" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="102" cb="75" le="104" ce="3">
<mce lb="103" cb="5" le="103" ce="64" nbparm="7" id="8b794fa58ed357412d226e3fdb07300b_425fa72982602e914f29995b7437f519">
<exp pvirg="true"/>
<mex lb="103" cb="5" id="8b794fa58ed357412d226e3fdb07300b_425fa72982602e914f29995b7437f519" nm="loadRegFromStack" arrow="1">
<n19 lb="103" cb="5"/>
</mex>
<drx lb="103" cb="22" kind="lvalue" nm="MBB"/>
<n10 lb="103" cb="27">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="103" cb="27">
<drx lb="103" cb="27" kind="lvalue" nm="MBBI"/>
</n32>
</n10>
<n32 lb="103" cb="33">
<drx lb="103" cb="33" kind="lvalue" nm="DestReg"/>
</n32>
<n32 lb="103" cb="42">
<drx lb="103" cb="42" kind="lvalue" nm="FrameIndex"/>
</n32>
<n32 lb="103" cb="54">
<drx lb="103" cb="54" kind="lvalue" nm="RC"/>
</n32>
<n32 lb="103" cb="58">
<drx lb="103" cb="58" kind="lvalue" nm="TRI"/>
</n32>
<n32 lb="103" cb="63">
<n45 lb="103" cb="63">
<flit/>
</n45>
</n32>
</mce>
</u>

</Stmt>
</m>
<m name="storeRegToStack" id="8b794fa58ed357412d226e3fdb07300b_b52cfca4f0ef79e21a9c65c1ab3b4fd5" file="3" linestart="106" lineend="111" pure="true" virtual="true" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isKill" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="loadRegFromStack" id="8b794fa58ed357412d226e3fdb07300b_425fa72982602e914f29995b7437f519" file="3" linestart="113" lineend="118" pure="true" virtual="true" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="genInstrWithNewOpc" id="8b794fa58ed357412d226e3fdb07300b_527cff3b910a74c8a17c54fcdf1f1114" file="3" linestart="122" lineend="123" access="public">
<fpt const="true" proto="llvm::MachineInstrBuilder">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</fpt>
<p name="NewOpc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="protected"/>
<m name="isZeroImm" id="8b794fa58ed357412d226e3fdb07300b_cbfd4f23ac5116e7846acda63899487e" file="3" linestart="126" lineend="126" access="protected">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="op" proto="const llvm::MachineOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="GetMemOperand" id="8b794fa58ed357412d226e3fdb07300b_452ebfbeb53558f98ed03ab2cbf6f229" file="3" linestart="128" lineend="129" access="protected">
<fpt const="true" proto="llvm::MachineMemOperand *">
<pt>
<rt>
<cr id="365e40649a6358896d82d795b1389064_23b023a6f010a76d0665a045d8701626"/>
</rt>
</pt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FI" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="Flag" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="private"/>
<m name="getAnalyzableBrOpc" id="8b794fa58ed357412d226e3fdb07300b_425c6c5493af50126c7936e462a9b310" file="3" linestart="132" lineend="132" pure="true" virtual="true" access="private">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="AnalyzeCondBr" id="8b794fa58ed357412d226e3fdb07300b_145b48dab5288552f76cc078e56f46aa" file="3" linestart="134" lineend="136" access="private">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Inst" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="BB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="BuildCondBr" id="8b794fa58ed357412d226e3fdb07300b_5ead23a33fd179f23dacff039c12a8d6" file="3" linestart="138" lineend="139" access="private">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="8b794fa58ed357412d226e3fdb07300b_8286b653d21ca7db6ebcea58ccef2cfe" file="3" linestart="33" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::MipsInstrInfo &amp;">
<lrf>
<rt>
<cr id="8b794fa58ed357412d226e3fdb07300b_0b854d255e8c5f999bd593ff98344b24"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::MipsInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8b794fa58ed357412d226e3fdb07300b_0b854d255e8c5f999bd593ff98344b24"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~MipsInstrInfo" id="8b794fa58ed357412d226e3fdb07300b_e8193381552479b24ebb5ae7232d5549" file="3" linestart="33" lineend="33" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
<c name="MipsInstrInfo" id="8b794fa58ed357412d226e3fdb07300b_a5b7bb7d87d27b573df7a4811ea8e93f" file="3" linestart="33" lineend="33" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::MipsInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8b794fa58ed357412d226e3fdb07300b_0b854d255e8c5f999bd593ff98344b24"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="MipsInstrInfo" id="8b794fa58ed357412d226e3fdb07300b_d5b13b10a62646bd6c769a9a0a81b8b0" file="3" linestart="33" lineend="33" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::MipsInstrInfo &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="8b794fa58ed357412d226e3fdb07300b_0b854d255e8c5f999bd593ff98344b24"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
<f namespace="llvm" name="createMips16InstrInfo" id="8b794fa58ed357412d226e3fdb07300b_5aaaa3470b23d4045193c208210ecfbc" file="3" linestart="143" lineend="143" access="none" hasbody="true">
<fpt proto="const llvm::MipsInstrInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="8b794fa58ed357412d226e3fdb07300b_0b854d255e8c5f999bd593ff98344b24"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="STI" proto="const llvm::MipsSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="f3e38a1416613d33acc33b0203c00d56_1597f5fd665f48fb7d56fb7e9e005ba5"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createMipsSEInstrInfo" id="8b794fa58ed357412d226e3fdb07300b_be80c35ac62d39ddba274bda820d634d" file="3" linestart="144" lineend="144" access="none">
<fpt proto="const llvm::MipsInstrInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="8b794fa58ed357412d226e3fdb07300b_0b854d255e8c5f999bd593ff98344b24"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="STI" proto="const llvm::MipsSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="f3e38a1416613d33acc33b0203c00d56_1597f5fd665f48fb7d56fb7e9e005ba5"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
</ns>
<ns name="llvm" id="33b1312f860e06747d22dc5b0cb4c5f0_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="20" lineend="126" original="">
<cr namespace="llvm" access="none" depth="1" kind="class" name="Mips16InstrInfo" id="33b1312f860e06747d22dc5b0cb4c5f0_e64da09d94915170a9cd60b443a35c49" file="2" linestart="22" lineend="124" previous="e87db72798fae65985213e25c3b74440_e64da09d94915170a9cd60b443a35c49">
<base access="public">
<rt>
<cr id="8b794fa58ed357412d226e3fdb07300b_0b854d255e8c5f999bd593ff98344b24"/>
</rt>
</base>
<cr access="public" kind="class" name="Mips16InstrInfo" id="33b1312f860e06747d22dc5b0cb4c5f0_8d8e5354fd4c9f00b023d6a6eae80485" file="2" linestart="22" lineend="22"/>
<fl name="RI" id="33b1312f860e06747d22dc5b0cb4c5f0_3acc53b01f2d2451a1e6247d00595793" file="2" linestart="23" lineend="23" const="true" access="private" proto="const llvm::Mips16RegisterInfo">
<QualType const="true">
<rt>
<cr id="e87db72798fae65985213e25c3b74440_ae62357fed305b42a8432698153c7650"/>
</rt>
</QualType>
</fl>
<Decl access="public"/>
<c name="Mips16InstrInfo" id="33b1312f860e06747d22dc5b0cb4c5f0_e8a232cf495264b270c3a5fdab2e40b9" file="2" linestart="26" lineend="26" explicit="true" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="STI" proto="const llvm::MipsSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="f3e38a1416613d33acc33b0203c00d56_1597f5fd665f48fb7d56fb7e9e005ba5"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="getRegisterInfo" id="33b1312f860e06747d22dc5b0cb4c5f0_44ba4333ed1db64e8e0d18b39b00c6bb" file="2" linestart="28" lineend="28" access="public" hasbody="true">
<fpt const="true" proto="const llvm::MipsRegisterInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="c4dc788acc520c87ffe404171d63a0fa_1aeef722832b4ef58be607d0d1e0e77d"/>
</rt>
</QualType>
</lrf>
</fpt>
</m>
<m name="isLoadFromStackSlot" id="33b1312f860e06747d22dc5b0cb4c5f0_7210e946910d692c65dcc8cee8281ca1" file="2" linestart="35" lineend="36" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isStoreToStackSlot" id="33b1312f860e06747d22dc5b0cb4c5f0_31234b53380b3f2f7b73c38919abdd0a" file="2" linestart="43" lineend="44" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="copyPhysReg" id="33b1312f860e06747d22dc5b0cb4c5f0_2441cf3c8386beb3a4220fc4e551cd46" file="2" linestart="46" lineend="49" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="KillSrc" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="storeRegToStack" id="33b1312f860e06747d22dc5b0cb4c5f0_1ea066729e36fab422e5cbdd80b213d6" file="2" linestart="51" lineend="56" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isKill" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="loadRegFromStack" id="33b1312f860e06747d22dc5b0cb4c5f0_0bdd1d656469af7b91d990f3d8aba2b2" file="2" linestart="58" lineend="63" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="expandPostRAPseudo" id="33b1312f860e06747d22dc5b0cb4c5f0_bf7829e7bb72c4e4cc3585f3e05419e9" file="2" linestart="65" lineend="65" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="getOppositeBranchOpc" id="33b1312f860e06747d22dc5b0cb4c5f0_901e4f9b7b7d7e9184cc849db00bc464" file="2" linestart="67" lineend="67" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="makeFrame" id="33b1312f860e06747d22dc5b0cb4c5f0_cca4eae9039faf87c062d0ac0a45b142" file="2" linestart="70" lineend="71" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="SP" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameSize" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="restoreFrame" id="33b1312f860e06747d22dc5b0cb4c5f0_b4c308e2ef3b7d093354db04fdefe72f" file="2" linestart="74" lineend="75" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="SP" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameSize" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="adjustStackPtr" id="33b1312f860e06747d22dc5b0cb4c5f0_91962e1cd039941e6f49c1fcf6c2167f" file="2" linestart="79" lineend="80" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="SP" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Amount" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="loadImmediate" id="33b1312f860e06747d22dc5b0cb4c5f0_98a5cf5124075d5e91d7df80e877eb5f" file="2" linestart="86" lineend="89" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="FrameReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Imm" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="II" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="NewImm" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="validImmediate" id="33b1312f860e06747d22dc5b0cb4c5f0_b25a284a1cafd6bcf4fa5226df70833e" file="2" linestart="91" lineend="91" access="public" storage="static" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Amount" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="validSpImm8" id="33b1312f860e06747d22dc5b0cb4c5f0_ea22ad46cdc0f5111f9e5821b7712d89" file="2" linestart="93" lineend="95" access="public" storage="static" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="offset" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="93" cb="39" le="95" ce="3">
<rx lb="94" cb="5" le="94" ce="51" pvirg="true">
<xop lb="94" cb="12" le="94" ce="51" kind="&amp;&amp;">
<n46 lb="94" cb="12" le="94" ce="30">
<exp pvirg="true"/>
<xop lb="94" cb="13" le="94" ce="29" kind="==">
<n46 lb="94" cb="13" le="94" ce="24">
<exp pvirg="true"/>
<xop lb="94" cb="14" le="94" ce="23" kind="&amp;">
<n32 lb="94" cb="14">
<drx lb="94" cb="14" kind="lvalue" nm="offset"/>
</n32>
<n45 lb="94" cb="23">
<flit/>
</n45>
</xop>
</n46>
<n45 lb="94" cb="29">
<flit/>
</n45>
</xop>
</n46>
<ce lb="94" cb="35" le="94" ce="51" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_f3638f6483302dec61c02765aa23c933">
<exp pvirg="true"/>
<n32 lb="94" cb="35" le="94" ce="43">
<drx lb="94" cb="35" le="94" ce="43" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_f3638f6483302dec61c02765aa23c933" nm="isInt">
<template_arguments>
<integer value="11"/>
</template_arguments>
</drx>
</n32>
<n32 lb="94" cb="45">
<n32 lb="94" cb="45">
<drx lb="94" cb="45" kind="lvalue" nm="offset"/>
</n32>
</n32>
</ce>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="AddiuSpImm" id="33b1312f860e06747d22dc5b0cb4c5f0_8ca18117a34095e4ab49ca772f5ab2bc" file="2" linestart="101" lineend="101" access="public" hasbody="true">
<fpt const="true" proto="const llvm::MCInstrDesc &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
</fpt>
<p name="Imm" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="BuildAddiuSpImm" id="33b1312f860e06747d22dc5b0cb4c5f0_48ed9cb76128fde7d05eea77223d0627" file="2" linestart="103" lineend="104" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="Imm" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="getInlineAsmLength" id="33b1312f860e06747d22dc5b0cb4c5f0_6718873236d630a4deb37534e356317e" file="2" linestart="106" lineend="107" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Str" proto="const char *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MAI" proto="const llvm::MCAsmInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b2b9336dfe6b80bb5834e13979c78f51_43771e107e7fa3238760a2416c843e80"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="private"/>
<m name="getAnalyzableBrOpc" id="33b1312f860e06747d22dc5b0cb4c5f0_56923d1a44cecbedc7faf3dd0599f72b" file="2" linestart="109" lineend="109" access="private" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="ExpandRetRA16" id="33b1312f860e06747d22dc5b0cb4c5f0_6d410f7bf572cc3ebf30d360d9961424" file="2" linestart="111" lineend="112" access="private" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="adjustStackPtrBig" id="33b1312f860e06747d22dc5b0cb4c5f0_82c49e2753994787d640ededab8d5025" file="2" linestart="115" lineend="117" access="private" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="SP" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Amount" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="Reg1" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Reg2" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="adjustStackPtrBigUnrestricted" id="33b1312f860e06747d22dc5b0cb4c5f0_2b26424abb16d6a17bccdd1ea02ca770" file="2" linestart="120" lineend="122" access="private" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="SP" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Amount" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="33b1312f860e06747d22dc5b0cb4c5f0_62422d1b9f13f06977a327972f20f658" file="2" linestart="22" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::Mips16InstrInfo &amp;">
<lrf>
<rt>
<cr id="33b1312f860e06747d22dc5b0cb4c5f0_e64da09d94915170a9cd60b443a35c49"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::Mips16InstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="33b1312f860e06747d22dc5b0cb4c5f0_e64da09d94915170a9cd60b443a35c49"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~Mips16InstrInfo" id="33b1312f860e06747d22dc5b0cb4c5f0_f0b97b03fa0b6f6024e6b338a8daa2d2" file="2" linestart="22" lineend="22" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
<c name="Mips16InstrInfo" id="33b1312f860e06747d22dc5b0cb4c5f0_1f2836ec63880ead5afe3c145f50551b" file="2" linestart="22" lineend="22" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::Mips16InstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="33b1312f860e06747d22dc5b0cb4c5f0_e64da09d94915170a9cd60b443a35c49"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="Mips16InstrInfo" id="33b1312f860e06747d22dc5b0cb4c5f0_61eb84d8b984886a816dfd5c34c305a8" file="2" linestart="22" lineend="22" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::Mips16InstrInfo &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="33b1312f860e06747d22dc5b0cb4c5f0_e64da09d94915170a9cd60b443a35c49"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="cc537a511dfef0ffadfa2d73c8ce2d92_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="30" lineend="30"/>
<c name="Mips16InstrInfo" id="cc537a511dfef0ffadfa2d73c8ce2d92_e8a232cf495264b270c3a5fdab2e40b9" file="1" linestart="34" lineend="35" previous="33b1312f860e06747d22dc5b0cb4c5f0_e8a232cf495264b270c3a5fdab2e40b9" explicit="true" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="STI" proto="const llvm::MipsSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="f3e38a1416613d33acc33b0203c00d56_1597f5fd665f48fb7d56fb7e9e005ba5"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<initlist id="33b1312f860e06747d22dc5b0cb4c5f0_3acc53b01f2d2451a1e6247d00595793">
<Stmt>
<n10 lb="35" cb="41" le="35" ce="47">
<typeptr id="e87db72798fae65985213e25c3b74440_bb6904714b279d9c97d1027fecaec65a"/>
<temp/>
<drx lb="35" cb="44" kind="lvalue" nm="STI"/>
</n10>

</Stmt>
</initlist>
<Stmt>
<u lb="35" cb="49" le="35" ce="50"/>

</Stmt>
</c>
<m name="getRegisterInfo" id="cc537a511dfef0ffadfa2d73c8ce2d92_44ba4333ed1db64e8e0d18b39b00c6bb" file="1" linestart="37" lineend="39" previous="33b1312f860e06747d22dc5b0cb4c5f0_44ba4333ed1db64e8e0d18b39b00c6bb" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::MipsRegisterInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="c4dc788acc520c87ffe404171d63a0fa_1aeef722832b4ef58be607d0d1e0e77d"/>
</rt>
</QualType>
</lrf>
</fpt>
<Stmt>
<u lb="37" cb="66" le="39" ce="1">
<rx lb="38" cb="3" le="38" ce="10" pvirg="true">
<n32 lb="38" cb="10">
<mex lb="38" cb="10" kind="lvalue" id="33b1312f860e06747d22dc5b0cb4c5f0_3acc53b01f2d2451a1e6247d00595793" nm="RI" arrow="1">
<n19 lb="38" cb="10"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isLoadFromStackSlot" id="cc537a511dfef0ffadfa2d73c8ce2d92_7210e946910d692c65dcc8cee8281ca1" file="1" linestart="46" lineend="49" previous="33b1312f860e06747d22dc5b0cb4c5f0_7210e946910d692c65dcc8cee8281ca1" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="47" cb="70" le="49" ce="1">
<rx lb="48" cb="3" le="48" ce="10" pvirg="true">
<n32 lb="48" cb="10">
<n45 lb="48" cb="10">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isStoreToStackSlot" id="cc537a511dfef0ffadfa2d73c8ce2d92_31234b53380b3f2f7b73c38919abdd0a" file="1" linestart="56" lineend="59" previous="33b1312f860e06747d22dc5b0cb4c5f0_31234b53380b3f2f7b73c38919abdd0a" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="57" cb="69" le="59" ce="1">
<rx lb="58" cb="3" le="58" ce="10" pvirg="true">
<n32 lb="58" cb="10">
<n45 lb="58" cb="10">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="copyPhysReg" id="cc537a511dfef0ffadfa2d73c8ce2d92_2441cf3c8386beb3a4220fc4e551cd46" file="1" linestart="61" lineend="91" previous="33b1312f860e06747d22dc5b0cb4c5f0_2441cf3c8386beb3a4220fc4e551cd46" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="KillSrc" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="64" cb="55" le="91" ce="1">
<dst lb="65" cb="3" le="65" ce="19">
<exp pvirg="true"/>
<Var nm="Opc" value="true">
<bt name="unsigned int"/>
<n32 lb="65" cb="18">
<n45 lb="65" cb="18">
<flit/>
</n45>
</n32>
</Var>
</dst>
<ocast lb="82" cb="3" le="82" ce="3">
<bt name="void"/>
<n46 lb="82" cb="3" le="82" ce="3">
<exp pvirg="true"/>
<xop lb="82" cb="3" le="82" ce="3" kind="||">
<n46 lb="82" cb="3" le="82" ce="3">
<exp pvirg="true"/>
<uo lb="82" cb="3" le="82" ce="3" kind="!">
<uo lb="82" cb="3" le="82" ce="3" kind="!">
<n46 lb="82" cb="3" le="82" ce="3">
<exp pvirg="true"/>
<xop lb="82" cb="3" le="82" ce="3" kind="&amp;&amp;">
<n32 lb="82" cb="3">
<n32 lb="82" cb="3">
<drx lb="82" cb="3" kind="lvalue" nm="Opc"/>
</n32>
</n32>
<n32 lb="82" cb="3">
<n32 lb="82" cb="3">
<n52 lb="82" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="82" cb="3" le="82" ce="3">
<n46 lb="82" cb="3" le="82" ce="3">
<exp pvirg="true"/>
<xop lb="82" cb="3" le="82" ce="3" kind=",">
<ce lb="82" cb="3" le="82" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="82" cb="3">
<drx lb="82" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="82" cb="3">
<n52 lb="82" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="82" cb="3">
<n52 lb="82" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="82" cb="3">
<n45 lb="82" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="82" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="84" cb="3" le="84" ce="58">
<exp pvirg="true"/>
<Var nm="MIB" value="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</Var>
</dst>
<if lb="86" cb="3" le="87" ce="41">
<n32 lb="86" cb="7">
<n32 lb="86" cb="7">
<drx lb="86" cb="7" kind="lvalue" nm="DestReg"/>
</n32>
</n32>
<mce lb="87" cb="5" le="87" ce="41" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="87" cb="5" le="87" ce="9" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<n32 lb="87" cb="5">
<drx lb="87" cb="5" kind="lvalue" nm="MIB"/>
</n32>
</mex>
<n32 lb="87" cb="16">
<drx lb="87" cb="16" kind="lvalue" nm="DestReg"/>
</n32>
<n32 lb="87" cb="25" le="87" ce="35">
<drx lb="87" cb="25" le="87" ce="35" id="32975a63c2ff844fe8824398e471d60a_877ae10f8e7184c779325d6c128d898d" nm="Define"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</if>
<if lb="89" cb="3" le="90" ce="48">
<n32 lb="89" cb="7">
<n32 lb="89" cb="7">
<drx lb="89" cb="7" kind="lvalue" nm="SrcReg"/>
</n32>
</n32>
<mce lb="90" cb="5" le="90" ce="48" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="90" cb="5" le="90" ce="9" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<n32 lb="90" cb="5">
<drx lb="90" cb="5" kind="lvalue" nm="MIB"/>
</n32>
</mex>
<n32 lb="90" cb="16">
<drx lb="90" cb="16" kind="lvalue" nm="SrcReg"/>
</n32>
<ce lb="90" cb="24" le="90" ce="47" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_de9a8a4a6a6e8a54872a5f90e7f44110">
<exp pvirg="true"/>
<n32 lb="90" cb="24">
<drx lb="90" cb="24" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_de9a8a4a6a6e8a54872a5f90e7f44110" nm="getKillRegState"/>
</n32>
<n32 lb="90" cb="40">
<drx lb="90" cb="40" kind="lvalue" nm="KillSrc"/>
</n32>
</ce>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</if>
</u>

</Stmt>
</m>
<m name="storeRegToStack" id="cc537a511dfef0ffadfa2d73c8ce2d92_1ea066729e36fab422e5cbdd80b213d6" file="1" linestart="93" lineend="109" previous="33b1312f860e06747d22dc5b0cb4c5f0_1ea066729e36fab422e5cbdd80b213d6" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isKill" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="FI" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="98" cb="61" le="109" ce="1">
<dst lb="99" cb="3" le="99" ce="14">
<exp pvirg="true"/>
<Var nm="DL" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="99" cb="12">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_58ce885e08015959aac30905be9a2071"/>
<temp/>
</n10>
</Var>
</dst>
<if lb="100" cb="3" le="100" ce="43">
<ocx lb="100" cb="7" le="100" ce="20" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3">
<exp pvirg="true"/>
<n32 lb="100" cb="9">
<drx lb="100" cb="9" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3" nm="operator!="/>
</n32>
<n32 lb="100" cb="7">
<drx lb="100" cb="7" kind="lvalue" nm="I"/>
</n32>
<mte lb="100" cb="12" le="100" ce="20">
<exp pvirg="true"/>
<n32 lb="100" cb="12" le="100" ce="20">
<mce lb="100" cb="12" le="100" ce="20" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="100" cb="12" le="100" ce="16" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" point="1">
<drx lb="100" cb="12" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</n32>
</mte>
</ocx>
<ocx lb="100" cb="23" le="100" ce="43" nbparm="2" id="6ca53e77501a21bf88631b761a2f74a6_bff2e9cbceaf5c722741e8e20b4cefbb">
<exp pvirg="true"/>
<n32 lb="100" cb="26">
<drx lb="100" cb="26" kind="lvalue" id="6ca53e77501a21bf88631b761a2f74a6_bff2e9cbceaf5c722741e8e20b4cefbb" nm="operator="/>
</n32>
<drx lb="100" cb="23" kind="lvalue" nm="DL"/>
<mte lb="100" cb="28" le="100" ce="43">
<exp pvirg="true"/>
<mce lb="100" cb="28" le="100" ce="43" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="100" cb="28" le="100" ce="31" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="100" cb="28">
<ocx lb="100" cb="28" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="100" cb="29">
<drx lb="100" cb="29" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="100" cb="28">
<drx lb="100" cb="28" kind="lvalue" nm="I"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</mte>
</ocx>
</if>
<dst lb="101" cb="3" le="101" ce="78">
<exp pvirg="true"/>
<Var nm="MMO">
<pt>
<rt>
<cr id="365e40649a6358896d82d795b1389064_23b023a6f010a76d0665a045d8701626"/>
</rt>
</pt>
<mce lb="101" cb="28" le="101" ce="77" nbparm="3" id="8b794fa58ed357412d226e3fdb07300b_452ebfbeb53558f98ed03ab2cbf6f229">
<exp pvirg="true"/>
<mex lb="101" cb="28" id="8b794fa58ed357412d226e3fdb07300b_452ebfbeb53558f98ed03ab2cbf6f229" nm="GetMemOperand" arrow="1">
<n32 lb="101" cb="28">
<n19 lb="101" cb="28"/>
</n32>
</mex>
<drx lb="101" cb="42" kind="lvalue" nm="MBB"/>
<n32 lb="101" cb="47">
<drx lb="101" cb="47" kind="lvalue" nm="FI"/>
</n32>
<n32 lb="101" cb="51" le="101" ce="70">
<drx lb="101" cb="51" le="101" ce="70" id="365e40649a6358896d82d795b1389064_f29cc3aca677d008a1ff063505ee6438" nm="MOStore"/>
</n32>
</mce>
</Var>
</dst>
<dst lb="102" cb="3" le="102" ce="19">
<exp pvirg="true"/>
<Var nm="Opc" value="true">
<bt name="unsigned int"/>
<n32 lb="102" cb="18">
<n45 lb="102" cb="18">
<flit/>
</n45>
</n32>
</Var>
</dst>
<ocast lb="105" cb="3" le="105" ce="3">
<bt name="void"/>
<n46 lb="105" cb="3" le="105" ce="3">
<exp pvirg="true"/>
<xop lb="105" cb="3" le="105" ce="3" kind="||">
<n46 lb="105" cb="3" le="105" ce="3">
<exp pvirg="true"/>
<uo lb="105" cb="3" le="105" ce="3" kind="!">
<uo lb="105" cb="3" le="105" ce="3" kind="!">
<n46 lb="105" cb="3" le="105" ce="3">
<exp pvirg="true"/>
<xop lb="105" cb="3" le="105" ce="3" kind="&amp;&amp;">
<n32 lb="105" cb="3">
<n32 lb="105" cb="3">
<drx lb="105" cb="3" kind="lvalue" nm="Opc"/>
</n32>
</n32>
<n32 lb="105" cb="3">
<n32 lb="105" cb="3">
<n52 lb="105" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="105" cb="3" le="105" ce="3">
<n46 lb="105" cb="3" le="105" ce="3">
<exp pvirg="true"/>
<xop lb="105" cb="3" le="105" ce="3" kind=",">
<ce lb="105" cb="3" le="105" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="105" cb="3">
<drx lb="105" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="105" cb="3">
<n52 lb="105" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="105" cb="3">
<n52 lb="105" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="105" cb="3">
<n45 lb="105" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="105" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
</u>

</Stmt>
</m>
<m name="loadRegFromStack" id="cc537a511dfef0ffadfa2d73c8ce2d92_0bdd1d656469af7b91d990f3d8aba2b2" file="1" linestart="111" lineend="127" previous="33b1312f860e06747d22dc5b0cb4c5f0_0bdd1d656469af7b91d990f3d8aba2b2" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FI" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="116" cb="62" le="127" ce="1">
<dst lb="117" cb="3" le="117" ce="14">
<exp pvirg="true"/>
<Var nm="DL" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="117" cb="12">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_58ce885e08015959aac30905be9a2071"/>
<temp/>
</n10>
</Var>
</dst>
<if lb="118" cb="3" le="118" ce="43">
<ocx lb="118" cb="7" le="118" ce="20" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3">
<exp pvirg="true"/>
<n32 lb="118" cb="9">
<drx lb="118" cb="9" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3" nm="operator!="/>
</n32>
<n32 lb="118" cb="7">
<drx lb="118" cb="7" kind="lvalue" nm="I"/>
</n32>
<mte lb="118" cb="12" le="118" ce="20">
<exp pvirg="true"/>
<n32 lb="118" cb="12" le="118" ce="20">
<mce lb="118" cb="12" le="118" ce="20" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="118" cb="12" le="118" ce="16" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" point="1">
<drx lb="118" cb="12" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</n32>
</mte>
</ocx>
<ocx lb="118" cb="23" le="118" ce="43" nbparm="2" id="6ca53e77501a21bf88631b761a2f74a6_bff2e9cbceaf5c722741e8e20b4cefbb">
<exp pvirg="true"/>
<n32 lb="118" cb="26">
<drx lb="118" cb="26" kind="lvalue" id="6ca53e77501a21bf88631b761a2f74a6_bff2e9cbceaf5c722741e8e20b4cefbb" nm="operator="/>
</n32>
<drx lb="118" cb="23" kind="lvalue" nm="DL"/>
<mte lb="118" cb="28" le="118" ce="43">
<exp pvirg="true"/>
<mce lb="118" cb="28" le="118" ce="43" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="118" cb="28" le="118" ce="31" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="118" cb="28">
<ocx lb="118" cb="28" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="118" cb="29">
<drx lb="118" cb="29" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="118" cb="28">
<drx lb="118" cb="28" kind="lvalue" nm="I"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</mte>
</ocx>
</if>
<dst lb="119" cb="3" le="119" ce="77">
<exp pvirg="true"/>
<Var nm="MMO">
<pt>
<rt>
<cr id="365e40649a6358896d82d795b1389064_23b023a6f010a76d0665a045d8701626"/>
</rt>
</pt>
<mce lb="119" cb="28" le="119" ce="76" nbparm="3" id="8b794fa58ed357412d226e3fdb07300b_452ebfbeb53558f98ed03ab2cbf6f229">
<exp pvirg="true"/>
<mex lb="119" cb="28" id="8b794fa58ed357412d226e3fdb07300b_452ebfbeb53558f98ed03ab2cbf6f229" nm="GetMemOperand" arrow="1">
<n32 lb="119" cb="28">
<n19 lb="119" cb="28"/>
</n32>
</mex>
<drx lb="119" cb="42" kind="lvalue" nm="MBB"/>
<n32 lb="119" cb="47">
<drx lb="119" cb="47" kind="lvalue" nm="FI"/>
</n32>
<n32 lb="119" cb="51" le="119" ce="70">
<drx lb="119" cb="51" le="119" ce="70" id="365e40649a6358896d82d795b1389064_fe3e2bfe20d7c6c15b9b914fe96f3e09" nm="MOLoad"/>
</n32>
</mce>
</Var>
</dst>
<dst lb="120" cb="3" le="120" ce="19">
<exp pvirg="true"/>
<Var nm="Opc" value="true">
<bt name="unsigned int"/>
<n32 lb="120" cb="18">
<n45 lb="120" cb="18">
<flit/>
</n45>
</n32>
</Var>
</dst>
<ocast lb="124" cb="3" le="124" ce="3">
<bt name="void"/>
<n46 lb="124" cb="3" le="124" ce="3">
<exp pvirg="true"/>
<xop lb="124" cb="3" le="124" ce="3" kind="||">
<n46 lb="124" cb="3" le="124" ce="3">
<exp pvirg="true"/>
<uo lb="124" cb="3" le="124" ce="3" kind="!">
<uo lb="124" cb="3" le="124" ce="3" kind="!">
<n46 lb="124" cb="3" le="124" ce="3">
<exp pvirg="true"/>
<xop lb="124" cb="3" le="124" ce="3" kind="&amp;&amp;">
<n32 lb="124" cb="3">
<n32 lb="124" cb="3">
<drx lb="124" cb="3" kind="lvalue" nm="Opc"/>
</n32>
</n32>
<n32 lb="124" cb="3">
<n32 lb="124" cb="3">
<n52 lb="124" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="124" cb="3" le="124" ce="3">
<n46 lb="124" cb="3" le="124" ce="3">
<exp pvirg="true"/>
<xop lb="124" cb="3" le="124" ce="3" kind=",">
<ce lb="124" cb="3" le="124" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="124" cb="3">
<drx lb="124" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="124" cb="3">
<n52 lb="124" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="124" cb="3">
<n52 lb="124" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="124" cb="3">
<n45 lb="124" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="124" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
</u>

</Stmt>
</m>
<m name="expandPostRAPseudo" id="cc537a511dfef0ffadfa2d73c8ce2d92_bf7829e7bb72c4e4cc3585f3e05419e9" file="1" linestart="129" lineend="141" previous="33b1312f860e06747d22dc5b0cb4c5f0_bf7829e7bb72c4e4cc3585f3e05419e9" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="129" cb="80" le="141" ce="1">
<dst lb="130" cb="3" le="130" ce="44">
<exp pvirg="true"/>
<Var nm="MBB">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<uo lb="130" cb="28" le="130" ce="43" kind="*">
<mce lb="130" cb="29" le="130" ce="43" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="130" cb="29" le="130" ce="33" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" arrow="1">
<ocx lb="130" cb="29" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="130" cb="31">
<drx lb="130" cb="31" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="130" cb="29">
<drx lb="130" cb="29" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
</mce>
</uo>
</Var>
</dst>
<sy lb="131" cb="3" le="137" ce="3">
<mce lb="131" cb="10" le="131" ce="34" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_f20021729c045d2344a4504f4016820a">
<exp pvirg="true"/>
<mex lb="131" cb="10" le="131" ce="24" id="4a2ff077d443c99e1182a35779fbc93e_f20021729c045d2344a4504f4016820a" nm="getOpcode" point="1">
<mce lb="131" cb="10" le="131" ce="22" nbparm="0" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b">
<exp pvirg="true"/>
<mex lb="131" cb="10" le="131" ce="14" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b" nm="getDesc" arrow="1">
<n32 lb="131" cb="10">
<ocx lb="131" cb="10" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="131" cb="12">
<drx lb="131" cb="12" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="131" cb="10">
<drx lb="131" cb="10" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</mex>
</mce>
<u lb="131" cb="37" le="137" ce="3">
<dx lb="132" cb="3" le="133" ce="12">
<rx lb="133" cb="5" le="133" ce="12" pvirg="true">
<n9 lb="133" cb="12"/>
</rx>
</dx>
<bks lb="136" cb="5"/>
</u>
</sy>
<mce lb="139" cb="3" le="139" ce="15" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_e1cd20785fe91b291e48bc81492c9ebe">
<exp pvirg="true"/>
<mex lb="139" cb="3" le="139" ce="7" id="dc2fe1ce3eab105adc926f5848f1baa6_e1cd20785fe91b291e48bc81492c9ebe" nm="erase" point="1">
<drx lb="139" cb="3" kind="lvalue" nm="MBB"/>
</mex>
<n10 lb="139" cb="13">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="139" cb="13">
<drx lb="139" cb="13" kind="lvalue" nm="MI"/>
</n32>
</n10>
</mce>
<rx lb="140" cb="3" le="140" ce="10" pvirg="true">
<n9 lb="140" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="getOppositeBranchOpc" id="cc537a511dfef0ffadfa2d73c8ce2d92_901e4f9b7b7d7e9184cc849db00bc464" file="1" linestart="145" lineend="171" previous="33b1312f860e06747d22dc5b0cb4c5f0_901e4f9b7b7d7e9184cc849db00bc464" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="145" cb="68" le="171" ce="1">
<sy lb="146" cb="3" le="168" ce="3">
<n32 lb="146" cb="11">
<drx lb="146" cb="11" kind="lvalue" nm="Opc"/>
</n32>
<u lb="146" cb="16" le="168" ce="3">
<dx lb="147" cb="3" le="147" ce="13">
<ce lb="147" cb="13" le="147" ce="13" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="147" cb="13" le="147" ce="13">
<drx lb="147" cb="13" le="147" ce="13" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="147" cb="13">
<n52 lb="147" cb="13">
<slit/>
</n52>
</n32>
<n32 lb="147" cb="13">
<n52 lb="147" cb="13">
<slit/>
</n52>
</n32>
<n32 lb="147" cb="13">
<n45 lb="147" cb="13">
<flit/>
</n45>
</n32>
</ce>
</dx>
</u>
</sy>
<ocast lb="169" cb="3" le="169" ce="3">
<bt name="void"/>
<n46 lb="169" cb="3" le="169" ce="3">
<exp pvirg="true"/>
<xop lb="169" cb="3" le="169" ce="3" kind="||">
<n46 lb="169" cb="3" le="169" ce="3">
<exp pvirg="true"/>
<uo lb="169" cb="3" le="169" ce="3" kind="!">
<uo lb="169" cb="3" le="169" ce="3" kind="!">
<n46 lb="169" cb="3" le="169" ce="3">
<exp pvirg="true"/>
<xop lb="169" cb="3" le="169" ce="3" kind="&amp;&amp;">
<n9 lb="169" cb="3"/>
<n32 lb="169" cb="3">
<n32 lb="169" cb="3">
<n52 lb="169" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="169" cb="3" le="169" ce="3">
<n46 lb="169" cb="3" le="169" ce="3">
<exp pvirg="true"/>
<xop lb="169" cb="3" le="169" ce="3" kind=",">
<ce lb="169" cb="3" le="169" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="169" cb="3">
<drx lb="169" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="169" cb="3">
<n52 lb="169" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="169" cb="3">
<n52 lb="169" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="169" cb="3">
<n45 lb="169" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="169" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="170" cb="3" le="170" ce="10" pvirg="true">
<n32 lb="170" cb="10">
<n45 lb="170" cb="10"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<f name="addSaveRestoreRegs" id="cc537a511dfef0ffadfa2d73c8ce2d92_bfd3709db534c0e218077e15f5cad386" file="1" linestart="173" lineend="196" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MIB" proto="llvm::MachineInstrBuilder &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="CSI" proto="const std::vector&lt;CalleeSavedInfo&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<rt>
<cr id="57744cd473803f8e5c9b2de4877592a5_adf8df33ea49dadd2b45a59bed0e54a3"/>
</rt>
</template_arguments>
</tss>
</ety>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Flags" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="175" cb="49">
<n45 lb="175" cb="49">
<flit/>
</n45>
</n32>

</Stmt>
</p>
<Stmt>
<u lb="175" cb="52" le="196" ce="1">
<fx lb="176" cb="3" le="195" ce="3">
<dst lb="176" cb="8" le="176" ce="38">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="176" cb="21">
<n45 lb="176" cb="21"/>
</n32>
</Var>
<Var nm="e" value="true" virg="true">
<bt name="unsigned int"/>
<mce lb="176" cb="28" le="176" ce="37" nbparm="0" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e">
<exp pvirg="true"/>
<mex lb="176" cb="28" le="176" ce="32" id="78cb3cbcc032150b6a85b2f30813c812_4d302b215534245d1eabe876b749053e" nm="size" point="1">
<drx lb="176" cb="28" kind="lvalue" nm="CSI"/>
</mex>
</mce>
</Var>
</dst>
<xop lb="176" cb="40" le="176" ce="45" kind="!=">
<n32 lb="176" cb="40">
<drx lb="176" cb="40" kind="lvalue" nm="i"/>
</n32>
<n32 lb="176" cb="45">
<drx lb="176" cb="45" kind="lvalue" nm="e"/>
</n32>
</xop>
<uo lb="176" cb="48" le="176" ce="50" kind="++">
<drx lb="176" cb="50" kind="lvalue" nm="i"/>
</uo>
<u lb="176" cb="53" le="195" ce="3">
<dst lb="182" cb="5" le="182" ce="39">
<exp pvirg="true"/>
<Var nm="Reg" value="true">
<bt name="unsigned int"/>
<mce lb="182" cb="20" le="182" ce="38" nbparm="0" id="57744cd473803f8e5c9b2de4877592a5_b263d574d1b279f220d8e77cd47d0430">
<exp pvirg="true"/>
<mex lb="182" cb="20" le="182" ce="31" id="57744cd473803f8e5c9b2de4877592a5_b263d574d1b279f220d8e77cd47d0430" nm="getReg" point="1">
<ocx lb="182" cb="20" le="182" ce="29" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_ef8d8f319c8e9feff2e4932bbcf63dcf">
<exp pvirg="true"/>
<n32 lb="182" cb="23" le="182" ce="29">
<drx lb="182" cb="23" le="182" ce="29" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_ef8d8f319c8e9feff2e4932bbcf63dcf" nm="operator[]"/>
</n32>
<drx lb="182" cb="20" kind="lvalue" nm="CSI"/>
<xop lb="182" cb="24" le="182" ce="28" kind="-">
<xop lb="182" cb="24" le="182" ce="26" kind="-">
<n32 lb="182" cb="24">
<drx lb="182" cb="24" kind="lvalue" nm="e"/>
</n32>
<n32 lb="182" cb="26">
<drx lb="182" cb="26" kind="lvalue" nm="i"/>
</n32>
</xop>
<n32 lb="182" cb="28">
<n45 lb="182" cb="28">
<flit/>
</n45>
</n32>
</xop>
</ocx>
</mex>
</mce>
</Var>
</dst>
<sy lb="183" cb="5" le="194" ce="5">
<n32 lb="183" cb="13">
<drx lb="183" cb="13" kind="lvalue" nm="Reg"/>
</n32>
<u lb="183" cb="18" le="194" ce="5">
<mce lb="187" cb="7" le="187" ce="28" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="187" cb="7" le="187" ce="11" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<n32 lb="187" cb="7">
<drx lb="187" cb="7" kind="lvalue" nm="MIB"/>
</n32>
</mex>
<n32 lb="187" cb="18">
<drx lb="187" cb="18" kind="lvalue" nm="Reg"/>
</n32>
<n32 lb="187" cb="23">
<drx lb="187" cb="23" kind="lvalue" nm="Flags"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<bks lb="188" cb="7"/>
<bks lb="190" cb="7"/>
<dx lb="191" cb="5" le="192" ce="7">
<ce lb="192" cb="7" le="192" ce="7" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="192" cb="7" le="192" ce="7">
<drx lb="192" cb="7" le="192" ce="7" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="192" cb="7">
<n52 lb="192" cb="7">
<slit/>
</n52>
</n32>
<n32 lb="192" cb="7">
<n52 lb="192" cb="7">
<slit/>
</n52>
</n32>
<n32 lb="192" cb="7">
<n45 lb="192" cb="7">
<flit/>
</n45>
</n32>
</ce>
</dx>
</u>
</sy>
</u>
</fx>
</u>

</Stmt>
</f>
<m name="makeFrame" id="cc537a511dfef0ffadfa2d73c8ce2d92_cca4eae9039faf87c062d0ac0a45b142" file="1" linestart="198" lineend="225" previous="33b1312f860e06747d22dc5b0cb4c5f0_cca4eae9039faf87c062d0ac0a45b142" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="SP" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameSize" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="200" cb="70" le="225" ce="1">
<dst lb="201" cb="3" le="201" ce="63">
<exp pvirg="true"/>
<Var nm="DL" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="201" cb="17" le="201" ce="62">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="201" cb="17" le="201" ce="62">
<exp pvirg="true"/>
<co lb="201" cb="17" le="201" ce="62">
<exp pvirg="true"/>
<ocx lb="201" cb="17" le="201" ce="30" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3">
<exp pvirg="true"/>
<n32 lb="201" cb="19">
<drx lb="201" cb="19" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3" nm="operator!="/>
</n32>
<n32 lb="201" cb="17">
<drx lb="201" cb="17" kind="lvalue" nm="I"/>
</n32>
<mte lb="201" cb="22" le="201" ce="30">
<exp pvirg="true"/>
<n32 lb="201" cb="22" le="201" ce="30">
<mce lb="201" cb="22" le="201" ce="30" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="201" cb="22" le="201" ce="26" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" point="1">
<drx lb="201" cb="22" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</n32>
</mte>
</ocx>
<n10 lb="201" cb="34" le="201" ce="49">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="201" cb="34" le="201" ce="49">
<exp pvirg="true"/>
<mce lb="201" cb="34" le="201" ce="49" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="201" cb="34" le="201" ce="37" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="201" cb="34">
<ocx lb="201" cb="34" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="201" cb="35">
<drx lb="201" cb="35" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="201" cb="34">
<drx lb="201" cb="34" kind="lvalue" nm="I"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</mte>
</n10>
<n10 lb="201" cb="53" le="201" ce="62">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="201" cb="53" le="201" ce="62">
<exp pvirg="true"/>
<n11 lb="201" cb="53" le="201" ce="62">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_58ce885e08015959aac30905be9a2071"/>
<temp/>
</n11>
</mte>
</n10>
</co>
</mte>
</n10>
</Var>
</dst>
<dst lb="202" cb="3" le="202" ce="41">
<exp pvirg="true"/>
<Var nm="MF">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<uo lb="202" cb="25" le="202" ce="40" kind="*">
<mce lb="202" cb="26" le="202" ce="40" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="202" cb="26" le="202" ce="30" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" point="1">
<drx lb="202" cb="26" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</uo>
</Var>
</dst>
<dst lb="203" cb="3" le="203" ce="47">
<exp pvirg="true"/>
<Var nm="MFI">
<pt>
<rt>
<cr id="57744cd473803f8e5c9b2de4877592a5_9ff4d9986e55746edc7a8fdf17bdb023"/>
</rt>
</pt>
<mce lb="203" cb="30" le="203" ce="46" nbparm="0" id="895a66b41661e915ba6854da2359580f_05918491ab64feb991b242aec4fb1ce5">
<exp pvirg="true"/>
<mex lb="203" cb="30" le="203" ce="33" id="895a66b41661e915ba6854da2359580f_05918491ab64feb991b242aec4fb1ce5" nm="getFrameInfo" point="1">
<drx lb="203" cb="30" kind="lvalue" nm="MF"/>
</mex>
</mce>
</Var>
</dst>
<dst lb="204" cb="3" le="204" ce="52">
<exp pvirg="true"/>
<Var nm="Reserved" value="true">
<QualType const="true">
<rt>
<cr id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6"/>
</rt>
</QualType>
<n37 lb="204" cb="30" le="204" ce="51">
<n10 lb="204" cb="30" le="204" ce="51">
<typeptr id="091fe7d1a666cfdbd5c5602d9bbe50d9_709737e66d634339bb4b9cb454b5aaac"/>
<temp/>
<mte lb="204" cb="30" le="204" ce="51">
<exp pvirg="true"/>
<n8 lb="204" cb="30" le="204" ce="51" >
<temp/>
<mce lb="204" cb="30" le="204" ce="51" nbparm="1" id="c4dc788acc520c87ffe404171d63a0fa_50ccfcad15e3397f00fb818c516b4906">
<exp pvirg="true"/>
<mex lb="204" cb="30" le="204" ce="33" id="c4dc788acc520c87ffe404171d63a0fa_50ccfcad15e3397f00fb818c516b4906" nm="getReservedRegs" point="1">
<n32 lb="204" cb="30">
<mex lb="204" cb="30" kind="lvalue" id="33b1312f860e06747d22dc5b0cb4c5f0_3acc53b01f2d2451a1e6247d00595793" nm="RI" arrow="1">
<n19 lb="204" cb="30"/>
</mex>
</n32>
</mex>
<n32 lb="204" cb="49">
<drx lb="204" cb="49" kind="lvalue" nm="MF"/>
</n32>
</mce>
</n8>
</mte>
</n10>
</n37>
</Var>
</dst>
<dst lb="205" cb="3" le="205" ce="35">
<exp pvirg="true"/>
<Var nm="SaveS2" value="true">
<bt name="bool"/>
</Var>
</dst>
<dst lb="206" cb="3" le="206" ce="26">
<exp pvirg="true"/>
<Var nm="MIB" value="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
<n10 lb="206" cb="23">
<typeptr id="32975a63c2ff844fe8824398e471d60a_483539f5023226e4ab49590a7096a673"/>
<temp/>
</n10>
</Var>
</dst>
<dst lb="207" cb="3" le="207" ce="77">
<exp pvirg="true"/>
<Var nm="Opc" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="209" cb="3" le="209" ce="70">
<exp pvirg="true"/>
<Var nm="CSI">
<lrf>
<QualType const="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<rt>
<cr id="57744cd473803f8e5c9b2de4877592a5_adf8df33ea49dadd2b45a59bed0e54a3"/>
</rt>
</template_arguments>
</tss>
</ety>
</QualType>
</lrf>
<mce lb="209" cb="45" le="209" ce="69" nbparm="0" id="57744cd473803f8e5c9b2de4877592a5_031bd6adfa6f9dd14810e593fb42d996">
<exp pvirg="true"/>
<mex lb="209" cb="45" le="209" ce="50" id="57744cd473803f8e5c9b2de4877592a5_031bd6adfa6f9dd14810e593fb42d996" nm="getCalleeSavedInfo" arrow="1">
<n32 lb="209" cb="45">
<n32 lb="209" cb="45">
<drx lb="209" cb="45" kind="lvalue" nm="MFI"/>
</n32>
</n32>
</mex>
</mce>
</Var>
</dst>
<ce lb="210" cb="3" le="210" ce="30" nbparm="3" id="cc537a511dfef0ffadfa2d73c8ce2d92_bfd3709db534c0e218077e15f5cad386">
<exp pvirg="true"/>
<n32 lb="210" cb="3">
<drx lb="210" cb="3" kind="lvalue" id="cc537a511dfef0ffadfa2d73c8ce2d92_bfd3709db534c0e218077e15f5cad386" nm="addSaveRestoreRegs"/>
</n32>
<drx lb="210" cb="22" kind="lvalue" nm="MIB"/>
<drx lb="210" cb="27" kind="lvalue" nm="CSI"/>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
<if lb="213" cb="3" le="224" ce="3" else="true" elselb="215" elsecb="8">
<ce lb="213" cb="7" le="213" ce="27" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075">
<exp pvirg="true"/>
<n32 lb="213" cb="7" le="213" ce="16">
<drx lb="213" cb="7" le="213" ce="16" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075" nm="isUInt">
<template_arguments>
<integer value="11"/>
</template_arguments>
</drx>
</n32>
<n32 lb="213" cb="18">
<n32 lb="213" cb="18">
<drx lb="213" cb="18" kind="lvalue" nm="FrameSize"/>
</n32>
</n32>
</ce>
<mce lb="214" cb="5" le="214" ce="25" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="214" cb="5" le="214" ce="9" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<n32 lb="214" cb="5">
<drx lb="214" cb="5" kind="lvalue" nm="MIB"/>
</n32>
</mex>
<n32 lb="214" cb="16">
<drx lb="214" cb="16" kind="lvalue" nm="FrameSize"/>
</n32>
</mce>
<u lb="215" cb="8" le="224" ce="3">
<dst lb="216" cb="5" le="216" ce="20">
<exp pvirg="true"/>
<Var nm="Base" value="true">
<bt name="int"/>
<n45 lb="216" cb="16">
<flit/>
</n45>
</Var>
</dst>
<dst lb="218" cb="5" le="218" ce="41">
<exp pvirg="true"/>
<Var nm="Remainder" value="true">
<Tdef>
<bt name="long long"/>
</Tdef>
<xop lb="218" cb="25" le="218" ce="37" kind="-">
<n32 lb="218" cb="25">
<drx lb="218" cb="25" kind="lvalue" nm="FrameSize"/>
</n32>
<n32 lb="218" cb="37">
<n32 lb="218" cb="37">
<drx lb="218" cb="37" kind="lvalue" nm="Base"/>
</n32>
</n32>
</xop>
</Var>
</dst>
<mce lb="219" cb="5" le="219" ce="20" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="219" cb="5" le="219" ce="9" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<n32 lb="219" cb="5">
<drx lb="219" cb="5" kind="lvalue" nm="MIB"/>
</n32>
</mex>
<n32 lb="219" cb="16">
<n32 lb="219" cb="16">
<drx lb="219" cb="16" kind="lvalue" nm="Base"/>
</n32>
</n32>
</mce>
<if lb="220" cb="5" le="223" ce="7" else="true" elselb="223" elsecb="7">
<ce lb="220" cb="9" le="220" ce="29" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_980830075977933cb9f242fdade872da">
<exp pvirg="true"/>
<n32 lb="220" cb="9" le="220" ce="17">
<drx lb="220" cb="9" le="220" ce="17" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_980830075977933cb9f242fdade872da" nm="isInt">
<template_arguments>
<integer value="16"/>
</template_arguments>
</drx>
</n32>
<uo lb="220" cb="19" le="220" ce="20" kind="-">
<n32 lb="220" cb="20">
<drx lb="220" cb="20" kind="lvalue" nm="Remainder"/>
</n32>
</uo>
</ce>
<mce lb="221" cb="7" le="221" ce="41" nbparm="3" id="33b1312f860e06747d22dc5b0cb4c5f0_48ed9cb76128fde7d05eea77223d0627">
<exp pvirg="true"/>
<mex lb="221" cb="7" id="33b1312f860e06747d22dc5b0cb4c5f0_48ed9cb76128fde7d05eea77223d0627" nm="BuildAddiuSpImm" arrow="1">
<n19 lb="221" cb="7"/>
</mex>
<drx lb="221" cb="23" kind="lvalue" nm="MBB"/>
<n10 lb="221" cb="28">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="221" cb="28">
<drx lb="221" cb="28" kind="lvalue" nm="I"/>
</n32>
</n10>
<uo lb="221" cb="31" le="221" ce="32" kind="-">
<n32 lb="221" cb="32">
<drx lb="221" cb="32" kind="lvalue" nm="Remainder"/>
</n32>
</uo>
</mce>
<n59 lb="223" cb="7"/>
</if>
</u>
</if>
</u>

</Stmt>
</m>
<m name="restoreFrame" id="cc537a511dfef0ffadfa2d73c8ce2d92_b4c308e2ef3b7d093354db04fdefe72f" file="1" linestart="228" lineend="257" previous="33b1312f860e06747d22dc5b0cb4c5f0_b4c308e2ef3b7d093354db04fdefe72f" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="SP" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameSize" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="230" cb="73" le="257" ce="1">
<dst lb="231" cb="3" le="231" ce="63">
<exp pvirg="true"/>
<Var nm="DL" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="231" cb="17" le="231" ce="62">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="231" cb="17" le="231" ce="62">
<exp pvirg="true"/>
<co lb="231" cb="17" le="231" ce="62">
<exp pvirg="true"/>
<ocx lb="231" cb="17" le="231" ce="30" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3">
<exp pvirg="true"/>
<n32 lb="231" cb="19">
<drx lb="231" cb="19" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3" nm="operator!="/>
</n32>
<n32 lb="231" cb="17">
<drx lb="231" cb="17" kind="lvalue" nm="I"/>
</n32>
<mte lb="231" cb="22" le="231" ce="30">
<exp pvirg="true"/>
<n32 lb="231" cb="22" le="231" ce="30">
<mce lb="231" cb="22" le="231" ce="30" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="231" cb="22" le="231" ce="26" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" point="1">
<drx lb="231" cb="22" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</n32>
</mte>
</ocx>
<n10 lb="231" cb="34" le="231" ce="49">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="231" cb="34" le="231" ce="49">
<exp pvirg="true"/>
<mce lb="231" cb="34" le="231" ce="49" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="231" cb="34" le="231" ce="37" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="231" cb="34">
<ocx lb="231" cb="34" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="231" cb="35">
<drx lb="231" cb="35" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="231" cb="34">
<drx lb="231" cb="34" kind="lvalue" nm="I"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</mte>
</n10>
<n10 lb="231" cb="53" le="231" ce="62">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="231" cb="53" le="231" ce="62">
<exp pvirg="true"/>
<n11 lb="231" cb="53" le="231" ce="62">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_58ce885e08015959aac30905be9a2071"/>
<temp/>
</n11>
</mte>
</n10>
</co>
</mte>
</n10>
</Var>
</dst>
<dst lb="232" cb="3" le="232" ce="40">
<exp pvirg="true"/>
<Var nm="MF">
<pt>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</pt>
<mce lb="232" cb="25" le="232" ce="39" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="232" cb="25" le="232" ce="29" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" point="1">
<drx lb="232" cb="25" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</Var>
</dst>
<dst lb="233" cb="3" le="233" ce="48">
<exp pvirg="true"/>
<Var nm="MFI">
<pt>
<rt>
<cr id="57744cd473803f8e5c9b2de4877592a5_9ff4d9986e55746edc7a8fdf17bdb023"/>
</rt>
</pt>
<mce lb="233" cb="30" le="233" ce="47" nbparm="0" id="895a66b41661e915ba6854da2359580f_05918491ab64feb991b242aec4fb1ce5">
<exp pvirg="true"/>
<mex lb="233" cb="30" le="233" ce="34" id="895a66b41661e915ba6854da2359580f_05918491ab64feb991b242aec4fb1ce5" nm="getFrameInfo" arrow="1">
<n32 lb="233" cb="30">
<drx lb="233" cb="30" kind="lvalue" nm="MF"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="234" cb="3" le="234" ce="53">
<exp pvirg="true"/>
<Var nm="Reserved" value="true">
<QualType const="true">
<rt>
<cr id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6"/>
</rt>
</QualType>
<n37 lb="234" cb="30" le="234" ce="52">
<n10 lb="234" cb="30" le="234" ce="52">
<typeptr id="091fe7d1a666cfdbd5c5602d9bbe50d9_709737e66d634339bb4b9cb454b5aaac"/>
<temp/>
<mte lb="234" cb="30" le="234" ce="52">
<exp pvirg="true"/>
<n8 lb="234" cb="30" le="234" ce="52" >
<temp/>
<mce lb="234" cb="30" le="234" ce="52" nbparm="1" id="c4dc788acc520c87ffe404171d63a0fa_50ccfcad15e3397f00fb818c516b4906">
<exp pvirg="true"/>
<mex lb="234" cb="30" le="234" ce="33" id="c4dc788acc520c87ffe404171d63a0fa_50ccfcad15e3397f00fb818c516b4906" nm="getReservedRegs" point="1">
<n32 lb="234" cb="30">
<mex lb="234" cb="30" kind="lvalue" id="33b1312f860e06747d22dc5b0cb4c5f0_3acc53b01f2d2451a1e6247d00595793" nm="RI" arrow="1">
<n19 lb="234" cb="30"/>
</mex>
</n32>
</mex>
<n32 lb="234" cb="49" le="234" ce="50">
<uo lb="234" cb="49" le="234" ce="50" kind="*">
<n32 lb="234" cb="50">
<drx lb="234" cb="50" kind="lvalue" nm="MF"/>
</n32>
</uo>
</n32>
</mce>
</n8>
</mte>
</n10>
</n37>
</Var>
</dst>
<dst lb="235" cb="3" le="235" ce="35">
<exp pvirg="true"/>
<Var nm="SaveS2" value="true">
<bt name="bool"/>
</Var>
</dst>
<dst lb="236" cb="3" le="236" ce="26">
<exp pvirg="true"/>
<Var nm="MIB" value="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
<n10 lb="236" cb="23">
<typeptr id="32975a63c2ff844fe8824398e471d60a_483539f5023226e4ab49590a7096a673"/>
<temp/>
</n10>
</Var>
</dst>
<dst lb="237" cb="3" le="238" ce="37">
<exp pvirg="true"/>
<Var nm="Opc" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<if lb="240" cb="3" le="250" ce="3">
<uo lb="240" cb="7" le="240" ce="28" kind="!">
<ce lb="240" cb="8" le="240" ce="28" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075">
<exp pvirg="true"/>
<n32 lb="240" cb="8" le="240" ce="17">
<drx lb="240" cb="8" le="240" ce="17" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075" nm="isUInt">
<template_arguments>
<integer value="11"/>
</template_arguments>
</drx>
</n32>
<n32 lb="240" cb="19">
<n32 lb="240" cb="19">
<drx lb="240" cb="19" kind="lvalue" nm="FrameSize"/>
</n32>
</n32>
</ce>
</uo>
<u lb="240" cb="31" le="250" ce="3">
<dst lb="241" cb="5" le="241" ce="25">
<exp pvirg="true"/>
<Var nm="Base" value="true">
<bt name="unsigned int"/>
<n32 lb="241" cb="21">
<n45 lb="241" cb="21">
<flit/>
</n45>
</n32>
</Var>
</dst>
<dst lb="242" cb="5" le="242" ce="41">
<exp pvirg="true"/>
<Var nm="Remainder" value="true">
<Tdef>
<bt name="long long"/>
</Tdef>
<xop lb="242" cb="25" le="242" ce="37" kind="-">
<n32 lb="242" cb="25">
<drx lb="242" cb="25" kind="lvalue" nm="FrameSize"/>
</n32>
<n32 lb="242" cb="37">
<n32 lb="242" cb="37">
<drx lb="242" cb="37" kind="lvalue" nm="Base"/>
</n32>
</n32>
</xop>
</Var>
</dst>
<xop lb="243" cb="5" le="243" ce="17" kind="=">
<drx lb="243" cb="5" kind="lvalue" nm="FrameSize"/>
<n32 lb="243" cb="17">
<n32 lb="243" cb="17">
<drx lb="243" cb="17" kind="lvalue" nm="Base"/>
</n32>
</n32>
</xop>
<if lb="246" cb="5" le="249" ce="7" else="true" elselb="249" elsecb="7">
<ce lb="246" cb="9" le="246" ce="28" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_980830075977933cb9f242fdade872da">
<exp pvirg="true"/>
<n32 lb="246" cb="9" le="246" ce="17">
<drx lb="246" cb="9" le="246" ce="17" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_980830075977933cb9f242fdade872da" nm="isInt">
<template_arguments>
<integer value="16"/>
</template_arguments>
</drx>
</n32>
<n32 lb="246" cb="19">
<drx lb="246" cb="19" kind="lvalue" nm="Remainder"/>
</n32>
</ce>
<mce lb="247" cb="7" le="247" ce="40" nbparm="3" id="33b1312f860e06747d22dc5b0cb4c5f0_48ed9cb76128fde7d05eea77223d0627">
<exp pvirg="true"/>
<mex lb="247" cb="7" id="33b1312f860e06747d22dc5b0cb4c5f0_48ed9cb76128fde7d05eea77223d0627" nm="BuildAddiuSpImm" arrow="1">
<n19 lb="247" cb="7"/>
</mex>
<drx lb="247" cb="23" kind="lvalue" nm="MBB"/>
<n10 lb="247" cb="28">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="247" cb="28">
<drx lb="247" cb="28" kind="lvalue" nm="I"/>
</n32>
</n10>
<n32 lb="247" cb="31">
<drx lb="247" cb="31" kind="lvalue" nm="Remainder"/>
</n32>
</mce>
<n59 lb="249" cb="7"/>
</if>
</u>
</if>
<dst lb="252" cb="3" le="252" ce="70">
<exp pvirg="true"/>
<Var nm="CSI">
<lrf>
<QualType const="true">
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<rt>
<cr id="57744cd473803f8e5c9b2de4877592a5_adf8df33ea49dadd2b45a59bed0e54a3"/>
</rt>
</template_arguments>
</tss>
</ety>
</QualType>
</lrf>
<mce lb="252" cb="45" le="252" ce="69" nbparm="0" id="57744cd473803f8e5c9b2de4877592a5_031bd6adfa6f9dd14810e593fb42d996">
<exp pvirg="true"/>
<mex lb="252" cb="45" le="252" ce="50" id="57744cd473803f8e5c9b2de4877592a5_031bd6adfa6f9dd14810e593fb42d996" nm="getCalleeSavedInfo" arrow="1">
<n32 lb="252" cb="45">
<n32 lb="252" cb="45">
<drx lb="252" cb="45" kind="lvalue" nm="MFI"/>
</n32>
</n32>
</mex>
</mce>
</Var>
</dst>
<ce lb="253" cb="3" le="253" ce="48" nbparm="3" id="cc537a511dfef0ffadfa2d73c8ce2d92_bfd3709db534c0e218077e15f5cad386">
<exp pvirg="true"/>
<n32 lb="253" cb="3">
<drx lb="253" cb="3" kind="lvalue" id="cc537a511dfef0ffadfa2d73c8ce2d92_bfd3709db534c0e218077e15f5cad386" nm="addSaveRestoreRegs"/>
</n32>
<drx lb="253" cb="22" kind="lvalue" nm="MIB"/>
<drx lb="253" cb="27" kind="lvalue" nm="CSI"/>
<n32 lb="253" cb="32" le="253" ce="42">
<drx lb="253" cb="32" le="253" ce="42" id="32975a63c2ff844fe8824398e471d60a_877ae10f8e7184c779325d6c128d898d" nm="Define"/>
</n32>
</ce>
<mce lb="256" cb="3" le="256" ce="23" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="256" cb="3" le="256" ce="7" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<n32 lb="256" cb="3">
<drx lb="256" cb="3" kind="lvalue" nm="MIB"/>
</n32>
</mex>
<n32 lb="256" cb="14">
<drx lb="256" cb="14" kind="lvalue" nm="FrameSize"/>
</n32>
</mce>
</u>

</Stmt>
</m>
<m name="adjustStackPtrBig" id="cc537a511dfef0ffadfa2d73c8ce2d92_82c49e2753994787d640ededab8d5025" file="1" linestart="264" lineend="286" previous="33b1312f860e06747d22dc5b0cb4c5f0_82c49e2753994787d640ededab8d5025" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="SP" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Amount" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="Reg1" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Reg2" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="267" cb="77" le="286" ce="1">
<dst lb="268" cb="3" le="268" ce="63">
<exp pvirg="true"/>
<Var nm="DL" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="268" cb="17" le="268" ce="62">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="268" cb="17" le="268" ce="62">
<exp pvirg="true"/>
<co lb="268" cb="17" le="268" ce="62">
<exp pvirg="true"/>
<ocx lb="268" cb="17" le="268" ce="30" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3">
<exp pvirg="true"/>
<n32 lb="268" cb="19">
<drx lb="268" cb="19" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3" nm="operator!="/>
</n32>
<n32 lb="268" cb="17">
<drx lb="268" cb="17" kind="lvalue" nm="I"/>
</n32>
<mte lb="268" cb="22" le="268" ce="30">
<exp pvirg="true"/>
<n32 lb="268" cb="22" le="268" ce="30">
<mce lb="268" cb="22" le="268" ce="30" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="268" cb="22" le="268" ce="26" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" point="1">
<drx lb="268" cb="22" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</n32>
</mte>
</ocx>
<n10 lb="268" cb="34" le="268" ce="49">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="268" cb="34" le="268" ce="49">
<exp pvirg="true"/>
<mce lb="268" cb="34" le="268" ce="49" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="268" cb="34" le="268" ce="37" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="268" cb="34">
<ocx lb="268" cb="34" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="268" cb="35">
<drx lb="268" cb="35" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="268" cb="34">
<drx lb="268" cb="34" kind="lvalue" nm="I"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</mte>
</n10>
<n10 lb="268" cb="53" le="268" ce="62">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="268" cb="53" le="268" ce="62">
<exp pvirg="true"/>
<n11 lb="268" cb="53" le="268" ce="62">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_58ce885e08015959aac30905be9a2071"/>
<temp/>
</n11>
</mte>
</n10>
</co>
</mte>
</n10>
</Var>
</dst>
<dst lb="276" cb="3" le="276" ce="80">
<exp pvirg="true"/>
<Var nm="MIB1" value="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</Var>
</dst>
<mce lb="277" cb="3" le="277" ce="32" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="277" cb="3" le="277" ce="23" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<mce lb="277" cb="3" le="277" ce="21" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="277" cb="3" le="277" ce="8" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<n32 lb="277" cb="3">
<drx lb="277" cb="3" kind="lvalue" nm="MIB1"/>
</n32>
</mex>
<n32 lb="277" cb="15">
<drx lb="277" cb="15" kind="lvalue" nm="Amount"/>
</n32>
</mce>
</mex>
<n32 lb="277" cb="30" le="277" ce="31">
<uo lb="277" cb="30" le="277" ce="31" kind="-">
<n45 lb="277" cb="31">
<flit/>
</n45>
</uo>
</n32>
</mce>
<dst lb="278" cb="3" le="278" ce="77">
<exp pvirg="true"/>
<Var nm="MIB2" value="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</Var>
</dst>
<dst lb="280" cb="3" le="280" ce="80">
<exp pvirg="true"/>
<Var nm="MIB3" value="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</Var>
</dst>
<mce lb="281" cb="3" le="281" ce="19" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="281" cb="3" le="281" ce="8" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<n32 lb="281" cb="3">
<drx lb="281" cb="3" kind="lvalue" nm="MIB3"/>
</n32>
</mex>
<n32 lb="281" cb="15">
<drx lb="281" cb="15" kind="lvalue" nm="Reg1"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<mce lb="282" cb="3" le="282" ce="35" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="282" cb="3" le="282" ce="8" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<n32 lb="282" cb="3">
<drx lb="282" cb="3" kind="lvalue" nm="MIB3"/>
</n32>
</mex>
<n32 lb="282" cb="15">
<drx lb="282" cb="15" kind="lvalue" nm="Reg2"/>
</n32>
<n32 lb="282" cb="21" le="282" ce="31">
<drx lb="282" cb="21" le="282" ce="31" id="32975a63c2ff844fe8824398e471d60a_ba8e237948891b40211d5ea97cc45689" nm="Kill"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<dst lb="283" cb="3" le="284" ce="63">
<exp pvirg="true"/>
<Var nm="MIB4" value="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</Var>
</dst>
<mce lb="285" cb="3" le="285" ce="35" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="285" cb="3" le="285" ce="8" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<n32 lb="285" cb="3">
<drx lb="285" cb="3" kind="lvalue" nm="MIB4"/>
</n32>
</mex>
<n32 lb="285" cb="15">
<drx lb="285" cb="15" kind="lvalue" nm="Reg1"/>
</n32>
<n32 lb="285" cb="21" le="285" ce="31">
<drx lb="285" cb="21" le="285" ce="31" id="32975a63c2ff844fe8824398e471d60a_ba8e237948891b40211d5ea97cc45689" nm="Kill"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</u>

</Stmt>
</m>
<m name="adjustStackPtrBigUnrestricted" id="cc537a511dfef0ffadfa2d73c8ce2d92_2b26424abb16d6a17bccdd1ea02ca770" file="1" linestart="288" lineend="292" previous="33b1312f860e06747d22dc5b0cb4c5f0_2b26424abb16d6a17bccdd1ea02ca770" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="SP" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Amount" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="290" cb="42" le="292" ce="1">
<ocast lb="291" cb="4" le="291" ce="4">
<bt name="void"/>
<n46 lb="291" cb="4" le="291" ce="4">
<exp pvirg="true"/>
<xop lb="291" cb="4" le="291" ce="4" kind="||">
<n46 lb="291" cb="4" le="291" ce="4">
<exp pvirg="true"/>
<uo lb="291" cb="4" le="291" ce="4" kind="!">
<uo lb="291" cb="4" le="291" ce="4" kind="!">
<n46 lb="291" cb="4" le="291" ce="4">
<exp pvirg="true"/>
<xop lb="291" cb="4" le="291" ce="4" kind="&amp;&amp;">
<n9 lb="291" cb="4"/>
<n32 lb="291" cb="4">
<n32 lb="291" cb="4">
<n52 lb="291" cb="4">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="291" cb="4" le="291" ce="4">
<n46 lb="291" cb="4" le="291" ce="4">
<exp pvirg="true"/>
<xop lb="291" cb="4" le="291" ce="4" kind=",">
<ce lb="291" cb="4" le="291" ce="4" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="291" cb="4">
<drx lb="291" cb="4" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="291" cb="4">
<n52 lb="291" cb="4">
<slit/>
</n52>
</n32>
<n32 lb="291" cb="4">
<n52 lb="291" cb="4">
<slit/>
</n52>
</n32>
<n32 lb="291" cb="4">
<n45 lb="291" cb="4">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="291" cb="4">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
</u>

</Stmt>
</m>
<m name="adjustStackPtr" id="cc537a511dfef0ffadfa2d73c8ce2d92_91962e1cd039941e6f49c1fcf6c2167f" file="1" linestart="295" lineend="302" previous="33b1312f860e06747d22dc5b0cb4c5f0_91962e1cd039941e6f49c1fcf6c2167f" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="SP" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Amount" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="297" cb="75" le="302" ce="1">
<if lb="298" cb="3" le="301" ce="53" else="true" elselb="301" elsecb="5">
<ce lb="298" cb="7" le="298" ce="23" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_980830075977933cb9f242fdade872da">
<exp pvirg="true"/>
<n32 lb="298" cb="7" le="298" ce="15">
<drx lb="298" cb="7" le="298" ce="15" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_980830075977933cb9f242fdade872da" nm="isInt">
<template_arguments>
<integer value="16"/>
</template_arguments>
</drx>
</n32>
<n32 lb="298" cb="17">
<drx lb="298" cb="17" kind="lvalue" nm="Amount"/>
</n32>
</ce>
<mce lb="299" cb="5" le="299" ce="35" nbparm="3" id="33b1312f860e06747d22dc5b0cb4c5f0_48ed9cb76128fde7d05eea77223d0627">
<exp pvirg="true"/>
<mex lb="299" cb="5" id="33b1312f860e06747d22dc5b0cb4c5f0_48ed9cb76128fde7d05eea77223d0627" nm="BuildAddiuSpImm" arrow="1">
<n19 lb="299" cb="5"/>
</mex>
<drx lb="299" cb="21" kind="lvalue" nm="MBB"/>
<n10 lb="299" cb="26">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="299" cb="26">
<drx lb="299" cb="26" kind="lvalue" nm="I"/>
</n32>
</n10>
<n32 lb="299" cb="29">
<drx lb="299" cb="29" kind="lvalue" nm="Amount"/>
</n32>
</mce>
<mce lb="301" cb="5" le="301" ce="53" nbparm="4" id="33b1312f860e06747d22dc5b0cb4c5f0_2b26424abb16d6a17bccdd1ea02ca770">
<exp pvirg="true"/>
<mex lb="301" cb="5" id="33b1312f860e06747d22dc5b0cb4c5f0_2b26424abb16d6a17bccdd1ea02ca770" nm="adjustStackPtrBigUnrestricted" arrow="1">
<n19 lb="301" cb="5"/>
</mex>
<n32 lb="301" cb="35">
<drx lb="301" cb="35" kind="lvalue" nm="SP"/>
</n32>
<n32 lb="301" cb="39">
<drx lb="301" cb="39" kind="lvalue" nm="Amount"/>
</n32>
<drx lb="301" cb="47" kind="lvalue" nm="MBB"/>
<n10 lb="301" cb="52">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="301" cb="52">
<drx lb="301" cb="52" kind="lvalue" nm="I"/>
</n32>
</n10>
</mce>
</if>
</u>

</Stmt>
</m>
<m name="loadImmediate" id="cc537a511dfef0ffadfa2d73c8ce2d92_98a5cf5124075d5e91d7df80e877eb5f" file="1" linestart="306" lineend="416" previous="33b1312f860e06747d22dc5b0cb4c5f0_98a5cf5124075d5e91d7df80e877eb5f" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="FrameReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Imm" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="II" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="NewImm" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="309" cb="78" le="416" ce="1">
<dst lb="322" cb="3" le="322" ce="18">
<exp pvirg="true"/>
<Var nm="rs" value="true">
<rt>
<cr id="5de20c206c61f208531631962faa23a4_5b3d8c591abe16edac31def318a7e873"/>
</rt>
<n10 lb="322" cb="16">
<typeptr id="5de20c206c61f208531631962faa23a4_1e7b678a54683fe2cd2e59cba2faf2f2"/>
<temp/>
</n10>
</Var>
</dst>
<dst lb="323" cb="3" le="323" ce="28">
<exp pvirg="true"/>
<Var nm="lo" value="true">
<Tdef>
<bt name="int"/>
</Tdef>
<n32 lb="323" cb="16" le="323" ce="22">
<xop lb="323" cb="16" le="323" ce="22" kind="&amp;">
<n32 lb="323" cb="16">
<drx lb="323" cb="16" kind="lvalue" nm="Imm"/>
</n32>
<n32 lb="323" cb="22">
<n45 lb="323" cb="22">
<flit/>
</n45>
</n32>
</xop>
</n32>
</Var>
</dst>
<xop lb="324" cb="3" le="324" ce="12" kind="=">
<drx lb="324" cb="3" kind="lvalue" nm="NewImm"/>
<n32 lb="324" cb="12">
<n32 lb="324" cb="12">
<drx lb="324" cb="12" kind="lvalue" nm="lo"/>
</n32>
</n32>
</xop>
<dst lb="325" cb="3" le="325" ce="13">
<exp pvirg="true"/>
<Var nm="Reg" value="true">
<bt name="int"/>
<n45 lb="325" cb="12">
<flit/>
</n45>
</Var>
</dst>
<dst lb="326" cb="3" le="326" ce="16">
<exp pvirg="true"/>
<Var nm="SpReg" value="true">
<bt name="int"/>
<n45 lb="326" cb="15"/>
</Var>
</dst>
<mce lb="328" cb="3" le="328" ce="26" nbparm="1" id="5de20c206c61f208531631962faa23a4_909697e7de88751366d0695416fc97ae">
<exp pvirg="true"/>
<mex lb="328" cb="3" le="328" ce="6" id="5de20c206c61f208531631962faa23a4_909697e7de88751366d0695416fc97ae" nm="enterBasicBlock" point="1">
<drx lb="328" cb="3" kind="lvalue" nm="rs"/>
</mex>
<uo lb="328" cb="22" le="328" ce="23" kind="&amp;">
<drx lb="328" cb="23" kind="lvalue" nm="MBB"/>
</uo>
</mce>
<mce lb="329" cb="3" le="329" ce="16" nbparm="1" id="5de20c206c61f208531631962faa23a4_5df8af75ece425df99a417ce86f514df">
<exp pvirg="true"/>
<mex lb="329" cb="3" le="329" ce="6" id="5de20c206c61f208531631962faa23a4_5df8af75ece425df99a417ce86f514df" nm="forward" point="1">
<drx lb="329" cb="3" kind="lvalue" nm="rs"/>
</mex>
<n10 lb="329" cb="14">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="329" cb="14">
<drx lb="329" cb="14" kind="lvalue" nm="II"/>
</n32>
</n10>
</mce>
<dst lb="335" cb="3" le="337" ce="64">
<exp pvirg="true"/>
<Var nm="Candidates" value="true">
<rt>
<cr id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6"/>
</rt>
</Var>
</dst>
<fx lb="339" cb="3" le="344" ce="3">
<dst lb="339" cb="8" le="339" ce="48">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="339" cb="21">
<n45 lb="339" cb="21"/>
</n32>
</Var>
<Var nm="e" value="true" virg="true">
<bt name="unsigned int"/>
<mce lb="339" cb="28" le="339" ce="47" nbparm="0" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60">
<exp pvirg="true"/>
<mex lb="339" cb="28" le="339" ce="32" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60" nm="getNumOperands" arrow="1">
<n32 lb="339" cb="28">
<ocx lb="339" cb="28" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="339" cb="30">
<drx lb="339" cb="30" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="339" cb="28">
<drx lb="339" cb="28" kind="lvalue" nm="II"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</Var>
</dst>
<xop lb="339" cb="50" le="339" ce="55" kind="!=">
<n32 lb="339" cb="50">
<drx lb="339" cb="50" kind="lvalue" nm="i"/>
</n32>
<n32 lb="339" cb="55">
<drx lb="339" cb="55" kind="lvalue" nm="e"/>
</n32>
</xop>
<uo lb="339" cb="58" le="339" ce="60" kind="++">
<drx lb="339" cb="60" kind="lvalue" nm="i"/>
</uo>
<u lb="339" cb="63" le="344" ce="3">
<dst lb="340" cb="5" le="340" ce="43">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="340" cb="26" le="340" ce="42" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="340" cb="26" le="340" ce="30" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="340" cb="26" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="340" cb="28">
<drx lb="340" cb="28" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="340" cb="26">
<drx lb="340" cb="26" kind="lvalue" nm="II"/>
</n32>
</ocx>
</mex>
<n32 lb="340" cb="41">
<drx lb="340" cb="41" kind="lvalue" nm="i"/>
</n32>
</mce>
</Var>
</dst>
<if lb="341" cb="5" le="343" ce="35">
<xop lb="341" cb="9" le="342" ce="59" kind="&amp;&amp;">
<xop lb="341" cb="9" le="341" ce="53" kind="&amp;&amp;">
<xop lb="341" cb="9" le="341" ce="38" kind="&amp;&amp;">
<mce lb="341" cb="9" le="341" ce="18" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="341" cb="9" le="341" ce="12" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="341" cb="9">
<drx lb="341" cb="9" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
<xop lb="341" cb="23" le="341" ce="38" kind="!=">
<mce lb="341" cb="23" le="341" ce="33" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="341" cb="23" le="341" ce="26" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="341" cb="23">
<drx lb="341" cb="23" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
<n32 lb="341" cb="38">
<n45 lb="341" cb="38"/>
</n32>
</xop>
</xop>
<uo lb="341" cb="43" le="341" ce="53" kind="!">
<mce lb="341" cb="44" le="341" ce="53" nbparm="0" id="84c010a1a9c2223bad1481218c714125_6fb74735e8cbdc7fc23692a5b1d91cac">
<exp pvirg="true"/>
<mex lb="341" cb="44" le="341" ce="47" id="84c010a1a9c2223bad1481218c714125_6fb74735e8cbdc7fc23692a5b1d91cac" nm="isDef" point="1">
<n32 lb="341" cb="44">
<drx lb="341" cb="44" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
</uo>
</xop>
<uo lb="342" cb="9" le="342" ce="59" kind="!">
<ce lb="342" cb="10" le="342" ce="59" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="342" cb="10" le="342" ce="30">
<drx lb="342" cb="10" le="342" ce="30" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister"/>
</n32>
<mce lb="342" cb="48" le="342" ce="58" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="342" cb="48" le="342" ce="51" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="342" cb="48">
<drx lb="342" cb="48" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
</ce>
</uo>
</xop>
<mce lb="343" cb="7" le="343" ce="35" nbparm="1" id="091fe7d1a666cfdbd5c5602d9bbe50d9_138a97e11c285e571d47752b0ca919e3">
<exp pvirg="true"/>
<mex lb="343" cb="7" le="343" ce="18" id="091fe7d1a666cfdbd5c5602d9bbe50d9_138a97e11c285e571d47752b0ca919e3" nm="reset" point="1">
<drx lb="343" cb="7" kind="lvalue" nm="Candidates"/>
</mex>
<mce lb="343" cb="24" le="343" ce="34" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="343" cb="24" le="343" ce="27" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="343" cb="24">
<drx lb="343" cb="24" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
</mce>
</if>
</u>
</fx>
<dst lb="354" cb="3" le="354" ce="17">
<exp pvirg="true"/>
<Var nm="DefReg" value="true">
<bt name="int"/>
<n45 lb="354" cb="16"/>
</Var>
</dst>
<fx lb="355" cb="3" le="361" ce="3">
<dst lb="355" cb="8" le="355" ce="48">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="355" cb="21">
<n45 lb="355" cb="21"/>
</n32>
</Var>
<Var nm="e" value="true" virg="true">
<bt name="unsigned int"/>
<mce lb="355" cb="28" le="355" ce="47" nbparm="0" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60">
<exp pvirg="true"/>
<mex lb="355" cb="28" le="355" ce="32" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60" nm="getNumOperands" arrow="1">
<n32 lb="355" cb="28">
<ocx lb="355" cb="28" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="355" cb="30">
<drx lb="355" cb="30" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="355" cb="28">
<drx lb="355" cb="28" kind="lvalue" nm="II"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</Var>
</dst>
<xop lb="355" cb="50" le="355" ce="55" kind="!=">
<n32 lb="355" cb="50">
<drx lb="355" cb="50" kind="lvalue" nm="i"/>
</n32>
<n32 lb="355" cb="55">
<drx lb="355" cb="55" kind="lvalue" nm="e"/>
</n32>
</xop>
<uo lb="355" cb="58" le="355" ce="60" kind="++">
<drx lb="355" cb="60" kind="lvalue" nm="i"/>
</uo>
<u lb="355" cb="63" le="361" ce="3">
<dst lb="356" cb="5" le="356" ce="43">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</lrf>
<mce lb="356" cb="26" le="356" ce="42" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="356" cb="26" le="356" ce="30" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="356" cb="26" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="356" cb="28">
<drx lb="356" cb="28" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="356" cb="26">
<drx lb="356" cb="26" kind="lvalue" nm="II"/>
</n32>
</ocx>
</mex>
<n32 lb="356" cb="41">
<drx lb="356" cb="41" kind="lvalue" nm="i"/>
</n32>
</mce>
</Var>
</dst>
<if lb="357" cb="5" le="360" ce="5">
<xop lb="357" cb="9" le="357" ce="32" kind="&amp;&amp;">
<mce lb="357" cb="9" le="357" ce="18" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="357" cb="9" le="357" ce="12" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<n32 lb="357" cb="9">
<drx lb="357" cb="9" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
<mce lb="357" cb="23" le="357" ce="32" nbparm="0" id="84c010a1a9c2223bad1481218c714125_6fb74735e8cbdc7fc23692a5b1d91cac">
<exp pvirg="true"/>
<mex lb="357" cb="23" le="357" ce="26" id="84c010a1a9c2223bad1481218c714125_6fb74735e8cbdc7fc23692a5b1d91cac" nm="isDef" point="1">
<n32 lb="357" cb="23">
<drx lb="357" cb="23" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
</xop>
<u lb="357" cb="35" le="360" ce="5">
<xop lb="358" cb="7" le="358" ce="26" kind="=">
<drx lb="358" cb="7" kind="lvalue" nm="DefReg"/>
<n32 lb="358" cb="16" le="358" ce="26">
<mce lb="358" cb="16" le="358" ce="26" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="358" cb="16" le="358" ce="19" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="358" cb="16">
<drx lb="358" cb="16" kind="lvalue" nm="MO"/>
</n32>
</mex>
</mce>
</n32>
</xop>
<bks lb="359" cb="7"/>
</u>
</if>
</u>
</fx>
<dst lb="363" cb="3" le="363" ce="70">
<exp pvirg="true"/>
<Var nm="Available" value="true">
<rt>
<cr id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6"/>
</rt>
</Var>
</dst>
<ocx lb="364" cb="3" le="364" ce="16" nbparm="2" id="091fe7d1a666cfdbd5c5602d9bbe50d9_e55cca3fa2ba1014bcd226e5956643a9">
<exp pvirg="true"/>
<n32 lb="364" cb="13">
<drx lb="364" cb="13" kind="lvalue" id="091fe7d1a666cfdbd5c5602d9bbe50d9_e55cca3fa2ba1014bcd226e5956643a9" nm="operator&amp;="/>
</n32>
<drx lb="364" cb="3" kind="lvalue" nm="Available"/>
<n32 lb="364" cb="16">
<drx lb="364" cb="16" kind="lvalue" nm="Candidates"/>
</n32>
</ocx>
<dst lb="369" cb="3" le="369" ce="46">
<exp pvirg="true"/>
<Var nm="FirstRegSaved" value="true">
<bt name="unsigned int"/>
<n32 lb="369" cb="27">
<n45 lb="369" cb="27"/>
</n32>
</Var>
<Var nm="SecondRegSaved" value="true" virg="true">
<bt name="unsigned int"/>
<n32 lb="369" cb="45">
<n45 lb="369" cb="45"/>
</n32>
</Var>
</dst>
<dst lb="370" cb="3" le="370" ce="53">
<exp pvirg="true"/>
<Var nm="FirstRegSavedTo" value="true">
<bt name="unsigned int"/>
<n32 lb="370" cb="30">
<n45 lb="370" cb="30"/>
</n32>
</Var>
<Var nm="SecondRegSavedTo" value="true" virg="true">
<bt name="unsigned int"/>
<n32 lb="370" cb="52">
<n45 lb="370" cb="52"/>
</n32>
</Var>
</dst>
<xop lb="372" cb="3" le="372" ce="30" kind="=">
<drx lb="372" cb="3" kind="lvalue" nm="Reg"/>
<mce lb="372" cb="9" le="372" ce="30" nbparm="0" id="091fe7d1a666cfdbd5c5602d9bbe50d9_0d105e6f5e19e1e7107ed96b68e16c63">
<exp pvirg="true"/>
<mex lb="372" cb="9" le="372" ce="19" id="091fe7d1a666cfdbd5c5602d9bbe50d9_0d105e6f5e19e1e7107ed96b68e16c63" nm="find_first" point="1">
<n32 lb="372" cb="9">
<drx lb="372" cb="9" kind="lvalue" nm="Available"/>
</n32>
</mex>
</mce>
</xop>
<if lb="374" cb="3" le="384" ce="24" else="true" elselb="384" elsecb="5">
<xop lb="374" cb="7" le="374" ce="15" kind="==">
<n32 lb="374" cb="7">
<drx lb="374" cb="7" kind="lvalue" nm="Reg"/>
</n32>
<uo lb="374" cb="14" le="374" ce="15" kind="-">
<n45 lb="374" cb="15">
<flit/>
</n45>
</uo>
</xop>
<u lb="374" cb="18" le="382" ce="3">
<xop lb="375" cb="5" le="375" ce="33" kind="=">
<drx lb="375" cb="5" kind="lvalue" nm="Reg"/>
<mce lb="375" cb="11" le="375" ce="33" nbparm="0" id="091fe7d1a666cfdbd5c5602d9bbe50d9_0d105e6f5e19e1e7107ed96b68e16c63">
<exp pvirg="true"/>
<mex lb="375" cb="11" le="375" ce="22" id="091fe7d1a666cfdbd5c5602d9bbe50d9_0d105e6f5e19e1e7107ed96b68e16c63" nm="find_first" point="1">
<n32 lb="375" cb="11">
<drx lb="375" cb="11" kind="lvalue" nm="Candidates"/>
</n32>
</mex>
</mce>
</xop>
<mce lb="376" cb="5" le="376" ce="25" nbparm="1" id="091fe7d1a666cfdbd5c5602d9bbe50d9_138a97e11c285e571d47752b0ca919e3">
<exp pvirg="true"/>
<mex lb="376" cb="5" le="376" ce="16" id="091fe7d1a666cfdbd5c5602d9bbe50d9_138a97e11c285e571d47752b0ca919e3" nm="reset" point="1">
<drx lb="376" cb="5" kind="lvalue" nm="Candidates"/>
</mex>
<n32 lb="376" cb="22">
<n32 lb="376" cb="22">
<drx lb="376" cb="22" kind="lvalue" nm="Reg"/>
</n32>
</n32>
</mce>
<if lb="377" cb="5" le="381" ce="5">
<xop lb="377" cb="9" le="377" ce="19" kind="!=">
<n32 lb="377" cb="9">
<drx lb="377" cb="9" kind="lvalue" nm="DefReg"/>
</n32>
<n32 lb="377" cb="19">
<drx lb="377" cb="19" kind="lvalue" nm="Reg"/>
</n32>
</xop>
<u lb="377" cb="24" le="381" ce="5">
<xop lb="378" cb="7" le="378" ce="23" kind="=">
<drx lb="378" cb="7" kind="lvalue" nm="FirstRegSaved"/>
<n32 lb="378" cb="23">
<n32 lb="378" cb="23">
<drx lb="378" cb="23" kind="lvalue" nm="Reg"/>
</n32>
</n32>
</xop>
<mce lb="380" cb="7" le="380" ce="68" nbparm="6" id="33b1312f860e06747d22dc5b0cb4c5f0_2441cf3c8386beb3a4220fc4e551cd46">
<exp pvirg="true"/>
<mex lb="380" cb="7" id="33b1312f860e06747d22dc5b0cb4c5f0_2441cf3c8386beb3a4220fc4e551cd46" nm="copyPhysReg" arrow="1">
<n19 lb="380" cb="7"/>
</mex>
<drx lb="380" cb="19" kind="lvalue" nm="MBB"/>
<n10 lb="380" cb="24">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="380" cb="24">
<drx lb="380" cb="24" kind="lvalue" nm="II"/>
</n32>
</n10>
<n10 lb="380" cb="28">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_590d1877f41736b3e6fa51c328a88a20"/>
<temp/>
<n32 lb="380" cb="28">
<drx lb="380" cb="28" kind="lvalue" nm="DL"/>
</n32>
</n10>
<n32 lb="380" cb="32">
<drx lb="380" cb="32" kind="lvalue" nm="FirstRegSavedTo"/>
</n32>
<n32 lb="380" cb="49">
<drx lb="380" cb="49" kind="lvalue" nm="FirstRegSaved"/>
</n32>
<n9 lb="380" cb="64"/>
</mce>
</u>
</if>
</u>
<mce lb="384" cb="5" le="384" ce="24" nbparm="1" id="091fe7d1a666cfdbd5c5602d9bbe50d9_138a97e11c285e571d47752b0ca919e3">
<exp pvirg="true"/>
<mex lb="384" cb="5" le="384" ce="15" id="091fe7d1a666cfdbd5c5602d9bbe50d9_138a97e11c285e571d47752b0ca919e3" nm="reset" point="1">
<drx lb="384" cb="5" kind="lvalue" nm="Available"/>
</mex>
<n32 lb="384" cb="21">
<n32 lb="384" cb="21">
<drx lb="384" cb="21" kind="lvalue" nm="Reg"/>
</n32>
</n32>
</mce>
</if>
<xop lb="386" cb="3" le="386" ce="12" kind="=">
<drx lb="386" cb="3" kind="lvalue" nm="NewImm"/>
<n32 lb="386" cb="12">
<n45 lb="386" cb="12"/>
</n32>
</xop>
<if lb="408" cb="3" le="414" ce="3">
<xop lb="408" cb="7" le="408" ce="24" kind="||">
<n32 lb="408" cb="7">
<n32 lb="408" cb="7">
<drx lb="408" cb="7" kind="lvalue" nm="FirstRegSaved"/>
</n32>
</n32>
<n32 lb="408" cb="24">
<n32 lb="408" cb="24">
<drx lb="408" cb="24" kind="lvalue" nm="SecondRegSaved"/>
</n32>
</n32>
</xop>
<u lb="408" cb="40" le="414" ce="3">
<ocx lb="409" cb="5" le="409" ce="22" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_58635620bb56bef2f3bef55cb6c3137b">
<exp pvirg="true"/>
<n32 lb="409" cb="8">
<drx lb="409" cb="8" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_58635620bb56bef2f3bef55cb6c3137b" nm="operator="/>
</n32>
<drx lb="409" cb="5" kind="lvalue" nm="II"/>
<mte lb="409" cb="10" le="409" ce="22">
<exp pvirg="true"/>
<ce lb="409" cb="10" le="409" ce="22" nbparm="2" id="41b1f1ab5ff3e4379a0c88a111c98396_3350775068edf810f08bb8577c1d7df5">
<exp pvirg="true"/>
<n32 lb="409" cb="10" le="409" ce="15">
<drx lb="409" cb="10" le="409" ce="15" kind="lvalue" id="41b1f1ab5ff3e4379a0c88a111c98396_3350775068edf810f08bb8577c1d7df5" nm="next">
<template_arguments>
<rt>
<cts id="dc2fe1ce3eab105adc926f5848f1baa6_9eeba9cee6f3528b5e111172beb1229c">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</drx>
</n32>
<n10 lb="409" cb="20">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="409" cb="20">
<drx lb="409" cb="20" kind="lvalue" nm="II"/>
</n32>
</n10>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</mte>
</ocx>
<if lb="410" cb="5" le="411" ce="68">
<n32 lb="410" cb="9">
<n32 lb="410" cb="9">
<drx lb="410" cb="9" kind="lvalue" nm="FirstRegSaved"/>
</n32>
</n32>
<mce lb="411" cb="7" le="411" ce="68" nbparm="6" id="33b1312f860e06747d22dc5b0cb4c5f0_2441cf3c8386beb3a4220fc4e551cd46">
<exp pvirg="true"/>
<mex lb="411" cb="7" id="33b1312f860e06747d22dc5b0cb4c5f0_2441cf3c8386beb3a4220fc4e551cd46" nm="copyPhysReg" arrow="1">
<n19 lb="411" cb="7"/>
</mex>
<drx lb="411" cb="19" kind="lvalue" nm="MBB"/>
<n10 lb="411" cb="24">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="411" cb="24">
<drx lb="411" cb="24" kind="lvalue" nm="II"/>
</n32>
</n10>
<n10 lb="411" cb="28">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_590d1877f41736b3e6fa51c328a88a20"/>
<temp/>
<n32 lb="411" cb="28">
<drx lb="411" cb="28" kind="lvalue" nm="DL"/>
</n32>
</n10>
<n32 lb="411" cb="32">
<drx lb="411" cb="32" kind="lvalue" nm="FirstRegSaved"/>
</n32>
<n32 lb="411" cb="47">
<drx lb="411" cb="47" kind="lvalue" nm="FirstRegSavedTo"/>
</n32>
<n9 lb="411" cb="64"/>
</mce>
</if>
<if lb="412" cb="5" le="413" ce="70">
<n32 lb="412" cb="9">
<n32 lb="412" cb="9">
<drx lb="412" cb="9" kind="lvalue" nm="SecondRegSaved"/>
</n32>
</n32>
<mce lb="413" cb="7" le="413" ce="70" nbparm="6" id="33b1312f860e06747d22dc5b0cb4c5f0_2441cf3c8386beb3a4220fc4e551cd46">
<exp pvirg="true"/>
<mex lb="413" cb="7" id="33b1312f860e06747d22dc5b0cb4c5f0_2441cf3c8386beb3a4220fc4e551cd46" nm="copyPhysReg" arrow="1">
<n19 lb="413" cb="7"/>
</mex>
<drx lb="413" cb="19" kind="lvalue" nm="MBB"/>
<n10 lb="413" cb="24">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="413" cb="24">
<drx lb="413" cb="24" kind="lvalue" nm="II"/>
</n32>
</n10>
<n10 lb="413" cb="28">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_590d1877f41736b3e6fa51c328a88a20"/>
<temp/>
<n32 lb="413" cb="28">
<drx lb="413" cb="28" kind="lvalue" nm="DL"/>
</n32>
</n10>
<n32 lb="413" cb="32">
<drx lb="413" cb="32" kind="lvalue" nm="SecondRegSaved"/>
</n32>
<n32 lb="413" cb="48">
<drx lb="413" cb="48" kind="lvalue" nm="SecondRegSavedTo"/>
</n32>
<n9 lb="413" cb="66"/>
</mce>
</if>
</u>
</if>
<rx lb="415" cb="3" le="415" ce="10" pvirg="true">
<n32 lb="415" cb="10">
<n32 lb="415" cb="10">
<drx lb="415" cb="10" kind="lvalue" nm="Reg"/>
</n32>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getAnalyzableBrOpc" id="cc537a511dfef0ffadfa2d73c8ce2d92_56923d1a44cecbedc7faf3dd0599f72b" file="1" linestart="418" lineend="431" previous="33b1312f860e06747d22dc5b0cb4c5f0_56923d1a44cecbedc7faf3dd0599f72b" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="418" cb="66" le="431" ce="1"/>

</Stmt>
</m>
<m name="ExpandRetRA16" id="cc537a511dfef0ffadfa2d73c8ce2d92_6d410f7bf572cc3ebf30d360d9961424" file="1" linestart="433" lineend="437" previous="33b1312f860e06747d22dc5b0cb4c5f0_6d410f7bf572cc3ebf30d360d9961424" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="435" cb="55" le="437" ce="1"/>

</Stmt>
</m>
<m name="AddiuSpImm" id="cc537a511dfef0ffadfa2d73c8ce2d92_8ca18117a34095e4ab49ca772f5ab2bc" file="1" linestart="439" lineend="444" previous="33b1312f860e06747d22dc5b0cb4c5f0_8ca18117a34095e4ab49ca772f5ab2bc" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::MCInstrDesc &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
</fpt>
<p name="Imm" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="439" cb="67" le="444" ce="1"/>

</Stmt>
</m>
<m name="BuildAddiuSpImm" id="cc537a511dfef0ffadfa2d73c8ce2d92_48ed9cb76128fde7d05eea77223d0627" file="1" linestart="446" lineend="450" previous="33b1312f860e06747d22dc5b0cb4c5f0_48ed9cb76128fde7d05eea77223d0627" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="Imm" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="447" cb="78" le="450" ce="1">
<dst lb="448" cb="3" le="448" ce="63">
<exp pvirg="true"/>
<Var nm="DL" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="448" cb="17" le="448" ce="62">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="448" cb="17" le="448" ce="62">
<exp pvirg="true"/>
<co lb="448" cb="17" le="448" ce="62">
<exp pvirg="true"/>
<ocx lb="448" cb="17" le="448" ce="30" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3">
<exp pvirg="true"/>
<n32 lb="448" cb="19">
<drx lb="448" cb="19" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3" nm="operator!="/>
</n32>
<n32 lb="448" cb="17">
<drx lb="448" cb="17" kind="lvalue" nm="I"/>
</n32>
<mte lb="448" cb="22" le="448" ce="30">
<exp pvirg="true"/>
<n32 lb="448" cb="22" le="448" ce="30">
<mce lb="448" cb="22" le="448" ce="30" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="448" cb="22" le="448" ce="26" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" point="1">
<drx lb="448" cb="22" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</n32>
</mte>
</ocx>
<n10 lb="448" cb="34" le="448" ce="49">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="448" cb="34" le="448" ce="49">
<exp pvirg="true"/>
<mce lb="448" cb="34" le="448" ce="49" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="448" cb="34" le="448" ce="37" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="448" cb="34">
<ocx lb="448" cb="34" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="448" cb="35">
<drx lb="448" cb="35" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="448" cb="34">
<drx lb="448" cb="34" kind="lvalue" nm="I"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</mte>
</n10>
<n10 lb="448" cb="53" le="448" ce="62">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="448" cb="53" le="448" ce="62">
<exp pvirg="true"/>
<n11 lb="448" cb="53" le="448" ce="62">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_58ce885e08015959aac30905be9a2071"/>
<temp/>
</n11>
</mte>
</n10>
</co>
</mte>
</n10>
</Var>
</dst>
<mce lb="449" cb="3" le="449" ce="50" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="449" cb="3" le="449" ce="40" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<n32 lb="449" cb="3" le="449" ce="38">
<ce lb="449" cb="3" le="449" ce="38" nbparm="4" id="32975a63c2ff844fe8824398e471d60a_1467101e7d379f183ca8d4a99a4b0da2">
<exp pvirg="true"/>
<n32 lb="449" cb="3">
<drx lb="449" cb="3" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_1467101e7d379f183ca8d4a99a4b0da2" nm="BuildMI"/>
</n32>
<drx lb="449" cb="11" kind="lvalue" nm="MBB"/>
<n10 lb="449" cb="16">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="449" cb="16">
<drx lb="449" cb="16" kind="lvalue" nm="I"/>
</n32>
</n10>
<n10 lb="449" cb="19">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_590d1877f41736b3e6fa51c328a88a20"/>
<temp/>
<n32 lb="449" cb="19">
<drx lb="449" cb="19" kind="lvalue" nm="DL"/>
</n32>
</n10>
<mce lb="449" cb="23" le="449" ce="37" nbparm="1" id="33b1312f860e06747d22dc5b0cb4c5f0_8ca18117a34095e4ab49ca772f5ab2bc">
<exp pvirg="true"/>
<mex lb="449" cb="23" id="33b1312f860e06747d22dc5b0cb4c5f0_8ca18117a34095e4ab49ca772f5ab2bc" nm="AddiuSpImm" arrow="1">
<n19 lb="449" cb="23"/>
</mex>
<n32 lb="449" cb="34">
<drx lb="449" cb="34" kind="lvalue" nm="Imm"/>
</n32>
</mce>
</ce>
</n32>
</mex>
<n32 lb="449" cb="47">
<drx lb="449" cb="47" kind="lvalue" nm="Imm"/>
</n32>
</mce>
</u>

</Stmt>
</m>
<f namespace="llvm" name="createMips16InstrInfo" id="cc537a511dfef0ffadfa2d73c8ce2d92_5aaaa3470b23d4045193c208210ecfbc" file="1" linestart="452" lineend="454" previous="8b794fa58ed357412d226e3fdb07300b_5aaaa3470b23d4045193c208210ecfbc" access="none" hasbody="true" isdef="true">
<fpt proto="const llvm::MipsInstrInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="8b794fa58ed357412d226e3fdb07300b_0b854d255e8c5f999bd593ff98344b24"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="STI" proto="const llvm::MipsSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="f3e38a1416613d33acc33b0203c00d56_1597f5fd665f48fb7d56fb7e9e005ba5"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="452" cb="76" le="454" ce="1">
<rx lb="453" cb="3" le="453" ce="33" pvirg="true">
<n32 lb="453" cb="10" le="453" ce="33">
<new lb="453" cb="10" le="453" ce="33">
<typeptr id="33b1312f860e06747d22dc5b0cb4c5f0_e8a232cf495264b270c3a5fdab2e40b9"/>
<exp pvirg="true"/>
<n10 lb="453" cb="14" le="453" ce="33">
<typeptr id="33b1312f860e06747d22dc5b0cb4c5f0_e8a232cf495264b270c3a5fdab2e40b9"/>
<temp/>
<drx lb="453" cb="30" kind="lvalue" nm="STI"/>
</n10>
</new>
</n32>
</rx>
</u>

</Stmt>
</f>
<m name="validImmediate" id="cc537a511dfef0ffadfa2d73c8ce2d92_b25a284a1cafd6bcf4fa5226df70833e" file="1" linestart="456" lineend="476" previous="33b1312f860e06747d22dc5b0cb4c5f0_b25a284a1cafd6bcf4fa5226df70833e" access="public" storage="static" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Amount" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="457" cb="54" le="476" ce="1">
<sy lb="458" cb="3" le="474" ce="3">
<n32 lb="458" cb="11">
<drx lb="458" cb="11" kind="lvalue" nm="Opcode"/>
</n32>
<u lb="458" cb="19" le="474" ce="3">
<rx lb="469" cb="5" le="469" ce="28" pvirg="true">
<ce lb="469" cb="12" le="469" ce="28" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_980830075977933cb9f242fdade872da">
<exp pvirg="true"/>
<n32 lb="469" cb="12" le="469" ce="20">
<drx lb="469" cb="12" le="469" ce="20" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_980830075977933cb9f242fdade872da" nm="isInt">
<template_arguments>
<integer value="16"/>
</template_arguments>
</drx>
</n32>
<n32 lb="469" cb="22">
<drx lb="469" cb="22" kind="lvalue" nm="Amount"/>
</n32>
</ce>
</rx>
<rx lb="473" cb="5" le="473" ce="28" pvirg="true">
<ce lb="473" cb="12" le="473" ce="28" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_f3638f6483302dec61c02765aa23c933">
<exp pvirg="true"/>
<n32 lb="473" cb="12" le="473" ce="20">
<drx lb="473" cb="12" le="473" ce="20" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_f3638f6483302dec61c02765aa23c933" nm="isInt">
<template_arguments>
<integer value="15"/>
</template_arguments>
</drx>
</n32>
<n32 lb="473" cb="22">
<drx lb="473" cb="22" kind="lvalue" nm="Amount"/>
</n32>
</ce>
</rx>
</u>
</sy>
<ce lb="475" cb="3" le="475" ce="3" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="475" cb="3" le="475" ce="3">
<drx lb="475" cb="3" le="475" ce="3" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="475" cb="3">
<n52 lb="475" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="475" cb="3">
<n52 lb="475" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="475" cb="3">
<n45 lb="475" cb="3">
<flit/>
</n45>
</n32>
</ce>
</u>

</Stmt>
</m>
<m name="getInlineAsmLength" id="cc537a511dfef0ffadfa2d73c8ce2d92_6718873236d630a4deb37534e356317e" file="1" linestart="490" lineend="519" previous="33b1312f860e06747d22dc5b0cb4c5f0_6718873236d630a4deb37534e356317e" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Str" proto="const char *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MAI" proto="const llvm::MCAsmInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b2b9336dfe6b80bb5834e13979c78f51_43771e107e7fa3238760a2416c843e80"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="491" cb="74" le="519" ce="1">
<dst lb="494" cb="3" le="494" ce="26">
<exp pvirg="true"/>
<Var nm="atInsnStart" value="true">
<bt name="bool"/>
<n9 lb="494" cb="22"/>
</Var>
</dst>
<dst lb="495" cb="3" le="495" ce="22">
<exp pvirg="true"/>
<Var nm="Length" value="true">
<bt name="unsigned int"/>
<n32 lb="495" cb="21">
<n45 lb="495" cb="21">
<flit/>
</n45>
</n32>
</Var>
</dst>
<fx lb="496" cb="3" le="516" ce="3">
<n32 lb="496" cb="10" le="496" ce="11">
<n32 lb="496" cb="10" le="496" ce="11">
<uo lb="496" cb="10" le="496" ce="11" kind="*">
<n32 lb="496" cb="11">
<drx lb="496" cb="11" kind="lvalue" nm="Str"/>
</n32>
</uo>
</n32>
</n32>
<uo lb="496" cb="16" le="496" ce="18" kind="++">
<drx lb="496" cb="18" kind="lvalue" nm="Str"/>
</uo>
<u lb="496" cb="23" le="516" ce="3">
<if lb="497" cb="5" le="499" ce="21">
<xop lb="497" cb="9" le="498" ce="70" kind="||">
<xop lb="497" cb="9" le="497" ce="17" kind="==">
<n32 lb="497" cb="9" le="497" ce="10">
<n32 lb="497" cb="9" le="497" ce="10">
<uo lb="497" cb="9" le="497" ce="10" kind="*">
<n32 lb="497" cb="10">
<drx lb="497" cb="10" kind="lvalue" nm="Str"/>
</n32>
</uo>
</n32>
</n32>
<n32 lb="497" cb="17">
<lt lb="497" cb="17">
<slit/>
</lt>
</n32>
</xop>
<xop lb="497" cb="25" le="498" ce="70" kind="==">
<ce lb="497" cb="25" le="498" ce="65" nbparm="3" id="4943a312e91e60daa3d01ddadf69e920_c92520991a60a1709b5c0833a1cba6f0">
<exp pvirg="true"/>
<n32 lb="497" cb="25">
<drx lb="497" cb="25" kind="lvalue" id="4943a312e91e60daa3d01ddadf69e920_c92520991a60a1709b5c0833a1cba6f0" nm="strncmp"/>
</n32>
<n32 lb="497" cb="33">
<drx lb="497" cb="33" kind="lvalue" nm="Str"/>
</n32>
<mce lb="497" cb="38" le="497" ce="61" nbparm="0" id="b2b9336dfe6b80bb5834e13979c78f51_ab2a83728bc989cc4c19d23645ef2db6">
<exp pvirg="true"/>
<mex lb="497" cb="38" le="497" ce="42" id="b2b9336dfe6b80bb5834e13979c78f51_ab2a83728bc989cc4c19d23645ef2db6" nm="getSeparatorString" point="1">
<drx lb="497" cb="38" kind="lvalue" nm="MAI"/>
</mex>
</mce>
<ce lb="498" cb="33" le="498" ce="64" nbparm="1" id="4943a312e91e60daa3d01ddadf69e920_e42c32a191fd0e5e4028cbe2abba7964">
<exp pvirg="true"/>
<n32 lb="498" cb="33">
<drx lb="498" cb="33" kind="lvalue" id="4943a312e91e60daa3d01ddadf69e920_e42c32a191fd0e5e4028cbe2abba7964" nm="strlen"/>
</n32>
<mce lb="498" cb="40" le="498" ce="63" nbparm="0" id="b2b9336dfe6b80bb5834e13979c78f51_ab2a83728bc989cc4c19d23645ef2db6">
<exp pvirg="true"/>
<mex lb="498" cb="40" le="498" ce="44" id="b2b9336dfe6b80bb5834e13979c78f51_ab2a83728bc989cc4c19d23645ef2db6" nm="getSeparatorString" point="1">
<drx lb="498" cb="40" kind="lvalue" nm="MAI"/>
</mex>
</mce>
</ce>
</ce>
<n45 lb="498" cb="70"/>
</xop>
</xop>
<xop lb="499" cb="7" le="499" ce="21" kind="=">
<drx lb="499" cb="7" kind="lvalue" nm="atInsnStart"/>
<n9 lb="499" cb="21"/>
</xop>
</if>
<if lb="500" cb="5" le="512" ce="5">
<xop lb="500" cb="9" le="500" ce="70" kind="&amp;&amp;">
<n32 lb="500" cb="9">
<drx lb="500" cb="9" kind="lvalue" nm="atInsnStart"/>
</n32>
<uo lb="500" cb="24" le="500" ce="70" kind="!">
<n32 lb="500" cb="25" le="500" ce="70">
<ce lb="500" cb="25" le="500" ce="70" nbparm="1" id="f17c18873aef103b8de143e8be70ad04_142443e887931e7c6b09dd552c19d039">
<exp pvirg="true"/>
<n32 lb="500" cb="25" le="500" ce="30">
<drx lb="500" cb="25" le="500" ce="30" kind="lvalue" id="f17c18873aef103b8de143e8be70ad04_142443e887931e7c6b09dd552c19d039" nm="isspace"/>
</n32>
<n32 lb="500" cb="38" le="500" ce="69">
<scast lb="500" cb="38" le="500" ce="69">
<cast cast="NoOp">
<bt name="unsigned char"/>
</cast>
<n32 lb="500" cb="65" le="500" ce="66">
<n32 lb="500" cb="65" le="500" ce="66">
<uo lb="500" cb="65" le="500" ce="66" kind="*">
<n32 lb="500" cb="66">
<drx lb="500" cb="66" kind="lvalue" nm="Str"/>
</n32>
</uo>
</n32>
</n32>
</scast>
</n32>
</ce>
</n32>
</uo>
</xop>
<u lb="500" cb="73" le="512" ce="5">
<if lb="501" cb="7" le="509" ce="7">
<xop lb="501" cb="11" le="501" ce="38" kind="==">
<ce lb="501" cb="11" le="501" ce="35" nbparm="3" id="4943a312e91e60daa3d01ddadf69e920_c92520991a60a1709b5c0833a1cba6f0">
<exp pvirg="true"/>
<n32 lb="501" cb="11">
<drx lb="501" cb="11" kind="lvalue" id="4943a312e91e60daa3d01ddadf69e920_c92520991a60a1709b5c0833a1cba6f0" nm="strncmp"/>
</n32>
<n32 lb="501" cb="19">
<drx lb="501" cb="19" kind="lvalue" nm="Str"/>
</n32>
<n32 lb="501" cb="24">
<n52 lb="501" cb="24">
<slit/>
</n52>
</n32>
<n32 lb="501" cb="34">
<n45 lb="501" cb="34">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="501" cb="38"/>
</xop>
<u lb="501" cb="41" le="509" ce="7">
<dst lb="502" cb="9" le="502" ce="19">
<exp pvirg="true"/>
<Var nm="EStr">
<pt>
<bt name="char"/>
</pt>
</Var>
</dst>
<dst lb="502" cb="21" le="502" ce="27">
<exp pvirg="true"/>
<Var nm="Sz" value="true">
<bt name="int"/>
</Var>
</dst>
<xop lb="503" cb="9" le="503" ce="37" kind="=">
<drx lb="503" cb="9" kind="lvalue" nm="Sz"/>
<n32 lb="503" cb="14" le="503" ce="37">
<ce lb="503" cb="14" le="503" ce="37" nbparm="3" id="17cba6e85ee945f0e4acd2e5f276ff1b_a959f91635665900917d89afa38ebd8a">
<exp pvirg="true"/>
<n32 lb="503" cb="14">
<drx lb="503" cb="14" kind="lvalue" id="17cba6e85ee945f0e4acd2e5f276ff1b_a959f91635665900917d89afa38ebd8a" nm="strtol"/>
</n32>
<xop lb="503" cb="21" le="503" ce="25" kind="+">
<n32 lb="503" cb="21">
<drx lb="503" cb="21" kind="lvalue" nm="Str"/>
</n32>
<n45 lb="503" cb="25"/>
</xop>
<uo lb="503" cb="28" le="503" ce="29" kind="&amp;">
<drx lb="503" cb="29" kind="lvalue" nm="EStr"/>
</uo>
<n45 lb="503" cb="35">
<flit/>
</n45>
</ce>
</n32>
</xop>
<wy lb="504" cb="9" le="504" ce="34">
<n32 lb="504" cb="16" le="504" ce="29">
<ce lb="504" cb="16" le="504" ce="29" nbparm="1" id="f17c18873aef103b8de143e8be70ad04_142443e887931e7c6b09dd552c19d039">
<exp pvirg="true"/>
<n32 lb="504" cb="16">
<drx lb="504" cb="16" kind="lvalue" id="f17c18873aef103b8de143e8be70ad04_142443e887931e7c6b09dd552c19d039" nm="isspace"/>
</n32>
<n32 lb="504" cb="24" le="504" ce="25">
<n32 lb="504" cb="24" le="504" ce="25">
<uo lb="504" cb="24" le="504" ce="25" kind="*">
<n32 lb="504" cb="25">
<drx lb="504" cb="25" kind="lvalue" nm="EStr"/>
</n32>
</uo>
</n32>
</n32>
</ce>
</n32>
<uo lb="504" cb="32" le="504" ce="34" kind="++">
<drx lb="504" cb="34" kind="lvalue" nm="EStr"/>
</uo>
</wy>
<if lb="505" cb="9" le="508" ce="9">
<xop lb="505" cb="13" le="505" ce="20" kind="==">
<n32 lb="505" cb="13" le="505" ce="14">
<n32 lb="505" cb="13" le="505" ce="14">
<uo lb="505" cb="13" le="505" ce="14" kind="*">
<n32 lb="505" cb="14">
<drx lb="505" cb="14" kind="lvalue" nm="EStr"/>
</n32>
</uo>
</n32>
</n32>
<n32 lb="505" cb="20">
<lt lb="505" cb="20">
<slit/>
</lt>
</n32>
</xop>
<u lb="505" cb="26" le="508" ce="9">
<dos lb="506" cb="11" le="506" ce="11">
<u lb="506" cb="11" le="506" ce="11">
<if lb="506" cb="11" le="506" ce="11">
<xop lb="506" cb="11" le="506" ce="11" kind="&amp;&amp;">
<n32 lb="506" cb="11" le="506" ce="11">
<drx lb="506" cb="11" le="506" ce="11" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_2cfb25844be5f04c413160994a233a67" nm="DebugFlag"/>
</n32>
<ce lb="506" cb="11" le="506" ce="11" nbparm="1" id="c7165db01d2918466abdcf2e774b42d9_42db15a5e3071b1a315d73320fa189f1">
<exp pvirg="true"/>
<n32 lb="506" cb="11" le="506" ce="11">
<drx lb="506" cb="11" le="506" ce="11" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_42db15a5e3071b1a315d73320fa189f1" nm="isCurrentDebugType"/>
</n32>
<n32 lb="506" cb="11">
<n52 lb="506" cb="11">
<slit/>
</n52>
</n32>
</ce>
</xop>
<u lb="506" cb="11" le="506" ce="11">
<ocx lb="506" cb="11" le="506" ce="11" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="506" cb="11">
<drx lb="506" cb="11" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="506" cb="11" le="506" ce="11" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_feb1dfe0e9ef591bc84a2f736d172a56">
<exp pvirg="true"/>
<n32 lb="506" cb="11">
<drx lb="506" cb="11" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_feb1dfe0e9ef591bc84a2f736d172a56" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="506" cb="11" le="506" ce="11" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="506" cb="11">
<drx lb="506" cb="11" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ce lb="506" cb="11" le="506" ce="11" nbparm="0" id="c7165db01d2918466abdcf2e774b42d9_28a3243d4da9aad183bc83e346af0a86">
<exp pvirg="true"/>
<n32 lb="506" cb="11">
<drx lb="506" cb="11" kind="lvalue" id="c7165db01d2918466abdcf2e774b42d9_28a3243d4da9aad183bc83e346af0a86" nm="dbgs"/>
</n32>
</ce>
<n32 lb="506" cb="11">
<n52 lb="506" cb="11">
<slit/>
</n52>
</n32>
</ocx>
<n32 lb="506" cb="11">
<drx lb="506" cb="11" kind="lvalue" nm="Sz"/>
</n32>
</ocx>
<lt lb="506" cb="11"/>
</ocx>
</u>
</if>
</u>
<n32 lb="506" cb="11">
<n45 lb="506" cb="11"/>
</n32>
</dos>
<rx lb="507" cb="11" le="507" ce="18" pvirg="true">
<n32 lb="507" cb="18">
<n32 lb="507" cb="18">
<drx lb="507" cb="18" kind="lvalue" nm="Sz"/>
</n32>
</n32>
</rx>
</u>
</if>
</u>
</if>
<cao lb="510" cb="7" le="510" ce="38" kind="+=">
<drx lb="510" cb="7" kind="lvalue" nm="Length"/>
<mce lb="510" cb="17" le="510" ce="38" nbparm="0" id="b2b9336dfe6b80bb5834e13979c78f51_3e82001e53960e635e02740f91dcfbe3">
<exp pvirg="true"/>
<mex lb="510" cb="17" le="510" ce="21" id="b2b9336dfe6b80bb5834e13979c78f51_3e82001e53960e635e02740f91dcfbe3" nm="getMaxInstLength" point="1">
<drx lb="510" cb="17" kind="lvalue" nm="MAI"/>
</mex>
</mce>
</cao>
<xop lb="511" cb="7" le="511" ce="21" kind="=">
<drx lb="511" cb="7" kind="lvalue" nm="atInsnStart"/>
<n9 lb="511" cb="21"/>
</xop>
</u>
</if>
<if lb="513" cb="5" le="515" ce="21">
<xop lb="513" cb="9" le="514" ce="67" kind="&amp;&amp;">
<n32 lb="513" cb="9">
<drx lb="513" cb="9" kind="lvalue" nm="atInsnStart"/>
</n32>
<xop lb="513" cb="24" le="514" ce="67" kind="==">
<ce lb="513" cb="24" le="514" ce="62" nbparm="3" id="4943a312e91e60daa3d01ddadf69e920_c92520991a60a1709b5c0833a1cba6f0">
<exp pvirg="true"/>
<n32 lb="513" cb="24">
<drx lb="513" cb="24" kind="lvalue" id="4943a312e91e60daa3d01ddadf69e920_c92520991a60a1709b5c0833a1cba6f0" nm="strncmp"/>
</n32>
<n32 lb="513" cb="32">
<drx lb="513" cb="32" kind="lvalue" nm="Str"/>
</n32>
<mce lb="513" cb="37" le="513" ce="58" nbparm="0" id="b2b9336dfe6b80bb5834e13979c78f51_810aec524a2af0f10acfdc0a1f126d7b">
<exp pvirg="true"/>
<mex lb="513" cb="37" le="513" ce="41" id="b2b9336dfe6b80bb5834e13979c78f51_810aec524a2af0f10acfdc0a1f126d7b" nm="getCommentString" point="1">
<drx lb="513" cb="37" kind="lvalue" nm="MAI"/>
</mex>
</mce>
<ce lb="514" cb="32" le="514" ce="61" nbparm="1" id="4943a312e91e60daa3d01ddadf69e920_e42c32a191fd0e5e4028cbe2abba7964">
<exp pvirg="true"/>
<n32 lb="514" cb="32">
<drx lb="514" cb="32" kind="lvalue" id="4943a312e91e60daa3d01ddadf69e920_e42c32a191fd0e5e4028cbe2abba7964" nm="strlen"/>
</n32>
<mce lb="514" cb="39" le="514" ce="60" nbparm="0" id="b2b9336dfe6b80bb5834e13979c78f51_810aec524a2af0f10acfdc0a1f126d7b">
<exp pvirg="true"/>
<mex lb="514" cb="39" le="514" ce="43" id="b2b9336dfe6b80bb5834e13979c78f51_810aec524a2af0f10acfdc0a1f126d7b" nm="getCommentString" point="1">
<drx lb="514" cb="39" kind="lvalue" nm="MAI"/>
</mex>
</mce>
</ce>
</ce>
<n45 lb="514" cb="67"/>
</xop>
</xop>
<xop lb="515" cb="7" le="515" ce="21" kind="=">
<drx lb="515" cb="7" kind="lvalue" nm="atInsnStart"/>
<n9 lb="515" cb="21"/>
</xop>
</if>
</u>
</fx>
<rx lb="518" cb="3" le="518" ce="10" pvirg="true">
<n32 lb="518" cb="10">
<drx lb="518" cb="10" kind="lvalue" nm="Length"/>
</n32>
</rx>
</u>

</Stmt>
</m>
</tun>
</Root>
