*******************************************************************

  Operator    [gopDDRPHY]

  Author      [liujiao]

  Revision History:

 ********************************************************************************/
gate
operator gopDDRPHY
{
    parameter
    (
        //DQSL
        bit RST_CTRL = 1'b0,
        string CLKA_GATE_EN = "FALSE" ,
        string WCLK_DELAY_SEL = "FALSE" ,
        string DDC_MODE = "QUAD_RATE" ,
        string R_EXTEND = "FALSE" ,
        bit DELAY_SEL = 1'b0,
        string IFIFO_GENERIC = "FALSE" ,
        bit RADDR_INIT[2:0] = 3'b000,
        bit DATA_RATE[1:0] = 2'b00,
        bit EN_CTRL[4:0] = 5'b01110,
        string FIFOMODE_SEL = "TRUE",
        //DLL
        bit CAL_INIT[7:0] = 8'b00011111,
        bit CODE_OFFSET[3:0] = 4'b0000,
        //int DELAY_SEL = 0,
        string FAST_LOCK = "FALSE" ,
        bit FDIV[1:0] = 2'b10,
        bit INT_CLK = 1'b0,
        bit UPD_DLY[1:0] = 2'b01
    );

    port
    (
        //DQSL
        output WCLK,
        output WCLK_DELAY,
        output DQSI_DELAY,
        output DQSIB_DELAY,
        output DGTS,
        output IFIFO_WADDR[2:0],
        output IFIFO_RADDR[2:0],
        output READ_VALID,
        output DQS_DRIFT[1:0],
        output DRIFT_DETECT_ERR,
        output DQS_DRIFT_STATUS,
        output DQS_SAMPLE,
        input RST,
        input RST_TRAINING_N,
        input CLKA,
        input CLKB,
        input DQSI,
        input DQSIB,
        input DELAY_STEP0[7:0],
        input DELAY_STEP1[7:0],
        input DELAY_STEP2[7:0],
        //input DELAY_STEP3[7:0],
        input DELAY_STEP4[7:0],
        input DQS_GATE_CTRL[3:0],
        input GATE_SEL,
        input CLK_GATE_CTRL[1:0],
        input CLKA_GATE,
        //DLL
        output DELAY_STEP[7:0],
        //output DELAY_STEP1[7:0],
        output LOCK,
        input CLKIN,
        input SYS_CLK,
        input PWD,
        input DLL_RST,
        input UPDATE_N
    );
};

/**Implementation Body*******************************************************************

  Author    []

  Abstract  []

  Revision History:

 *****************************************************************************************/
implementation impl of gopDDRPHY
{
    device devDDRPHY dqsl_inst    
        parameter map 
        (    
            CP_DQS_MODE      => DDC_MODE,
            CP_IFIFO_GENERIC => IFIFO_GENERIC,
            CP_GATE_EN       => CLKA_GATE_EN,
            CP_WL_EXTEND     => R_EXTEND,
            CP_FIFOMODE_SEL  => FIFOMODE_SEL,
            CP_RST_CTRL      => {RST_CTRL, 1'b1},
            CP_RD_ADDR_INIT  => RADDR_INIT,
            CP_WCLKDEL_SEL   => WCLK_DELAY_SEL,
            CP_DLY_2X        => DELAY_SEL,
            CP_LDO_CTRL      => DATA_RATE,
            
            CP_CAL_INIT     => CAL_INIT,
            CP_CODE_OFFSET  => CODE_OFFSET,
            //CP_DLY_2X     => DLY_2X,     
            CP_FAST_LOCK    => FAST_LOCK == "FALSE" ? 1'b0 : 1'b1,
            CP_FDIV         => FDIV,
            CP_INT_CLK      => INT_CLK,
            CP_UPD_DLY      => UPD_DLY,
            CP_DLL_FORCE    => "FALSE",
            CP_EN_CTRL      => EN_CTRL
        )
        port map
        (            
            CLK_W              => WCLK,
            CLK_W_DEL          => WCLK_DELAY,
            CLK_DQSI_DEL       => DQSI_DELAY,
            CLK_DQSIB_DEL      => DQSIB_DELAY,
            DGTS               => DGTS,
            IFIFO_WADDR        => IFIFO_WADDR,
            IFIFO_RADDR        => IFIFO_RADDR,
            READ_VALID         => READ_VALID,
            DQS_DRIFT          => DQS_DRIFT,
            DRIFT_DETECT_ERR   => DRIFT_DETECT_ERR,
            DQS_DRIFT_STATUS   => DQS_DRIFT_STATUS,
            DQS_SAMPLE         => DQS_SAMPLE,
            RST_DQS            => RST,
            RST_TRAINING_N     => RST_TRAINING_N,
            PHY_CLK_B_N        => CLKA, 
            SYSCLK             => CLKB,
            CLK_DQSI           => DQSI,
            CLK_DQSIB          => DQSIB,
            WL_STEP            => DELAY_STEP0,
            DQS_EVEN_CODE      => DELAY_STEP1,
            DQS_ODD_CODE       => DELAY_STEP2,
            WL_P_DLLCODE       => DELAY_STEP4,
            DQS_GATE_CTRL      => DQS_GATE_CTRL,
            READ_CLK_CTRL[2]   => GATE_SEL,
            READ_CLK_CTRL[1:0] => CLK_GATE_CTRL,
            GATEI              => CLKA_GATE,
            
            DLL_90CODE_GRAY   => DELAY_STEP,
            DLL_LOCK          => LOCK,
            //IOCLK[0]          => CLKIN,
            //SYSCLK_P          => SYS_CLK,
            DLL_FREEZE        => PWD,
            DLL_RST           => DLL_RST,
            UPDATE_N          => UPDATE_N    
        );

}; // end of implementation impl of gopDDRPHY


