0.6
2019.2
Nov  6 2019
21:57:16
D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sim_1/new/fsm_tb.v,1649233979,verilog,,,,fsm_tb,,,,,,,,
D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/debounce.v,1648522386,verilog,,D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/fsm.v,D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/global.v,debounce,,,,,,,,
D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/display_7seg.v,1648288452,verilog,,D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/frequency_divider.v,D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/global.v,display_7seg,,,,,,,,
D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/exp_2.v,1648302427,verilog,,,,exp_2,,,,,,,,
D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/frequency_divider.v,1648282145,verilog,,D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/onepulse.v,D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/global.v,frequency_divider,,,,,,,,
D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/fsm.v,1649233123,verilog,,D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/onepulse.v,,fsm,,,,,,,,
D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/global.v,1649232739,verilog,,,,,,,,,,,,
D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/led_control.v,1648302686,verilog,,D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/min_sec_seperate.v,D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/global.v,led_control,,,,,,,,
D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/min_sec_seperate.v,1648290840,verilog,,D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/onepulse.v,D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/global.v,min_sec_seperate,,,,,,,,
D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/onepulse.v,1649233235,verilog,,D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sim_1/new/fsm_tb.v,D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/global.v,onepulse,,,,,,,,
D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/segment7.v,1648285699,verilog,,D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/segment7_frequency_divider.v,D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/global.v,segment7,,,,,,,,
D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/segment7_frequency_divider.v,1648288494,verilog,,D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/exp_2.v,D:/data/logic_design_lab/labs/lab5/exp_2/exp_2.srcs/sources_1/new/global.v,segment7_frequency_divider,,,,,,,,
