/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/mux1_1bitTMR.v                                                                *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 06/10/2022 13:52:54                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/triplicated/mopshub_top_board/hdl *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -vv -c tmrg.cfg   *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: mux1_1bit.v                                                                            *
 *           Git SHA           : c110441b08b692cc54ebd4a3b84a2599430e8f93                           *
 *           Modification time : 2022-10-05 22:34:08                                                *
 *           File Size         : 1994                                                               *
 *           MD5 hash          : 42971584dd28115abfa72bcb40944f3a                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module mux1_1bitTMR(
  input wire  rst ,
  input wire [4:0] sel ,
  input wire  def_value ,
  output wire  output_port ,
  input wire  input0 ,
  input wire  input1 ,
  input wire  input2 ,
  input wire  input3 ,
  input wire  input4 ,
  input wire  input5 ,
  input wire  input6 ,
  input wire  input7 ,
  input wire  input8 ,
  input wire  input9 ,
  input wire  input10 ,
  input wire  input11 ,
  input wire  input12 ,
  input wire  input13 ,
  input wire  input14 ,
  input wire  input15 
);
reg  output_port_reg ;
initial
  output_port_reg =  1'b0;
assign output_port =  output_port_reg;

always @( * )
  if (!rst)
    output_port_reg =  def_value;
  else
    begin
      case (sel)
        5'h0 : output_port_reg =  input0;
        5'h1 : output_port_reg =  input1;
        5'h2 : output_port_reg =  input2;
        5'h3 : output_port_reg =  input3;
        5'h4 : output_port_reg =  input4;
        5'h5 : output_port_reg =  input5;
        5'h6 : output_port_reg =  input6;
        5'h7 : output_port_reg =  input7;
        5'h8 : output_port_reg =  input8;
        5'h9 : output_port_reg =  input9;
        5'hA : output_port_reg =  input10;
        5'hB : output_port_reg =  input11;
        5'hC : output_port_reg =  input12;
        5'hD : output_port_reg =  input13;
        5'hE : output_port_reg =  input14;
        5'hF : output_port_reg =  input15;
        default : output_port_reg =  def_value;
      endcase
    end
endmodule

