m255
K3
13
cModel Technology
Z0 dD:\Xilinx\13.4\ISE_DS\ISE\bin\nt64
vAFIFO36_INTERNAL
IU;_hQ@Kn3C4POOLIMzAZl0
VaIPVFaRXA2;;?455TERdo2
Z1 dD:\Xilinx\13.4\ISE_DS\ISE\bin\nt64
Z2 w1325908414
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AFIFO36_INTERNAL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AFIFO36_INTERNAL.v
L0 36
Z3 OE;L;10.1b;51
r1
31
Z4 !s108 1359431855.132000
Z5 !s107 D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ZHOLD_DELAY.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XORCY_L.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XORCY_D.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XORCY.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XOR5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XOR4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XOR3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XOR2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XNOR5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XNOR4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XNOR3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XNOR2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XADC.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\VCC.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESSE2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TIMESPEC.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TIMEGRP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TEMAC_SINGLE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TEMAC.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TBLOCK.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SYSMON.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SUSPEND_SYNC.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3E.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3A.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_FPGACORE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUPE2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC32E.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC16_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC16E_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC16E.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRL16_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRL16E_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRL16E.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRL16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SPI_ACCESS.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6_SERIAL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5_SERIAL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6_SERIAL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A_SERIAL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIGE2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM64X1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM32X1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM256X1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM16X1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM128X1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB8BWER.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16_S16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36_EXP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP_EXP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36E1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB32_S64_ECC.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB18SDP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB18E1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S9.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S36.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S9.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S36.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36_S36.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S9.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S36.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S9.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S36.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S36.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S9.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S36.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S9.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWER.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X2S.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1S_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1S.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1D_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1D.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64M.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X8S.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X4S.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X2S.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1S_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1S.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1D_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1D.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32M.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM256X1S.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X8S.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X4S.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X2S.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1S_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1S.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1D_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1D.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1S_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1S.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1D.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PULLUP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PULLDOWN.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PPC440.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PPC405_ADV.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\POST_CRC_INTERNAL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PMCD.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PLL_BASE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PLL_ADV.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PLLE2_BASE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PLLE2_ADV.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHY_CONTROL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_REF.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT_PHY.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_IN_PHY.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_IN.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_INTERNAL_1_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_EP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_A1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_3_0.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_2_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_2_0.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OUT_FIFO.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OSERDESE2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OSERDESE1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OSERDES2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OSERDES.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ORCY.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4B4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4B3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4B2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4B1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR3B3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR3B2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR3B1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR2L.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR2B2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR2B1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OFDDRTRSE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OFDDRTCPE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OFDDRRSE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OFDDRCPE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ODELAYE2_FINEDELAY.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ODELAYE2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ODDR2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ODDR.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_24.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX66_3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI66_3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_24.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_24.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVPECL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDS.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_15.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_15.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_24.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_24.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_24.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_24.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_24.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_CTT.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_AGP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_24.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX66_3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI66_3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_24.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_24.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVPECL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDS.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_15.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_15.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_24.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_24.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_24.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_24.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_24.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_CTT.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_AGP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_ULVDS_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LDT_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_BLVDS_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_ULVDS_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LDT_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_BLVDS_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4B4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4B3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4B2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4B1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR3B3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR3B2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR3B1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR2B2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR2B1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4B4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4B3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4B2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4B1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND3B3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND3B2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND3B1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND2B2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND2B1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF8_L.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF8_D.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF7_L.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF7_D.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF7.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF6_L.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF6_D.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF5_L.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF5_D.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXCY_L.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXCY_D.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXCY.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MULT_AND.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18SIO.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18S.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MMCM_BASE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MMCM_ADV.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MMCME2_BASE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MMCME2_ADV.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MCB.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT6_L.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT6_D.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT6_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT5_L.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT5_D.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT4_L.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT4_D.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT3_L.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT3_D.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT2_L.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT2_D.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT1_L.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT1_D.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LD_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDP_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDPE_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDPE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDE_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDC_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCP_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCPE_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCPE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCE_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDC.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LD.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\KEY_CLEAR.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\KEEPER.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN3A.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIME2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAGPPC440.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAGPPC.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDES_NODELAY.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDESE2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDESE1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDES2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDES.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODRP2_MCB.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODRP2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODELAYE1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODELAY2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODELAY.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_24.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_I.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_I.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_I.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX66_3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI66_3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_24.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_24.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVPECL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDS.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_15.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_15.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_24.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_24.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_24.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_24.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_INTERMDISABLE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_8.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_24.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_DCIEN.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_CTT.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_AGP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_INTERMDISABLE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_INTERMDISABLE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_DCIEN.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DCIEN.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_BLVDS_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IN_FIFO.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\INV.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IFDDRRSE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IFDDRCPE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDELAYE2_FINEDELAY.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDELAYE2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDELAYCTRL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDELAY.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDDR_2CLK.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDDR2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDDR.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN3A.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAPE2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX66_3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI66_3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVTTL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVPECL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDS.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_15.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_15.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS15.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_INTERMDISABLE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_IBUFDISABLE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_DLY_ADJ.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_CTT.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_AGP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX66_3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI66_3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVTTL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVPECL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDS.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_15.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_15.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS15.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS12.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_CTT.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_AGP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_ULVDS_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LDT_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_DIFF_OUT.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_BLVDS_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_ULVDS_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25_DCI.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LDT_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_INTERMDISABLE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_IBUFDISABLE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTXE1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTHE1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTE2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DLY_ADJ.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_INTERMDISABLE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_IBUFDISABLE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_BLVDS_25.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTX_DUAL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTXE2_COMMON.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTXE2_CHANNEL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTXE1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTP_DUAL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTPE2_COMMON.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTPE2_CHANNEL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTPA1_DUAL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTHE2_COMMON.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTHE2_CHANNEL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTHE1_QUAD.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11_DUAL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11_CUSTOM.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11CLK_MGT.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11CLK.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GND.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECCE2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FMAP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_EXP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_72_EXP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_72.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36E1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO18_36.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO18E1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO18.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO16.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FD_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDS_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDSE_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDSE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDS.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDR_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRS_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRSE_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRSE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRS.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRE_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDR.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDP_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDPE_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDPE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDE_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDDRRSE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDDRCPE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDC_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCP_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCPE_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCPE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCE_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDC.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FD.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\EMAC.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\EFUSE_USR.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48E1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48E.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48A1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48A.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DNA_PORT.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_SP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_PS.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_CLKGEN.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_BASE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_ADV.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCIRESET.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CRC64.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CRC32.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CONFIG.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CLKDLLHF.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CLKDLLE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CLKDLL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CFGLUT5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CARRY4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3A.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_FPGACORE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTUREE2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFT.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFR.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFPLL_MCB.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFPLL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFMRCE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFMR.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIODQS.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2_2CLK.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2FB.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIO.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFHCE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFH.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFG_LB.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGP.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_VIRTEX4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_CTRL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGDLL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGCTRL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGCE_1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGCE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFG.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFCF.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUF.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN6.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3A.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_FPGACORE.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCANE2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AUTOBUF.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ARAMB36_INTERNAL.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4B4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4B3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4B2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4B1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND3B3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND3B2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND3B1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND3.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND2B2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND2B1L.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND2B1.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND2.v|D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AFIFO36_INTERNAL.v|
Z6 !s90 -source|-novopt|-work|unisims_ver|-f|D:\Xilinx\13.4\ISE_DS\ISE\verilog\mti_se\10.1b\nt64/unisims_ver/.cxl.verilog.unisim.unisims_ver.nt64.cmf|
Z7 o-source -work unisims_ver -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
n@a@f@i@f@o36_@i@n@t@e@r@n@a@l
!i10b 1
!s100 O2RkDOa`mE]8Gh>W]2Fai1
!s85 0
vAND2
IjJ@k:>7HM2SmfgFQOib8Q0
VdNIBm@86;ogUD]Y34EeT80
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d2
!i10b 1
!s100 `j6VT9<V^ZLGZ3kQ;EC_62
!s85 0
vAND2B1
IT4I0B4l5TeE@[m1Y1l>EL2
VHLnaHM?]fi<VW8emL<8`=0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND2B1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d2@b1
!i10b 1
!s100 BW6W7kT4ZhdlP_6g?oES?2
!s85 0
vAND2B1L
IYPBLemUM=MeSI;n33VW;m3
VP[:eVN^1NjQ_cBGkYYl6:1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND2B1L.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND2B1L.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d2@b1@l
!i10b 1
!s100 U:UKbD@<l7?D7mVTJXZdX0
!s85 0
vAND2B2
IOK>YdeE3YPO;fk]hCzl9R1
V5LPa_W8bE=fCG>7J3Eh260
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND2B2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d2@b2
!i10b 1
!s100 o:Ta0TYLZK>]i48=E2PUU2
!s85 0
vAND3
I@^Tz8lm1?YG>[TYd5G3B80
Ve`_=oU:Z;:^C0o6GXb82O2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d3
!i10b 1
!s100 oZ@IEP7l7HbNnQPl<X7N23
!s85 0
vAND3B1
IJL_jU^U3^V8Zb`moBfBTJ0
V_nYblFz8fdlT]Y;IV6m1^1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND3B1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d3@b1
!i10b 1
!s100 NkzFh5OO1=<6Vn]c2b0jV2
!s85 0
vAND3B2
IK9QNHzdeg@d5zW@MSTNnh0
V3S?V[>Nd?]a[Fdjfl<17[2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND3B2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d3@b2
!i10b 1
!s100 E@IV:9e`70P;OQ3edZUBX0
!s85 0
vAND3B3
I6`@F2FnAXLYb49zl[ogi03
VCQ@J53Kc_PKJ@a7OBo9Ek1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND3B3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d3@b3
!i10b 1
!s100 NMGJM2mj3=Cinc9MHe3SW2
!s85 0
vAND4
IY;zRWhIWhzO;F:d2K1lm92
VI`>kK<VbZ@C=D<MZCLXV;0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d4
!i10b 1
!s100 Z7bh]B616NO4IZTOZ;zAd1
!s85 0
vAND4B1
IC05bXKGeIk1Tn4jdljfOe2
V;cO[EXK4_6L;?N`WX56aE3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4B1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b1
!i10b 1
!s100 9Ob79H1@ziW_DSET802fU1
!s85 0
vAND4B2
IUJh=DWnenalz7:h1g?kI31
V?O]nQFBCPV3ei]dmMVZ>L2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4B2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b2
!i10b 1
!s100 =Le[XCCLCKWK4U8AQX55<2
!s85 0
vAND4B3
I[RcHV9eA]]KNGBO06FQK22
V]mU099CkEncF1;RaXQUCR3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4B3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b3
!i10b 1
!s100 dYnfAk??;WiKVc6n1U4QB1
!s85 0
vAND4B4
I[@AFmX<dJIMgK2o1cz>Cb3
V`=S0Zm5zS>G8YC9VN8l4S2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4B4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b4
!i10b 1
!s100 E4_X85T?WKPf_9SbnOPi^0
!s85 0
vAND5
ID@D9hI7zaN6K>R9WgI`1b0
V]Y[c5B1Q07n>ObTJ]Ijj82
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d5
!i10b 1
!s100 [L^:GBT?mCciKZV544JK@1
!s85 0
vAND5B1
IC_H<RYM1e`hFGRO;1V27i3
V8G<@`h>dDX@QH:05oXzKE1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b1
!i10b 1
!s100 ZL]1W89CzF_:[holl5PWP2
!s85 0
vAND5B2
I]ZnEUHWS57m^8ban68U`I2
V^QgHMg6>hS;E?akI4mWBV0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b2
!i10b 1
!s100 AalX1HJIe9geL=TT7DbJ82
!s85 0
vAND5B3
I@OR8GQjK1izAZ1@zZkKW53
VkiXE@gDBFDmJ3@7AF91AW2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b3
!i10b 1
!s100 QQnITm:iOQ4U@JKGhimF@0
!s85 0
vAND5B4
IJ9<T7mBZ<3geU^j5RFmH=3
V7WG36YT0hhJA3`R@zOAe_2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b4
!i10b 1
!s100 jG08l]c[]^LRj]PQmIA?G3
!s85 0
vAND5B5
IShO>m4i2c[LIaYI[OSn753
V022ofD^mWk?[_X_1RU7[_0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AND5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b5
!i10b 1
!s100 7AS6bXL7:zI=SH2DAmi2Q1
!s85 0
vARAMB36_INTERNAL
I:ZYHNC<]e476ZT?_<WfXK1
VN7ZV5J5K@66]??G6R8RDI2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ARAMB36_INTERNAL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ARAMB36_INTERNAL.v
L0 56
R3
r1
31
R4
R5
R6
R7
n@a@r@a@m@b36_@i@n@t@e@r@n@a@l
!i10b 1
!s100 :MgCYK0LMjmBa0LZKDQ7R2
!s85 0
vAUTOBUF
IWYPn1>^P`6H`9Y6U;AjgR1
V;Oll@fHQgVS=3h`9ALiI@2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AUTOBUF.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\AUTOBUF.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@u@t@o@b@u@f
!i10b 1
!s100 lEd7;6mfUCH:WShcEU2MD0
!s85 0
vBSCAN_FPGACORE
IY@4Oo64QC=H1GfO4`2zKf2
VfeUzUQMTkbWo2?]fn]Z2g1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_FPGACORE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_FPGACORE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@f@p@g@a@c@o@r@e
!i10b 1
!s100 A`RFI1CPDfml8^BXSPYU62
!s85 0
vBSCAN_SPARTAN3
IOTVORSHEVHdhB^M>[J9T41
VA4DOSU;F14DZe1dgNz;c<0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@s@p@a@r@t@a@n3
!i10b 1
!s100 `N:o]`=aZ5;KJjfNBeacD1
!s85 0
vBSCAN_SPARTAN3A
IU3X=XW7:NaTAiOkk2Obj`1
V:gV2]HkB0ji>0;LXIORbM1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3A.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3A.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 lnJTAYe6A08b[:X0L:0cP1
!s85 0
vBSCAN_SPARTAN6
If9;H>EJ63ZSjbNbJ7z3I_3
VD0g^=5[KzNNP]Ro@K^b_h1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN6.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@s@p@a@r@t@a@n6
!i10b 1
!s100 I`iF2BeA8DOoAB6A[Q@3m2
!s85 0
vBSCAN_VIRTEX4
I5Y3Jk8FjaH>TULTe=NYgU0
V=7MZd:k:H^9ninQ0cGMeG0
R1
Z8 w1325908416
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX4.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@v@i@r@t@e@x4
!i10b 1
!s100 B:K:O3:0GITS^gW1aMN[e2
!s85 0
vBSCAN_VIRTEX5
IEBEc[jV2O3jQAF>A16PE43
Vlcj84o`DN[n8noo0]m7k_2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@v@i@r@t@e@x5
!i10b 1
!s100 dznQLAzD9]Cj_80B7W55;2
!s85 0
vBSCAN_VIRTEX6
IRlQi1J2oOU[kM19BWkS^C3
VRhO9[e4kNCE6FKTYlJ8?^2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX6.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@v@i@r@t@e@x6
!i10b 1
!s100 n^dAf9QVS`jcOS_fh:Un]2
!s85 0
vBSCANE2
Ij3_7MLSzkniooL0gP?JGX3
Ve6S5MNiQAWG4FdgRhNe_L0
R1
Z9 w1325908413
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCANE2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BSCANE2.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n@e2
!i10b 1
!s100 z^olSkM^a>BlQbQYGhkmm0
!s85 0
vbscntrl_iserdese1_vlog
I3nhoJhJYlH;Yf73mz8@Nm0
VTS_GZ^jZ2?gB^g;6a6cAJ3
R1
R2
Z10 8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDESE1.v
Z11 FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDESE1.v
L0 1154
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 VF2FdNKHah7k1Fd5UiFN00
!s85 0
vBUF
I;4>bfE]X27fc?V<U3Q@J?3
VlK=S_Nj[56;<]]:m@<Lbl2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUF.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUF.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f
!i10b 1
!s100 AHoiM^Vd<``8UHg;?nC[40
!s85 0
vBUFCF
I<=>TO2I6UQ<1`JhTKVO;33
VS_PQYgH1bO@b<DWF1D:P92
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFCF.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFCF.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@c@f
!i10b 1
!s100 8L^1U^jQk76]ZDmV^dN?93
!s85 0
vBUFE
If;D=]eO_e<ML@8k@Zn?de1
V[=T78^5McGl18z6_KZT_<1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@e
!i10b 1
!s100 EQ18H10ebH_d7d`L86lJ@2
!s85 0
vBUFG
I]V7X=6Ske7ahLIEF6H=DU3
VYX]=iOU`23=cI?2lfR6YY2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFG.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFG.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g
!i10b 1
!s100 OXb7m73JOLl=85ii[dSm43
!s85 0
vBUFG_LB
ILF]5VWo2ohcD]_B=RHgVD0
VQNDLA=NhBTK@QHjhd3`:>3
R1
R9
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFG_LB.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFG_LB.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g_@l@b
!i10b 1
!s100 3eoVD0M6fV@Xj2gEi=C:l0
!s85 0
vBUFGCE
IEX46BXl_K02aZ1=ec[eGQ2
VV>4^N:AZVnAfELRmSHgAe0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGCE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGCE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@c@e
!i10b 1
!s100 O4VFhMPBb6`NUl5fDCm=]3
!s85 0
vBUFGCE_1
IDn9<g3_CRJNm28W8L>4CE3
VIB>FeYEZ?^U4WXbNE;Lh]0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGCE_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGCE_1.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@c@e_1
!i10b 1
!s100 GOTQ737[Q?jNXcPB8mk@k1
!s85 0
vBUFGCTRL
IC9;:O<`XW^nI=?H^?VV@33
V7fR>JnOFn8hOlR^3D;Me:3
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGCTRL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGCTRL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@c@t@r@l
!i10b 1
!s100 2i=9QTQ9O<S_I3MWh[a131
!s85 0
vBUFGDLL
IVIai>_mCd5W_aHD@hcb]O2
VfDHNCf`?A2M>Nk>YU]9bG2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGDLL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGDLL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@d@l@l
!i10b 1
!s100 OG?2mV1YSXb1XAa6nAnSM0
!s85 0
vBUFGMUX
I1hGzSREfYCF]kIZ@7oR]E2
VPoHOZ1O;96VIjYgJPzFoJ3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x
!i10b 1
!s100 4I1?bIUaFlHaHNohXKNB93
!s85 0
vBUFGMUX_1
INRHQLmeUBKlQ1=aX=85=13
Vg:e34En@I^L@lz5<e0On41
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x_1
!i10b 1
!s100 W:PHLjh@:RERXO0@U><oN3
!s85 0
vBUFGMUX_CTRL
I=hMlfB=>L@1?c`>40ASb;2
VFn]A?Nf>Pl=E_XQYOi3P<2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_CTRL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_CTRL.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x_@c@t@r@l
!i10b 1
!s100 ^Nm=ASgfGaTK]1WnJ:Hmd1
!s85 0
vBUFGMUX_VIRTEX4
Ik0@NzdfU=m34Fnl<C1ed71
Ve=nm?K6oZNlP6f@`6zPj23
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_VIRTEX4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_VIRTEX4.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x_@v@i@r@t@e@x4
!i10b 1
!s100 n[bJd:zG]_YD1]4ZgoMh93
!s85 0
vBUFGP
I8:MC5:RmSeIFQ?oE0=m?82
V>7e8n8RVWm4;bC869_[?T3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@p
!i10b 1
!s100 Yi]8`8@QgYC2ia=kjg5@]3
!s85 0
vBUFH
IlPe:VE>5K1VZ?a3O3BVk_0
Va47e@Gdz<_2=cCi2HRj4G1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFH.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFH.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@b@u@f@h
!i10b 1
!s100 Ygza5^O8]m@OJgliIde4L3
!s85 0
vBUFHCE
IgA`Ya9jojVL:lVS<L:`b51
Vl<P5U9I_l^8FZgfG878Ck1
R1
R9
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFHCE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFHCE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@b@u@f@h@c@e
!i10b 1
!s100 [g?Pc_AgAVz8YQd`W7PkT1
!s85 0
vBUFIO
InLzUj?I]dCNo7nOda?Po72
VCH>Kg0cMAa0I?=]KfkCF^1
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIO.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIO.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o
!i10b 1
!s100 `@:h6<6E^5l_:enm5:In?0
!s85 0
vBUFIO2
I:?GI1lG6oQ4jCj]76YJC<1
V9>5a9`fZe3<DEH9M0NIVz2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o2
!i10b 1
!s100 ie>=e61oRMM0:z6A]1U8d0
!s85 0
vBUFIO2_2CLK
I<d5G9U]J@_VVTOKWST=Z@3
VHWJ1I`INS?cWZUaC;:MmT3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2_2CLK.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2_2CLK.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o2_2@c@l@k
!i10b 1
!s100 V=g>gok;h]K;iK`=PXRS73
!s85 0
vBUFIO2FB
IAJ6m?XjPboe>C@C6F;diX0
Vzk[@STcJNa7Zo:m]f;T=M3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2FB.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2FB.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o2@f@b
!i10b 1
!s100 [KV:hfPnY1oER`8@CKgdz3
!s85 0
vBUFIODQS
IFlz?W`diOYmWomo[_6IbP3
VO?PdDWEE7A4e0OALebIm^1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIODQS.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFIODQS.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o@d@q@s
!i10b 1
!s100 =a^P8W6L1i]bz5kWAWT9Q3
!s85 0
vBUFMR
IET[B8F:<eM34905@FkDiF0
V?<1z84kRzG9H6h@1oD0d:1
R1
R9
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFMR.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFMR.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@m@r
!i10b 1
!s100 i_kT4QU3`70zDel[YD^Ra0
!s85 0
vBUFMRCE
I8:704XkzI3N[j_<VSQ7VR1
V2V:9gmGe5[z[_4JRe]8of2
R1
R9
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFMRCE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFMRCE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@m@r@c@e
!i10b 1
!s100 :=Y<?]fk49eoJjmfRP]Pn2
!s85 0
vBUFPLL
IX[M0GohUQneflCBlFLVab1
Vi_NE>0H[SUd>HWLN>=Z052
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFPLL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFPLL.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@b@u@f@p@l@l
!i10b 1
!s100 f2Md=2X=Q1AUlFZnO50Fk2
!s85 0
vBUFPLL_MCB
IcD1;b?3QL_iVEl3S<DW;e3
Vgn0Tjj5>Abb>OUS=;iEB51
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFPLL_MCB.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFPLL_MCB.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@b@u@f@p@l@l_@m@c@b
!i10b 1
!s100 COj@:hGXE;dPh;im?760I2
!s85 0
vBUFR
I6A]=QGBI=QQ?29OGTV5c71
V4O5D8ekG=c:aC46F:;`PJ0
R1
R9
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFR.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFR.v
L0 36
R3
r1
31
R4
R5
R6
R7
n@b@u@f@r
!i10b 1
!s100 ]4YFKG0P8GO9I[@;7oI3W1
!s85 0
vBUFT
IDIBJ=JWKKdcMM[EcUh85=1
VM71K;LgMZa<ASb4T57X_G0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFT.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\BUFT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@t
!i10b 1
!s100 1BU1:_]58kf9>nQ;A?Zjj1
!s85 0
vCAPTURE_FPGACORE
IH1^QQfAaQSec@@Z=blDHZ0
V9EVISb?<`7KkRe>B95GmB1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_FPGACORE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_FPGACORE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@f@p@g@a@c@o@r@e
!i10b 1
!s100 9_7fU3bO>NR?Mcm2hhBKj0
!s85 0
vCAPTURE_SPARTAN3
I0z>=b:?9zCSV]6Jkh8SzG1
VmefV@4mL_jo@2lkIFmz1M1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@s@p@a@r@t@a@n3
!i10b 1
!s100 JY^UT=ccZf9_jQDfnn5Fc3
!s85 0
vCAPTURE_SPARTAN3A
II?IGo>W^8?]94L>3I7UHT1
VaCima7cDR8:H11U]<C5kB2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3A.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3A.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 FX>9MXig^V_<QUfPXf8gF3
!s85 0
vCAPTURE_VIRTEX4
IQR`0heGNk=OMSkF>gXSzD2
Vff<U=n>zoD_O6O^RATIC_0
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX4.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@v@i@r@t@e@x4
!i10b 1
!s100 Ja:OAN`g`mYhcKfH:53Me3
!s85 0
vCAPTURE_VIRTEX5
I_^40JG1Ta54MFE7BhlP]J1
V2Sd[e5D<JH[GWFo61FJ<[3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@v@i@r@t@e@x5
!i10b 1
!s100 GnzMLk6zR4fQLd4=AG^Bi2
!s85 0
vCAPTURE_VIRTEX6
IDQQ:DI3k11O@2gK^kdfjm2
V9EQ@e4Z[m2dg9`cAAHa973
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX6.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@v@i@r@t@e@x6
!i10b 1
!s100 WR:ScDWl6EJPT:4@cE9FU3
!s85 0
vCAPTUREE2
IVe@YQZ90nNfQNc?7jB1D02
VIbV_koVzzPJioZfF;ne^F3
R1
R9
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTUREE2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CAPTUREE2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e@e2
!i10b 1
!s100 `0coem<aZmeFkS1GLY@X=2
!s85 0
vCARRY4
IGKW>i?YKI`1B7nhnLidJX2
V?LdczKYOgVL6aQc[Hf<5b1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CARRY4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CARRY4.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@a@r@r@y4
!i10b 1
!s100 Qh]dzYf[QFZG3MMPnlm_32
!s85 0
vCFGLUT5
IzVSH_=3eZ46SBaL@PXL4d1
Vd3WZ57>Ki1i3fDUXGlo`N1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CFGLUT5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CFGLUT5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@c@f@g@l@u@t5
!i10b 1
!s100 __E;Re?Gh[=J;5z^7TY?N3
!s85 0
vCLKDLL
I>Fm4A`Gg=LUcznfY7LceW3
VJ61@OJK?:R=DmAj];JVzU2
R1
R2
Z12 8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CLKDLL.v
Z13 FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CLKDLL.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@l@k@d@l@l
!i10b 1
!s100 Vl;N5BOZMhII0A1gJJTfi0
!s85 0
vclkdll_maximum_period_check
IDfhYjV3flUB>0[5WRdWGb0
VELgzKg=^3Hz`7Ejmnf29Q0
R1
R2
R12
R13
L0 450
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 RczNgIe[`S_Aeiha3EBoZ2
!s85 0
vCLKDLLE
I3mBg@MlW3A_cAH^fza^990
V15f_imW6E_Y[;ARZ9]OBM2
R1
R2
Z14 8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CLKDLLE.v
Z15 FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CLKDLLE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@l@k@d@l@l@e
!i10b 1
!s100 ;cFP7?UkH?[LaNL`1eNe[3
!s85 0
vclkdlle_maximum_period_check
I=U^TM@M1=U7_Xj8l<`=^R2
VTjeC?OZTjnO_dg^]noOz72
R1
R2
R14
R15
L0 477
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 iODgGH?jRHodAjZda9V3>2
!s85 0
vCLKDLLHF
Ia:f<`]2VQaD_UCFZjJKgA0
V3TJWMiJ[7>HdZY4]?^Kf22
R1
R2
Z16 8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CLKDLLHF.v
Z17 FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CLKDLLHF.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@l@k@d@l@l@h@f
!i10b 1
!s100 WKzXQM1GnnKGFZfESLb1R2
!s85 0
vclkdllhf_maximum_period_check
ICH58_oPldk7o4oM0n@0E`3
ViG;^Q`R93hE>ojW`T36@G0
R1
R2
R16
R17
L0 425
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 bKE:MIP<FKB];PUcRGkT`3
!s85 0
vCONFIG
IPm7[<]VJ0jkDRBgV3V?9_3
VG9fRSN7nb^P:WD_Ykz2Vg2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CONFIG.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CONFIG.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@c@o@n@f@i@g
!i10b 1
!s100 8@S=6Fg1AKei:lj5WMZIW1
!s85 0
vCRC32
I<?0CR]3bM[28dZ33SYOD22
VH]7KegD1dfjWYohBkX?Vh3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CRC32.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CRC32.v
L0 31
R3
r1
31
R4
R5
R6
R7
n@c@r@c32
!i10b 1
!s100 E33G5>V=@59fW2S>ZfG::0
!s85 0
vCRC64
Ia7km7FkB3QZak>nWzm?jZ1
V`h2L6FcjMlonXU<9OWA5C1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CRC64.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\CRC64.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@c@r@c64
!i10b 1
!s100 84L83C9BJU_2BKSMARVn@1
!s85 0
vDCIRESET
I1E^=HOZIcVS[g;Y=DY8K[3
V51XAl;j1AL>nN`meBdX:a2
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCIRESET.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCIRESET.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@d@c@i@r@e@s@e@t
!i10b 1
!s100 7Q^IaEYH3NagSiKHIQ_I[1
!s85 0
vDCM
IBUB=U5@d]Bzg4]i8NGP5a2
VYRm]k?<ZoIF^:z<Rmd2:f1
R1
R2
Z18 8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM.v
Z19 FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM.v
L0 46
R3
r1
31
R4
R5
R6
R7
n@d@c@m
!i10b 1
!s100 fjG3MMWElK@;6X`fW[mgK2
!s85 0
vDCM_ADV
Igd`BT6UQ6KQNc]j21a^B33
VekT=kP7Mk[R]hgAY1`kK83
R1
R8
Z20 8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_ADV.v
Z21 FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_ADV.v
L0 72
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@a@d@v
!i10b 1
!s100 Eib2@[IZb:>l:c;MN2Y3a3
!s85 0
vdcm_adv_clock_divide_by_2
IC^aL9FleDYo3e^0Gb6zA?0
V;HC<7z;UY>CDLS>eJ6a=J3
R1
R8
R20
R21
L0 1564
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 kNYbmEizih7SKVnNOW<[@2
!s85 0
vdcm_adv_clock_lost
I<k[b9a14_IT_:1AF_Vn8I2
VAR`8lfA;@46R3<Gh7Wo>l0
R1
R8
R20
R21
L0 1628
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 [YadA;N=z0`1i=jP0UYQj0
!s85 0
vdcm_adv_maximum_period_check
IAg>X`PDiX_2ghgn=moR`e1
VbT7c2U@Xkfo@WO7FK3Oda0
R1
R8
R20
R21
L0 1604
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 ZLIaMoNf?U6mj>GJI]41>0
!s85 0
vDCM_BASE
ILcRQSz3NI8kMf[i9o50TO1
VNXVem7R2GnfC0m04OU^Fz2
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_BASE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_BASE.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@b@a@s@e
!i10b 1
!s100 8:S1RXHlHY0Pj:LoY48_L0
!s85 0
vDCM_CLKGEN
ID9AJfcZZk7U6L:<VK?[dS0
V_1Z[h7VC^@AMVc3LY8kS:3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_CLKGEN.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_CLKGEN.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@c@l@k@g@e@n
!i10b 1
!s100 08Glnc]zXl42_B=]_55DQ2
!s85 0
vdcm_clock_divide_by_2
IBDkQL2X01RFLPJXPV8]:z3
VJgTmQ7aUZXjAFmED;SD[23
R1
R2
R18
R19
L0 1339
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 3OVc5c6heKGXB<jczA5JR1
!s85 0
vdcm_clock_lost
IX:o_8:IR:Y;Z1@B`SH3DH2
VXgof>MDQX`a1jZCg^XIGB3
R1
R2
R18
R19
L0 1402
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 SiQY;gQiQdRCE>d_Hcm>93
!s85 0
vdcm_maximum_period_check
I;D^S3bD8<Cb4V7^TKa]fa3
VoIHmbnECMBLC`Aj`4cWj43
R1
R2
R18
R19
L0 1380
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 OE2iNT:WiRFHzYhIEgCc[3
!s85 0
vDCM_PS
I5b^Ia1D=6hI3bfR:DR:VX0
V<QV0?kkn04nB[>UjLUhOD2
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_PS.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_PS.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@p@s
!i10b 1
!s100 j6UJOd0Ba6JjfFFPdPX7c3
!s85 0
vDCM_SP
IM00PYjSCV^2^WVRZWReLQ2
V=O?0n2;5oGabzQN;P4WHQ0
R1
R2
Z22 8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_SP.v
Z23 FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DCM_SP.v
L0 45
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@s@p
!i10b 1
!s100 Yg<^TPam7V>1PoheEXPo30
!s85 0
vdcm_sp_clock_divide_by_2
IL5Hz@16kzYVcM7YdSn;740
V1fo^SUQn]?IPj1WDInozZ3
R1
R2
R22
R23
L0 1127
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 _FIfO7:`PWlgDjeDIi7Lo3
!s85 0
vdcm_sp_clock_lost
Ia:4IMA0__A[WNnO;L71nN2
VGfWYcazaKDO6c>M]cUcV30
R1
R2
R22
R23
L0 1192
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 F_iE4>3J4Ej>faoGR[3@l3
!s85 0
vdcm_sp_maximum_period_check
I5Jz9aL<<lJLgXo11T]^970
VGi;Lk7UB[cJH66Hk=d2me2
R1
R2
R22
R23
L0 1167
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 kNZKREM9ddK4b4iI6RL]a0
!s85 0
vDNA_PORT
Ij0[UC<YnH@3e[^BYIJNW?3
VAMO>>4IL=ZLYXQjOkcXXG2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DNA_PORT.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DNA_PORT.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@d@n@a_@p@o@r@t
!i10b 1
!s100 3008dK=15W];4b@2R1ImV3
!s85 0
vdout_oserdese1_vlog
IG<4<P8I3fZNMo83O61]2a1
VzHjRb;B^B68iaF5GFD8KN1
R1
R2
Z24 8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OSERDESE1.v
Z25 FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OSERDESE1.v
L0 2566
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 Z@1gba<Mk[HAFWFHjkc_o0
!s85 0
vDSP48
I23SR8;iZ6B<Z9EbC]j^5N0
VGaHY@0BB;m_W_kB=5Z:i>2
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@d@s@p48
!i10b 1
!s100 ^9]@EOT8Nf]ZWc88LazV^2
!s85 0
vDSP48A
IYZM]41S`62Mfm@8h7dY_O3
VCck?=A0Xi@bVml98_X38R1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48A.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48A.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@a
!i10b 1
!s100 bAXhK3[NM9SU4>[F8>@TK0
!s85 0
vDSP48A1
IeL=^<3?XX2V;TXcFND9H11
V;9mB8NV4Q;>l>_WkGaznU3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48A1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48A1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@a1
!i10b 1
!s100 JRNZlnnd8<i>KhGAZfiOe2
!s85 0
vDSP48E
ICQ@M26KO?S0R7gm^hAh?51
VePAKNd2::cG>9g2@PV??Y1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48E.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48E.v
L0 47
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@e
!i10b 1
!s100 ;V^>3H0oEUWmioAl7`6b?2
!s85 0
vDSP48E1
IEGL0mA<<01G7g;G[3S@en1
VfHRQQ160X=[MKe6[:c6PT2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48E1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\DSP48E1.v
L0 41
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@e1
!i10b 1
!s100 :T2ZBn_7:@J>lgLEl`Koz0
!s85 0
vEFUSE_USR
I:1Z>hbf0Wi^V=HMB;?ZVP2
V0DH@lzO>N[zzImX1LI<in0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\EFUSE_USR.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\EFUSE_USR.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@e@f@u@s@e_@u@s@r
!i10b 1
!s100 SSN8=eT]l_f4m?=fiAg4f0
!s85 0
vEMAC
Ik3S3:L@2CnMoKUDYW_e7_0
Vz`XWW7Q<cT43CSJHLSgPb3
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\EMAC.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\EMAC.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@e@m@a@c
!i10b 1
!s100 K;4k51_;2[K:k>;O[FkJh1
!s85 0
vFD
Ilinf2gEdFR?i0^lfLANAW0
VXhf7l^:0CGoE9RLD<]i`?1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FD.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FD.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d
!i10b 1
!s100 Q31;M8a96]N1M[;ZI8AJ@2
!s85 0
vFD_1
I5PA;B?bF8PFU:0hKic><N2
V8Vm@5G0]Y;:F[WJd?>d6O3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FD_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FD_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d_1
!i10b 1
!s100 =^i8dPQXYL2]i<0=?<?:@2
!s85 0
vFDC
IoH6YVUQX_^@@=ZTRaK`Ua2
V@KB=^o9gYAdh8fZJ]FI9z0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDC.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDC.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@c
!i10b 1
!s100 =SL>Do<?VX=nCAUF=ENk71
!s85 0
vFDC_1
ISheA=W[8YikANY1[?1Kgl3
V9990NRl@<Sz[`ezZDmK;X3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDC_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDC_1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@c_1
!i10b 1
!s100 ?AWK`>C;z3TcU2e33lN;F1
!s85 0
vFDCE
IfHB7hR:W]d686>M]_;j@b2
Vh8nL=a3ccf`9cWDjLhUNn1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@e
!i10b 1
!s100 fL1]CK_@KGDAdK2Pm]nYM3
!s85 0
vFDCE_1
I7FmUV09?j@;1WK>lVPG5>2
VY:TG4ZCa6j=@ege]XXa9H2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCE_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCE_1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@c@e_1
!i10b 1
!s100 =n9O1QI:8WI8LVYAPQ4i11
!s85 0
vFDCP
I]BZkO1De:=;PM5Ymoce9l3
VS^J24k3zdgVbS4dUiM5=l1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCP.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p
!i10b 1
!s100 @7D9L[X4naQ]gPY>l1CTY1
!s85 0
vFDCP_1
I@<Wko1z:;[T<GOil;RA7S0
V74CG[PfC9QhVC3?GbW=DR3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCP_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCP_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p_1
!i10b 1
!s100 7=_[AiA9>;zm5@iU54JbD2
!s85 0
vFDCPE
I9Nk7aZVj?EcmKeJYV9j`52
VKGZ4Mb[j2ZKlSFAn14JY=3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCPE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCPE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p@e
!i10b 1
!s100 gIKzSk[f36[m=hf<^AeHT3
!s85 0
vFDCPE_1
I?6DJ?A<l?BA`96RgdQzB<3
Vz]^DlQ[mF?]ZU@cgh7HcM2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCPE_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDCPE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p@e_1
!i10b 1
!s100 Vi3XMfi`<i>>@Q2eUSde?2
!s85 0
vFDDRCPE
IAU[dEYWIZCo4DD8MZ@oFJ3
VP9WKYiH9hzmX3^5e@6m]70
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDDRCPE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDDRCPE.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@f@d@d@r@c@p@e
!i10b 1
!s100 gjGDBEACNgC?L1UflXZXE3
!s85 0
vFDDRRSE
I_OgB>N8L[WnU2D0ZOf7OU3
VhCcDKleheM6hFAhHgOXkF2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDDRRSE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDDRRSE.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@f@d@d@r@r@s@e
!i10b 1
!s100 S[7fSgoQDmW2jVKO]FB>o3
!s85 0
vFDE
I7o3a5T_k9^9=KeYWjjZ831
VF0[eh2;TkgCeFLfgRYiSg3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@e
!i10b 1
!s100 4Ral0PTd8^7a2XlJz6dDK1
!s85 0
vFDE_1
IJPMegZV51BF@2F<mcj^nk3
VUo:B7LzMSBZCM3_hL3I233
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDE_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@e_1
!i10b 1
!s100 L92aJA_[zH9R?j^foS1`I0
!s85 0
vFDP
I?:fdaH`zjSG87RSnZI5Vl3
VmV^HX[@AKb]nMZ^F1YfL42
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDP.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@p
!i10b 1
!s100 1j=1F_ZP[DVYc1BoR79[B0
!s85 0
vFDP_1
IPOFU<X85H^acG<n`A<T0n2
VQA_>OoYAdGoWzYV6?eMgH2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDP_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDP_1.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@f@d@p_1
!i10b 1
!s100 :0gWBN^HP0Q4eQ3Xi]@3F0
!s85 0
vFDPE
IDAlf<TO_4@:MKcE8cz^bb3
V^]Z^e_PCMk=H_WJ8Xg4iA2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDPE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDPE.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@p@e
!i10b 1
!s100 b=`2^ej89IJAI>]`D;_=43
!s85 0
vFDPE_1
I3oCE@j1`ODUG^@1:k`<oH2
VJE@_6fS9PUJ485nn:EPhB1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDPE_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDPE_1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@p@e_1
!i10b 1
!s100 @kONfVcLJ1YlH]G=O1`PN2
!s85 0
vFDR
INL1?UI[J]GOCaiDmTlJ3Q1
V<>GW1mjz]zY2lY0l`BlS11
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDR.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDR.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r
!i10b 1
!s100 _4cH97O>_Q9hKaiEAoHmO2
!s85 0
vFDR_1
I<^Y0G3F92W0Z:9U>93a3P0
Vbczd[ik>PeZX]n>LiMdGR2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDR_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDR_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r_1
!i10b 1
!s100 dzOGW^SD_26MbWgbM[:7A3
!s85 0
vFDRE
IbYTTzICS]igkJFNW<[3MG3
VfXCJX3RMN?UF0DH:3Afo`0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@e
!i10b 1
!s100 4AXUh:6:LFifN3DU6Yj811
!s85 0
vFDRE_1
IMm@Q=8Wo`]aSUFJT8kM2o3
VKHJE;SeojNCgWTBb^SJ9C2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRE_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@e_1
!i10b 1
!s100 Vb<K_7eNiEkHOMnVYnc1F0
!s85 0
vFDRS
I[CiB?h:JPYc?D:oY1LdQW2
VfnZ1<l:A?6U;PfOcbDLoZ0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRS.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRS.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s
!i10b 1
!s100 Of^5XTImkbo6zFVA`FVPU3
!s85 0
vFDRS_1
I@JdZCR9RH`VZdlN<Zk9`62
VREHmMl5k5?JB=zZzEPAEj0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRS_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRS_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s_1
!i10b 1
!s100 OWAK7hHD0Eg:ALWGT`Eam2
!s85 0
vFDRSE
IBzT6?NGF?f16fP54CXBJZ2
V;c;PjD6FN6J8c?YgN29^l0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRSE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRSE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s@e
!i10b 1
!s100 ALoNJ2U^]OlSAL452?VcR2
!s85 0
vFDRSE_1
I1]olQ0^lODYj@BggFf6AV2
VG[zC1X84U;fNZQUa=]Hlm1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRSE_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDRSE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s@e_1
!i10b 1
!s100 YNL>km3FJfjGh:VOG@eBF3
!s85 0
vFDS
IhE4bzVOBPdQD0P2dMXU8C3
VXbGmTfQTTF3df@G4:`H`?2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDS.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDS.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s
!i10b 1
!s100 Rf<NLh^7PPH@Eg4aEY4:d1
!s85 0
vFDS_1
I^MB[8T8jEl<TeMFGfPiQ=0
Vd=a>Aa=d6]F7cR>o:GTi_2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDS_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDS_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s_1
!i10b 1
!s100 PSVl;bG5QL]@`@:oN^40^1
!s85 0
vFDSE
IJHO`nb<[g^?EjAG^>iFfb3
V>=O;PkM:b=bkDG7XQ3c>A0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDSE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDSE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s@e
!i10b 1
!s100 e[7mhN6jYWM6W1^<n?VUU1
!s85 0
vFDSE_1
I2SAfjLzVn_6=_Y:Fm^=:J0
VO[Z1?@Y;bzEJfGK`<DKV^0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDSE_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FDSE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s@e_1
!i10b 1
!s100 VN0>GDXTkha=XX9oef8hY0
!s85 0
vFF18_INTERNAL_VLOG
IHm1YlfA3B0]8oCggWJ9SP2
VFM[k>E1Om^2XS<IZ6F_ZJ0
R1
R2
Z26 8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO18E1.v
Z27 FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO18E1.v
L0 196
R3
r1
31
R4
R5
R6
R7
n@f@f18_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 5W@Qhi=_eK9MjTN_M2P?B0
!s85 0
vFF36_INTERNAL_VLOG
INlcEJ:cTDUbDPLTnj;;OC3
V:75U1E`V?iRMmkLl7ZNRm3
R1
R2
Z28 8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36E1.v
Z29 FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36E1.v
L0 210
R3
r1
31
R4
R5
R6
R7
n@f@f36_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 9oi4b`<S2O?TCWKJImLQ61
!s85 0
vFIFO16
IdiP4[@X6FN`DV690mPOJ82
VJjKYzmdal6=JjIV<T?6zJ1
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO16.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o16
!i10b 1
!s100 `ba_[l2@mOGe0QJF7mZHG0
!s85 0
vFIFO18
IA>M7@Cn<?i6VWIE8n<bRO2
V=B>HY]YdI7fDn3?2;^SAW0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o18
!i10b 1
!s100 C5D`E1?3@>[5Rfc7`PThm0
!s85 0
vFIFO18_36
I^FORPC>6[d7PcU4MJjDG`3
V^7^D3UK]NGiHizBY@1flN0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO18_36.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO18_36.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o18_36
!i10b 1
!s100 [=4>QcY9j4;bZI74:X2K03
!s85 0
vFIFO18E1
I0HW5@49_CiiaOVWJ_onn62
VS6Tn6JJfiaMj[b@93<bcc0
R1
R2
R26
R27
L0 43
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o18@e1
!i10b 1
!s100 J[Un0_5a7[oXT=]Um[;342
!s85 0
vFIFO36
IE;GX4WYL8SZ<FC[iWkJ=]1
V<?WS4lOAfBI<0_Bj5eI6b2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36
!i10b 1
!s100 z075ZfOLh7[bCLUb?=DLI3
!s85 0
vFIFO36_72
IJKAdogjk]iI^50g?<1BLX2
VCUGS9]4ZN3BL4:kaC<zI01
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_72.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_72.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36_72
!i10b 1
!s100 a7EX9j3QN@KYf?M4G9dYU2
!s85 0
vFIFO36_72_EXP
IOPadnIj`Tn<;m2;OK=dN81
VAeZkXl;^3T71Pazn`zbBI0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_72_EXP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_72_EXP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36_72_@e@x@p
!i10b 1
!s100 [=O<lNH^Skh0W:VGl?bFH1
!s85 0
vFIFO36_EXP
I7VdGF4nJF7]dZdcJ4[TQC3
VUT]jMz`Gh^eb^_YgCKh=I1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_EXP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_EXP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36_@e@x@p
!i10b 1
!s100 @4J8TeJNZ@^[U>XDeLjo92
!s85 0
vFIFO36E1
IACYO:=[=KjFTmKVGU9z?K0
VH?Sc[LK9:<280>m^:VPCT0
R1
R2
R28
R29
L0 50
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36@e1
!i10b 1
!s100 4Z>4CReGh>BkZ^h0EjYVA3
!s85 0
vfifo_addr_oserdese1_vlog
IeiE^z`_QjgF]1?`0gc;bn2
V3VD`:5fgno;UaA^izFL5:2
R1
R2
R24
R25
L0 1991
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 <gR4jQK^`Z^oNM1JjPkoi0
!s85 0
vfifo_reset_oserdese1_vlog
ICO24i5HIL1Hk2<SVW<Q]e2
V`a73e?^i;91:BG;TX]:0d1
R1
R2
R24
R25
L0 1786
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 ZY_KTV9K<a8i5fl6S0d`[3
!s85 0
vfifo_tdpipe_oserdese1_vlog
IKK8?WIciizZo;Ui2O]M?:2
VXPNYTLecLQn]]jU?Paj3_0
R1
R2
R24
R25
L0 1585
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 oA4RkBcJ^SZO7n>?lmzFo2
!s85 0
vFMAP
I]<BFUEX9=^SzH4mKcPMFG2
VfGNDC;R9AMbGo10a^]2Eg3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FMAP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FMAP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@m@a@p
!i10b 1
!s100 9Wk@;dFfA9oU;CG_H9iFa1
!s85 0
vFPGA_startup_VIRTEX4
IiY2KY6]90P`<;d9R:UnSD1
VmdTY9@o@1iZ[^JPjM>NC21
R1
R8
Z30 8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PPC405_ADV.v
Z31 FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PPC405_ADV.v
L0 1329
R3
r1
31
R4
R5
R6
R7
n@f@p@g@a_startup_@v@i@r@t@e@x4
!i10b 1
!s100 J_;aeigUYCn2S0DX53Ph;2
!s85 0
vFRAME_ECC_VIRTEX4
I1TUf3]PgKJQN]L@_^?[4;1
VSzN3P2aWEiiW42K0K3MfA0
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX4.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x4
!i10b 1
!s100 _a`32@4=WgLh0Kj;R:hz<1
!s85 0
vFRAME_ECC_VIRTEX5
IYz6?8O^96SaXl8U2mNf`A0
V;SfLj_gKVEiWH]JP^4G6]2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x5
!i10b 1
!s100 FRezbE32Z1YmPYh^5jg`O0
!s85 0
vFRAME_ECC_VIRTEX6
I=49AT50mXG;C=BD3f3]?n0
VP6?gb3mRHm8aTM9YG6dS=2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x6
!i10b 1
!s100 J_G[5>3:KH_odEFd<58eh1
!s85 0
vFRAME_ECCE2
I0D3IU76H:;SH<C1<<4@=i0
VUQ8[S>1[f>ZNn9>>BJ5Vb3
R1
R9
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECCE2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECCE2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c@e2
!i10b 1
!s100 :JWQ<LF]<zROBC4gN0ajU1
!s85 0
vGND
I>ASR3EblA5SR9Z0^PelO?3
VkoFjKGfGfKzb7oBE1aG?:1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GND.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GND.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@g@n@d
!i10b 1
!s100 khT;_>:;fk>4nk]`C=BMg1
!s85 0
vGT11
IMV2Jag<Y5KYeW9`?mG5993
VLFXzN]CJG=^1g1eGJX5nf3
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@g@t11
!i10b 1
!s100 L[5KF9Jfj?VjzJ999^di32
!s85 0
vGT11_CUSTOM
IfG?gBjPEWmF=D_JW>nmMH2
V[NLc@DXEVjBoP0ITNA:2N3
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11_CUSTOM.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11_CUSTOM.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@g@t11_@c@u@s@t@o@m
!i10b 1
!s100 A<O;>CF1]:MzMO6_171_I1
!s85 0
vGT11_DUAL
IX;J79KL9=zYke:]]D8iFN2
VJ3G:7lDe^d^BBfKi8jDZO1
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11_DUAL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11_DUAL.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@g@t11_@d@u@a@l
!i10b 1
!s100 :Sa6CJhF^d4ohkoO=l^nP2
!s85 0
vGT11CLK
IgL5Zm8eSdOO7LATkhkWa^0
VM_A6BOOVEmanVn;OGRJ>20
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11CLK.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11CLK.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@g@t11@c@l@k
!i10b 1
!s100 MUS2BO^lU0@?[LG6gA3NM2
!s85 0
vGT11CLK_MGT
Ieg9HlV6m?0G]i5MMiDlcf2
Vc:WlII]=o;Zazhl7Tm]=G2
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11CLK_MGT.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GT11CLK_MGT.v
L0 20
R3
r1
31
R4
R5
R6
R7
n@g@t11@c@l@k_@m@g@t
!i10b 1
!s100 6G7;5d6Z5U?j@az;6[zGC1
!s85 0
vGTHE1_QUAD
IlazLkY:cLAWkB=HOIWcLo3
V8nP_inFgUlBMA3>OkO<n]1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTHE1_QUAD.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTHE1_QUAD.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@g@t@h@e1_@q@u@a@d
!i10b 1
!s100 UK6`71i=5<1CR3PO6Y?ka2
!s85 0
vGTHE2_CHANNEL
I3J1BRM7E4[i51a^]8A;PT0
VnW_HA_dgR1>JPDX<35?i[1
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTHE2_CHANNEL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTHE2_CHANNEL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@g@t@h@e2_@c@h@a@n@n@e@l
!i10b 1
!s100 m;`Y<AQX1GEggbm_A9aKi3
!s85 0
vGTHE2_COMMON
IbooV<Z9HeCK4LcRLJEVJJ0
VWM:L3hMk7:@ZQ9b:]DhmJ2
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTHE2_COMMON.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTHE2_COMMON.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@g@t@h@e2_@c@o@m@m@o@n
!i10b 1
!s100 bGe;nkNU[lTk_k2R[mRj`1
!s85 0
vGTP_DUAL
ImS125]RokQ[^6ZO`4CGlW0
V]9[48>I2N37zC3W^V_R:o1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTP_DUAL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTP_DUAL.v
L0 47
R3
r1
31
R4
R5
R6
R7
n@g@t@p_@d@u@a@l
!i10b 1
!s100 ?RhC5<dOJPUNZW;eOlYk01
!s85 0
vGTPA1_DUAL
INhmbZkQ`dgOX:T4NFzkU72
VT0WXVNO54T1LS[kNN4T0]0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTPA1_DUAL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTPA1_DUAL.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@g@t@p@a1_@d@u@a@l
!i10b 1
!s100 bH`ROjIQ[Ai2=DB3GV:ET2
!s85 0
vGTPE2_CHANNEL
IYLWb630A<M59bITG39AeR2
V2NgIXYnXhHJ[<XQGEL3?P0
R1
R9
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTPE2_CHANNEL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTPE2_CHANNEL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@g@t@p@e2_@c@h@a@n@n@e@l
!i10b 1
!s100 SXaQXQg48BUROM5QWVZ>i0
!s85 0
vGTPE2_COMMON
Ia6nTgeJV@UDj_FJ@>3>DU1
Vl@7:TBR3iU<jW_V1<hL900
R1
R9
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTPE2_COMMON.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTPE2_COMMON.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@g@t@p@e2_@c@o@m@m@o@n
!i10b 1
!s100 <_=S9F@3J12JfUjKSGzJH3
!s85 0
vGTX_DUAL
I=j?EVYBkz>KAOVh2?S0[<1
V[ozf[m6TRLn`_3cRb=Bm81
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTX_DUAL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTX_DUAL.v
L0 36
R3
r1
31
R4
R5
R6
R7
n@g@t@x_@d@u@a@l
!i10b 1
!s100 f`25nFLnK8938=Z?ZE_1[2
!s85 0
vGTXE1
IL?Ga]9l2Z5?V^Db3Xmiz43
VLnNYBR80F>6hDgCU?_2ET1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTXE1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTXE1.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@g@t@x@e1
!i10b 1
!s100 0dM<l;fCZQYBm=kXL_<1C1
!s85 0
vGTXE2_CHANNEL
I=A:FTeW[^EiKbl^6DVaLY1
Vc[D^jUQDTX1MM18WeYl1Y1
R1
R9
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTXE2_CHANNEL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTXE2_CHANNEL.v
L0 36
R3
r1
31
R4
R5
R6
R7
n@g@t@x@e2_@c@h@a@n@n@e@l
!i10b 1
!s100 KlDY9W5IXXFl3oRKd_cE[2
!s85 0
vGTXE2_COMMON
I1ZJ:GB^4ei229<2RoVW672
VMM;=;OdLjNP4M9a;CRTL23
R1
R9
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTXE2_COMMON.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\GTXE2_COMMON.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@g@t@x@e2_@c@o@m@m@o@n
!i10b 1
!s100 H]fHhM1jNmjDWJ1jaB?j:3
!s85 0
vIBUF
IROHaMgVkjEU[_T9i;]fXB0
VFa[m`8924?LF__:;lCfeZ1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f
!i10b 1
!s100 j;]LZXNkTFQn0^=7HGkNj0
!s85 0
vIBUF_AGP
Il_^bBmEIaaiK7Jkl53U9Q3
VF8LY^g;]JQoWd@]`PdjJK0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_AGP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_AGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@a@g@p
!i10b 1
!s100 6WU74Z`;;6YeaFY0WkGfj0
!s85 0
vIBUF_CTT
I;KfO9E3UQeloHSg6NQNJK2
V:`AZjkPKl_XoLHPfA:EK^1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_CTT.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_CTT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@c@t@t
!i10b 1
!s100 2Ghb1zmYOjhTlb_n`LGi?0
!s85 0
vIBUF_DLY_ADJ
IX?i?]2VL>miE4F?ZYWLgX2
VXz[OjkD:G@c1j;6HzQLcg1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_DLY_ADJ.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_DLY_ADJ.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@d@l@y_@a@d@j
!i10b 1
!s100 <V4N7E4nVeI3II3e`XXOo2
!s85 0
vIBUF_GTL
IAk1?C:6CUVg7WcbzgfJjW2
VTFa07KJEMJP<dGWZL9SAM1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l
!i10b 1
!s100 TG30^fVG12<lF4_BmAAiD0
!s85 0
vIBUF_GTL_DCI
IJm5lf12Uz4C0a5`J45`Qh1
VYWKnW5HaNBkLbI>k^;EKg3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l_@d@c@i
!i10b 1
!s100 Y=4a>6a`0aomzHfG0gInA0
!s85 0
vIBUF_GTLP
IjfK<bFfK3gB7^I1RGL]6^0
V:M[?ik=>VG2j7^h;71gfd2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l@p
!i10b 1
!s100 EGzE@zAdTe8E[NUhgg[]20
!s85 0
vIBUF_GTLP_DCI
I07_W9H[0^M:Nl3jI8oGoN0
VPCz8T;R9PHJ=l<zJMk6do3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l@p_@d@c@i
!i10b 1
!s100 oJFz];J0mbmRX2:CMKSf^1
!s85 0
vIBUF_HSTL_I
Iba[G^0oD=U3KD077MN[Yg2
VBNDUL?:QJ6WJi3Y6]zHjD2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i
!i10b 1
!s100 oD>cU[3l<5PlN=]gg<81F0
!s85 0
vIBUF_HSTL_I_18
I^?;;2F]P8fFfAVGOPkhE90
VW0XHA^@^SOmQcV9bZDYAJ0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i_18
!i10b 1
!s100 9D2Ii;YY7=54d`3[SVI8z3
!s85 0
vIBUF_HSTL_I_DCI
Iee2z4G;Vd2g`=CM>jfm8[1
VNgaANY;MhPA<jDLmLaTd10
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i_@d@c@i
!i10b 1
!s100 ]3GS5Ub4]?e]JeP7=L9Y[0
!s85 0
vIBUF_HSTL_I_DCI_18
IjTW[J9SM?1K5U3Q^Cmc=A1
VgzEzBUI5:BPVhYcJB:zfE2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i_@d@c@i_18
!i10b 1
!s100 K;gXK[Q^Nn5YPAHZjBW^Z3
!s85 0
vIBUF_HSTL_II
I7h143gR4@oV5hRad19YGC1
VnQ4M<6WLGb`d;3Ub9AgAX2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i
!i10b 1
!s100 g2LW?[XMnFn:ZdC>mCeh`0
!s85 0
vIBUF_HSTL_II_18
IiVFLeNnVY8FF>PES<8ZHe0
V]]8J;dMN`n>M`N?jBK;lK1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i_18
!i10b 1
!s100 m:gPO`WzB<S8kT<Y@`ZS^0
!s85 0
vIBUF_HSTL_II_DCI
I@0Uo@_3G8ZI:M_zU:iT5L2
Vj1D81a8zAgAG36;h=B;kR0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 Xm2?DX7eXMYoTC968zXf]1
!s85 0
vIBUF_HSTL_II_DCI_18
Ig4kK_EfHdGN[_@>jHQLj73
V_R8Wl1<oKeV7PYgmSWz:10
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 @GeUb4e?4V1L2NIf563ib0
!s85 0
vIBUF_HSTL_III
Igod[lLF>iX==P3WQBf94I2
VmXHTYl4_C[=[m?T_2Mi9:2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i
!i10b 1
!s100 ZUK2mThVJhmGjU?5BeiTn2
!s85 0
vIBUF_HSTL_III_18
I5BF1LZEE_=mDWdP7Bm[VL3
VL:1_b5N[CdjGPj?@LDJgV0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 6ZjOm_YEAohNz`=@JDXF81
!s85 0
vIBUF_HSTL_III_DCI
IQ1DaXGGlcWQnUQ^dOj]@@3
Vc0=RTO;jcil]2H4B]UL5b2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i_@d@c@i
!i10b 1
!s100 bBBh1Pd=_`M^1QD55004J3
!s85 0
vIBUF_HSTL_III_DCI_18
I^^M`0A9G9LZX<DD63II1h3
Ve^H8e4EBSdJ7_WOA9KXh83
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i_@d@c@i_18
!i10b 1
!s100 R4mHNefWU5Rjaz1YBOfPo1
!s85 0
vIBUF_HSTL_IV
Ia5[`2^X7JYidLDXFo;;9J0
VnWcBk<6c8^E>`B]NIW]E`3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v
!i10b 1
!s100 ?A;>oKJk@kL8j[j9abD<X1
!s85 0
vIBUF_HSTL_IV_18
I=ml_0TRjkBFIAjX]=3Q[h2
VQmj50Kc_PhbSCdEZmOiLl2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v_18
!i10b 1
!s100 8oJ_2T2cLg`;@QgX=<X7:1
!s85 0
vIBUF_HSTL_IV_DCI
IDF]i_kYKY[R9_m;SEj[gg0
Ve44GWCF_DYigAV;nL6mDX1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 8HVhI2VEd8:B7B155DomE1
!s85 0
vIBUF_HSTL_IV_DCI_18
I]UjcAD7De2FQj^0oVEO:j0
VV7iEd7@;90S[f4keU>QYB3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 FTPLj71zhk:;<aGoT`Aj43
!s85 0
vIBUF_IBUFDISABLE
Ib>YH]M<>K6PSTQI^f=PQj3
V`[Qdj]3[bN>z9<0cdeBUV1
R1
R9
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_IBUFDISABLE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_IBUFDISABLE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@i@b@u@f@d@i@s@a@b@l@e
!i10b 1
!s100 @Oz4@^7kATZI2FhT^NV^^1
!s85 0
vIBUF_INTERMDISABLE
I3g?>Klk_9m8P5m]8Sg];a0
V6HFbO7jA1lSXAY=EQmgND0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_INTERMDISABLE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_INTERMDISABLE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 d=W]i:iifWS>e7gfl]J9<3
!s85 0
vIBUF_LVCMOS12
I`Hm8fCYDIoOY`J?<bfMc53
VWmGgY_^l6>@C58]@?FW^F2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s12
!i10b 1
!s100 1I>=;7<[6a^FJFF0L;kLA3
!s85 0
vIBUF_LVCMOS15
I`Q2YVJeMmBaOWe17CTGHe1
V92ilOU4eN2k6RO9<UaP0O0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS15.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s15
!i10b 1
!s100 YRWho3l1]K`AzC]8M_?4K2
!s85 0
vIBUF_LVCMOS18
I7fD:l@UZbO0k;U7fe?kVO2
V@d`?6@I<Cz3R6F<GRZF>I2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s18
!i10b 1
!s100 gd[^8[UN<:@1gjKD6Uon42
!s85 0
vIBUF_LVCMOS2
IK^h^K@<TA[zVDCkCgcdOM3
VjDH2j^SUEJUb^TJ^`lXE?0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s2
!i10b 1
!s100 6mV>Zj23bfGN2CTh7QnF13
!s85 0
vIBUF_LVCMOS25
Ihz6TmT@ge>bhPkkHLEb1>1
VSz`ZYVKEi5;j;?Q4d>h7i2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s25
!i10b 1
!s100 [hEG4?oX133FhSz<BOfoG0
!s85 0
vIBUF_LVCMOS33
InQiK^XP@KzO_L4jfD=4VI1
VeC[S:SOZJoUIQzCXRlXla3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s33
!i10b 1
!s100 Mko^[1`=YQ>@bbX3G]V<00
!s85 0
vIBUF_LVDCI_15
IJJZm<:SE6KT3`eOe;YNhY0
V5jd;;Pi@Xm1MahOblfW8o1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_15.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_15
!i10b 1
!s100 oo47S`QnkG1>X6=T@6PW^0
!s85 0
vIBUF_LVDCI_18
IahnM3h^2oWel>A0z8`REn3
VO6R84TkNQfT>BF<1F[XY01
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_18
!i10b 1
!s100 85]`Nmijna1GT5[_SD2RT0
!s85 0
vIBUF_LVDCI_25
InnR?f31Tz5^D1TBoZ2ULh1
V8Shh2eEA_>e;3N`Ei32oK2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_25
!i10b 1
!s100 kinT_TzZ2YRlHhWMdz;g@2
!s85 0
vIBUF_LVDCI_33
I^NNd<T_=M=:cJOmFk6[BZ2
VX:SL0A8b[joYHfe4QA7na2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_33
!i10b 1
!s100 n=mcW>WhI3Y_R[@^;e@cQ1
!s85 0
vIBUF_LVDCI_DV2_15
IlQWik1;H2]J0:oQeO]^?B1
V2PDdQCo1[1d0@]k?eCVjZ0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_15.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 =:MoizKOnU_PkHn]nL=4;0
!s85 0
vIBUF_LVDCI_DV2_18
I8OBI9n<IzNbVS1>7H`iCm0
VizEH>Y;z5G[UI2;FK7LB62
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 mB@I4WZI]RgD63ZTK1HKP1
!s85 0
vIBUF_LVDCI_DV2_25
IW@LfULED;Ln>>OKl][bNU1
V?7KS;`LLW7AUBYBYgYH4j3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 J@X2Wm>X48<>l9YhR>86n0
!s85 0
vIBUF_LVDCI_DV2_33
I:SfNUF<X1@j]O[9k6MVNP0
V?ZVgbClio_@YT7@E9k]fz1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 YDzjOOYDcSFhlo2kFQ0gz2
!s85 0
vIBUF_LVDS
IIR0;ONG`[8f_9Lc]96WZG2
VX[nl_`K70kHZK[R4<7R>80
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDS.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDS.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@s
!i10b 1
!s100 ZK:BTaXQ7T>GaL@ndC74;2
!s85 0
vIBUF_LVPECL
I^JHjEo3e;dXE1Fo1VhJo<3
VLh@o:4R=:Uj3O[0ClnFd<2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVPECL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVPECL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@p@e@c@l
!i10b 1
!s100 :5dJ[?ObeOZzP@13=3F<?3
!s85 0
vIBUF_LVTTL
I5<]`:EMH8AVlL;[F3I?_30
Vb7GQ2c[^flZZNaI8Ig0`12
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVTTL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVTTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@t@t@l
!i10b 1
!s100 9[57RYg8oLRLg[MmQ3:`83
!s85 0
vIBUF_PCI33_3
IJ_N0T94Sjg<GJXTI16OhL3
VMK4<1WJ3f8Y6cNDO7Rf@k3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i33_3
!i10b 1
!s100 MCdNZFZEmZ4=k3>[W=U0n0
!s85 0
vIBUF_PCI33_5
I6R53:9J[ESXJJh8SSGP;_0
V;QeX89FL<oWo9NR8;Y3So0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i33_5
!i10b 1
!s100 ll^j0HmJ1@eEjkcFR2n1=0
!s85 0
vIBUF_PCI66_3
I2la`CCW`O<<aH2@@HFX2b2
VC@N_6Y<AGi[O?z<o[X;nj3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI66_3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i66_3
!i10b 1
!s100 nNK1djPhVMz6OeFH^D04<3
!s85 0
vIBUF_PCIX
IJ]JS4GBY>YS6NJ>T:?^`c2
VKXNNFilDk>la[C4;^B9i91
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i@x
!i10b 1
!s100 <FZDK61Bg]4I;oVf;e<4c2
!s85 0
vIBUF_PCIX66_3
IgR^ARlbzOPYG<hI6T@Qfi0
V2C7odL_B6Llk^S;6ZeGEm0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX66_3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i@x66_3
!i10b 1
!s100 2n5MNf7fRRe4cn0?zJ?KH0
!s85 0
vIBUF_SSTL18_I
IOQBjRf`bN2zQ07Nk`1ND41
VAIjI?<mQ<k=KJcP@GJVLZ0
R1
Z32 w1325908415
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i
!i10b 1
!s100 `M2PimUS365G?d>?W8m7V2
!s85 0
vIBUF_SSTL18_I_DCI
I`FgdRd`Lk5TN_C2aHWjnR1
Vz@abPe@Zomfh30l`IU[DO2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i_@d@c@i
!i10b 1
!s100 [NDco4Q=g_zD;jX9oJ<ea1
!s85 0
vIBUF_SSTL18_II
I?I6_P=KBX]SV87fRh<3;H0
VdHlW@J=_Z9o2;O08mZaC^3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i@i
!i10b 1
!s100 NXlejR4W`ekASC:EkOL8A0
!s85 0
vIBUF_SSTL18_II_DCI
I49T2W1GW@fmBFLmUW2Q[O2
V1oe^U29lX_OXFL6OR7mPH2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 [YM4:AUX0XNbPIIB=7oM@2
!s85 0
vIBUF_SSTL2_I
I5G=J==c9WBgL1:U0I?5LY2
V:?P;DkG0J=[RTkg2RMaGm0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i
!i10b 1
!s100 Mk2Bc;>IB3`NdOC6nHklV3
!s85 0
vIBUF_SSTL2_I_DCI
IK2olT6cL3Sze>K4PYK=T`1
VRI91XHIQ_hFRBGP=`84=D2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i_@d@c@i
!i10b 1
!s100 RVnRO?UC__9W@=bT6@Xid3
!s85 0
vIBUF_SSTL2_II
IH`h?[0e:1EEJYZFo2IL973
Vj[W:W^OnlbXfz;`P5?LH]3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i@i
!i10b 1
!s100 RPdIeQ0JkWncdHVkRYm=G3
!s85 0
vIBUF_SSTL2_II_DCI
IcMN?b5iZ:mR_MC^1eP9Gc1
VRSXHzE?OCD3fB_lHkSX@Y1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 YeZo8?AcSnSJ=8zXX]=@m0
!s85 0
vIBUF_SSTL3_I
I_];@XbB[D^d;R;QSAUj4b0
VgN5fzl4?0z]=Ll_1NfZ021
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i
!i10b 1
!s100 U9bz3Oz4Q?JL[=I78Z^zI0
!s85 0
vIBUF_SSTL3_I_DCI
INbL0El4Y4GWm`41`<ZXOQ0
V=DNST@84[^[Bb>zMP=egm0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i_@d@c@i
!i10b 1
!s100 IXMUWRfeNZQ[lLz3LkFnU0
!s85 0
vIBUF_SSTL3_II
IaL5LnPniZ3IbiN_zA0Jo01
V:N9A?24mLLZkahgFo1;Mo0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i@i
!i10b 1
!s100 P`eD;dfiL`NX4U2jg7FFN3
!s85 0
vIBUF_SSTL3_II_DCI
I1:>?6aVEAL41>TZ7^K;FO2
VQ=;bOglPGZKe=jNQVQkib1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 >nRH:eR0><nk]IG5287ZC0
!s85 0
vIBUFDS
I_L2XBNQU^n:3:=QcUfU2c0
V]DNANEFhKmXG@eJIHUS0_3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s
!i10b 1
!s100 GX4U^nL>B1kM1AEY1ATJb0
!s85 0
vIBUFDS_BLVDS_25
I2=VU:DSFW@zXaVZ1llWA[0
Vf=C6V1oC9ZYLD3@9[@N182
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_BLVDS_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_BLVDS_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@b@l@v@d@s_25
!i10b 1
!s100 BQiTlJC35XBHVPziNLAd01
!s85 0
vIBUFDS_DIFF_OUT
IFAhk9==bZY[4DOUI0UXg22
VA9W7@QfjWgkQ^ZBGJh2lk2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@i@f@f_@o@u@t
!i10b 1
!s100 7ZW^PZ_n>`R:>ZX@eVI<[2
!s85 0
vIBUFDS_DIFF_OUT_IBUFDISABLE
IzUBOA4cRg310V9;IJEdf:3
V]a_YIlXoLVkC^?4V8>G`N0
R1
R9
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_IBUFDISABLE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_IBUFDISABLE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@b@u@f@d@i@s@a@b@l@e
!i10b 1
!s100 80jBD17JU6DamO=Yn?3im1
!s85 0
vIBUFDS_DIFF_OUT_INTERMDISABLE
I8cFhB?Kdz_:b2V7A06CNB1
VKzUiPMKdLdPUJlCMWI7Mz0
R1
R9
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_INTERMDISABLE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_INTERMDISABLE.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 Pg6:CFzOeD:3@8n6A_EMW3
!s85 0
vIBUFDS_DLY_ADJ
IR5z1_c13X]X^Bgl`8ec2=1
V2aE_J8^g?NMRmmYGSJNP_0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DLY_ADJ.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DLY_ADJ.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@l@y_@a@d@j
!i10b 1
!s100 a6]cJ5CkRzD6f8GDmg9lT3
!s85 0
vIBUFDS_GTE2
Igim]G;21:9LTGJ06>1UC:1
V_lKo1_S67ZjmzHU9njk7I3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTE2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTE2.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@g@t@e2
!i10b 1
!s100 ZD@ANVY82BDmm?Qj?4KD>0
!s85 0
vIBUFDS_GTHE1
I4aKhC3H?LceN[94EAD2SN2
VHC8<fL6GiWKdzoOjOlhec3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTHE1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTHE1.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@g@t@h@e1
!i10b 1
!s100 728S4[k<F=7J0Xb:11@5h1
!s85 0
vIBUFDS_GTXE1
I5gF>kmhez=H]nR6AB>6R23
VN4f;;Q]oUgVh1n`nj?_jn2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTXE1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTXE1.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@g@t@x@e1
!i10b 1
!s100 UfT[HP>9EL4]fj82D1Mfh2
!s85 0
vIBUFDS_IBUFDISABLE
I6__0Y0P;mcATd74FW`cPe2
Vl=<6:Le7iElP4So7?_MBG1
R1
R9
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_IBUFDISABLE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_IBUFDISABLE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@i@b@u@f@d@i@s@a@b@l@e
!i10b 1
!s100 IgYSU]PGWUXoMgSc<oHQ>1
!s85 0
vIBUFDS_INTERMDISABLE
I5:>c_Mdm`]cJD7?a;k1o?3
V4@cHPVb29RWUSRQfTJhG71
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_INTERMDISABLE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_INTERMDISABLE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 G_25W<O198<ORfaJJ4eYl3
!s85 0
vIBUFDS_LDT_25
IkEA68LP[nAZ[287V6:c1@0
Vj1g3]KBD?Qn[ai=4A=6YD1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LDT_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LDT_25.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@d@t_25
!i10b 1
!s100 XM>ka2J[omKgeaT^eRPgl3
!s85 0
vIBUFDS_LVDS_25
IZPOMo>H<:P26VZ4Dnk3g;1
VWN0HE1:H7K8>mR@SDY@R>2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_25
!i10b 1
!s100 V<?7YD48mbRmV7:jaKX[o2
!s85 0
vIBUFDS_LVDS_25_DCI
Ia>I1>SWoV3Wc;<[U>a>PV2
V[i`EVbk`nim]iSPoz=XTa1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_25_@d@c@i
!i10b 1
!s100 aX`5<APR9:3UB;=FEj8^O1
!s85 0
vIBUFDS_LVDS_33
IY5X`LWY=Nnl0Fn65P9cI80
V?]mcThcb:4nz_R0>R9[cW0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_33
!i10b 1
!s100 0A;Sg<aDN?Zc<XTeA3:DN3
!s85 0
vIBUFDS_LVDS_33_DCI
I=HHHdDOTOj5?FVoWS_J[B1
V`HZEF5E88RO>`;06MK@bH0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_33_@d@c@i
!i10b 1
!s100 7`onjI5;XLnmX;?zlfb::1
!s85 0
vIBUFDS_LVDSEXT_25
IB47FWUXaWQkmTl8U0i_c:0
VSm9AbYzfbBnnhXHKOg;JN0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_25
!i10b 1
!s100 ad6XG`3BbjFREH7BNe9=62
!s85 0
vIBUFDS_LVDSEXT_25_DCI
IIR5X`ejYoTHX8g[jL=o4Q0
VR4=9X^15OYnc3K>`SjKNZ3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_25_@d@c@i
!i10b 1
!s100 V=TQ<g@B>TTDS_FcD47>81
!s85 0
vIBUFDS_LVDSEXT_33
IP4K@kHLk_WT;oU85D;3nj1
VEcB84JTF6:17ce6cU5NZ93
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_33
!i10b 1
!s100 Wc`_95=hoV;6f[nYZG5>G3
!s85 0
vIBUFDS_LVDSEXT_33_DCI
I:CVE7M8WdKzgF6T:DkcNi0
V@jiaiIAO[CZV8:3J?Lgj]3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_33_@d@c@i
!i10b 1
!s100 491e1kIWo<N61gbkPeAJQ0
!s85 0
vIBUFDS_LVPECL_25
IAEmzjo4kQmd^6SY8Z^hI^0
V[PQ:oF_Z>IHVPP:lzhF9N0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@p@e@c@l_25
!i10b 1
!s100 o=1[:eSaF78za2HzEX8AB3
!s85 0
vIBUFDS_LVPECL_33
I<@0dkiLAmo6Le4DlSgPBh0
V_K5?M1nOP2YAjUAk62c@^0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_33.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@p@e@c@l_33
!i10b 1
!s100 XMDV[E4KRXgYH8A]eVa^;2
!s85 0
vIBUFDS_ULVDS_25
I:izJhFm[NZ6TiU<m<AIed2
V:gYWHPW]SK?H0Jm:<dKPU1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_ULVDS_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_ULVDS_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@u@l@v@d@s_25
!i10b 1
!s100 Wk2DYCC[o`WXSGAn7hm?J3
!s85 0
vIBUFG
IccSzYM]JzkgT:P8`jlT[B3
V90iE[UYCG2h4kDZFnS_>M1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g
!i10b 1
!s100 fcRLGJzc>zB`HLHa>a[:X2
!s85 0
vIBUFG_AGP
IIi5;bdV9ldWkI<SMm3Efk0
V@:^V08ThC117RamAdeINI2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_AGP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_AGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@a@g@p
!i10b 1
!s100 >;>hC<?H:iT`7P_B]7i0j0
!s85 0
vIBUFG_CTT
I09LZFb1RX8EXY`7WkJNec3
VJLd8SDo?<hVWFGI=K9]L:3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_CTT.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_CTT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@c@t@t
!i10b 1
!s100 a@02o?`9^k:YJ5:g><U]K1
!s85 0
vIBUFG_GTL
ID?KZo?fJFCf>TizTOBDS]3
VBPD7:;<3Mj3;ib=Y;91Qb1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l
!i10b 1
!s100 8m:e`J0e>=SfgXSW0QbOi0
!s85 0
vIBUFG_GTL_DCI
I7YY?dMgRY>m<K9O20Rze72
Vl`X`6g0boh`6N=UCG7N;R0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l_@d@c@i
!i10b 1
!s100 ad^?Y2OZ]>MSE^gkB;=5j1
!s85 0
vIBUFG_GTLP
Ilb2>=D4ek]]OmX=6S[Qa71
V8?LNbKlTFU9dAGQBYhWFS2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l@p
!i10b 1
!s100 ecYGE5BDccO:z`_;CH8ZF2
!s85 0
vIBUFG_GTLP_DCI
I_nFj8GG`^O74DcziPe3P`1
Vl]hFaiWE<iOoK3dVBfOA@2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l@p_@d@c@i
!i10b 1
!s100 DlF_NEz@]gPMTMf83J_UO0
!s85 0
vIBUFG_HSTL_I
I[KKf13IFC>MliohBnM4mg2
V9VofgJ5c0WkeKQzJOP01c0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i
!i10b 1
!s100 boQ6YDeOW1FnOTA?zm[?E1
!s85 0
vIBUFG_HSTL_I_18
I54?JK;H2T4nG>_BdcM2gH0
VH>B_`YAKVCz_mi:[zgboJ1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i_18
!i10b 1
!s100 b>CgQaNfGeVS6Z6ID:=1N2
!s85 0
vIBUFG_HSTL_I_DCI
IaT7deoMbBI?8z<^9P0an[0
VjZz^gS890TS5a>eLDn2_k1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i_@d@c@i
!i10b 1
!s100 W^n^ajbLBMKOJ1cWZV6Qn0
!s85 0
vIBUFG_HSTL_I_DCI_18
I?P5?]?T]Al68k9XB;@XUR1
VUKMTO;<NfNBB>gAiiO0mC0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i_@d@c@i_18
!i10b 1
!s100 2MGhE20k56G<:4K<VP[QF2
!s85 0
vIBUFG_HSTL_II
ITM3Ya[4M8zF?Ia94?i6U41
Vz>ZD0KcN>Hz`WFgieMMnS0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i
!i10b 1
!s100 ij@@^AYI@=P@dOgZ@ONm<2
!s85 0
vIBUFG_HSTL_II_18
IcKcWnemk1^;=^W<UYo3;Y1
V2:V?MZ4A5@H_RC^_P646?1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i_18
!i10b 1
!s100 nUYSVDm4[kX36HZ]Ug0;=0
!s85 0
vIBUFG_HSTL_II_DCI
I8:zWL]RZ7FOzg=D>3;nS33
Vo43_l_Phf?3`z9mB<iW7b0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 o^9g]1AgUNb9`<4`I@K`B0
!s85 0
vIBUFG_HSTL_II_DCI_18
IWFEW`z[ZX73kHe51Paele3
VKFi=FF6OB4Vnb^KK27MAg1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 9a8E:O[HK^dI[UA^[1d<f2
!s85 0
vIBUFG_HSTL_III
IHM0g4dfHoD^0C>mDUZjgA2
V`R3HHIazFZFYA^9L6oNRc2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i
!i10b 1
!s100 GBl1YY=HnzDWO<0U6VGi?0
!s85 0
vIBUFG_HSTL_III_18
I4?Omb>Vie_E87fRKhe;8R3
VS;_DT91]:RfMk`jNg=OFH1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 49VeoSVV?DHnkEEkM]We70
!s85 0
vIBUFG_HSTL_III_DCI
IC7^>hNfaIN<cTAWCOYgDQ1
VU]dBh>QY]P^?3o19YRWAT3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i_@d@c@i
!i10b 1
!s100 =0N3eBKI>CQEoz0Pn@:;i0
!s85 0
vIBUFG_HSTL_III_DCI_18
Il<X454KSOc@2GWhB<hWQ53
V?VG^hnH]OX9cd5DXF6NH61
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i_@d@c@i_18
!i10b 1
!s100 97>G:NC:BJBENX0e>W83d1
!s85 0
vIBUFG_HSTL_IV
IGa6zVHLZZaK?IMW<:lO=93
V@<M2ENi_KNA^n:5:lX^^=1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v
!i10b 1
!s100 keDH>KVk3lFCTbi=8ef4a3
!s85 0
vIBUFG_HSTL_IV_18
I?:S4VkKoF6]hS_R18]_oV3
VQBdHKP8gUWnf8I[?e<Rf:0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v_18
!i10b 1
!s100 S1kgCiah?1K7iZSQ77J753
!s85 0
vIBUFG_HSTL_IV_DCI
IGh68B`Io:EN:@>=A_a0HO0
VQZPgzl8]fW]D4nLj]=0]i1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 9g5ojE<Q92JB?`:6_9Oan2
!s85 0
vIBUFG_HSTL_IV_DCI_18
IlmKoaSgQklhVfaMP<WTA@1
VjKRi]^CeiY9T`]zQ<5U3J2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 :58H^8jmGfSQdHYh1jDd90
!s85 0
vIBUFG_LVCMOS12
Iz526g07>TZ4`^a7BQ3LS;2
V:8L1JD6PZFGFW3XKe1<1M0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s12
!i10b 1
!s100 :I9mOBg1bhYd>LBI_3Icl1
!s85 0
vIBUFG_LVCMOS15
IS89WgjG=jRO=D=Xg7N?J;0
Vc^PGAF7POXM<zFI<97AIZ0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS15.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s15
!i10b 1
!s100 LmWNFho>Ti=FT?X[QTzz82
!s85 0
vIBUFG_LVCMOS18
IEVo=dQbPE[b<CO>MC<^9W2
VJh[=HEXS<=ckQ5;7aClG=0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s18
!i10b 1
!s100 z^iAbQjSk]^H@8>lOT<Th0
!s85 0
vIBUFG_LVCMOS2
IT_KVcc4Ldm6:DkL8]Qm0]0
V3M=13fTd0mUh:RHE;EkG^0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s2
!i10b 1
!s100 Y;LURbDW]>BFGD]NIcSLk2
!s85 0
vIBUFG_LVCMOS25
I2gR;IQTAJBKZU`c7bJA0j0
VlhI9z5dZHE>Udm1>__hFQ1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s25
!i10b 1
!s100 T21dUZJ58^n^k[Y`<QbVV3
!s85 0
vIBUFG_LVCMOS33
I]oaXOzVE;Xk>PESB?S<FH0
VYYU;_TL=Y^@bIMAG3bBaL2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s33
!i10b 1
!s100 nH_Gh=JAc[5iQYZ[Y7KgF0
!s85 0
vIBUFG_LVDCI_15
IhZeMk6YPE]?oG2m`Q[OYH1
V<Y]_efDXT76_7QFY86Qn@2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_15.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_15
!i10b 1
!s100 Dd;DBQElS;XbnX_A:^;XM1
!s85 0
vIBUFG_LVDCI_18
IiF6FN`_a76jo[J4DQj>V93
V7ncAROVATI<PNW>mcKW>W2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_18
!i10b 1
!s100 ;dRRT6C_8FCa<6bfQ[Z<`2
!s85 0
vIBUFG_LVDCI_25
IN0@RbaEaFKNdQFSia8hH<1
VzmGaWBjZ=[f]FS8Dkco?I1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_25
!i10b 1
!s100 L[bK3[PdDLGUW2A1@Hbk=0
!s85 0
vIBUFG_LVDCI_33
Iz_aPBT[UfmXX@L1N]11A@1
V4SkoAh:i<:^I3>5`>HIe:0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_33
!i10b 1
!s100 fConGlk?g]`FRPhXTLhZ^3
!s85 0
vIBUFG_LVDCI_DV2_15
IXXnoK_AA`]hN4i0IeYd=L0
Vc6_KCl;dE3WzNPXfNR@5`1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_15.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 bTm_zkBA1PSVb7P9[jKm31
!s85 0
vIBUFG_LVDCI_DV2_18
I1M[VB;>HMCGWX@RLLNTld3
Vec7B0ZQSEVM7he@_k@3Y;3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 QIMWmJPL=IH`iVRBNZllT1
!s85 0
vIBUFG_LVDCI_DV2_25
IPVgYz3]33i^_DT>Z^W=j10
Vn```aRYed[0jU5hnF12oF3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 QX`_<NIa3j7LE78J]CgZ93
!s85 0
vIBUFG_LVDCI_DV2_33
ITgYZHf?jf;1G7;DYgC8<91
VCK1eO9091AE5fV;:ePYjE3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 J_91CXF:5J?b?Loce4@]<0
!s85 0
vIBUFG_LVDS
IoPUHkVBK;]enZCQ5i_ZlS0
V]1>i4:VA07H3;U;9APMfd1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDS.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDS.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@s
!i10b 1
!s100 G9[IUk;V;f]?c1BL<`l202
!s85 0
vIBUFG_LVPECL
I_zWf7IKV7fhea<f^6So103
V]IM_dI>B@]V[0S1^Iie5b2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVPECL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVPECL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@p@e@c@l
!i10b 1
!s100 7^`AK`a7La@Cl;17zeH5b0
!s85 0
vIBUFG_LVTTL
IS`9Bj:JDb=742a<iZ0:I_0
V??Enm:l4:7LVn5Sh@M[Kn3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVTTL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVTTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@t@t@l
!i10b 1
!s100 M`9RHNEiZ`Y2^:GUkb14d0
!s85 0
vIBUFG_PCI33_3
IcY?O@4FDc[oI4k?mfJ`0J3
Vi`f5>2mZFoz^Uf=PW`PO81
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i33_3
!i10b 1
!s100 7JAnWM7HalOPP[7YaVSfz3
!s85 0
vIBUFG_PCI33_5
IL=`WBn3Y:BWkJ<^:44^FB2
VYSDcEV_>o3b9dH3g1ACmC0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i33_5
!i10b 1
!s100 8<Edb3VCDTcA?5_KZhkcb1
!s85 0
vIBUFG_PCI66_3
IoU09QGh:=Oa5a0_[SAF>h2
VTdheelbNnd`LE7R57W3@O0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI66_3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i66_3
!i10b 1
!s100 ?OJmH<=U>zN9WU6jBQKnP0
!s85 0
vIBUFG_PCIX
IPY`GWm[n6@k[Dk3moZ?<B1
V0VYo[oXAW^M4:VoG@Hho62
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i@x
!i10b 1
!s100 h7L^RES_mE=3W?gYS5OJQ0
!s85 0
vIBUFG_PCIX66_3
ILoh58@7BkDgU27[U_KQ`L3
Vd?PD;E3?QGb82IF=Tm7n>3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX66_3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i@x66_3
!i10b 1
!s100 fhZPdJ>HP8LbPlIY[7iOX3
!s85 0
vIBUFG_SSTL18_I
Ie>V0DnJb=GB?1b7AAz3nZ0
VD<MgK`=RIhJQ^R;fk[?XF3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i
!i10b 1
!s100 5X^X1QY4bYZGKS?1o]Bj22
!s85 0
vIBUFG_SSTL18_I_DCI
I7HS21Mb6QAJ>=2zLgk@?a0
VkBeG98amNPKQ^k;L5]U4I0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i_@d@c@i
!i10b 1
!s100 74emFGQ0i1<]_iS1;?Y;Q2
!s85 0
vIBUFG_SSTL18_II
ICh?gDDo[YU`N6>oanGfQ91
V?X1IQSag6PO8Fj3CDQ8OI3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i@i
!i10b 1
!s100 FX7z`Cj`R1m^7DL_UBC?90
!s85 0
vIBUFG_SSTL18_II_DCI
IGNm22aM6ML7;HDj<UEWZM2
V^CWj06C6jQ^9NX`1P^`@A0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 iV39gREV6ooBY9AR11O7e0
!s85 0
vIBUFG_SSTL2_I
IADjCUUWN:mm=^m74hYI;l1
Vaf24el2]a>FT1<E>V9fKT0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i
!i10b 1
!s100 jD;PL_AIjJYhLlbd5Af=60
!s85 0
vIBUFG_SSTL2_I_DCI
In3?HbJkK9m0;JWHONTGMm0
Vz0T_4VCAZnZ>H>Yc4G2@d3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i_@d@c@i
!i10b 1
!s100 jdkMj<NSe^cG>S3E]bgSP3
!s85 0
vIBUFG_SSTL2_II
IZbe5RHJ>E`2g]USYMSE>l2
VkbIQBAldO9Yki0kTzY<G@0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i@i
!i10b 1
!s100 m?W]LRa:6InQ9o0TilD=U3
!s85 0
vIBUFG_SSTL2_II_DCI
IPei=oaz0YdUGKaAPeNg241
VCFW=@W5mH2W0L_jeISV?L3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 `YK^HVzT5Ah^2z9]]HhML3
!s85 0
vIBUFG_SSTL3_I
IQeC@?ZUN@gC=D7G9CdMCj3
VbEd9:hQ@AM8`Wf<IDGKb@1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i
!i10b 1
!s100 nN<^TZoWmXJf?=f[hUFKc1
!s85 0
vIBUFG_SSTL3_I_DCI
IaPeC5F6DDkG7PSb>C8b570
VeJk2MRV81:BoennQ=Wz9L0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i_@d@c@i
!i10b 1
!s100 ^AmBaCKoWe0XeS9TaPCgO2
!s85 0
vIBUFG_SSTL3_II
IgemR71DCRKTiXLeR=o[7^0
V4^2[`4GL:_Ti0@<DU^Lg]0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i@i
!i10b 1
!s100 oR1B`lL5UPHAWoJB3l_<03
!s85 0
vIBUFG_SSTL3_II_DCI
IOm^>n]TP3Bk>]cT4R`nG:2
Vb6RU6l`fI<8fINO@2JCZZ3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 JboZhJd=B^<D4W?2eWKfb3
!s85 0
vIBUFGDS
I3<I[A@z7a_GlC4VbhW^MG3
Vn@fGL@E4^eA230V<O6LQk0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s
!i10b 1
!s100 QI>B7a8dB8?oRVaVz1oz@0
!s85 0
vIBUFGDS_BLVDS_25
I@G=OXh6oZL_;eAaPK`WYa3
V=3?oRc3[FGGcUhanQggM22
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_BLVDS_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_BLVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@b@l@v@d@s_25
!i10b 1
!s100 VHFkUPlDRnVMoRAG[?Sz[1
!s85 0
vIBUFGDS_DIFF_OUT
IaXe;6DNHzEAoH<2YbCYSk2
VkME91c362ZlPbGGN950nh2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_DIFF_OUT.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_DIFF_OUT.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@d@i@f@f_@o@u@t
!i10b 1
!s100 G5]1eP5i5g<<VZ]kM9lDf1
!s85 0
vIBUFGDS_LDT_25
IA_KTF>@z1^BzT7W:Rca?K0
VgfeSW848o`n>hKedTCd0=1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LDT_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LDT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@d@t_25
!i10b 1
!s100 k:=>n]a[n]=Yn?HWDl6Bg0
!s85 0
vIBUFGDS_LVDS_25
IXaOgLc==McG74Eg52DFEl2
VbiA<iV`fYcm?TY;nMfYge2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_25
!i10b 1
!s100 MQE<]kH5`92WfTiz]Goc>3
!s85 0
vIBUFGDS_LVDS_25_DCI
IEbFM2jAPM=ckf5dcj^Dco0
VXAdmFZgMm[dh>fe>PS@[I2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_25_@d@c@i
!i10b 1
!s100 fV9U]ed]d`I<Za8dL8ide0
!s85 0
vIBUFGDS_LVDS_33
IG1GFCjHzePN`2FlkBdQ`:0
V8K_W6L<ONZ[VYdUENFFiZ3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_33
!i10b 1
!s100 VjW[K2<_YCbMgXW8D4mo:1
!s85 0
vIBUFGDS_LVDS_33_DCI
In90P>8F381VOB?a>SoIaM0
VZRO??YfWFd^8Qg<zUhMnM2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_33_@d@c@i
!i10b 1
!s100 6g2M4hcmz9FGJ1:=WOM8M0
!s85 0
vIBUFGDS_LVDSEXT_25
I:@QKZb9kfKCZAh[0Wka5G2
VEcN]V>d@6MaNbQ]eogU:e1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_25
!i10b 1
!s100 AeGOmaP@DfOj`CAikPSa70
!s85 0
vIBUFGDS_LVDSEXT_25_DCI
IL`LNS:biz6X><GRi8hRkB1
V5A[iA8[Fm@ZZ?jI[^:T6:0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_25_@d@c@i
!i10b 1
!s100 JYG9Y4[2j`;ZSQO_:^^zO2
!s85 0
vIBUFGDS_LVDSEXT_33
Ionb5UiaUYD51Oo_mnYDRG3
VMTh5O:oHRCbU5LlZU2fY10
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_33
!i10b 1
!s100 RWP?X:zQX`[ACo@ME?PT`2
!s85 0
vIBUFGDS_LVDSEXT_33_DCI
IF2[C^Z<TH?g^dV>gcGn[]0
Vo[b::Y@9nh7>WUDRzYUM]2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_33_@d@c@i
!i10b 1
!s100 m5S]OASW5ala4@58oHlIT1
!s85 0
vIBUFGDS_LVPECL_25
IkN[m6STeI]0LA93I>=k^42
V:<H6>3SI=8zg03[74BWcc3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@p@e@c@l_25
!i10b 1
!s100 a@Z6H`X2Z?I1eOZ8n=3bN1
!s85 0
vIBUFGDS_LVPECL_33
IWc<:MWd5cz[O?fgj@1FjN1
VH0Qod^BXF[FG4DES@?hHo3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@p@e@c@l_33
!i10b 1
!s100 kaP3gfdKCMfa[6<@f0Y8H1
!s85 0
vIBUFGDS_ULVDS_25
IeEJ1m[XRWJzhWOE8`W2H00
VYDF4:Z9_ozD<Hm`G0YM7N2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_ULVDS_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_ULVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@u@l@v@d@s_25
!i10b 1
!s100 bPo>maAW[`?YU?alMkfTU1
!s85 0
vICAP_SPARTAN3A
I0De?N`e8dP^aSA_B[>QSL0
V2>R]eNbW;CFc1DRgbG6Y52
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN3A.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN3A.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 nUHHmNQ5@A`__3Ul8VbIK0
!s85 0
vICAP_SPARTAN6
IbXPa3JX05_bQe5M>Ko7ED0
VXa>?`:?aG:i2YMR9h0;Iz3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN6.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@s@p@a@r@t@a@n6
!i10b 1
!s100 6kz`eeH2AhDRM2Z8?SVGO3
!s85 0
vICAP_VIRTEX4
I31mEDTM`fdXHczUT13Jzh0
V8b:>7[[W?X@^^hIKJc8hL2
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX4.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@v@i@r@t@e@x4
!i10b 1
!s100 lROhmPc@@enz9Igd4Q?S31
!s85 0
vICAP_VIRTEX5
I8z1?A@5o8g_cJh[bOokn;1
V[Zzz>0FOi]OBh2F^oKGUW3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@v@i@r@t@e@x5
!i10b 1
!s100 jo84YFD8j9N^V1IzNSSCR2
!s85 0
vICAP_VIRTEX6
I4E^g7;6RKT<3@hAk:dF=81
V`Oi>jo`W;C7e:6k>PFic40
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX6.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@v@i@r@t@e@x6
!i10b 1
!s100 ]A]`NA:cL?1G_WRlS]8z70
!s85 0
vICAPE2
IW6RlW48M=^BYSKAXG1>Un2
V2>WI6AmazIL1khdVW^2hG2
R1
R9
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAPE2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ICAPE2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p@e2
!i10b 1
!s100 0jEACoQG9XdbPWf1:;CKB2
!s85 0
vice_iserdese1_vlog
IYHedf=^c3=mi1^einzK:L0
VaeF9Z92PkNZcNa1h<8f4m1
R1
R2
R10
R11
L0 1525
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 Z;NBUULlJmXRC<kKG9fJ92
!s85 0
vIDDR
IATNG8ddAZTIT5fK7K[WS`0
VocZN2YNGAii]oH]]>@dkY3
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDDR.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDDR.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@d@d@r
!i10b 1
!s100 <G]7dWJ`Z2aP:K=fVn[D91
!s85 0
vIDDR2
IS8ZH2LDL>aj9;FSEV0`bB0
Vdl]JLB<C6A^ROJ>?_D;nU2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDDR2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDDR2.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@d@d@r2
!i10b 1
!s100 kZV9nhJNUS@EFNz[H37n80
!s85 0
vIDDR_2CLK
I>HiQZ[UCLDSjKW_STAQnE1
VmDSNJ3`Xfa6n]NhY:0EFd1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDDR_2CLK.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDDR_2CLK.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@d@d@r_2@c@l@k
!i10b 1
!s100 J1Gf:XKclE0A3@>2da?RZ3
!s85 0
vIDELAY
IF3JaJ:nM?=Y2>Cn:SETbC3
V3TM3lAbhQ7jCGdJd1bg180
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDELAY.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDELAY.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y
!i10b 1
!s100 1Hi?6cGGM4;JI9CTbRk_I0
!s85 0
vIDELAYCTRL
I5BZZ<:]G?lfc1dnILV7j22
VKA>j2U52UicYPnoIlLZ9T2
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDELAYCTRL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDELAYCTRL.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y@c@t@r@l
!i10b 1
!s100 2UR@3M>>@B9L;GVhDH@cL2
!s85 0
vIDELAYE2
Iie_`4INHS[QAmB0SE7k>?1
V@A[F??0UZLSmcZ6jag^Xl0
R1
R9
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDELAYE2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDELAYE2.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y@e2
!i10b 1
!s100 BBGTHWa@Fme6nzOkcMOJX1
!s85 0
vIDELAYE2_FINEDELAY
IZg7C5B5GNKLVH9PX>f_=?2
VmI?IZTam?0ldCC:nFAjf]1
R1
R9
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDELAYE2_FINEDELAY.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IDELAYE2_FINEDELAY.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y@e2_@f@i@n@e@d@e@l@a@y
!i10b 1
!s100 V`^Z[a5CcP_86AS:;RMj70
!s85 0
vIFDDRCPE
IMR:FU]KjU^YnShJNoC4S31
VTgnMf0bFFUzRLgcL]D>D80
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IFDDRCPE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IFDDRCPE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@f@d@d@r@c@p@e
!i10b 1
!s100 k<CESFc028@ZLS?i@ToOT0
!s85 0
vIFDDRRSE
IK5:YSR:KH_4jiDBUoI0Z:2
VB3dj850iGOYG1M@b5aHzh2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IFDDRRSE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IFDDRRSE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@f@d@d@r@r@s@e
!i10b 1
!s100 ERE[OL:0mi?if`6CSfOI:1
!s85 0
vIN_FIFO
IAEh0EI]RB8jVlEnA]WlHV1
ViYY_KIT98abMP69n7fbZ_0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IN_FIFO.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IN_FIFO.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@n_@f@i@f@o
!i10b 1
!s100 im]B1O`=EiRIzGncLOOdW1
!s85 0
vINV
ImQ_d81XYLJlzmm]7OY;Eo1
VWY0kHb=SdI;LjkVmE@oEW2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\INV.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\INV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@n@v
!i10b 1
!s100 <[F6]O^QF2^HSA5PB1]jV2
!s85 0
vIOBUF
IMZS?jYWnXHcAWP>3:=eZc0
VDL7nK;Hz;gbe5jV<A<fTl2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f
!i10b 1
!s100 ;94Hnb9[zUzYFf:olPAOH0
!s85 0
vIOBUF_AGP
IYFGzF;l@J?f56PYkd`HV[3
Vi]]dg=<5H<]`5zWzdCY=Q2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_AGP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_AGP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@a@g@p
!i10b 1
!s100 5kn]oO2_Z17P^e6IOCU6W0
!s85 0
vIOBUF_CTT
ISf8KnhmP<gVUcXa6`_ZhO2
VCENU>o[8fbWY?LagSN<cR2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_CTT.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_CTT.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@c@t@t
!i10b 1
!s100 3[_V7eI7;JEoTziNlmP183
!s85 0
vIOBUF_DCIEN
Ig?f^C_djG81G<C8F^QVjn2
V87S_0nOe37:S5W9aNJ`>o1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_DCIEN.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_DCIEN.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@d@c@i@e@n
!i10b 1
!s100 LbJg[j9hmnBUiPTM0zfU_3
!s85 0
vIOBUF_F_12
Ig>SX<72MYd];UeoOa5CWQ1
VibkAFFfzJ;HLB=HZ4DPX93
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_12
!i10b 1
!s100 F69f_SN55HK9i[TQ9m7Wz1
!s85 0
vIOBUF_F_16
IJUnZlV>lZE>FV>aCjMY^m3
Vk`FUKJ2IRM?jSW@0z1Z7I1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_16
!i10b 1
!s100 XN:a^ICFV7k:z]ZWRUz^10
!s85 0
vIOBUF_F_2
I6hB:RgLH96@VOaA9V3jj82
V@QZcMDimLie^0LL]:V1Ri0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_2
!i10b 1
!s100 Y:ZNQKCI5V8XgSlaG4OjA2
!s85 0
vIOBUF_F_24
I=Q7kld^o]Kd;9P=<Z^YO13
VE=H^d`5QOQH[m6f[0?Vi<1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_24.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_24
!i10b 1
!s100 Tefkb:EQ1eXZI5SC1H6g_1
!s85 0
vIOBUF_F_4
I_a0d@1:J7gm[JDBiS[m`N0
V[3STFN]c3nPPaY<4Fz0b[0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_4
!i10b 1
!s100 PdW]VWm7Icj>g>2Q9H>C22
!s85 0
vIOBUF_F_6
IVhRR3f_N>8jha8Qib@QDe2
V6f[oF@bPd3281<i4TVUmR1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_6
!i10b 1
!s100 HU1T7@SUj9R076mkzK34b3
!s85 0
vIOBUF_F_8
I^`;Gl[oEK;J@2_1Cgd=VT0
VTlY1Sm?1_m^3465078m;71
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_8
!i10b 1
!s100 M65BZ7BOJ9z1`6@M3^nR_2
!s85 0
vIOBUF_GTL
I]7ho2AD]2X8eiANLV0_?P3
V4_c?oZL]Vd@Qljg78Lj`o0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l
!i10b 1
!s100 ]F`AoA6WkdCHNi2Uz@a>G0
!s85 0
vIOBUF_GTL_DCI
IHBhX=`0J`SoVOP4N^h7iX2
VHmb@EWc`0?_J0hSiQ2b>a3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l_@d@c@i
!i10b 1
!s100 L8U4K:ka`_C0XTzfP5H`l3
!s85 0
vIOBUF_GTLP
I9o:;9L[^IgXEh5G_<:C>T2
VGonLQjSDJ]L3U3Ufn`]C@1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l@p
!i10b 1
!s100 h:VkZFakdLP`_81>IJ3hh0
!s85 0
vIOBUF_GTLP_DCI
I]kQej>@^^KmEI949JK^@01
V<>O0e6mTTI5:2kGR^R0Wf1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l@p_@d@c@i
!i10b 1
!s100 hm4zYlN4AIcAI@8R0WdLn2
!s85 0
vIOBUF_HSTL_I
IJ=`@jRF>Ed62P7o9kIiiR3
V<ZPSdj2Q?hK2cKOkHGDk50
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i
!i10b 1
!s100 IVmM=QmO_X?QcEPEOZ08i1
!s85 0
vIOBUF_HSTL_I_18
IC:e=jHI>ZUcPHkHBBU0QC1
V>[WzQhnkoSKj=Z>zaM^QE1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i_18
!i10b 1
!s100 VGdIZYFh;AA@]A87?j^i43
!s85 0
vIOBUF_HSTL_II
ICTcbE>8NNWD8oDAG2PG[G3
VJHEobgFYTZg[RE>nPlG?V3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i
!i10b 1
!s100 >OXbYB3GBY4nDG6cOXKJ:3
!s85 0
vIOBUF_HSTL_II_18
IJCHDGgnI<VjnPZHV?F68K1
VU^`8:>>@X;Q2L3K447XUg1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i_18
!i10b 1
!s100 YM<LTR=TAGld[m:f@P:E03
!s85 0
vIOBUF_HSTL_II_DCI
ISSKRa>ddddbDD5Qg6W]kc0
V9N6T6B?5MljSc2cJ1[DH^0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 VKLUCg7@Zh>S_BITMz_oT2
!s85 0
vIOBUF_HSTL_II_DCI_18
Icd95:WW0DF<<bgFMEdaZl1
VI5[Eh5>6ADZl8[bc_63Oi1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 7b[NhcT[KQ^<j7:CkmKC03
!s85 0
vIOBUF_HSTL_III
Id]6Qz[a]?7N8e@@f>3zQk2
Vc]M0gF[[>zdWH4O;I6fG40
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i@i
!i10b 1
!s100 3PKDTO:[:j^OYk@KkCF?a2
!s85 0
vIOBUF_HSTL_III_18
I@UAhYKSez9OhG;G2dZgH73
VD3V;`Z8i1:4l5M64Qji>a1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 G^F^j20XoOXmFXR594idD1
!s85 0
vIOBUF_HSTL_IV
IcB_K<GzHbFjCDMfiD0LDa1
V5_eYYB[`47cf2d_8]C`bV3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v
!i10b 1
!s100 jjh38NM>g>OHcm55L_Jh^0
!s85 0
vIOBUF_HSTL_IV_18
I85F>M_McC2[^=YCkPZ=RM2
V;P]=47^OdhS7gNFhbzAMZ2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v_18
!i10b 1
!s100 mOlM>7PAS21A2D0hLX7??0
!s85 0
vIOBUF_HSTL_IV_DCI
IGJ0AAi]]Z3@HQ4KQdWQ`e0
V>g1UA6I^FGDjJGSNgDodo3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 _cRF[Pijnci=WJ6O90]Ma1
!s85 0
vIOBUF_HSTL_IV_DCI_18
I=9@UBjSMKe8j5GL4Y>V0n0
VX_35UO7hE]B0Qd:LJAA731
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 g5^oRQ9SNz293Dh3@1TO_3
!s85 0
vIOBUF_INTERMDISABLE
IB6C]o1T]<Pl_kClE[:6jK3
VOSW]WPQL=ikC?1[@SLnS<3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_INTERMDISABLE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_INTERMDISABLE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 `OeRObIIMIT_EIig5oo_E0
!s85 0
vIOBUF_LVCMOS12
Io`TKNhbe0nfYE_N^K9Vc01
VA`V[VFN@8eN^dJo@k1>hO0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12
!i10b 1
!s100 RUhW5O[3FhIcL;I395NnJ1
!s85 0
vIOBUF_LVCMOS12_F_2
ILknOS[oL<;fSzHQj_C0Zc0
Vj4i_@Aa^8KCI1]b3a]R<;0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_2
!i10b 1
!s100 WZM>6ej@NUeAoPUgH2YdF1
!s85 0
vIOBUF_LVCMOS12_F_4
I<S8H4b463cDJcG<N0Aj5J0
V]8G^@@UUd9:YPI405EWbQ0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_4
!i10b 1
!s100 3HUX>18_XVzd_9jcG;ggz0
!s85 0
vIOBUF_LVCMOS12_F_6
IbZZNEKKR7RKW9MhmG?I3V2
VA;5<5FoEK:9V1M2>hARSf0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_6
!i10b 1
!s100 ma5c>aIXbYSa]zbhka]Cm2
!s85 0
vIOBUF_LVCMOS12_F_8
Inkcf7hIiKFS3CJ`S=j3mi1
VUlBJN8UKFROhW17?B4Hk01
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_8
!i10b 1
!s100 h7bg>`RUn>;=6_72G6;Qc1
!s85 0
vIOBUF_LVCMOS12_S_2
I8L1zZCT9F[^<kKBa]WFnm1
VURZFFA^U<aQ]Q`Q[bBJ4i2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_2
!i10b 1
!s100 aE]jA_K=a0?AGA28E]9Zz3
!s85 0
vIOBUF_LVCMOS12_S_4
I:ZI5fNZ1G?A@dLozKcFV@1
VJSn_DhFZD^Oaj<38cz<<k3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_4
!i10b 1
!s100 nj328<`P;1ZXU6Z02PI8[3
!s85 0
vIOBUF_LVCMOS12_S_6
IWDzUHBK_Z98BfbMAFzg:_3
VnZ7[R4[;LdH`:aTA^VYBI1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_6
!i10b 1
!s100 V8SS5e9K6jnARLAdmD7hY0
!s85 0
vIOBUF_LVCMOS12_S_8
IY?EGn@:TNKPnPnd?W8iTZ2
VoS`X:?d5dk5n5cD6HN51c3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_8
!i10b 1
!s100 HmK4>kE>?^`==@3E2f=5C0
!s85 0
vIOBUF_LVCMOS15
IkSG>QF@0aCoZElKbj8eI>1
VGzfCRnIz8W7mScjGn1mPR2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15
!i10b 1
!s100 VF6bLbad3cecNfEbV;zQf2
!s85 0
vIOBUF_LVCMOS15_F_12
I[M0K79:^<bILOS>PSO_>C1
Vb@aoSM@PAa2]4bE?6@:W43
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_12
!i10b 1
!s100 Yj<m8LnCj1>^JHPc5a8431
!s85 0
vIOBUF_LVCMOS15_F_16
I><cJK3W9a]FnCiX3NJ]E91
Vm>zk=iPE_1ga68:OZA0Q81
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_16
!i10b 1
!s100 =K_Vb^3B^GkLA]3U:zhEH3
!s85 0
vIOBUF_LVCMOS15_F_2
IOkG`Lc]29WAMCA7;E:WYG3
V13i?mCXNnY[Pm:23]he1g3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_2
!i10b 1
!s100 Z;l1BA][I9KlBFSWIoY_o1
!s85 0
vIOBUF_LVCMOS15_F_4
IUf?5DG1kOJM31eFN@Pb5@1
V];APUgNm^I4OZDEocBk^o0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_4
!i10b 1
!s100 INKo2eL;e[Fbncb2BNMO=3
!s85 0
vIOBUF_LVCMOS15_F_6
I4UnnibEodDjF5Az_?Fz<n0
V>mjaJdNK2=Q[UDaQT0f`F0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_6
!i10b 1
!s100 `iD8:D4iz9J2XHH]J^Vb^0
!s85 0
vIOBUF_LVCMOS15_F_8
Im;mejo_oC=9nlI:jGZg>B2
V9o`2e=j:?[VCHo;8C>[do3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_8
!i10b 1
!s100 ;=TFj`ecHhVFgDaGecT2a0
!s85 0
vIOBUF_LVCMOS15_S_12
I@@V`81:X=[JURMaMKiQ?01
V5d8H;<`?6N[;1;[hmH>C>2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_12
!i10b 1
!s100 oCLO:kDP2:cI85i?L3UP>2
!s85 0
vIOBUF_LVCMOS15_S_16
IPJ^?MQ:K32X6mS`abeWH12
VO@ThUbTdGHN@@[7bg@fjU1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_16
!i10b 1
!s100 @b79<CJK;3fPQoPzH9BV43
!s85 0
vIOBUF_LVCMOS15_S_2
IPO^33>5Y10PWe`2j3iBXZ0
VS5=`NJ4>gfKzTB3<6@`NP2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_2
!i10b 1
!s100 <V?M74A30Az[WTR`jKnE`0
!s85 0
vIOBUF_LVCMOS15_S_4
ILgG<SKEaMYV:bLZN5@Mnc3
V7d7Xag4O<VE@8Rz>YD=?31
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_4
!i10b 1
!s100 ^j:IKZz=74cl98ONY@Q1m1
!s85 0
vIOBUF_LVCMOS15_S_6
IkaPcVR]1cSbZbiVza:mhz2
VOGknKD1]b2fCD^0jLRLi32
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_6
!i10b 1
!s100 REGkFCb;Ugk0BO;U>ICzR2
!s85 0
vIOBUF_LVCMOS15_S_8
IAA:@5O`9DlU>32_jo6LE_3
Vn;1GnMP5iG41`_K5E=Fez2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_8
!i10b 1
!s100 34Sd;kf4`WN_ae>IncII>1
!s85 0
vIOBUF_LVCMOS18
I3[jXNTR<biTXfKe]I2i:E0
VG[`Zk:<CS?f]TUa73SSET3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18
!i10b 1
!s100 =`<:XK;dK=^^Ta`>F1j330
!s85 0
vIOBUF_LVCMOS18_F_12
IzK`miU<C7I>NXS43GWnZ82
VOAhPa@[nUQ`59^Oh@Ji8O2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_12
!i10b 1
!s100 DmU8oHM28[EP<[L^3V_AY0
!s85 0
vIOBUF_LVCMOS18_F_16
In@O1nUi7:j?8kLP8]d?Ni0
V9ad5T2ONT1>RiJA:WCE;J3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_16
!i10b 1
!s100 2:^2EDoA@@e^:51SVJNnG2
!s85 0
vIOBUF_LVCMOS18_F_2
IK]l`IoBSaz]f>S5^QUIKJ1
V5RYE<QU^D6dAS<<SQanNk1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_2
!i10b 1
!s100 9WD3;@H;K?@z9AXd>F6X]3
!s85 0
vIOBUF_LVCMOS18_F_4
IF@mKM3G]Sb:I]B6<H8d`z1
VD__PE7fA[]7`D>1Bj76LT1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_4
!i10b 1
!s100 ]fm`IQ?N>1b@<8;G]kbP03
!s85 0
vIOBUF_LVCMOS18_F_6
IB?0n<d>;N4PN=j]kIhN@G1
Vzeak5UfDja0go=2d9;j7Y1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_6
!i10b 1
!s100 8Ri>CPCHTL91545n]RPWY1
!s85 0
vIOBUF_LVCMOS18_F_8
IY@9UY2_7HX6heIM5@=gCz1
V0ITIVHz[e_]4E^jM9gm;[0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_8
!i10b 1
!s100 gmIhM3D7zmimB[F9TYRgg0
!s85 0
vIOBUF_LVCMOS18_S_12
IF2fSKE[gcXbYOgn7ah^hg3
Vdf;V_^SdES8i^FTcWDXQC3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_12
!i10b 1
!s100 4jijIShb9^Z37Y2FXBfEP0
!s85 0
vIOBUF_LVCMOS18_S_16
IkFcJnCZc?MAQfAZiDOi=j1
VXOHf0[U6Z^1;@[?9>al4:0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_16
!i10b 1
!s100 k4BfAj04EWP6JnCT=Z94n1
!s85 0
vIOBUF_LVCMOS18_S_2
ITGHU6l=bZ9EYC??f4PEHi2
V9ez1cCIAAcL^2CiOieZJR3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_2
!i10b 1
!s100 nXC^6Gzab6YEBk@aShA9>3
!s85 0
vIOBUF_LVCMOS18_S_4
IX7IYP[FP7GEc1AK^R;ek`0
V9YWSjFGA5aAh_QchCE=<`1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_4
!i10b 1
!s100 W2I6V^BZGF85Fg`eNkd:?2
!s85 0
vIOBUF_LVCMOS18_S_6
IO1Gk]=5SF3VUi7Jc[PGni0
V@@<TiV1LS^MQ2QCeBnAU90
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_6
!i10b 1
!s100 bnIBn^[`UbI1<HAT`71;A2
!s85 0
vIOBUF_LVCMOS18_S_8
IAoZHP]kMZJ`XVAg_o0aKi3
V82m29j06eXI`@^0mXO:mc3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_8
!i10b 1
!s100 Qj67oDO1=8`i;3C^:cnnP3
!s85 0
vIOBUF_LVCMOS2
IBbLPN?YXko0kThl6B=F5j2
VzT=F<NHAGg2`R:<oc3XV`0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s2
!i10b 1
!s100 XS5nii<XnZN2YN`Hf__JV1
!s85 0
vIOBUF_LVCMOS25
I]LUeGWnn_?1OljebgzgAd3
V[Y2k3[b1AO[ncHIJK6IJi3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25
!i10b 1
!s100 OeGX;k>:=?C5QD@MjCP5o0
!s85 0
vIOBUF_LVCMOS25_F_12
I9So7bmIaBZkE`:2aW=9j[2
VbAX2D>c4A7Tm2@z^GWbBj2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_12
!i10b 1
!s100 YjjOXkRno<gYL7X<6CI]l3
!s85 0
vIOBUF_LVCMOS25_F_16
I9E>gFW5Ac::gjKWIGQo=L2
V9A2m?8N4WFSm4IHC3egE43
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_16
!i10b 1
!s100 ojnoKT5hI>dc_Tzh:@IWh3
!s85 0
vIOBUF_LVCMOS25_F_2
IR<PLQF?]H?TX2Yc@ggPJX1
VjT1XakBh1GaA2z;fWCX;_3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_2
!i10b 1
!s100 EoN7IEK7EX`]oFjaZkY^Q2
!s85 0
vIOBUF_LVCMOS25_F_24
IfiIZM?F^AS2b]MF9mjhI]1
V7;kQk=?gf^nZeIQ>6PIdP0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_24.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_24
!i10b 1
!s100 0M4JM<[OCRU5;UBi?5X2H2
!s85 0
vIOBUF_LVCMOS25_F_4
IkVzk90_R;anQamFGY>[F31
VH`g:=RkRGl`J8@Dn9Z>W<3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_4
!i10b 1
!s100 S_cnW7YEO[UBmzo1Y]hW33
!s85 0
vIOBUF_LVCMOS25_F_6
IomkAVLEj2aiL`62lbmRXA0
V]AoToF267RPP0n`>2?z4U1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_6
!i10b 1
!s100 VC8Ngi[03LgHiIdJBKiHj1
!s85 0
vIOBUF_LVCMOS25_F_8
I7h4o^@NldV@:55BoHcY@P0
VBieEB4T7hncNd1]oz?XNo1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_8
!i10b 1
!s100 2CdbJIKEPLMOzembVoe;[2
!s85 0
vIOBUF_LVCMOS25_S_12
I^=XKPF`Ho`NfJHf>[G:A50
VCTBkcmRT4b3UT<dWAc>aV2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_12
!i10b 1
!s100 _?GI2HRb=Z[TSAM5jd_`>3
!s85 0
vIOBUF_LVCMOS25_S_16
IgY`jz72=^m?1aEAZQJhRV2
Vika]2`J6DU=VlGzoMd;iB2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_16
!i10b 1
!s100 @8[Pf1kPlKDHSXO<=QZH13
!s85 0
vIOBUF_LVCMOS25_S_2
Ij<3XeF7XzBIlNIE=:<fW>0
Vo42U;9IW49M;6okjP_aCf2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_2
!i10b 1
!s100 4OJZR^2Y`73f_9XVgjJd?0
!s85 0
vIOBUF_LVCMOS25_S_24
IJH?ZHVL9V?90l=6iRn3UR2
VVZ99R8I>j<QGG=k>3lzQ61
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_24.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_24
!i10b 1
!s100 2ze909kXe;5^oRmN@P46O3
!s85 0
vIOBUF_LVCMOS25_S_4
I4zG7fMGYlbGkiJ^BL:@X;3
VIWGijoAOUZ<MnOcHZ_3]S3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_4
!i10b 1
!s100 PHkFL@hYd9<O[e^WIJjNN2
!s85 0
vIOBUF_LVCMOS25_S_6
Ik6gEbRmR=RPAlo^C0A=JC1
VV7CJDI_UYzXTKTeY1c[:62
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_6
!i10b 1
!s100 ?];7WIMd8aT7Dj3>;U_DB3
!s85 0
vIOBUF_LVCMOS25_S_8
IdnOD4N^Sbegz3<V]MSlJ[2
VcMXA5cKbACLV`gKiEbM;@0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_8
!i10b 1
!s100 B@S[?:?`6L8f7h3;_@zKA2
!s85 0
vIOBUF_LVCMOS33
IHT7340KC_7<b57@DN9VSa3
VFekle9SJ68<SP3Mc3MhNz0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33
!i10b 1
!s100 ?b[f2S0EmbZi]C>PZF]Jn2
!s85 0
vIOBUF_LVCMOS33_F_12
IbA]>k`iHM0?ZJ]0jOa10?2
VCY^HG5C8PIM]1PKLe[Ai32
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_12
!i10b 1
!s100 0M=e:EN7AL:bOaE79n6za0
!s85 0
vIOBUF_LVCMOS33_F_16
IZdhC[3UH2_M4o4BSZS=d91
VT:8Xf@<TMW@T3o`FkII;A3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_16
!i10b 1
!s100 2D<ES6TGHLnfCZ6>?n`_d1
!s85 0
vIOBUF_LVCMOS33_F_2
IfXcQm@NJO=QY0HT1SNeR13
V=Qi2KghUjmc:8h8CJ;j<^3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_2
!i10b 1
!s100 =31mbGl@Jj3f<@XaNgCKl3
!s85 0
vIOBUF_LVCMOS33_F_24
IZ]iDfIz>FYE4bjb[Ji<jN0
V4[Jg@;n@b[BR3iM==R4om2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_24.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_24
!i10b 1
!s100 <J>5f2GTQn11gZgg1mOEI1
!s85 0
vIOBUF_LVCMOS33_F_4
I4`]Y@`J3K0^W3L@0];Ki;2
V=T?@Ym2nam3IQi5OX73[72
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_4
!i10b 1
!s100 2JbU;BPH0H_[Gce_7h5:i3
!s85 0
vIOBUF_LVCMOS33_F_6
IOTNXezd_@jh@0<W0FB>nP2
VfH8BL]am7Dlb26z08?Ubb1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_6
!i10b 1
!s100 `Gn5OjSooSPnmPH3O>2Tm2
!s85 0
vIOBUF_LVCMOS33_F_8
I;5gE70B7<Pl;3MCmMc?m>2
VO^NSGPf1F83mA2e<L=gTY2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_8
!i10b 1
!s100 WLDIN?N=g9_IeG=XDaaCT1
!s85 0
vIOBUF_LVCMOS33_S_12
ILCiA:9=`>U6nZIQ][z8<V0
V<=hK8<3eHn<j78eGHNAe:1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_12
!i10b 1
!s100 jW56O8OHoC_3BCUU5U=gI2
!s85 0
vIOBUF_LVCMOS33_S_16
IPLDE0^h3U6M24361SAm@:2
VNg<TH1LBdRGj9TAL2VA663
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_16
!i10b 1
!s100 W7_h9U<oCY1KODZ?2@Rn42
!s85 0
vIOBUF_LVCMOS33_S_2
I<cKgbPDzzU5>gS8QPhg1?0
VMoGVmSzN?b7@F]NbTBSDM3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_2
!i10b 1
!s100 :QN>SE>lCCe@h36l9K5^D1
!s85 0
vIOBUF_LVCMOS33_S_24
I>;H7fW6Df:P@ePRP=6mR>0
VIZR18zToV>8175F4@iXX@1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_24.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_24
!i10b 1
!s100 zBeTk=id15cFMVGb`iWZ;3
!s85 0
vIOBUF_LVCMOS33_S_4
IF1o4AeTjMdKX]02;;k>lY1
Veo@o=cmDTF74<C=`1?]gO3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_4
!i10b 1
!s100 QVGj4RbI^2BiY4nNGV?[D3
!s85 0
vIOBUF_LVCMOS33_S_6
IUg9h^mNAaOL4ONKQFazi00
VfE>8n?6<^hXOK<3ocCSYW3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_6
!i10b 1
!s100 I3U<;klE0:c=l;ciXacG^0
!s85 0
vIOBUF_LVCMOS33_S_8
I0XG2mU<_=njMNH854SL941
V7QdAdQhCPJEf=mG<Hb7E40
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_8
!i10b 1
!s100 GaIG4;PD2j2:bWQzMh18?0
!s85 0
vIOBUF_LVDCI_15
I8n59G?QUgoTG3Pm7jUkJR1
VGE`;hb[P<oUm]cZVH5DAA1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_15.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_15
!i10b 1
!s100 bYD<Xe0Id7__laRk1K^?B0
!s85 0
vIOBUF_LVDCI_18
I86B`:5?JM4_h4A8:K`P^]2
VATeGXUNbRHV^[7liPV7>S0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_18
!i10b 1
!s100 ZE2Td_`i8SLNiQfK^2g`W2
!s85 0
vIOBUF_LVDCI_25
I39_m68jGL;_YEm_VRM<W@2
VYkM9Xz2h;<?AZo<FhmziZ3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_25
!i10b 1
!s100 [mSDjKL8H;Z^lkJ]K>C7G0
!s85 0
vIOBUF_LVDCI_33
Im92<jK]LPYzWWRCUPLJO92
V;9^bX3^9k?75<;B5E30H]2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_33
!i10b 1
!s100 6zQ9YiDzeo:mJz^YFbA;;0
!s85 0
vIOBUF_LVDCI_DV2_15
IzGPlmSimUhmJ@X3c?H^i;0
Vz6AS@4Y>9dR^?j_1OENLY1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_15.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 `6gQ^PzT6l<kOjD[gT:CJ3
!s85 0
vIOBUF_LVDCI_DV2_18
I[LFGS;`BRSEdLMdcZJzj43
VQ``mjIkh6]c=U:If;HmH93
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 4[f2a;CB`8H78h<a8m;0P2
!s85 0
vIOBUF_LVDCI_DV2_25
IU8hND^bMQlFB4a804j=Vd1
V;@]MF`z=M`lkdgzijgojd3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 Ao;`HCcI=<dQ?Y=Bcz^`^0
!s85 0
vIOBUF_LVDCI_DV2_33
I4A99CH6Aa3W7k]T=HnMiG0
V]_>KnBVibNYF;?7k5LW5K0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 ET8b6;:[BMnJ1gV<In3J03
!s85 0
vIOBUF_LVDS
IPE5AQ^?J10QI?jjZhYdXA1
VE4Q;1ZzWAoX`a0HkXV1j73
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDS.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDS.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@s
!i10b 1
!s100 URCzYL;6l1M7VmG`Qa_8E2
!s85 0
vIOBUF_LVPECL
IGJ_XmPKXZ4zE_J?@<Tz[Y2
Vc?3`QA:ggRYQm:aT4LU_e3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVPECL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVPECL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@p@e@c@l
!i10b 1
!s100 l?^HhPWd9bNZUU;m0z:TV3
!s85 0
vIOBUF_LVTTL
I?TkTWTQ8C]`2IWiO4<Cla2
V1]QoH[ikRPC?jX8E^RY2K0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l
!i10b 1
!s100 93I5^VlPljHTm6A49<::<2
!s85 0
vIOBUF_LVTTL_F_12
I8V5=2z6^Yb0c@N?126P?A3
VPQkhLaOa<Rd8[d:;97T3h3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_12
!i10b 1
!s100 RljZR6IkHoKTTIVA^dg5c1
!s85 0
vIOBUF_LVTTL_F_16
IdZPWMhh4`7O2fRdP5hGmY2
V@N01fK0]be_<@<ib@9OfB3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_16
!i10b 1
!s100 Yd3`7LmlfHO:Id7j6z1MJ1
!s85 0
vIOBUF_LVTTL_F_2
IZzHWC0Lzo2DUWoQi7KXZd3
VS4:LW[Q1RSbRdLYBz?O7[1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_2
!i10b 1
!s100 BI9EZc0BNX2:i:m3CYhDS0
!s85 0
vIOBUF_LVTTL_F_24
IN<DhV[]B0CKF2K5[zdE_C1
VM2j15CN921]O@28[FYV`A2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_24.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_24
!i10b 1
!s100 7Q>>G;SFjOH>FD=XGVQAS2
!s85 0
vIOBUF_LVTTL_F_4
I[D:d0n@58:7XQWAP<7a1f2
VHFlocnmeiSEY<LoYCAYn@0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_4
!i10b 1
!s100 d]<cXAAN]hEhiPh<b@g_P0
!s85 0
vIOBUF_LVTTL_F_6
I>Y=h;1@1MJbN075YeU2Go3
V@F2;;WEmHX]4HROC44J6<3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_6
!i10b 1
!s100 NzVN41[eLT1mH]81S5[G`2
!s85 0
vIOBUF_LVTTL_F_8
IzKIE7D8J=CA2PzfHne4]V0
VW:Ez7iU;F^z=1M^ON2O>K1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_8
!i10b 1
!s100 2i:nn0Ke;L2WS>?[EBL>Z1
!s85 0
vIOBUF_LVTTL_S_12
IbBoj_V1TZEozf69YkLESN3
Vnb]deic52<ok66T[Y0=I10
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_12
!i10b 1
!s100 z_ADen7@0m0[^IIcFFFeA2
!s85 0
vIOBUF_LVTTL_S_16
I9U8KJHETL2S=D]ajAM1]=2
VYoPIjdU^o<ZS1GzH:X4402
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_16
!i10b 1
!s100 M<ZKY_RcZN<Ak>zLYE@?K3
!s85 0
vIOBUF_LVTTL_S_2
IHV23iGPTbezCZ8V5C_FX@3
Vj[PnR6@cb20VQ9o?_o=T_1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_2
!i10b 1
!s100 XPOPO?2SakO[m3IY0nnc22
!s85 0
vIOBUF_LVTTL_S_24
IWk6@VcA`eR?3k:kXjFOZd1
V1KnGU;HH>^1`6T@1J76h<1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_24.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_24
!i10b 1
!s100 <lB[2nOSib`XPUO9hlfa43
!s85 0
vIOBUF_LVTTL_S_4
ILEPA5la<iAOaAl8M5i]fz3
VA^GhIL_MQW8`KUjNJF^gF0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_4
!i10b 1
!s100 KDjHKGP<GgR[dPXSjcUT^2
!s85 0
vIOBUF_LVTTL_S_6
Ia6l@Z0KjM:mcZB6I7kma;1
V<>G36a^9o615[DjXe0Xc_0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_6
!i10b 1
!s100 PfhM<K94?FMze^D^ZYb9m1
!s85 0
vIOBUF_LVTTL_S_8
I@NMR]MZo>T7Fnl7GD]gfG3
Vo=0S[PMfhRL;naZoLBEH=2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_8
!i10b 1
!s100 >Hcmd<LGL12jC5@h`n:7V1
!s85 0
vIOBUF_PCI33_3
IoH<9UV]]R_zWlbnNjRB=J0
VN^m@[BzGPoQ29SoMKi?H[3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i33_3
!i10b 1
!s100 87P4NONafJ8FLm5[;LBQP2
!s85 0
vIOBUF_PCI33_5
I_HnUh3jRB=V@UYzWHIAK^3
Vi]?NcCHNTm>hc<bKBB];=0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i33_5
!i10b 1
!s100 PJ4aFCCMH1z4c:eCAHAVd3
!s85 0
vIOBUF_PCI66_3
I:^b656J=zLaPDbX??EJ[h0
VaeH9^>f>C31N>=oZL2iiG2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI66_3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i66_3
!i10b 1
!s100 C>6zd6kdJ2GF^Oac9UI3g2
!s85 0
vIOBUF_PCIX
I6oF8B4j0W41Y84m;9Gna61
VS>C@CnI3Gn^h1R6hXLOZV0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i@x
!i10b 1
!s100 @e[94B5JggcD^Z<7SK[L90
!s85 0
vIOBUF_PCIX66_3
ID0dT<W;abHBJ_>cWf4B^I0
Vd96K:lB^]X^SFaM7Am]a<3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX66_3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i@x66_3
!i10b 1
!s100 hIF`@imdA`kFCe9U<i:DE1
!s85 0
vIOBUF_S_12
IKhz]8[@J`];hE11lXzcS>1
VH`;cH^6a4HmbMgm^7zVEO1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_12
!i10b 1
!s100 EW@Chl]WDB6Jf:cc:FYZ^1
!s85 0
vIOBUF_S_16
IeW`7^]d<k8U]EH_=@==S83
V6B=NLI`<eJO9J2:bi>=kC0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_16
!i10b 1
!s100 ?F<gNUPGJ;Ud8C>]n?CXT3
!s85 0
vIOBUF_S_2
IJfUT?`R:X_Z]7i`R=Ml<22
VNE;e3OoeK6]_JJLG;7GO12
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_2
!i10b 1
!s100 lEM?GIClcXZ@G22X?28LQ1
!s85 0
vIOBUF_S_24
IYh;aLQz=1i0RM`Bi3=og92
VMISQVEEES?;IUV>nz6`d`3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_24.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_24
!i10b 1
!s100 <?edHjPA[F:HVz:>VTdIm1
!s85 0
vIOBUF_S_4
IO`XcF_0FkaTVDd=V>Cil41
V5]HzbiDZaYB;5BZazAekm2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_4
!i10b 1
!s100 AYCFe1JIGE:H;C>_X8e9O0
!s85 0
vIOBUF_S_6
I[cz3cIQd?8;]3dcX6EV1g0
VjC6i4R]=ZX5hVMz72Tbg?0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_6
!i10b 1
!s100 W?U94<iNoTGWb=^EGzWbJ3
!s85 0
vIOBUF_S_8
IO0D[79CUaf27A5gXhClmn1
V_K7T4zYZ@4G4m@YFHT;<Z1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_8
!i10b 1
!s100 lN3lUf?So3<HA`XLO^dDg1
!s85 0
vIOBUF_SSTL18_I
I1WbIU6_9ZAD`h;@b^>F6l2
Vj5M4S[1[34bREcb5l>^`90
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_I.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l18_@i
!i10b 1
!s100 zcbHF[mEXC?Tg24S6UJec3
!s85 0
vIOBUF_SSTL18_II
IzU8>]E43;ObmE:_zEZVQV2
ViCnJQ?i2ZbLWlo<k7[A992
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l18_@i@i
!i10b 1
!s100 X=<;L=_Lg]DDXC2]29KZ11
!s85 0
vIOBUF_SSTL18_II_DCI
IoRdhd_h1:@ZFklfANCAgM2
V][D427_RLM;1?AM;PRj7E3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 oRdPoeLXhGEogl^61KfXn0
!s85 0
vIOBUF_SSTL2_I
I4KgY9k3z7o]o4nn>@QLS82
VWLJTAnkbX4>6=b>f]okCT0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_I.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l2_@i
!i10b 1
!s100 b8PMg?5Sd;X5McRHWYfUV3
!s85 0
vIOBUF_SSTL2_II
IZiE[oW4n@n04a]I]mVh[g2
V^9bUFHbKiNockPcmo_=[z1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l2_@i@i
!i10b 1
!s100 @XXCiGZX;Y]=i>Pz=[fZ;1
!s85 0
vIOBUF_SSTL2_II_DCI
IMil1IP=:bjkWN3VFi7>oY2
VKFEe[0=icH0:dBJR1_PMC3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 KT^AzGXdhPO`FmIUj`gU?3
!s85 0
vIOBUF_SSTL3_I
IR@l4KB:lTdY[QVnnWVnFF3
V`D0bNVal7bOjoVX=0]5D_0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_I.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l3_@i
!i10b 1
!s100 D]5ME>[deQ7AFk031Z<Pz1
!s85 0
vIOBUF_SSTL3_II
IioF3@d7>hjgTH8gTK2g[62
Vml2<Zln0eL=JFVg09KfgE3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l3_@i@i
!i10b 1
!s100 YFNh6gB9_WBGCZUWe<fBj1
!s85 0
vIOBUF_SSTL3_II_DCI
IBYYR08CQm5mJVU:;8^c]H3
V7Y?OCgVzIg;`JJke7KYN]3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 LYjdGdRA^P7I^i728KO9h1
!s85 0
vIOBUFDS
I9P8eeRHnNi6;zRFNG7lO]1
VQR?C`29jDa;FG=BnEBOgm0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s
!i10b 1
!s100 =JEYDk8K[W:9j<`@0C9_10
!s85 0
vIOBUFDS_BLVDS_25
IJ9[YdW`k_?Y:`K1U[iX<z0
V=1j@:d:Ln?@Na;R12e7aT3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_BLVDS_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_BLVDS_25.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@b@l@v@d@s_25
!i10b 1
!s100 _f^MEk6A[90Ezz7T4BAd[1
!s85 0
vIOBUFDS_DCIEN
IBU@>@cbXnSo@GbbM2<0zb3
V>mza@jcXTLeCI1m]hQdGj1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DCIEN.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DCIEN.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@c@i@e@n
!i10b 1
!s100 gKbd@BbD]G=C;UngC_go80
!s85 0
vIOBUFDS_DIFF_OUT
I`e4nIPL1^e[T;[E<?Hb0K2
VHicUMIecGG;ikk3dH:@fN1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t
!i10b 1
!s100 `72Y>N8H6=88GD1?:gOi^1
!s85 0
vIOBUFDS_DIFF_OUT_DCIEN
IZA7JOj2>6]Ygl@fX4>7HH3
VK6H>^:n?A71g7HIVQ?LjH0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_DCIEN.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_DCIEN.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t_@d@c@i@e@n
!i10b 1
!s100 hghAl?0n=fAICH3nnkDfe1
!s85 0
vIOBUFDS_DIFF_OUT_INTERMDISABLE
IKaTHQY@az:9FJMaLRE72K0
V^aHMmUz1G0_Q7163mUAMR3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_INTERMDISABLE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_INTERMDISABLE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 27d6?=2gd==TN0ooo<6JO1
!s85 0
vIOBUFDS_INTERMDISABLE
IZ0YCIH2DKn^XYgM`Vf:B=1
Vaf9ACKHE4Henhh2DB?ihc1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_INTERMDISABLE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_INTERMDISABLE.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 <m95e>SVWC<^XSFAD33@_2
!s85 0
vIODELAY
I>fCiiNIn92OzU0>Q4_6WD1
VYQS2QW9QlFRCXJ9koCJV63
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODELAY.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODELAY.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@i@o@d@e@l@a@y
!i10b 1
!s100 RBOiU5QNabTiB^kINCNb03
!s85 0
vIODELAY2
IC_DOL@A87i7PYTIgF7;SE3
V4OWenGgPjmT3M4a2aoRT?1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODELAY2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODELAY2.v
L0 54
R3
r1
31
R4
R5
R6
R7
n@i@o@d@e@l@a@y2
!i10b 1
!s100 GhjXb7zn7NNmPB10P^nln2
!s85 0
vIODELAYE1
IZ1BMi<k]M3ETkz[J73zWC0
V3a?gYCN8Q>]:dR1KCoJcC3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODELAYE1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODELAYE1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@o@d@e@l@a@y@e1
!i10b 1
!s100 oL<Y2G0_3Fg`;TG6CBKe^1
!s85 0
viodlyctrl_npre_oserdese1_vlog
I5hgV5HaiB=8]W<;6I^j>I2
V2aj<oHmezfAT`JSHzfKDb1
R1
R2
R24
R25
L0 2264
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 =j226D4`Lnh>LjS?dC:E<3
!s85 0
vIODRP2
I[CSJM<X@>iCXh9>S01zgA2
V4a7hQ8o:D=bGg]d67P@bF1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODRP2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODRP2.v
L0 52
R3
r1
31
R4
R5
R6
R7
n@i@o@d@r@p2
!i10b 1
!s100 akVhg:bi]BU=4bK5O]J5l3
!s85 0
vIODRP2_MCB
IT;EGec`=f^<`fPLHLNPz`1
VY^=2Ce5UhWlN9FMWb6D2F1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODRP2_MCB.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\IODRP2_MCB.v
L0 48
R3
r1
31
R4
R5
R6
R7
n@i@o@d@r@p2_@m@c@b
!i10b 1
!s100 YAPf@Nm7[;jDb;]n=C=`R1
!s85 0
vISERDES
Ib7O=H6KP5>]4>d8j76]=V3
VBmWnPBEbl01[NYGM2KJ@:2
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDES.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDES.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s
!i10b 1
!s100 zP[Vf<3LcQ`e^?znaKXcY2
!s85 0
vISERDES2
I2KYd:^47IjGN<VXTjUD[]3
Vh9h9z3zPY5`[lT4?NzAif2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDES2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDES2.v
L0 51
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s2
!i10b 1
!s100 ?BPZmle5KQ_E7]`>gdmS@0
!s85 0
vISERDES_NODELAY
I[?j^naU>chIz8_g^BbQHI0
Vkj;N;J]8[N`3Q1iC]6K@12
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDES_NODELAY.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDES_NODELAY.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s_@n@o@d@e@l@a@y
!i10b 1
!s100 <n_JV9;UWD9Z2D>@iLJVR2
!s85 0
vISERDESE1
ISf715GV=2=3d>1ea][A_b1
V4BcoGQ^RRjiA2moz:jgGk3
R1
R2
R10
R11
L0 31
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s@e1
!i10b 1
!s100 8N=RaTcH425SX@TnPE^3<1
!s85 0
vISERDESE2
Ih48=H]6_iXORZ_C3RQ7V@0
VmY80YJG0=<BzYF47=WO^O2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDESE2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ISERDESE2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s@e2
!i10b 1
!s100 nBI=OV48<Ee7I1?R>Kn<K1
!s85 0
vJTAG_SIM_SPARTAN3A
I96U_9R@JmS@VR<jVVVMRD3
Vm;><DU7=Y=k`7zDH6K:Om2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN3A.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN3A.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 @?JfNk1`5ReT1RUi@ZV?k2
!s85 0
vJTAG_SIM_SPARTAN6
I@jhzbM>cY9K<bFNFj[IR;1
V5<AC9g0<=WRQ3JVf3afYU1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@s@p@a@r@t@a@n6
!i10b 1
!s100 3P2I<V<QO3J_T:jmBldm71
!s85 0
vJTAG_SIM_VIRTEX4
IihTAAO@Tii?nj^L4QdKf=1
VVBffa[?GNfcfdm]gCV=Ii2
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX4.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@v@i@r@t@e@x4
!i10b 1
!s100 YTHFU`PYJY;7[S8ec;9lm1
!s85 0
vJTAG_SIM_VIRTEX5
I]7<SkBFV8n>TFlVVID0_z1
V>Ahj^:];ld2h3gRTfd3kM0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@v@i@r@t@e@x5
!i10b 1
!s100 G<?883>No1f3aUd]B8l]l2
!s85 0
vJTAG_SIM_VIRTEX6
IW3k2M><H@V;Ra4I@b569G2
Vh3>U7oEb0NPKUiGgXMcBl0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@v@i@r@t@e@x6
!i10b 1
!s100 S0iN7^gR>h69li4N3;7OK3
!s85 0
vJTAG_SIME2
IA@dE@Q_iX6kXCz=z4@HGm3
V<b@ScII2NUW7XlRcN6DMK1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIME2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIME2.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m@e2
!i10b 1
!s100 =Hej7kSOm]M;40oY@YNM50
!s85 0
vJTAGPPC
IN9LN8IePDkzAId>TN`9Uk3
VNV`BZ6fL<S3DiQ_B;>AZ^3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAGPPC.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAGPPC.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g@p@p@c
!i10b 1
!s100 cVRjZ_G5;jKI<9zHLIaPW1
!s85 0
vJTAGPPC440
Ih<:aOM5AgI[bQBI?S>mII1
V1L6LohY=;0a>TIN04=0_Y2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAGPPC440.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\JTAGPPC440.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g@p@p@c440
!i10b 1
!s100 M4^EVe83TQY6kS:GA?Cdf3
!s85 0
vKEEPER
I_KfOL5`XMTB_]?SiA[N:^2
VNmZB69jT[:e433<zW_98A1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\KEEPER.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\KEEPER.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@k@e@e@p@e@r
!i10b 1
!s100 md?3a_;TPR]dEK3hB_:BG1
!s85 0
vKEY_CLEAR
IS>c@YlG7K8URj1DoMlhNB2
VbTegX9MeIISbln_nbH69;0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\KEY_CLEAR.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\KEY_CLEAR.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@k@e@y_@c@l@e@a@r
!i10b 1
!s100 NRB0?JE`2]>AfEJWmb0aX1
!s85 0
vLD
IY1TX9NNIOT7UXP_PfbQk[0
V9AgL^5daLcOokznP7Lkid3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LD.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LD.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d
!i10b 1
!s100 6le4JES>=]iWh6`l?Hh4W3
!s85 0
vLD_1
IiWU57P?fNPK:o]Xa^NYDi3
VIM9;HG7gA8o@U69GCTjMP1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LD_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LD_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d_1
!i10b 1
!s100 U[^dz>BigaM>6lz^EZ_6f3
!s85 0
vLDC
IcE<[N]Omj8Y3fbXzjOdCM3
VBSae78j3UTj5RLPClff^Q1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDC.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDC.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c
!i10b 1
!s100 m^]okPYHZ:zcMU?R6Yj5U2
!s85 0
vLDC_1
I6AihbB7j4F<G;VHT[A35^0
VBXM78iclnNI5i@7<]55^]1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDC_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDC_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c_1
!i10b 1
!s100 FMGPWkPFI@lcZAflj_iI[3
!s85 0
vLDCE
ISmLYd0Uafi[GNlb2ja;=U1
VjY[j;1JDJM0C6nk3`lEll1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@e
!i10b 1
!s100 D]P@gIR0jjF=TO1[<Gh>b3
!s85 0
vLDCE_1
IJJ;R<CMznBXj3C2R_5Bgc3
VRCa1FPfAR:_^6S4Jm55Ln2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCE_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCE_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@e_1
!i10b 1
!s100 Lk@fk:6;CA3kUV11mo9O_0
!s85 0
vLDCP
Ia8NSUfX@NWHQ6GaPUk7Z80
VfSD5SE2am]Gj9K3B96GK^0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p
!i10b 1
!s100 A0ZQ8ICk8BCaA48n<DX_O3
!s85 0
vLDCP_1
Ik@hQHekOimm7[?R2[_g;C0
V@oFAKSKiICk74DoQJbS:C1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCP_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCP_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p_1
!i10b 1
!s100 oG]6;jGSP2ao9ALFaU1_]1
!s85 0
vLDCPE
IT`<@`KLSYGKiMISS^0XlE3
V4R<0AH3<PCgcL@171;2iF3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCPE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCPE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p@e
!i10b 1
!s100 3[NK0723692OAgzLQ57EX0
!s85 0
vLDCPE_1
I3>^FB[Lfhb1nQG?>;n24]2
VkKeZZ_bljLU5YXSDWEf8H0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCPE_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDCPE_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p@e_1
!i10b 1
!s100 @N5R?R9I^gj5Ah]ZKU1gQ3
!s85 0
vLDE
IJBhz=dgAA0FlOV?]Cm8Jj2
Vz^zb?S6JSAZ0oeL8^T2N23
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@e
!i10b 1
!s100 fJj2fo9>YaQgd[eXi]0;52
!s85 0
vLDE_1
I>SA_<7Md:HVam^gAR=``^3
VN:97z^zMN5LI^SB5fjoZX1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDE_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDE_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@e_1
!i10b 1
!s100 D8CWXZ_VlJo]aIMebi^bW2
!s85 0
vLDP
IFG@lXGcQGcNYBDSoNj`^`0
VWB_jFdkV]JaI@7Q?XhnO23
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@p
!i10b 1
!s100 Y2<mc<Z`ReZCGe9TZBmfR0
!s85 0
vLDP_1
IW2gXV2zPiHVNikBMWU0Jd2
V@Vhe=0WBO_hLo>KN>AfKW2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDP_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDP_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d@p_1
!i10b 1
!s100 X_?][2<77FQI][a_OUm6M2
!s85 0
vLDPE
I<o4RkoU9ozfYVGnO6EMQW3
V`^hkg_PIbM196@k;`zjB]2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDPE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDPE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d@p@e
!i10b 1
!s100 H4JQ06NUjh963H4z5ZhRn0
!s85 0
vLDPE_1
Ih@k:NF3_92?:_oh;eGGmW3
VdAoF4cHMC[X`cFFEGF^[W2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDPE_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LDPE_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d@p@e_1
!i10b 1
!s100 WdG01h]TXkU7X3V@T6X]O0
!s85 0
vLUT1
I??HjH03EMTEgf<]2Pk_L01
VBWXCcOM[Z[zV9HFgckNHP3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t1
!i10b 1
!s100 ^DS9DVi::4H5<V]aISW382
!s85 0
vLUT1_D
IFhTJO?>JVd[zVSkF`ho=>0
VHhdRL0YZbV8EUz37@L8ck1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT1_D.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT1_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t1_@d
!i10b 1
!s100 SLM_CG[U:S8k_`H6A_56C3
!s85 0
vLUT1_L
IbE0ICI5Hi[IW=O1]hf<]41
V3o4E8i52O6[k0;bYTf6?33
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT1_L.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT1_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t1_@l
!i10b 1
!s100 b=2XLak?0ZmnWZM=`_KCk3
!s85 0
vLUT2
I]Ng>n0<aG9B5kjGYh`[=L2
VWW902<Knd@M1NJX6D5HA72
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t2
!i10b 1
!s100 MYVhk<il;bPffAV5Tii]82
!s85 0
vLUT2_D
I2gi8?[6ncVWI<Ddz2ZXhV0
Vhe5:PTk0]R_;i]1=oOlLR3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT2_D.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT2_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t2_@d
!i10b 1
!s100 TEl3R>VjHaBZaSX@mXd590
!s85 0
vLUT2_L
Iaf0zd8ahD?YM;^:Q]<PEJ2
V7HZ2hm1;5M;h_@JTz5>QB0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT2_L.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT2_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t2_@l
!i10b 1
!s100 iMmBZo6KDlUV9S@QO<>od1
!s85 0
vLUT3
Ib`i8lBGP:GNRo]>CFD]M<1
Vj^>31=FfaUG:90mDl3>7d3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t3
!i10b 1
!s100 PIJD3bNe6jaOcN:aV4S1[0
!s85 0
vLUT3_D
ISi^9SLd]nbiKRZZ^7aFKZ2
VeU4H[f@J_Je[Pg:m:=Ikh3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT3_D.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT3_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t3_@d
!i10b 1
!s100 ]>ia0CQ99>n9e7=B:aI5W3
!s85 0
vLUT3_L
I@mEZja4W<8ILiZo3UEe^=2
VB;8LmlKz@g;L1zUhBinlD1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT3_L.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT3_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t3_@l
!i10b 1
!s100 D6Q5^7BH_BUTnIW4843J52
!s85 0
vLUT4
IhHjU=Z3fPEIAXCEd_ISAJ0
V2BMf>7:4mfiiUkBc[Eg_B0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t4
!i10b 1
!s100 ?VRJioDncNS9gOjLb1Uz_0
!s85 0
vLUT4_D
I_JQNYX@CBMkI?BRJ^L[RA1
VbjIBeg<0AK6=gFI<3C1P^1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT4_D.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT4_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t4_@d
!i10b 1
!s100 HAWDdl0JIAdZFWJ7A1S``0
!s85 0
vLUT4_L
IWQ:j@>=c[MelKl6]B9H3_1
VJO1IbI``ZI<igC>I04Xlk1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT4_L.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT4_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t4_@l
!i10b 1
!s100 8AhRZkTfedZ14DM^6N`RE1
!s85 0
vLUT5
IkLUG][n^i8mIGNdPho7;a2
VCT4G6GH900B;Moz:mM=;J1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT5.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t5
!i10b 1
!s100 >XDLaXc`Emie:doz2gP=70
!s85 0
vLUT5_D
I82^zjgcel2AWVJfP7HafE2
VC=34U@^jEYLcg84M:;;HP3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT5_D.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT5_D.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t5_@d
!i10b 1
!s100 f?]?A=X]K9@8=7IJei<0O2
!s85 0
vLUT5_L
II4Fi8[^=_RiZ@46_YgiMQ3
VZFLH`bR=elkiCe5dU^2YD3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT5_L.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT5_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t5_@l
!i10b 1
!s100 9Dno`<:k`m22kmZ@ECQ=]2
!s85 0
vLUT6
IOTN;_V3<_Z^fe5f0UHfm70
ViH54fSDYli8^iVMR71_mB0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT6.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t6
!i10b 1
!s100 :^QYSf_5`EXzE>NbazN;S2
!s85 0
vLUT6_2
IoghVK2LIM_m0Jh?]1S1l52
VZFYhC83XzfiQo0W_hS=`a0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT6_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT6_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t6_2
!i10b 1
!s100 W?ES^EJYMZ0]PK_m7K=Xg2
!s85 0
vLUT6_D
I2CXZIY=L8oeYag3^eU68E3
VRm6a=ACaAIjUL6T>L8dH?0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT6_D.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT6_D.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t6_@d
!i10b 1
!s100 g<H;U5b>hU5I@VWz5:<MO2
!s85 0
vLUT6_L
IaRkk;H@^>H0FO2=>_GF7U2
V;@n`1JNOF8JPDViO<oTEl0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT6_L.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\LUT6_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t6_@l
!i10b 1
!s100 N]MK^8W<nIdJeJMAXM2f42
!s85 0
vMCB
I7GhOfQeXm>cj=^XLd[nj73
VXn9jQ0_ZKUZc2TH2NZTVO0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MCB.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MCB.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@m@c@b
!i10b 1
!s100 R;E56]O_CX6?[QW@o;IJQ0
!s85 0
vMMCM_ADV
I0Ti7@M7i<n?lOo:Q4H0[o0
V7g@G^TgM4T1Bc?cRgOPSP1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MMCM_ADV.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MMCM_ADV.v
L0 92
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m_@a@d@v
!i10b 1
!s100 Fn>OV8Y`n;?M8FleQ>RP40
!s85 0
vMMCM_BASE
IfS7P_^H6RkJ4_>JER^NB:3
Vbk8^1H3M9NnEHFljNfGa@1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MMCM_BASE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MMCM_BASE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m_@b@a@s@e
!i10b 1
!s100 gLNGE9QjnQe?bYoVTXzMO0
!s85 0
vMMCME2_ADV
IA]W6hzGLV=k2L=m;GJCkL3
VeQZh2M^VWSZdH4k>`HKIl1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MMCME2_ADV.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MMCME2_ADV.v
L0 102
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m@e2_@a@d@v
!i10b 1
!s100 5NL11IDO`MJ:Y>DioL?;C3
!s85 0
vMMCME2_BASE
IG18S_WdzeX6VHmzfUK:L>1
VU^AY]G>W`DI]C=^X0@3IF1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MMCME2_BASE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MMCME2_BASE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m@e2_@b@a@s@e
!i10b 1
!s100 <Bj<ZibSlRI1]cV_YK1110
!s85 0
vMULT18X18
IE>PJK>GZe:QGO8m=d]N>@2
VQXJMaBF3TJ:A5V4cHzFKV0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t18@x18
!i10b 1
!s100 NmS1L5LleaZk5WHacWT961
!s85 0
vMULT18X18S
I<c7YN4V47AZ3LfLUGg<Vl2
V`[N=3HAni9h^oKMFN<ZIJ2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18S.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t18@x18@s
!i10b 1
!s100 0eoB_QY5VM6R8O;zalTKg3
!s85 0
vMULT18X18SIO
I96mX>6@GfRX@OMAIf2]cT3
VJCKn`_N<P_XA^C1?XR01?3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18SIO.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18SIO.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t18@x18@s@i@o
!i10b 1
!s100 NOla<hl1doKe];OHhLh=J0
!s85 0
vMULT_AND
IZ=di95izUPz:9^9=cN=i_2
VaHlJhF9@LnddnfJTEzB_W2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MULT_AND.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MULT_AND.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t_@a@n@d
!i10b 1
!s100 8]UGQoUSLbUmG4Y=T@`S22
!s85 0
vMUXCY
I]PYDhiZ>^gkzM[gIDbN<B2
V:>CRA@0^ie;bFWVZDFRj@0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXCY.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXCY.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@c@y
!i10b 1
!s100 ?e3EZk]A7843da<G0K=Fm0
!s85 0
vMUXCY_D
IaHG?fZO3BP0JRg5X]<9gH1
V=bi>2;Z@jAdg9R6T`C9_C2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXCY_D.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXCY_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@c@y_@d
!i10b 1
!s100 e6D`ZJ]ezHmW=ZNNBHiWz2
!s85 0
vMUXCY_L
IWRU1K6RezHT??=HXHMWeF3
VoTB29Y;Z]XG4=TQTT6FbC2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXCY_L.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXCY_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@c@y_@l
!i10b 1
!s100 ZRB?7kod^4L:`A2MRk__20
!s85 0
vMUXF5
ILT;JbXl7eYji[H@^oc3o^1
VbLQ=G:jdh]:mLFe;IazlK2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f5
!i10b 1
!s100 A:15OcWloeekWL<CBKg5`1
!s85 0
vMUXF5_D
Ic4nLl?4=d38JN>PZRD`Dk0
Vcn<`Z6L_kQ`k76>PcY2g70
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF5_D.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF5_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f5_@d
!i10b 1
!s100 [?5gin=VRf84=fQdBX9`^2
!s85 0
vMUXF5_L
IQJ9ZYTe_QDOJ_74zTG4?R2
VYzf4@oFk4mMfA5<jNzl7j0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF5_L.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF5_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f5_@l
!i10b 1
!s100 _O1H?69i<>_a6ndJkh?fJ0
!s85 0
vMUXF6
IG`Q:^j:?YHVWiO45P2g7@2
VETB3Xf1e:2aCL97f_XLkK3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF6.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f6
!i10b 1
!s100 PG@3zf1HLR`INff;]=2eH2
!s85 0
vMUXF6_D
I:3z28ilGb<zh?JX^a<hB=0
VOTMo:Bjj4HM^@KmA@IOgh3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF6_D.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF6_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f6_@d
!i10b 1
!s100 <8``6Q5JPnBIoS>XQI7L:3
!s85 0
vMUXF6_L
IOS:D`4_MIL7acm<;@>Nkf1
VSO:lXdg^5hoc:3P5zK]8C3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF6_L.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF6_L.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f6_@l
!i10b 1
!s100 36e9S?5i?5eRU:5?14NAM1
!s85 0
vMUXF7
I;>X1=XHU=CTMDjQ3Anb]82
VY`d@9nLeE?W<HgfEAb`aj1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF7.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF7.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f7
!i10b 1
!s100 3ZUH11c_Wnf^b<6HjXQ6m2
!s85 0
vMUXF7_D
I0K>z7YN;fP9KG2`Fi_71^0
VVeZ=9Fko^kDV;Q:Nb>W1H2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF7_D.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF7_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f7_@d
!i10b 1
!s100 >]9cHGTJg:_PnOS?kXJ]H0
!s85 0
vMUXF7_L
ImH4gE;8:bJkY]omAlfR0M1
V8G9c<Zel65W_G]RmAO4h:0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF7_L.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF7_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f7_@l
!i10b 1
!s100 ?e^fo3e<PY9k`WG4g7YYe3
!s85 0
vMUXF8
I;9=CoK7PBB1bSY>oK5a623
VMzmSZ_DBNP;L7HKFUao^E3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF8.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f8
!i10b 1
!s100 ObDP2Ae85C8^jg]e=GCKz0
!s85 0
vMUXF8_D
IY27Ch8fm?3mJ[LNJECWGG3
VTAX86]_T2;GLCP[=_c1`?3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF8_D.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF8_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f8_@d
!i10b 1
!s100 Pgg1jiQcnVD9o=7?]eC2F2
!s85 0
vMUXF8_L
I6=9<fO2KWeX4=;Jch7I283
VI^S;Qge5f2hNV1EifTSnj1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF8_L.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\MUXF8_L.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f8_@l
!i10b 1
!s100 9bo;OS[I]@54Y];i3Xm_b2
!s85 0
vNAND2
IoZ3FS_57WlLWIB:dZczKk3
VQ74Pc7AMbLkz^SXW4H0Bo0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d2
!i10b 1
!s100 <7^c:XN>z=jM<jz3onUdm2
!s85 0
vNAND2B1
I`TZJYbT8P411=>TE40eSk3
VP@fP0JO2MH_XdAYXoo`Z?3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND2B1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d2@b1
!i10b 1
!s100 d9d=JCICR05`c9cdVdcA91
!s85 0
vNAND2B2
IBcfeIo8ah^FM@F[:NbHHo3
VX`<H6jW;>>7G1JdcInn4U3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND2B2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d2@b2
!i10b 1
!s100 GIjBW;IMXVTE>J_jSO?1`3
!s85 0
vNAND3
IaH2n922mF_zOR?FDaVWVd3
VXnLc^LHDM:6aeVI`ZPP]d1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3
!i10b 1
!s100 Pd<5ClJa`7K]g`TL>>n8@1
!s85 0
vNAND3B1
I=EKf3?3a@VVLeI138P[nD0
VmPNB4S2=P4SlK]I`YcKZ=2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND3B1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3@b1
!i10b 1
!s100 7zb;WN5gUa:b=JDF<H<]V2
!s85 0
vNAND3B2
InLC8>FO6gJ5?UmTZ5TO8=3
V_Zz`TJImzH_P02]D[9fUM0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND3B2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3@b2
!i10b 1
!s100 ?@Uk>TYi5V:D4EC;4Y8]k2
!s85 0
vNAND3B3
I5hCg>_:]nEWcDMO>kH6M=0
V:0<S[K62X<7Z>95MH5I0@1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND3B3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3@b3
!i10b 1
!s100 0:BCnFOhJdI_ie8E49gSn0
!s85 0
vNAND4
IW6G^V79obF0zcck_56NY13
V[f3X=AAl3G_9<ho7k^n_K0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4
!i10b 1
!s100 73GAN6D1c00H_HJhBP=Q>1
!s85 0
vNAND4B1
ICbW<Y6;M<oQ>jSOUWBQm73
VYmX3Z3DK3jOXJf[_DRQP60
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4B1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b1
!i10b 1
!s100 9GKmmk0MhnZd<O9ZTQ5c;3
!s85 0
vNAND4B2
IfV68<i8ba83RWgY5Xh[ac1
V;126hz_Q4Wb^8enLOf6b?1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4B2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b2
!i10b 1
!s100 lf3g=j9I5MG?3<5k:bYJz1
!s85 0
vNAND4B3
INI8Y_bS^7WFPTai7`onYJ2
VzQZfDkYAi^Ja29EDa=nQf1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4B3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b3
!i10b 1
!s100 U]lOWZd7LbOh98n]Lm`gm1
!s85 0
vNAND4B4
IiMlMYT>MWkRdPOQMg=Li?0
V7XiWB_I;EDYMKlFL8lIG=3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4B4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b4
!i10b 1
!s100 I[Z2aXnzh]:I5V5WU0jVo0
!s85 0
vNAND5
IYYK?4:k=ZX:@X1fFMjg`g3
V8NXZb8D[OkGi[mmL400>Q0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5
!i10b 1
!s100 Hm4z;Q9h4]XjFYURZIcT<3
!s85 0
vNAND5B1
IAM2K7P?5nMU:mGA^aF9CU3
VQ>EFQ3JR=lEXCP[@[[5S13
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b1
!i10b 1
!s100 3@jUlfIGC1_8jRkPRo4E30
!s85 0
vNAND5B2
Id8V^[kA4gUijcYj_P6T4@1
VUSafmL0>7NFQGEY`X:RkC0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b2
!i10b 1
!s100 zc9?`7oPP6WTf>GRG<F@`1
!s85 0
vNAND5B3
I`D96N:d6kg`nzBCLSPH;B3
V1f7PTT74P8RN]k6Q9CPze1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b3
!i10b 1
!s100 ;e=Un_iFmTf=jLBE>0old2
!s85 0
vNAND5B4
IGgJMQ74X=4[eD3j;^_bIl0
V3n0@l5]eU7kQ2Z:mOH<Nb1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b4
!i10b 1
!s100 zKEgdhGOS@2o1BVF4K?]=3
!s85 0
vNAND5B5
I<LNZ5ZgN;i8W]>]DT<l790
VbZblUScZJ0Wzf478QM9@82
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NAND5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b5
!i10b 1
!s100 6GLiIle]]QlW_HIJGFV2V2
!s85 0
vNOR2
IfCl[Thc6[C^IKgIaB8L340
V7DSfZ>;>b:J?Fk_FjzM=m1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r2
!i10b 1
!s100 64PkKWnF:kjX@QPojJ4?d3
!s85 0
vNOR2B1
IJiGRh6X5XI5G<276mEEko3
Vgia3>Fj]7<fk562Vl?C=j0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR2B1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r2@b1
!i10b 1
!s100 le`:?lQVoUadBziiD?BHf1
!s85 0
vNOR2B2
IzUWmmggV`?OEmH:@Y9_DJ1
VCd8i1j3KZIjf^EG1T=YH51
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR2B2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r2@b2
!i10b 1
!s100 OBOj6oBZQH0U;`:Hb@;hK1
!s85 0
vNOR3
IJ;=zMj5M>VaAZ^oe[?`M81
VS5JD1PC7C95=;ncSWV?@62
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r3
!i10b 1
!s100 6EiNLon3niRLz1f?1UmP32
!s85 0
vNOR3B1
I7`VC3b;hmzb_bcIED<IYV3
VzhBWif3[fg2ZAJ1QXlBZ21
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR3B1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r3@b1
!i10b 1
!s100 7ZzeLo2PfYS;O3=0bzmBM0
!s85 0
vNOR3B2
IQWhDKQn]LYnJYLG<UZCN23
Vc[PG_C7Fc@l8<5`9MSK_40
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR3B2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r3@b2
!i10b 1
!s100 [AfYIKPkAV@URT:C]G?zQ1
!s85 0
vNOR3B3
IUacGZR@<j=QOJfLni1ECk3
V5P9V0l?SinAA[6DEg<>T[3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR3B3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r3@b3
!i10b 1
!s100 :T]^_>cDO_7G^7db^WjS;3
!s85 0
vNOR4
Ilblnd6;]8LV<O@o]T6FA31
VT3g;RV_[kYEndoeRi9D>d2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r4
!i10b 1
!s100 h]i:kNbVRc1KhEkEbGLXl3
!s85 0
vNOR4B1
IzWDUc^[LTgb9V77nRGzEe0
VSnZD[g^>[Mc=8[ClMFW[m2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4B1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b1
!i10b 1
!s100 Ad6PMYGR7j=D<gUiHd=_82
!s85 0
vNOR4B2
IVkd7IPlKM`0WWTQH1I3Lj0
VCU>W;KTQS2i6WbYV:hO4d0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4B2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b2
!i10b 1
!s100 0Z_e@RkQ?7a^DNXO2>M]o3
!s85 0
vNOR4B3
ImGRZM6eRmf>@NbVDh:>Ne3
VNeFK?ooFOgP?f?P71lU@U1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4B3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b3
!i10b 1
!s100 NaQ8bnI?gb;R?^9W[Oz8[2
!s85 0
vNOR4B4
IJnbD;^bLHMJ44ZA6>GDan0
V3`28RUL0zVJ0MUcZ^:Bc[2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4B4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b4
!i10b 1
!s100 VKXS?JgSI8<=COi_9UT?D3
!s85 0
vNOR5
ITfPWNlf>@j=NB;9l7;il21
V>>RKbRAYbGDAhF^dTToFM1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r5
!i10b 1
!s100 ?jA9DAE4=aK_4Bo44YkDB2
!s85 0
vNOR5B1
IOcTNe`kRdin[4hGb=HZf]0
V=1oZ9G423KeT6Qm^jMLO53
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b1
!i10b 1
!s100 oZC3iam4BNiVZbEZV1B;;1
!s85 0
vNOR5B2
ImYj;5gF<jBZWk5d<]dh]f1
VFJh809XcN1:f@o2Yj5Q4?2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b2
!i10b 1
!s100 U<A0NfZ[=]46<TO^GM9HJ1
!s85 0
vNOR5B3
I3k4mHJ2VX>[c<adnW;>TV0
VCzzY>E3C<iY43O<HN`Y6`3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b3
!i10b 1
!s100 HIP];Nz`oPAKLAS=NnWIX0
!s85 0
vNOR5B4
IHb7]ZPA50:YHdZCgLfP;@3
Vo=C1?E<P]@9ZgAK0en`@Y3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b4
!i10b 1
!s100 ^59C0c4ETY_n2^lT_X=890
!s85 0
vNOR5B5
InOL8C5>^T4VW6H=I@Gb510
VDPLA8ocViPHoLhANORzeB3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\NOR5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b5
!i10b 1
!s100 F=zo_9kP;5Z]On>oVW;?I1
!s85 0
vOBUF
IXHRBb;:h[LznFdPBk<`P10
VjI`E<U2Om;iRg>n9LRa>X0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f
!i10b 1
!s100 :HL1F>?i>9II]z0LUiVmX1
!s85 0
vOBUF_AGP
IB6aAQi:PGVj67Vf55=l1L2
VPkNGOTP]ML`Q^83TCNjjk1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_AGP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_AGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@a@g@p
!i10b 1
!s100 B1;KzZka;Qoh?5g1R593h0
!s85 0
vOBUF_CTT
I`AVK>LWQmi4g^mIFXzlLl1
VPAGKIHzdBEE[PSQc^;=^a2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_CTT.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_CTT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@c@t@t
!i10b 1
!s100 @]lnHhOMlLC93je5SOMe42
!s85 0
vOBUF_F_12
IT0lK=Ci^BCMPCb4Z>MF?L1
VzLPA=U?]Oh4R2c<0oPGJS1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_12
!i10b 1
!s100 =IzaobC9X[LMPOCNM6anW3
!s85 0
vOBUF_F_16
IP>2@obXFj=5YbG8F2X8QS1
VgLlYRGYh1CT>n3]_0benD2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_16
!i10b 1
!s100 Y31G;d@eVW>==39nHmgBn1
!s85 0
vOBUF_F_2
Im?>g1`D=PPaDV;nEW^3GX3
V0jZRGHQng4Z=;lV2XoLD=3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_2
!i10b 1
!s100 `BR7fiTaQRj`dZcW`2FaZ2
!s85 0
vOBUF_F_24
Iz<3ECQcc<QlG;]2GQYIC`3
VTMUX2LM;?DQl5ezag9Z`c1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_24.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_24
!i10b 1
!s100 j`;`Kchg3fbHm3^Y1KXH43
!s85 0
vOBUF_F_4
I22N;BmFJXi5n]Z9<4i0nO1
Vld^Rb`O3igcQUm9?]`7nA1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_4
!i10b 1
!s100 0F_nN0HIVdLi^KMO@egQB1
!s85 0
vOBUF_F_6
I;aTm=K:Z]36V69PSzKQ@Y2
V5Z1fM6lG6;J4<>b0za5DQ3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_6
!i10b 1
!s100 ;k7zi=HgUgMT^dL<?`PNz3
!s85 0
vOBUF_F_8
I91J<OR:]OT^L0^i_P6c?<0
VKG@T1D@jfi8<@9>Y0ooLF1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_8
!i10b 1
!s100 ?Wia]==WU7>Mz_=D^3hhL0
!s85 0
vOBUF_GTL
I>_4iC>mfAWBOo9JVJUUDV3
VIm9Q?BSNJ=HPGc7;OKmnb3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l
!i10b 1
!s100 i_NE0I0;6HBWoMJV995Fg0
!s85 0
vOBUF_GTL_DCI
I?QCdjnejMHP]8`iYAJbk_3
VXg8Vm`RXJflEQn>V_ELII0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l_@d@c@i
!i10b 1
!s100 e42mDzg0Fj1:I5H@=R]aM2
!s85 0
vOBUF_GTLP
Io5MDR:BlVPZLo>B[XK9J52
VlZPDTmEJCgSf?3F<JR5<j1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l@p
!i10b 1
!s100 ClH@LD63E7^gUT9`k;z020
!s85 0
vOBUF_GTLP_DCI
IAcR<>9m<QFVQA49N=:PWA1
V1fhdm?GH05Ao4ECV=l^;<0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l@p_@d@c@i
!i10b 1
!s100 `HZFLg@R:I18>O4zPd0[n3
!s85 0
vOBUF_HSTL_I
IeCiQAU[nD<aW_lL0=CEhZ2
V]ldg>D@C0e07P;WLaA@9P0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i
!i10b 1
!s100 =lHDMS=985ZSkN`0=iPQo2
!s85 0
vOBUF_HSTL_I_18
I4>`YK17;WU[fZIll7Cdc93
VL8H5k1ohV4UCgS0PcRD<L1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i_18
!i10b 1
!s100 HKTVSM>ebHHKcB5Ah<z=<3
!s85 0
vOBUF_HSTL_I_DCI
IM3UNRngQZoVH]k[iLAM8F1
V;T`Vif9I[B_h`1RN^OB1W3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i_@d@c@i
!i10b 1
!s100 ;ok3ac9PUNcOeA^M;hSL01
!s85 0
vOBUF_HSTL_I_DCI_18
IDf?0T1mE1LDGXN<V>SZY21
VFhnL;:Nf8`]cHnc6^2>1L2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i_@d@c@i_18
!i10b 1
!s100 <Nb62fo?cENU:4AoToWUn3
!s85 0
vOBUF_HSTL_II
InS9WO_o]_:]0VX7<M:VKO3
Vc8f?d5GmAjmemo]kc3[ee2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i
!i10b 1
!s100 :;WojSOYNLaFRz@Bo:eA93
!s85 0
vOBUF_HSTL_II_18
IVQJ`1k?7fRSSIhREP>EPX0
Vk;4250PYh;[HoI2G<5lE[0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i_18
!i10b 1
!s100 CQN_Qj:V5fdXcnQH80=^S2
!s85 0
vOBUF_HSTL_II_DCI
IH?HO<``]27GRL5WeK>:1C2
VRPz3fQoP<>FdSXN[FeQ9I2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 @ThIGXa[jizO7n^H_<Ma71
!s85 0
vOBUF_HSTL_II_DCI_18
INZ7@P>RIB;WlWVa>8J:ZU0
VB[hQ9JWCZ4f1CCzbB>>FE3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 7L?a8ZF=cf06FgH7?7>L]0
!s85 0
vOBUF_HSTL_III
IoTcKC^M0lb[LG5>ZS[3Pm3
V:D3>1Cf<_kK09;zIX_n9n0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i
!i10b 1
!s100 ]dR<d9Cj?JV8TbR80ULb:1
!s85 0
vOBUF_HSTL_III_18
IIC?JLKGC5eJ2IQlAzo;DA3
VTXAiW`Y^21P63EZSMP1MS2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 9jbKLi2ghJ<XM1=c;>PAk3
!s85 0
vOBUF_HSTL_III_DCI
I4TV=7L^zGQT1<i;c]8zA51
VAC5T<NE8>W@GRNYERY@hS2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i_@d@c@i
!i10b 1
!s100 kzELSola1[BN2^@KGEa]i3
!s85 0
vOBUF_HSTL_III_DCI_18
I2n;zWDJ?QI`VUQJBU3kFK1
V4TMn9Lz1h^>UoH:WWC=9n1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i_@d@c@i_18
!i10b 1
!s100 H_?cCmVJY_B8_iH<`6nnb2
!s85 0
vOBUF_HSTL_IV
IV`k?G[AImGXodC4m;1kFA3
Vd7D2;=cOmmT8>3X]VnNNg0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v
!i10b 1
!s100 ZF1l@7n62De2Sfn8k?NeL3
!s85 0
vOBUF_HSTL_IV_18
I9OnPKigNH]@`NlBIV1HX=1
V]<FKBVeB:d>9Q=2[l4f8<2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v_18
!i10b 1
!s100 BgG2MBa5V=QPamTf;ZLzK3
!s85 0
vOBUF_HSTL_IV_DCI
I:9:NmHb5`iZincMm<bFB@1
Ve6OJClfcoOeEgFQOOST3m0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 2KIe9;Gg7YnJM8DaV_KXM3
!s85 0
vOBUF_HSTL_IV_DCI_18
IViXeLPX>0Gl0[aGf>^I]?2
V`IUjE>]ac998=?CfB2GB41
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 b9en=kFfo00cmf5FD]0NR1
!s85 0
vOBUF_LVCMOS12
I_`]ABPV1WEJ@B;]@n_Ki@2
V?Ef2ER3X6PWAESM`6KlVc0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12
!i10b 1
!s100 Jk4Q8TaWK>F[iaQe?3^WP2
!s85 0
vOBUF_LVCMOS12_F_2
IQe6KU928ja8l>CWLE@dnE2
ViPc_[d9N<[aY>nMmCdPMh0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_2
!i10b 1
!s100 iA4<`30SKBe^0D>YPW[V50
!s85 0
vOBUF_LVCMOS12_F_4
InOSkXF3Bimm49fY4YV=1z1
V[En@0:D4DZiEZJSim=2K:2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_4
!i10b 1
!s100 5l8N>18QMnJf6aS>Nbj_z1
!s85 0
vOBUF_LVCMOS12_F_6
ILDOZLo11o[KCBzTnfO91f0
V[jcLjM<Y[6dj[2eQSgG7_3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_6
!i10b 1
!s100 UzL2?W0n^3nzjg:BKAGDF0
!s85 0
vOBUF_LVCMOS12_F_8
I5gdDj[ozGlb_ME==0NDDC3
V=39Um^6CWBCm<Y2X6>2L?3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_8
!i10b 1
!s100 86^fQP8oKWZD569TJedhm2
!s85 0
vOBUF_LVCMOS12_S_2
IDhcN8cOfnD3L][I0UTS3U1
V3ENNN]alBd1RLl<c>KKQ_3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_2
!i10b 1
!s100 5<cOfGEz07Ud`ib`ZMR012
!s85 0
vOBUF_LVCMOS12_S_4
I:k=2Kfk6hi6?D=1K^g>2j3
V:kzW=E3G?iKYPf303@`:32
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_4
!i10b 1
!s100 0Eg`lfeLDDdi`U5D4`dbK1
!s85 0
vOBUF_LVCMOS12_S_6
IeZOFkEGj<16fnT1Q>Xc0:3
VZH2LQ23=0KDZIaNz<d5bY1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_6
!i10b 1
!s100 1RDCBJ^J9U_G^^W:7l82o0
!s85 0
vOBUF_LVCMOS12_S_8
I]BZa]79_>dgBO@b@iGoUJ3
V6f2M@8GeCiBm=EiWeQ;[`0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_8
!i10b 1
!s100 BP3k0d[`l8B3[Mj?kf5e]3
!s85 0
vOBUF_LVCMOS15
IH5U`NPl6=fOS>Gh>F1i?H3
VOLB^Ei@`nfT16YR1@5j=:2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15
!i10b 1
!s100 dUmo1bWeQ2YH9I^Yeg=BX3
!s85 0
vOBUF_LVCMOS15_F_12
I]m?D<<GR6<z1dC6W@Io;Z3
VZ;fB=<fYYEJHYWDTFlF]A1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_12
!i10b 1
!s100 gAf<ME6S?>mYS4:4PJl6<3
!s85 0
vOBUF_LVCMOS15_F_16
IFOfmFU^JJ95[zfBiXE?;X3
VlTd24?eLHX`MAk8L3l62S2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_16
!i10b 1
!s100 gOzg9;IW^mg2Ch35M;5JD3
!s85 0
vOBUF_LVCMOS15_F_2
I9Vb75_Rl2N5VT=]Aal5Gg2
ViWL9jI6j?5To9>P[2=AeA3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_2
!i10b 1
!s100 :@UlO4OPJ1^e^lO<O<5Ol0
!s85 0
vOBUF_LVCMOS15_F_4
I<okojVRdSQ5WH^NTS3jGk2
VF`mGzY`iOcb2EG?I[W:LX2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_4
!i10b 1
!s100 ^V]<E39@a0eZ3lbb_H2]G3
!s85 0
vOBUF_LVCMOS15_F_6
I@YZ3eaPJAJ03RCogb]VN]1
V19?do9Pzk?877hmPfAzdE1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_6
!i10b 1
!s100 `8Ij5]YInJRaYe@O^_DaC3
!s85 0
vOBUF_LVCMOS15_F_8
I@NB>7F]`fhT2QQH2X9ADH2
VEZROODhMQEaANoV<ca_CG2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_8
!i10b 1
!s100 JRHgXUS]LYXdKY:GXCc5F0
!s85 0
vOBUF_LVCMOS15_S_12
InfXn;Q?D>Zl:4:MdIgGVE0
VCe6Db^lBaGAV6Tddo99SX0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_12
!i10b 1
!s100 =USblQC;Z9R4_7WiCPJ6?3
!s85 0
vOBUF_LVCMOS15_S_16
IaQT^Jb6mT;Y[C9UY@bPO<2
V0RoXHPK?Q]OJD[k7IW0dg1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_16
!i10b 1
!s100 =^F7h_Mz7Nl>jABgaD[zz0
!s85 0
vOBUF_LVCMOS15_S_2
Imh:aRBhE_zJVnm5g5NgS;1
V?]HV117TkH28;3LaVKd]S3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_2
!i10b 1
!s100 0TM<9mT@9KHL8aEIM9zIa2
!s85 0
vOBUF_LVCMOS15_S_4
Igl9Vd5I6cTZl2BOaeVQ2f3
VKbB]8b;6678a[:dl9TJI?1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_4
!i10b 1
!s100 ZDCK:NQGnDB33Rl5FIJJO3
!s85 0
vOBUF_LVCMOS15_S_6
IbSe3gRjHD^W[b1c0lX9b`1
V>7I6Fa4z8K4GZVfY]7nd<1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_6
!i10b 1
!s100 [eG_8@Nc6GFE;RDQd_=IB2
!s85 0
vOBUF_LVCMOS15_S_8
IJkVKj3^kSacVQ[I[6OIGF3
V??g==0KmeZ=AJTSPZngDF3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_8
!i10b 1
!s100 dhWH[6`BhXHJ:;0c]^T2]0
!s85 0
vOBUF_LVCMOS18
IGDR5U]XTG<a^S_ZA35@YR3
VGf1[^12c9e<K[5hDQQBRQ2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18
!i10b 1
!s100 Y7@zAk=h1dMkQNYO68:Cz3
!s85 0
vOBUF_LVCMOS18_F_12
I7A[aogd0d]K996igeAzc`1
V9N<aI@c0GaVcdo=iEEh2K3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_12
!i10b 1
!s100 <[4C;WKQX9m8dZg:6X0cM2
!s85 0
vOBUF_LVCMOS18_F_16
I@n<TKX>S5WAlaRD`j]@]h1
V2JJhjkiTi7[Kf[2NPH?6a3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_16
!i10b 1
!s100 <4@n9`ef?chJoo9?:X]To0
!s85 0
vOBUF_LVCMOS18_F_2
InG[MjAJ=CaSVSKc1YO2BT0
VMgjC:F6i;c6_C<lConXzc3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_2
!i10b 1
!s100 2OJ:DmFUo1VXW9[>^61<I2
!s85 0
vOBUF_LVCMOS18_F_4
I_G02]SLUJQKV:c`6e0SBV0
VXL?;P:1YRXN2nhYzXhZEh2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_4
!i10b 1
!s100 ^kYf9[a2`YUVgWX^EWbkz0
!s85 0
vOBUF_LVCMOS18_F_6
IWSViKPIJWBM>jB=f`VQ4f2
V4KU;A]WmdAC15R@4efR6K0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_6
!i10b 1
!s100 RiDh>I[f2_Uied0i4jjTa0
!s85 0
vOBUF_LVCMOS18_F_8
IanQ<aVWhb356RCSz^EFJH1
V9Sh=?c3b[L2KUU:J8EN1Q3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_8
!i10b 1
!s100 DnUKHMLWn0IfXg5hnnR0`0
!s85 0
vOBUF_LVCMOS18_S_12
IHKmA@2FnH?4PQm4KH;;n31
Vd;eiJOmIRj<h^oV4HU0SW2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_12
!i10b 1
!s100 `cG0EQ>DBcG^U_<90MjDO3
!s85 0
vOBUF_LVCMOS18_S_16
IBRI8O_gbW3W:^`4M>V[882
VkkA]jWD`^=l]i8V>U2Ug@0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_16
!i10b 1
!s100 feMHV][[bIVCT3S^^IhS]2
!s85 0
vOBUF_LVCMOS18_S_2
IFg>kQ5Yj;?D>cAb^dI5=B2
VUaz=ibL1TGBH8zA_o[EgY1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_2
!i10b 1
!s100 I`0`2L5Xg7hN9L1[4nI3N1
!s85 0
vOBUF_LVCMOS18_S_4
IHWK[fz3;FLCf=C==ih9KF1
VW4IXJlN=:a?[@a84H;Y_F3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_4
!i10b 1
!s100 XM;2P]9d3A6UJ`eb8mRC[1
!s85 0
vOBUF_LVCMOS18_S_6
IhJ39Td0TC5]]KOPFV_V:80
V6fgPfdCKzQz[Bg=^7Y:TR0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_6
!i10b 1
!s100 H?2mlNPLBcGb`^[kSZl[n3
!s85 0
vOBUF_LVCMOS18_S_8
Io[BmiNJgbz6EFIbeXoS?Z3
VdmGT2:7443=eLOREhaFka0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_8
!i10b 1
!s100 9FUgK2<nJ_HB7e9STlYBY3
!s85 0
vOBUF_LVCMOS2
IMO?m?m7HZB2j_2C4zgK<I1
VSIikHniX:2?CCOCm7[:7>3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s2
!i10b 1
!s100 B=mo0Vj0AoSVBI^b2F7dE1
!s85 0
vOBUF_LVCMOS25
IbJ;LP>[W7bM;:71Cd2i@o0
V<9df;d>Wz:?5KPP@S64Y;3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25
!i10b 1
!s100 aJRN8SlNY_GDa>MzAoC002
!s85 0
vOBUF_LVCMOS25_F_12
IjdR_Tk3AA^5GJ38WVDa153
V6P;UVR`3^mT]2nz<jCSTP0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_12
!i10b 1
!s100 GWgKlizFGIdnmC:0=b^XN1
!s85 0
vOBUF_LVCMOS25_F_16
I;Z_6:`TA1271bO3mCTkSd3
VzGX<30i?>KKgSLacLQ4Yd2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_16
!i10b 1
!s100 R=C6G7o7243zZ@:M1BLL[1
!s85 0
vOBUF_LVCMOS25_F_2
I;_d9Ej@AeKec9ELzQ5T0L3
Vg=7B_S73U01n6[fSo4PUX1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_2
!i10b 1
!s100 Uj7KIaknlZ^Z=N;l8Lzj?1
!s85 0
vOBUF_LVCMOS25_F_24
I3@U?>HSTPcS44C2oB>?f>3
VEm;8oi]FT7KKLk]0]<;4[3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_24.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_24
!i10b 1
!s100 3VR:l>VmcY9fnSKa^aNMQ2
!s85 0
vOBUF_LVCMOS25_F_4
IDz^mGF79?dSRzF<;=R8Z30
V4Ke9^MKbzLA7^LJle`geD3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_4
!i10b 1
!s100 J0TYK62B0^f38aVMz<3aY3
!s85 0
vOBUF_LVCMOS25_F_6
IH?W7z4Yh7f=_cMJZ8>Iaf2
VNf9lCO4g`XLa734bSmjPW3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_6
!i10b 1
!s100 liF0]T5bM8@[nS?`REMC]0
!s85 0
vOBUF_LVCMOS25_F_8
IYL73`]UhNNK`l;Jc460?<2
VO?@<e8DhF`1F0G_AA[=CY0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_8
!i10b 1
!s100 7T0YF<@o_]9zkh[=gOdDB0
!s85 0
vOBUF_LVCMOS25_S_12
I?82_aU;f:;4Q>6YA5jW6b2
VEgCFHmDNdc7a[gnniDzN`1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_12
!i10b 1
!s100 I7IZoc^]PO@KMHRmh3Tkc0
!s85 0
vOBUF_LVCMOS25_S_16
I5i4cDja:j`n`JQK8nN4?P0
VJ4JhL^]M[2RaCme9j82_[1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_16
!i10b 1
!s100 IoceM5I2?^eeBMM:4Wl_S1
!s85 0
vOBUF_LVCMOS25_S_2
IfPZZKWL_:RQXzCE9Y8XkV1
Vk?W7`NMb]dIlU@3G09?R91
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_2
!i10b 1
!s100 Ho?_[b<djkmXZ1`^7SODA0
!s85 0
vOBUF_LVCMOS25_S_24
IJjeG]0lLAJ9DbL7eX5aC[1
V9JZ>MohWG^oBaJiGP]Dao2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_24.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_24
!i10b 1
!s100 zQJG[CO_NC?6kX@6YiG^41
!s85 0
vOBUF_LVCMOS25_S_4
Ii?W1UkA4E:=0Qie1OH]<Z0
VZ[cD7h^_DJG5om2Qzg09g2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_4
!i10b 1
!s100 UZ]O@IWUi;_DlY0f]d3ZL3
!s85 0
vOBUF_LVCMOS25_S_6
IL]:hCY6<2BY@6eTG7D>n53
Vf9YK3ZjciLO4KKi;>ISh]3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_6
!i10b 1
!s100 X0:UfH2IWml?DTJ`47`2f2
!s85 0
vOBUF_LVCMOS25_S_8
IB;3Qcz=Qon3Y<Jn]dn?_M2
VN:H8ihceC7Y;X_?fB>UhV2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_8
!i10b 1
!s100 RX?ZcJV@0z_fiZ485Bz1<1
!s85 0
vOBUF_LVCMOS33
I7bdb`BIfREIGgaL0UXE2j0
VhVlOW4]:c7=<=nna50_cZ0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33
!i10b 1
!s100 b_1V1c4G;@LV_QNloZ`J72
!s85 0
vOBUF_LVCMOS33_F_12
IV`>Yc7g2kaFClNW5P7@i`0
VXQLP3URIHDbbTY=PiLVDO0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_12
!i10b 1
!s100 Vi>dFJc]Sm8_oZ][AUM<H1
!s85 0
vOBUF_LVCMOS33_F_16
INi[T78RoUL[9FhK6W6lIf2
VkjZUjM@YOZ1C]Lj[3B_>W1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_16
!i10b 1
!s100 A@WfF0Eh1>b;j<I<8:WOz3
!s85 0
vOBUF_LVCMOS33_F_2
IWXzkgLOQ3WjMfcZmR`kfo2
VZee0WoV;agmnT`D4jf:hc2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_2
!i10b 1
!s100 R7_V1zZG2XCGz_R;cakDd3
!s85 0
vOBUF_LVCMOS33_F_24
I?6nojA?O]HJ7l_Ai?eV<^0
VghXn?M71ZaRD0mHhQcO@J0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_24.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_24
!i10b 1
!s100 m75XX?=_;05Uj::j;kPc81
!s85 0
vOBUF_LVCMOS33_F_4
IS^hCUd<MmB3fdORO3Fbb^2
V@Om<Uih2L_Va6c>7ViQ[X0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_4
!i10b 1
!s100 [`j@=dDjniWnTbTgB9VFD1
!s85 0
vOBUF_LVCMOS33_F_6
I[:3n^h4jnkz>ffhAmjKz91
VlXQA[TBi5FGOMjMY>4j5W2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_6
!i10b 1
!s100 Fa[mCVRl2OUV7S=O`OnY>3
!s85 0
vOBUF_LVCMOS33_F_8
I;5X]1YZjD?^aQHgDB3:Ad3
V55LjNGN7^SZT:En5VAiN43
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_8
!i10b 1
!s100 e[3]cMf7zC1aTHEG^Qb4K0
!s85 0
vOBUF_LVCMOS33_S_12
IXCZaL`e9Jg]dQQ09H;`i92
VnDO;_Mc>oQ]4Pi]d7OYeJ2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_12
!i10b 1
!s100 5oh24EIa?[<jAn:PCSW3Z0
!s85 0
vOBUF_LVCMOS33_S_16
I_KTIofaRDWP8cV=<ReDzg1
VB97P_f;Y]jciB=W>eNY^j1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_16
!i10b 1
!s100 OOYiFV^V6DZgzQIn:RjW70
!s85 0
vOBUF_LVCMOS33_S_2
ICB4Ifl6FT^idSAonDlnP[2
VQ0MYB151RM`MjS_H[J6A01
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_2
!i10b 1
!s100 ?e[CHbigK:hlWYiVM^@<P0
!s85 0
vOBUF_LVCMOS33_S_24
I[Ja6Y8mKa2YD;W4PZXXP41
V^hmhAKmE>Ff6e8NU_bFGN0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_24.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_24
!i10b 1
!s100 B=SmhlJR?fb9maHPeFdWO2
!s85 0
vOBUF_LVCMOS33_S_4
IWePeYdN^?4F]Mi^ITZ<Lb0
VW`0Lo4bXAVEoK5BVl27ZN0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_4
!i10b 1
!s100 5c0OOmTb7XHJ6]CHF0hm<0
!s85 0
vOBUF_LVCMOS33_S_6
I9lhFZ5R_:Lae1Yhmg0bfm2
VJJW?DcP^XI0dRI5_8T7^72
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_6
!i10b 1
!s100 <D`[hAnIVL@SD0J`YoXTf3
!s85 0
vOBUF_LVCMOS33_S_8
In8Zeeo_nhfK<`De:^`8kT3
Ve;Z9:j5KUzhGaPI>DQB?10
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_8
!i10b 1
!s100 z5:dCkfkmgA]kT8F;[h1;0
!s85 0
vOBUF_LVDCI_15
Ia>WdzYJiAb?4Zl25JilT60
V]4n_d;>8AcQ=b]2_ZUD9P1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_15.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_15
!i10b 1
!s100 62K^AnCdCd260jaGee0;A0
!s85 0
vOBUF_LVDCI_18
I;7OAc:JM^J]Ae0baQGfQ`1
VDBC33<D2:^FAaA4PG1@O11
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_18
!i10b 1
!s100 3F8[lmgIPcD2H5cRegRj_2
!s85 0
vOBUF_LVDCI_25
IT`AW3emjTkHEdEg1RS=872
Vb]UIPk6ToPmkZ`M@=F2FF0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_25
!i10b 1
!s100 Fdl3]LoSebFe[WA_[zhV>3
!s85 0
vOBUF_LVDCI_33
Iim1EVR7odWIfL9T[1WOPS2
V]BV1g=9T^OmcZ`_Z]bLF=0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_33
!i10b 1
!s100 a]ZJd9^TF]9I9cY]c0nnC0
!s85 0
vOBUF_LVDCI_DV2_15
IXDZR^443<_LLd_:cd6_5B0
VMfmJZ1L^;oTnTAbo<leC>1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_15.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 f1D<GSSYiF<n`ZhmWg<We2
!s85 0
vOBUF_LVDCI_DV2_18
Iz0aI?XY<n]P=f3TmohGG50
VbFd5OC97Y^9VYYl3U>[Dd2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 P?QNEVQL8j`C4=0WU=YCj0
!s85 0
vOBUF_LVDCI_DV2_25
IPc=?3g?d>6K4`M6o6nl^J2
V;LL_XjkUET>ESi>GiYbC33
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 b4Wo:Vi`K?ebX>7Hoh=Ba0
!s85 0
vOBUF_LVDCI_DV2_33
I9`7gE<lLH2[C8mAYVkPb:2
V@[KITm^D>iJho?>U_DU<42
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 cTC0SHdXMmz>TI]Ji9C2i2
!s85 0
vOBUF_LVDS
I3Ii92Fb9N62UoAB?@f<jm1
VDWB9iT5RJZmgg[;M4kGZb3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDS.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDS.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@s
!i10b 1
!s100 HWk?>SRa`>G9zH=VhmCiH0
!s85 0
vOBUF_LVPECL
I1[f;^>a4Pm]>^5;3A;68E3
VVYBDIIMi2A@K3F0`fP[[Z1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVPECL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVPECL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@p@e@c@l
!i10b 1
!s100 ?Y@`>coN:_B0UATnPZ0X53
!s85 0
vOBUF_LVTTL
IEAE006d3I7PO66EAJI]Ti2
VBS9WaKzXVQ@kg`H<H0I[U1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l
!i10b 1
!s100 z?k94fnX@mYW6QNS?;SDI1
!s85 0
vOBUF_LVTTL_F_12
ImB0`cDIE>ACY`@hS@b8Q11
VdfQHL;WlVgCiij4EEE`V31
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_12
!i10b 1
!s100 BWHhCm31o=fjD5di`HK>A2
!s85 0
vOBUF_LVTTL_F_16
Ig1V_JB1g:ch?8KLCeBV=P0
V_Ecga]dPHWGm35<8MNBQl2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_16
!i10b 1
!s100 cJ8kgD6aJ>c9?`@5O=SI[1
!s85 0
vOBUF_LVTTL_F_2
IFm?J0kC<jodR0ge]P43zG3
VH_Q6aGW4cE>25DMkH2Q7a2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_2
!i10b 1
!s100 WG90NAiD>1SflHN7M[5go0
!s85 0
vOBUF_LVTTL_F_24
I8]Q]0T;mifHYS`FI92]V51
V;_bNO5UUMhEDRf>gSA4F?1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_24.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_24
!i10b 1
!s100 DG6l6g0B1VBoHQe?izPDz3
!s85 0
vOBUF_LVTTL_F_4
I7Wz?Qh55^Zg;L93?Q[BzK2
Vea1F<>JFFR<nAMiRBb@mE2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_4
!i10b 1
!s100 @Sg[NJlliYUPMB@4h<Q7;1
!s85 0
vOBUF_LVTTL_F_6
IlKmGHbXd4OlGY:I^kXT`o2
VE4l@9m1GhJk>Y=_9iaPhb3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_6
!i10b 1
!s100 m?K:8;;]ammklSn]:`aR_2
!s85 0
vOBUF_LVTTL_F_8
IzY`fSk?b=N68WUH;LVO_D0
V^=LCCjPeVl=j8Z<jlN5i^2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_8
!i10b 1
!s100 Xk_li49Y<1iW@<R2dli052
!s85 0
vOBUF_LVTTL_S_12
IK<563c>bg[baQ=K96]S>V1
Vj9ETdc:AJ3hnZAbcg2A6T3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_12
!i10b 1
!s100 WiFDCeZhTe>]dBc11O@;P3
!s85 0
vOBUF_LVTTL_S_16
I3OoU[RcmKA?=A5?KK9=d>3
VBBV3zUbM;LobALWfWR^TJ3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_16
!i10b 1
!s100 3@U3B2Qb9kk^^N^U8hHoN1
!s85 0
vOBUF_LVTTL_S_2
Ib0`VTRW>gF07EzDe;6F0F2
VB4aWeWYmBo;U05>lA@K7e2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_2
!i10b 1
!s100 ZH3E[BKIfgaH>i?aB[gWX0
!s85 0
vOBUF_LVTTL_S_24
I6D:?OUiUJ^TCKTG`Pl19S2
VBzjQLfBXm>=;EZOdWQLKF1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_24.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_24
!i10b 1
!s100 bONH7a8daG@hi60DmX8Cc0
!s85 0
vOBUF_LVTTL_S_4
IbF`?=>TCm;9UD6BNmn72b2
VWnGz`U_d8Ki7`Fd?DPeco2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_4
!i10b 1
!s100 @^2P[^>VkEKcFA^BGb0Xg0
!s85 0
vOBUF_LVTTL_S_6
I=f?RVVc8;F70`i@:Y6HeS1
V;L_e_4Nj9TC3F=S2WE:J93
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_6
!i10b 1
!s100 F36L[7Cml`WBHB]Ym>NHf0
!s85 0
vOBUF_LVTTL_S_8
IF3SNODEfD5gNDdGIaiLEH2
V8fYaRe<N3iLCJU_9]W=5@1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_8
!i10b 1
!s100 g[F9?g]eCE?W5ZR7[dkhC0
!s85 0
vOBUF_PCI33_3
IE_dNSP`Q7_KOacGcJWhnX2
V`JGVF>?NZbES]ci0RCFYS0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i33_3
!i10b 1
!s100 8i6514OYEAVd4HV[gN>`f0
!s85 0
vOBUF_PCI33_5
I1]T_`f:hgK_mzfNU=^c@U1
VS80z2AD1Y`NZ2X]m49``41
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i33_5
!i10b 1
!s100 >giVi5g??GK`cc=J?[0Em2
!s85 0
vOBUF_PCI66_3
IGKSAkfcehZZ4hbMce6N7O0
VLbdjWDkjo6iI1_OiJ>Uk>2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI66_3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i66_3
!i10b 1
!s100 iR]lLK;NID:o^8nC;n=I^1
!s85 0
vOBUF_PCIX
I]h2eVS4h7GKz10SQkC1F92
V^HD;Ib48I9iGC8LKVCgAA3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i@x
!i10b 1
!s100 6d[XFPSHXOF`U5<QXYY:Y2
!s85 0
vOBUF_PCIX66_3
IU_Ic_lQg2@U2mfL:jY@bQ3
V@L=UP[N5FSH^S[N6Lm:^b1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX66_3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i@x66_3
!i10b 1
!s100 kMWzi2dKL>K<H3GE2MVgz1
!s85 0
vOBUF_S_12
IlTEOdS;[Llz0_WchVGPTj3
VN8CJZj2zk=ZRSN817`hTf3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_12
!i10b 1
!s100 _j9dL6ko8AHW0]]EMY<F73
!s85 0
vOBUF_S_16
INT[1]B^Q<;BB:V7CK929T3
VIVkdhMin8gPTJCedUV:8>3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_16
!i10b 1
!s100 jZKDWG[3FN34Wm`7j7`dh3
!s85 0
vOBUF_S_2
I_WLO;SfChgbkb=zm<Lz313
VSe8eZ1d[FFXlS4BYQVMjD3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_2
!i10b 1
!s100 0ZO;WiN4PJS0e_]QNOH871
!s85 0
vOBUF_S_24
ID41CJJGlNY:^;bV`M[h<_0
V_?;4[PbiDj8d9mA9hXB;61
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_24.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_24
!i10b 1
!s100 4J69=ESeQ?R70ez=NXf]92
!s85 0
vOBUF_S_4
ITNT[C^kZF6g4Eibd8:O9C2
Vc3`c7^LXdN7a^Z]lcd>li3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_4
!i10b 1
!s100 >B`TjPdIk<^_bJc8odC0]2
!s85 0
vOBUF_S_6
I:dN0APTHY^72Z9LnYH9Yd2
V1bNLOj9dBod?<NlQli;VV3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_6
!i10b 1
!s100 m^XhVG<[YYQJiQf]=>>2o2
!s85 0
vOBUF_S_8
IgkJ:LRcWCnD9lN5J0d2Hj3
VQzR@RLO_LNRzm;JaC6dJG2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_8
!i10b 1
!s100 TTNRKfd`8eKNW>^@:K0ac2
!s85 0
vOBUF_SSTL18_I
IfhBVzk5QUfWD@6[K3lg]M1
VDm93=J3WMPBn6^CUfDMKW3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i
!i10b 1
!s100 VAf9=BmEc4JzXTYJjdle]2
!s85 0
vOBUF_SSTL18_I_DCI
IjiQ>BzEL68UQDX^GR^GU^0
VLjQhWiYDJQjczd:7PcY?B1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i_@d@c@i
!i10b 1
!s100 1nUFJb[=DYl1Z;cTbl<K]0
!s85 0
vOBUF_SSTL18_II
Ia5fJekXDkHecJB[=kl35C0
V^j<lR0:_5_m2IL9TjXFC31
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i@i
!i10b 1
!s100 Vlzh4a?Qz<C5Q:E_W=]dO2
!s85 0
vOBUF_SSTL18_II_DCI
IR5=NFW3BX`:aR<48abS:n2
V5UKM:<UUl0Pn6_:7]<B2M3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 H<l9G7LQ9eMIj=UTnO<KO0
!s85 0
vOBUF_SSTL2_I
In6oUI9z>fiGhmaS;A`I_93
VkgPA9`GM`kO__5bKHRS942
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i
!i10b 1
!s100 RSA_nCj@[b>o`jGUH`GSR0
!s85 0
vOBUF_SSTL2_I_DCI
I2JDS76gXaOY6Y=eD:nz7Y0
VMGBo?@^fzVHS?oPC4:lTN1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i_@d@c@i
!i10b 1
!s100 2af3gM=i1NncJ8^oWb3Y;1
!s85 0
vOBUF_SSTL2_II
I;oSF?jlBYLE=<=:4<b25n1
V1DJc04:8GA?GmJ525]abI3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i@i
!i10b 1
!s100 [[nEmg]GQOSdbH7CKomzX3
!s85 0
vOBUF_SSTL2_II_DCI
IZm81WiK0kVnX3_TU]I<o03
V`1k@SLG;fVO3L6kHRPOH>0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 3a;RPI?fX_WNZ71CNS@[C0
!s85 0
vOBUF_SSTL3_I
IPef>[BbijWeh1m`68B<;@3
Vbo:PEZaimbOYS9_2UHTSW3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i
!i10b 1
!s100 DMWI[G7m[eSWSgJ1@a[eK3
!s85 0
vOBUF_SSTL3_I_DCI
IZ`ma>3FgagO<;mj06eS;g0
V5Ro55iO_NbH38>N:6BP<:0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i_@d@c@i
!i10b 1
!s100 M0oCn0U=L71]PIZ=oP4gZ0
!s85 0
vOBUF_SSTL3_II
IlI<aIDzg`6kO3YhQI67^W1
VnQFd13FT9KzHh9g<[FJDm1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i@i
!i10b 1
!s100 c=aPjGiN6RP;YXV=Bf3ZO2
!s85 0
vOBUF_SSTL3_II_DCI
IViD9P=8?DHd_TRWz<9G1H2
VMU=OoAWGRWeWLHPRkfHHN3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 ]e@GQPRlS3`H<DAALR_oH3
!s85 0
vOBUFDS
IXGT9j^^B_SGc11<GG>F`F1
Ve=kK@F;zi^E3V[V?3]Pk=2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s
!i10b 1
!s100 <j9P5_L>:fVaV[L0GnDQ`1
!s85 0
vOBUFDS_BLVDS_25
IE=6R`B^X<[kdFYS4IGNhG2
VmXD`8@Jf>S;LEDF>@E12@0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_BLVDS_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_BLVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@b@l@v@d@s_25
!i10b 1
!s100 iRR7c2hjf[kXehZCOmhi:0
!s85 0
vOBUFDS_LDT_25
IX20M4Qo06E5@c9]Efi8:43
VVke5ROk]?m4cH@O3RlCWF0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LDT_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LDT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@d@t_25
!i10b 1
!s100 ^janjn95hd=i2a;N^BW1m0
!s85 0
vOBUFDS_LVDS_25
Icfc149FXY]kPVj6UCL<3_3
V2S>nXBM[;ISL2]fbmUf_D2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s_25
!i10b 1
!s100 WK[Se0h4T[nI1jd;h8V4=3
!s85 0
vOBUFDS_LVDS_33
IJV<3SLo@k>@O17XD:QJDi1
VJn?DbG;00Gl7^:o^YRfM31
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s_33
!i10b 1
!s100 [;JzT[7NJEeHQbRnN^]_H0
!s85 0
vOBUFDS_LVDSEXT_25
IK:ieWm=g;nll`g8;n4HEO1
V46PPeLdedY><QT7^i`E_>0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s@e@x@t_25
!i10b 1
!s100 YW<OM@=oa1?OcWVfH><Gc2
!s85 0
vOBUFDS_LVDSEXT_33
IPX]BZNM=NA_<=n92J4BAi1
V302?nLFMdkP<jKHWb5lhk1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s@e@x@t_33
!i10b 1
!s100 >>Fhk:1BRd<mkf`:S;4K43
!s85 0
vOBUFDS_LVPECL_25
IS]VTfRc8TgBjJnacRQ<E;0
Vk8L1<XNYMLW=aDZ<lm:Jl2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@p@e@c@l_25
!i10b 1
!s100 =QoYSK^Y[HKC369zg5FNe3
!s85 0
vOBUFDS_LVPECL_33
I7iQ6a6oT2>K172FXS5PJn0
VFjGi@[Mm[=_cmJRT=j5VJ0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@p@e@c@l_33
!i10b 1
!s100 0>[01_5^i[c5zoU:3^PKP1
!s85 0
vOBUFDS_ULVDS_25
IW@TZB5e=OP6]T^K6U00;W0
VGmP?U0e2IL=LMEfJHZ^6;2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_ULVDS_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_ULVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@u@l@v@d@s_25
!i10b 1
!s100 DS5haf^l;aAbgWzSUYZ_T0
!s85 0
vOBUFT
I9M`[1Lz8`J_XOTkQf67kF1
VCZ<`_:iB17nzZ5id3>97Q3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t
!i10b 1
!s100 mb;WUVmQDJiGKM7lk=jjW1
!s85 0
vOBUFT_AGP
I5mNlR5EXXK^H1fNz8nSC=1
VnoJcYUA^C0W9[2Q;EAH8d1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_AGP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_AGP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@a@g@p
!i10b 1
!s100 N@6h0OnE6@=o_Jl_5C4n93
!s85 0
vOBUFT_CTT
Ihn]Sf_6d]?:SGGf5R@D8:3
VJ>FD??hRaEPWCmmlD?IC:2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_CTT.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_CTT.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@c@t@t
!i10b 1
!s100 8LjPinZGbVP>l6VWM<fL<1
!s85 0
vOBUFT_F_12
I>J`<2:G<?J>leez3?;FS71
VIPFz=Wh1UYR9kD@_AYFf<2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_12
!i10b 1
!s100 0S:>VI0o_2PH8KgAYPjSH0
!s85 0
vOBUFT_F_16
Id5gc3hS]zC^oE@z`[6TmH2
Vo>mJQZ=oa:MK@7a9J[KlO0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_16
!i10b 1
!s100 U0B]6jOF=O9Bi<[2UeFUf1
!s85 0
vOBUFT_F_2
IoK[XZI^J3>b8X@^@gYR2l1
VcH30nC?VlM8D9lVOOUXYC3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_2
!i10b 1
!s100 6Ji@`dm@fd<DiUZd@EJIY2
!s85 0
vOBUFT_F_24
IK4]geOV69IzPo2@JHo]8n0
V5h_YXP6m0P31DVSC<dn<I2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_24.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_24
!i10b 1
!s100 :O_:g=9GZ`Dza1ocTe3db1
!s85 0
vOBUFT_F_4
IajYVaIe<[YCU`4in6G>4I2
V73g?h05C4khbGcl2?U6<:0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_4
!i10b 1
!s100 ]@JFZ5BbRZ[J6<4ijRNMN3
!s85 0
vOBUFT_F_6
I_oGio=OR=AiOFnWgABeoF3
VgY9kkU5nJ0A=j8EXLcDgi3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_6
!i10b 1
!s100 g26@MJX7ZcdOlJGh9o70g2
!s85 0
vOBUFT_F_8
Iaz`c9TehcP6?T2Za;EML`2
V>6:846?iGiiBl;o>B7W8T1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_8
!i10b 1
!s100 [OMOo:BdAd^>jT]i9GieA0
!s85 0
vOBUFT_GTL
Ieg6lg=PmKbBbS]<:dd@Vi2
VUZBeL[<InA^8OZDUaf>kb0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l
!i10b 1
!s100 X@CQJ4@2zSg4gHi>UD[7e3
!s85 0
vOBUFT_GTL_DCI
I6dS=8CcJFRkmeI]bI?A:Y1
VaaX2P:L5mZNchj55b^zzG1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l_@d@c@i
!i10b 1
!s100 eNbURUMT=O1la3ET3i0P?1
!s85 0
vOBUFT_GTLP
IgdhOdY@^W^1G5l<A1Qz@W2
VF[CS11]`EUkLN8=N_OLn21
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l@p
!i10b 1
!s100 LG174^liPZQfbS1_HhOXH0
!s85 0
vOBUFT_GTLP_DCI
IhFJnS4UVB7_N`2j;^5<3n0
VVlXCN5UI`lecBM30gnL0h1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l@p_@d@c@i
!i10b 1
!s100 RciP`5]c=c^<KBe?bGXN11
!s85 0
vOBUFT_HSTL_I
IebgzWmLZEYKGeiTjLgbcZ3
VRASWo7oXDXBf9?E`iLmHg0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i
!i10b 1
!s100 ebcXbYLQF5bB>>m=8aBXF3
!s85 0
vOBUFT_HSTL_I_18
IPbYVJ]6ee1<[575DDoM``2
VKI8:FDM<kPd0TKmE[Q0D`0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i_18
!i10b 1
!s100 MYA;:K3G]djT5V0WocX8C3
!s85 0
vOBUFT_HSTL_I_DCI
ISNHJbEjf=UAeYNRO9X[Rk3
V9c0Y8>][Y?mMnTOaQVL2A0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i_@d@c@i
!i10b 1
!s100 f`=UN`8zi[iUWUS:Z_^:E1
!s85 0
vOBUFT_HSTL_I_DCI_18
IF[QY_JNMZg50j[Y59Fc8j0
VfI65BdFG1:Y6a9LJ1k7hZ3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i_@d@c@i_18
!i10b 1
!s100 o8fX1^MLOdXgb2NT^ZZAX0
!s85 0
vOBUFT_HSTL_II
I^lSiG8il1eiMlHG;4ocAG0
V?E>SK4JUkMOla^mW=7g`h1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i
!i10b 1
!s100 Yj_nheeWG[;C3KCeO2=N32
!s85 0
vOBUFT_HSTL_II_18
IP2LF@OFDP3]g;z050@O6P0
VBV4>^DO7]6Zg[k`1ORMHX2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i_18
!i10b 1
!s100 zDNe3_3h2mVUUVN2ciNl80
!s85 0
vOBUFT_HSTL_II_DCI
IL6h]c4<TzcXUM46?=eKM_2
V3j^CnUZ?nZPFoEcD4aof?1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i_@d@c@i
!i10b 1
!s100 RVeRM50_BC3_Tg]m_?;[c3
!s85 0
vOBUFT_HSTL_II_DCI_18
I4da6g1B1T1UWL0ikIQC6O1
VIfcn?Rj_XgSloUjCd20f30
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i_@d@c@i_18
!i10b 1
!s100 CUD:Ce=z0z`70<ElWNZh51
!s85 0
vOBUFT_HSTL_III
I;O8n27ljgD@1TLTfNO9h^2
VkoU4_IciCg=>O8SPLK;VJ0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i
!i10b 1
!s100 l=^4A3Wc?NVj49Zbd=X@20
!s85 0
vOBUFT_HSTL_III_18
IIePUMDF9D3mQ<AYAmT;UC3
VWi6nagHX`QjGa_BcTb8j41
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i_18
!i10b 1
!s100 0?O5IPEBDoB6>]9:]2;zI3
!s85 0
vOBUFT_HSTL_III_DCI
IOzKbV=<4neVgPB5GIf;DC1
V^8IL6NMKj9dgOR8EMiZTH2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i_@d@c@i
!i10b 1
!s100 A3fb;CX_C0MddA5?Vc?;J1
!s85 0
vOBUFT_HSTL_III_DCI_18
I]S72IaD=IL=8JejUO39MN1
V2W4Oa4NhM]7LiBi?0?MKa0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i_@d@c@i_18
!i10b 1
!s100 _1D?C:XZf;FBBKff3J<I:1
!s85 0
vOBUFT_HSTL_IV
I2cm1>UmoTg57J>Jn`>oaD1
V;fo<C:hL2azOSbkNl:W?i3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v
!i10b 1
!s100 IW5X;]9;1N409i20JSPlQ3
!s85 0
vOBUFT_HSTL_IV_18
IS6ojb8QjYD^gJC6a1^]fK0
VXfnQWM;BMPYhAzNUXXVRf3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v_18
!i10b 1
!s100 Z:e6?Ioid1ABKQLJ=C^a^2
!s85 0
vOBUFT_HSTL_IV_DCI
Iz@zC15AmGfUISFj<P1?952
VfgETl?;ERh?UR0GAEPKQU0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v_@d@c@i
!i10b 1
!s100 J_?a0?i;e0SODlkiI]UR80
!s85 0
vOBUFT_HSTL_IV_DCI_18
ISS=8cl7a3?UYPJ4BS0U7=3
V]Uh@8aR>@dC@U0AJF]XD^3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v_@d@c@i_18
!i10b 1
!s100 @^Oe14P_5Va0<4?KInek22
!s85 0
vOBUFT_LVCMOS12
InA4F50]dWn1Y<H==2G2Xa0
V65kGFneG1@<kg`]JZi2?k3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12
!i10b 1
!s100 UFb9G<EX0b9KfPeoVk:YN1
!s85 0
vOBUFT_LVCMOS12_F_2
Inzm<8@AWgGSl?VYdKNG<l1
V4_QF2N2CAHDmgzb[KdaX31
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_2
!i10b 1
!s100 8XHgjz3A;diSLl[T1IbMF1
!s85 0
vOBUFT_LVCMOS12_F_4
IczceFo6@Xac7F=^i?BQWd1
VgHI3X;PlI13Sh9=LabT:51
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_4
!i10b 1
!s100 bkCDXkRgcG8MDoX4bhaBc3
!s85 0
vOBUFT_LVCMOS12_F_6
I<Qi>f8X5RO:_;L7hAI@P=3
VVidXIfPe:bHC`=nZPB`ff2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_6
!i10b 1
!s100 [^W;m^`nlkEigYKV4W@R^3
!s85 0
vOBUFT_LVCMOS12_F_8
I29Z3m_3XV1jX<22kcQl0z2
VX78Z<=dWmU_3g]2enFh7G3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_8
!i10b 1
!s100 Rgab0QQ_?TEgE:=CacQiN2
!s85 0
vOBUFT_LVCMOS12_S_2
Ih^8=5=ePnXPF;cKHN7X4n2
V]WY6l[`YKLngQWRb64G4c3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_2
!i10b 1
!s100 H[QhWGJQG<^HT7BT[cVim1
!s85 0
vOBUFT_LVCMOS12_S_4
INiAN91gWXPcR9L`HnVe4n0
V64AME7h761`6DkmOWf02W0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_4
!i10b 1
!s100 QUeL36d?]@b58>IHk9j3E2
!s85 0
vOBUFT_LVCMOS12_S_6
InHoCX36bn2N?3@n0cV@X=0
VhW9Vi?jFFMBa<VW1dk4Zo0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_6
!i10b 1
!s100 Bz4@U?;0D9F@@2Q:ZLS=W0
!s85 0
vOBUFT_LVCMOS12_S_8
IQTiN5Gga:E^V9@nNA?EM_1
V4mN4MN@`gY]g7zkTVCQmY3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_8
!i10b 1
!s100 K8SW>mL_=idUEHWoTn2052
!s85 0
vOBUFT_LVCMOS15
IXbCLdPzmAR4IV^e:5XKY93
V3SfU4BolVLHYkQiB<eNPL2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15
!i10b 1
!s100 X9NlUZ_W^F>1mkP]JYNDV2
!s85 0
vOBUFT_LVCMOS15_F_12
IMUzRMXYh6eSn7<_4EobF?1
V8SoI@UZl9RTj49^`6e]ao2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_12
!i10b 1
!s100 >NQ]6=c^M^7gB8^MY>;BW1
!s85 0
vOBUFT_LVCMOS15_F_16
IWIQ:ChdT8DM4FBEmj??9l3
VdfmLFham883z;_k57LiEE2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_16
!i10b 1
!s100 T8m_XGoGNZW0QGn=h6>o02
!s85 0
vOBUFT_LVCMOS15_F_2
ICmVDbmZajn:S_ccSH;Rlc0
VPi63f4mZz^Pz=6hJgS2GT0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_2
!i10b 1
!s100 UfKf53IWZb:mR?2>65F920
!s85 0
vOBUFT_LVCMOS15_F_4
IF4kWWfVYc5dfNWSWIYZ3[0
VGgjg`LU>Q[5ZVZoT?E[?Q3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_4
!i10b 1
!s100 nSCSnIL_Y`=Z]zb@k:Yd[0
!s85 0
vOBUFT_LVCMOS15_F_6
I>McNRKB2SKUCVaiH:R?UU1
VCS4mQNNgHMQEh^Tzem_E^3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_6
!i10b 1
!s100 ZQc2Zl=bNhMoD2kaM`jnD2
!s85 0
vOBUFT_LVCMOS15_F_8
Inz@_Sl8`kKAc=<8K?HoSe0
V9Df42DTXHdRdMFQ3aD9;11
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_8
!i10b 1
!s100 DKKIWA;Dm1@eX3R_F75hf1
!s85 0
vOBUFT_LVCMOS15_S_12
I^<9DHBU>Lj36YcYGU[k9g0
Vo6cUcJ4Mzkjge;zgj7^n63
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_12
!i10b 1
!s100 dWB=Qf^fnmSH=FzBRSIYQ1
!s85 0
vOBUFT_LVCMOS15_S_16
IHUP7:l8ClWeARJad:AX<d2
VTb[4M_Y2k;6WbJ4<JGFf=2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_16
!i10b 1
!s100 H7i;b24^<HgH1R:o_]g;^1
!s85 0
vOBUFT_LVCMOS15_S_2
I5alOaZ@GWLD^XazJ[jC<Y1
VK;V:j;JVT:[@B`H5?cmbS3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_2
!i10b 1
!s100 @UV8Y23YEgNS7QMbE1DG73
!s85 0
vOBUFT_LVCMOS15_S_4
IoUJA]5@gzl307d:KPUdL71
V3H^AMnjP1KT5R<bkmOQY`1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_4
!i10b 1
!s100 bdGFV[^mfc`[KdW]f`h862
!s85 0
vOBUFT_LVCMOS15_S_6
I4nPl2Ezl9=NJAS3_=0j@O0
VPQFffTFlGZ0R<;AL8nSC91
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_6
!i10b 1
!s100 MXc2cj6Udmi6b[zXY^=jS3
!s85 0
vOBUFT_LVCMOS15_S_8
IOf<X;ST_DkW[cYciFol0U0
VPf7@ZfcnD4Kb^8o3U?S`G2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_8
!i10b 1
!s100 LTlAi^;LSVBTULa@Yja?K1
!s85 0
vOBUFT_LVCMOS18
IX`@oE0^15hT_Ngf[b7N^C0
VIU2Md>7QO0eo]cJC6W>Rb1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18
!i10b 1
!s100 A5MfbHHb4:1ljT^Ek@aX11
!s85 0
vOBUFT_LVCMOS18_F_12
I<F?0fdc3VM6HFBHUJT[=I3
V;V971F]OMXB1?k?P:P[X_0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_12
!i10b 1
!s100 Jc>`LNKI6;RLlnzn<hP_I1
!s85 0
vOBUFT_LVCMOS18_F_16
IAOcGWY:NE1bSPkC5e7VFc0
VU[N`8_JEEaljCJ91:M>hl3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_16
!i10b 1
!s100 6aoO6iV9;^hKWXJ:C3o6I0
!s85 0
vOBUFT_LVCMOS18_F_2
I<TX>5kooM7ZCU]@iPoACL2
V8FjMKJjj_H8gGiV6kABmB3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_2
!i10b 1
!s100 6]EV0J@>z_H96QK96e1BH2
!s85 0
vOBUFT_LVCMOS18_F_4
I?l8C^6[Y[Q48z5eV]PIXK3
VTD10jbT@3b>c`>hZfz85Z0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_4
!i10b 1
!s100 >WHQbP[GY09:ThiHk@E373
!s85 0
vOBUFT_LVCMOS18_F_6
IR0OGbFE1>8kCemnka3TCQ1
V^^LeTG219dZ`:EUg_>iNP2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_6
!i10b 1
!s100 =3gh8LUSH3Mo0PC?P4C3j1
!s85 0
vOBUFT_LVCMOS18_F_8
IPizXG;dYi5Q`kS5ECYIld3
VlNolM7CX=RZff8VN6V05>1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_8
!i10b 1
!s100 co0Lkz6cOzmRdMPalYk^V0
!s85 0
vOBUFT_LVCMOS18_S_12
IDe54[lj0T2E5]V4@2>0hg0
Ve1_<a@ZISOdK6lBDTo>5`3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_12
!i10b 1
!s100 [3n9zfQ[zY=zf@T75Nf553
!s85 0
vOBUFT_LVCMOS18_S_16
IUTjNAY<n6>_od<`Wm?mm]0
VOIG7NQej4KQ^dDd[:<Zh62
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_16
!i10b 1
!s100 7BWQ=KogRBo2<WX_KiHlT3
!s85 0
vOBUFT_LVCMOS18_S_2
IVOR;3iKEFQf1MFCY:]59@3
VWa4mj:KXoPWBK:Y1@zIF@1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_2
!i10b 1
!s100 SQzL6CBX<c[>O>BXi0ILo1
!s85 0
vOBUFT_LVCMOS18_S_4
IZlLTd138@APGo6bd]jfX90
V1_V@2@ZH`T[aoGo0a<E<Q0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_4
!i10b 1
!s100 K76^zEj0RIm=DkhJ^BGhK0
!s85 0
vOBUFT_LVCMOS18_S_6
IRE[bQ>X5Z9?^E4zYWh?f71
V]BUm=Om:n`kTD1GX9cJ1V1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_6
!i10b 1
!s100 JjWNLP^f[5]AQSYgNH_jQ0
!s85 0
vOBUFT_LVCMOS18_S_8
Ifl9lBVMASXf`7lA2nHYV?3
V6cUiiFj^ORz@AXEOVmDbW0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_8
!i10b 1
!s100 V[kV;8?N7A?168gYo^IcY1
!s85 0
vOBUFT_LVCMOS2
I]5J^]aCgLizG]hY5a_1eb1
VCBOJ9l3OQ4Z7Kjie`gCjJ0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s2
!i10b 1
!s100 1RYC9ASUAcHABM?eOGi;P0
!s85 0
vOBUFT_LVCMOS25
IZNg]c9BiYIHM@OP1dhOm42
VAGW9[X2U3VFEJOD_g[EGc2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25
!i10b 1
!s100 `]Dm9nYWYL1jLRb`1[HcD0
!s85 0
vOBUFT_LVCMOS25_F_12
I_IP3>E6GAlhNOVS78D?eP0
VeNDbVFLjKBSFKkIMVelP_1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_12
!i10b 1
!s100 O_3727nbSmhV^@9cXPMFK0
!s85 0
vOBUFT_LVCMOS25_F_16
IF30TGJhh1W]aJ3Hed_N6K0
V3bOBmRX7AgO`?n2MhfIE53
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_16
!i10b 1
!s100 i?oI::GWe8PRAZ:@501Z=0
!s85 0
vOBUFT_LVCMOS25_F_2
IRMmZV5PFIE4YHZ?^do`Y61
VgFD7YBnZ<W<Nc_C;I8GLU2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_2
!i10b 1
!s100 6V7S3dljfg8l9M=S4MNF72
!s85 0
vOBUFT_LVCMOS25_F_24
Ih[oV`[5_B]b=XmXD^?og>2
VIZXbMTNjV3H0P@<iSWMj33
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_24.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_24
!i10b 1
!s100 BL[jg4X_>U018ajmBYz=03
!s85 0
vOBUFT_LVCMOS25_F_4
I;7^ahiYd@=NROJF<eIUM`1
V80hVQeTJ3=F7KdeA_XU4F1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_4
!i10b 1
!s100 b>6nD44YF7BH2`[ZThK7V3
!s85 0
vOBUFT_LVCMOS25_F_6
IXVnXj;l142]WGa8PE9<0Y3
VaggVgnY=PRYOQHJ:YHY`a2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_6
!i10b 1
!s100 M<oJ4:YcO>1>oRm[R>l`M2
!s85 0
vOBUFT_LVCMOS25_F_8
I@ShECH0UfmGn`eLO8TRHD0
VQA;m8[0H45QR6iEFa_SA20
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_8
!i10b 1
!s100 zmQHZNYGklNQVV[9eHVBd0
!s85 0
vOBUFT_LVCMOS25_S_12
I_]nRUV:C`GbhW5Bez<C0B2
VAOo1R@Gb0inZH[DQnY^0e0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_12
!i10b 1
!s100 CC6j3WQS[X1Ool0:T0T541
!s85 0
vOBUFT_LVCMOS25_S_16
I4ZH^gO5:>QcaDX0A8ldO;3
V2A:`KQcdf4V<U3igE[WGZ1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_16
!i10b 1
!s100 ^IBU[XjMoBh_OUWRjn8<S1
!s85 0
vOBUFT_LVCMOS25_S_2
IGcg`RjfzO?CAS6B19`8Q[0
VR?:o5Aj8]6^C_Q`6;gRKA3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_2
!i10b 1
!s100 >=IH3eGHMJT9J30lk1Scj1
!s85 0
vOBUFT_LVCMOS25_S_24
I3QMlmEMoejjCZmNdh;2JY1
VO_00ED<aIA=5kf3c0OgIP1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_24.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_24
!i10b 1
!s100 z@M_9dWMi`=D:5Bal_K[N3
!s85 0
vOBUFT_LVCMOS25_S_4
I7I]1=RGDSDKj`]@]dX?<B1
V0F6_9i5m?::;[YgVNZZ<P0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_4
!i10b 1
!s100 QNemV;6z6_Q_d9=Q9h[9L3
!s85 0
vOBUFT_LVCMOS25_S_6
I`37KRQXe^`[U09h>XI2R?1
VR]CRNhdnBe^`_[kc@]L;D2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_6
!i10b 1
!s100 o54bAP^mj2G>a23Jnfbm60
!s85 0
vOBUFT_LVCMOS25_S_8
IWzLn0`8jMah;3Jo;Ea>QQ2
VJ9k]iOzlZV8IbdlI[@NO90
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_8
!i10b 1
!s100 3mDR5HW1B;4jSfk:83;h80
!s85 0
vOBUFT_LVCMOS33
IhbF?k0bWzebl4;;aITeKn2
Vcfk<:lQ4YJl>3HagAUbbU0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33
!i10b 1
!s100 ;nPR[hoV>i=eA64Fd79kh2
!s85 0
vOBUFT_LVCMOS33_F_12
Io1mhY6jOTHZgdHD]kBP]>2
VB1VAWd8f>[kFBPk633@PX3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_12
!i10b 1
!s100 E0<;N=ThSEzUePMYi=JPP2
!s85 0
vOBUFT_LVCMOS33_F_16
ITjROJnSeXO?[:nl`0<_0I1
V2j=<b99Jmlc1ENjV9Y3j@1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_16
!i10b 1
!s100 QJm1@P0N?LPiKg]ZQ[fOX2
!s85 0
vOBUFT_LVCMOS33_F_2
I_@OGlR>f6O7KlR>mR5h=c3
VCoYeAz0ZDcVNJl=4zFLQ[0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_2
!i10b 1
!s100 iLJDJ6^TdE[OzHPN:?YJi2
!s85 0
vOBUFT_LVCMOS33_F_24
Iol3e7TC@cmNY;X_zH;Z9B1
VJfH0f[QhC6e>jFHG<zQz?0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_24.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_24
!i10b 1
!s100 JM=bFn<CiP78ZP@Ib`bY52
!s85 0
vOBUFT_LVCMOS33_F_4
If[OcBBn1>@<AUbW9fQ5Ok3
VlHH:ond?l:l]m036?C1hU2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_4
!i10b 1
!s100 JfTPAKiD3<lz@jboY[2ia3
!s85 0
vOBUFT_LVCMOS33_F_6
Ich3M7>PPJPEU8bEZN:08k2
V=e5KFjKX20@I6M:zEQP533
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_6
!i10b 1
!s100 kk<kGd8P^M:L8Y_JRJfR;3
!s85 0
vOBUFT_LVCMOS33_F_8
I7hkj^[K>2GTCgVYVYaJfA2
V;9m0iKYmD[>>K5eUSieOm3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_8
!i10b 1
!s100 VMJ_P9FEmDYAk>3nf[n:a0
!s85 0
vOBUFT_LVCMOS33_S_12
I8kO6;274ROEljm==H<jQB2
VlL;m5U3d_06;aj5gDc;H]3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_12
!i10b 1
!s100 nSQ[8[n?W8jzS5kkH8>]X1
!s85 0
vOBUFT_LVCMOS33_S_16
II4OECZKzoSXXWT[j1jlWh3
V;XDQ5AK50Rhi<CFME^C^B2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_16
!i10b 1
!s100 Ql6gdU?:J<?VaV<R6F?_o0
!s85 0
vOBUFT_LVCMOS33_S_2
IOdZ[67=[XZM4XP0U7UHE[0
VgOId4hX^C_T[hje;^[1UD0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_2
!i10b 1
!s100 KWllPzga`GclLQQ<]SLeZ2
!s85 0
vOBUFT_LVCMOS33_S_24
I=:D8P7`]kG^RU<0Ib`f9F3
V?fMl8LJ^8gg:o8?T>AAUn2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_24.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_24
!i10b 1
!s100 X2mFkY>XlZ1LE5XNnI:b53
!s85 0
vOBUFT_LVCMOS33_S_4
I:X:<O[G[W:7TaRNjbM_<?1
Vi?[Y4TJ1Bj_b7a8WQ[U:e0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_4
!i10b 1
!s100 I9Y0mA2KZMZi@7Ha;R]cY2
!s85 0
vOBUFT_LVCMOS33_S_6
I7lXhDi_7bDo1BS[7z7;6A1
Ve;>0E8RdKF4JLW]7S0K:C1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_6
!i10b 1
!s100 WM]OQjJWVYR<I<XRhbU;60
!s85 0
vOBUFT_LVCMOS33_S_8
I8EABI1Dk>KO:`?9JCfBbe1
Vm^:l7hbd7oRKi5Hn<OMI22
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_8
!i10b 1
!s100 EUGUF6YA;9H4JdnIeXKWA0
!s85 0
vOBUFT_LVDCI_15
I1OXFLNX0UKWTf;7J?@[B13
VW>ISB^6o11Tbd]Phh>An93
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_15.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_15
!i10b 1
!s100 1`?b=;S3PanjXn`Ng1fCN1
!s85 0
vOBUFT_LVDCI_18
Ik<19JPMU_UO<=[4V=j@0k3
V4B`l]0Y6VfnYA9eAma:_i1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_18
!i10b 1
!s100 kM?fPo1>UUCi_VGfzhIZN1
!s85 0
vOBUFT_LVDCI_25
IK`_Bd_He34b`K@RUW8h4;1
V@4RaASC]l]RW`7GY;Bi1;2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_25
!i10b 1
!s100 =mcDK=8D8W=U@k?ned^m51
!s85 0
vOBUFT_LVDCI_33
I0;ak_U0:lTm9lTUGVUk@@3
VFe6cKc30Ah1KSY4Rz`^@n3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_33
!i10b 1
!s100 JaP5EaXWl3Fc6d;SRg^bh1
!s85 0
vOBUFT_LVDCI_DV2_15
IOJQDA`cmkZ_3aD@j<_I_=3
VcYU5WV:keo6]fOK9NM=nR3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_15.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_15
!i10b 1
!s100 l?Sbem[=:K^LiOa6mLl7H0
!s85 0
vOBUFT_LVDCI_DV2_18
I8oEo;8`8bIWzzVlZ2;Ti:3
VUmXM8cE[>[oUL<5bFRT:W0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_18
!i10b 1
!s100 2oiY81[bN=PeFYhTG:m?g1
!s85 0
vOBUFT_LVDCI_DV2_25
I`GBMKORm_SeoEf?z25ULD3
V4VhBDMFHg=HWcjI1[Ub8O1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_25
!i10b 1
!s100 FSMON7KIN9AJmZonFX4Oj1
!s85 0
vOBUFT_LVDCI_DV2_33
IloV3`[I?d@>POL8EgoSf32
VB]Qm@7Z^2>mlB^_i?]7W60
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_33
!i10b 1
!s100 ;XL2>LXF1RSAaYWHWJ3o42
!s85 0
vOBUFT_LVDS
IIO4mXTQYXLPEUD]=4VnXW0
VK<=CL5X7nLQb>eledlh;Y2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDS.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDS.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@s
!i10b 1
!s100 BRH4FZFP]N<X4Gg:COB[03
!s85 0
vOBUFT_LVPECL
IgTTA0i_:D8VmENeme8MB33
VNO=g=8ICheUzLNcgo9BnS0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVPECL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVPECL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@p@e@c@l
!i10b 1
!s100 j6;f@>LK1[=:n2k:PKA`B1
!s85 0
vOBUFT_LVTTL
IGF>QUN2RB2^L9AUl[`F3g2
V@QB<E4:TYeQC2A8SlFGH10
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l
!i10b 1
!s100 4XVTHk[Fk2X>L7^d3hPPB0
!s85 0
vOBUFT_LVTTL_F_12
IBilmQX4OJLMd`<^N1f]fj3
V`^_c6nzQFXA7^Pf@`HB@93
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_12
!i10b 1
!s100 lWbP3kOCCmD;UoAB]A8:C1
!s85 0
vOBUFT_LVTTL_F_16
I_eIJ?2Z343OkNX[FbT00d0
VO[^J:fRVJI3:OLXNOh7OF3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_16
!i10b 1
!s100 6alcQ@Y53[i<b4eozgbNj3
!s85 0
vOBUFT_LVTTL_F_2
Im?0AcCe_c4VjcbM7fdQ1M2
V>;ZkaN8kjfZ<`JH6V4EZJ1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_2
!i10b 1
!s100 ;FRlh]CC?iGL>m_k]aYJ41
!s85 0
vOBUFT_LVTTL_F_24
ISPZC8A6PimdQ^<04cnRTF0
V3nJD325AFk<f`MaiFh0BO2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_24.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_24
!i10b 1
!s100 3Ozc[PaA5]0RdHCWC:zVR2
!s85 0
vOBUFT_LVTTL_F_4
I8I?TJOH0d8W5hKE@n`njJ0
VlT4QLzjb3bG9RecY@1W@Y2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_4
!i10b 1
!s100 FzB6J?^]cjo_GQR?B2N5U3
!s85 0
vOBUFT_LVTTL_F_6
Iz8KSflfe_J>FE`JozjFfa0
VPMc9^z6Y6URKY8m]OAB2D0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_6
!i10b 1
!s100 fL_8W[hb`:C961l]9dgLY0
!s85 0
vOBUFT_LVTTL_F_8
IdYVAh;zb@P3XX9R8O:ADP2
VGb2<i2W?jhb:MKzF_>kea2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_8
!i10b 1
!s100 B[k4hhI3PoQkY2KbITSKV1
!s85 0
vOBUFT_LVTTL_S_12
IW=0ARZ=ZT3IkF0W7oe4e23
V427fQaN>MAJzoUK@ABVJg3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_12
!i10b 1
!s100 UKWQ0XfJW00XDOb`Qon@a0
!s85 0
vOBUFT_LVTTL_S_16
IllO>RR10c`c9;WP^VY@KW1
V:O=mZ>Uz8ZkK_:058iLHo3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_16
!i10b 1
!s100 ^M>[V5jGzcL6fNUBRT[mA0
!s85 0
vOBUFT_LVTTL_S_2
Ie3GiPzA`2BFE`>8<lW7L11
Vnj1NJC3@ON=DK:nncoD?`3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_2
!i10b 1
!s100 L@O=`<e?Zie<M_z?ONZ>S0
!s85 0
vOBUFT_LVTTL_S_24
IjlE;daAXFN9L_Oe?gzV;d3
V>z__n8F<^<P]=RDZb7:oo3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_24.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_24
!i10b 1
!s100 M=ghDjD66GD_F?cmh670k0
!s85 0
vOBUFT_LVTTL_S_4
ILc6_PjT<F[Hj:;L?P7z7<3
V^kTX@>YEWLK0Dz[Sc^ac:1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_4
!i10b 1
!s100 Q=V>RGmCzW]c;S`NE`>2e2
!s85 0
vOBUFT_LVTTL_S_6
I>XjO`bUTQa6c=c;[6aVaF2
VDjzLKPnYHiD]OOGV70hO13
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_6
!i10b 1
!s100 Am^>WBmbX2g[B<3a7hSG>2
!s85 0
vOBUFT_LVTTL_S_8
I2jBbhYdUF=kj=2d[=6TaF2
VWz?Q<FZE^ShF<FD_YVTNQ3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_8
!i10b 1
!s100 dan5Y]0QR3zanJTQI;9Q32
!s85 0
vOBUFT_PCI33_3
I<37NRY4IL:EAbAFFK4ROm3
VW:^C@_H@bC_zc<nTW94j[3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i33_3
!i10b 1
!s100 ZXY>gN4jeFI_5hWQMlHUF3
!s85 0
vOBUFT_PCI33_5
IcWJK?a@W@ZmQQH`n?1WJL0
VMB;fESXEOnDc^mbc]O9oM1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i33_5
!i10b 1
!s100 [:mI=>8Po^<Y[z40X_`;B2
!s85 0
vOBUFT_PCI66_3
ITiX^3MgXVG@P;MC]cz6Bm0
VfLmblG4`I]X4;lM0@Am0N0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI66_3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i66_3
!i10b 1
!s100 ZG8i@;UamJ?zNcmU8^7>B0
!s85 0
vOBUFT_PCIX
ITBlQNN@TU8B`^@WG5jmeb3
VX1GzHMga5[UIQz6G@Vc`N1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i@x
!i10b 1
!s100 WH5ijTU]KdGgSI3M:33Q12
!s85 0
vOBUFT_PCIX66_3
IVo2FJ4=jjI7z?nI1[_]2n1
VP>i=gZDN5Fk1P@Bg>kFFE2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX66_3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i@x66_3
!i10b 1
!s100 1dmT]Y;_P2eF4NOe?AQ3f2
!s85 0
vOBUFT_S_12
ILWnX:ZdLfg>5Uh3ia67J60
VCi0j7hmHkCeNc9i]nm;DF0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_12.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_12
!i10b 1
!s100 W8iLi3CAi22F99ii@bTjB1
!s85 0
vOBUFT_S_16
IiI]6C[SNk0XZX8]W_SJnV3
V0gTRXVo9VXH13J_E>MQLB0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_16
!i10b 1
!s100 Q=<YSI;=SRldMm^XC>eBM3
!s85 0
vOBUFT_S_2
IeJhb1FBFXBL9J7@jDFghJ1
VO>Mkdj_gKH1J`JmSGKI9f1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_2
!i10b 1
!s100 >Ma5OXU4=Am3fzO@9HC7V2
!s85 0
vOBUFT_S_24
IWaUeO8=T90D^K_H;2zMAA0
VgJ]IG7kClLPOSP2`R<c:]0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_24.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_24
!i10b 1
!s100 l83hejLo9cd>iG2=]iZa80
!s85 0
vOBUFT_S_4
Ij]zI9[gb77j^OJ2Th_a0_0
V4J2AbRM9bf:nKlEDnfSW^2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_4
!i10b 1
!s100 Ldm_i]Dcfi@7mg[:iM_XN3
!s85 0
vOBUFT_S_6
I@0dRo`Fm?@bnh?kWM9S^d0
VB_IUH8aKMDm_N0ag^j@2<3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_6
!i10b 1
!s100 CkjHda4EJ_OLKFM9o_3Yz2
!s85 0
vOBUFT_S_8
IZY0<GnN`bc53mCb8ETHj?2
VzFbNU:^S1M[@Daf77;j>L1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_8
!i10b 1
!s100 `XFf;;U<m6Jh0>^:QCmgi3
!s85 0
vOBUFT_SSTL18_I
I>eNjfXl>z2GM5i=f5R08J1
Vz`nKg=EKb6ZgVSSi8P<KQ2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i
!i10b 1
!s100 >j=l]=kES<7]4c6WBgA`j3
!s85 0
vOBUFT_SSTL18_I_DCI
IA9DRST1f>g2L?elm01ZzZ2
V6z^]6VcZFfkES:?Kmg6313
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i_@d@c@i
!i10b 1
!s100 ZF<Od@;YaZ[b1;57fM_h?1
!s85 0
vOBUFT_SSTL18_II
I2[g3bfng7IXiXglL[<V8B2
VGd8`h8IhS>7JEzkWfJj<>3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i@i
!i10b 1
!s100 ZfkUUQK;aT4DlDAKVmfTC0
!s85 0
vOBUFT_SSTL18_II_DCI
I6k:_czRW>1T_h=_6S`G7i0
V<5b78zX`CZ?H9fzcK9dDz1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i@i_@d@c@i
!i10b 1
!s100 EjZaoVI^OJe`2caezcg5J3
!s85 0
vOBUFT_SSTL2_I
IgcU5ziFA@XJDU^Ld;O[>:0
V?0MbM[O1mVlYY@>n^oX9:3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i
!i10b 1
!s100 [H4@UeHL=i:E?Q3HBko:D1
!s85 0
vOBUFT_SSTL2_I_DCI
I>13Wd0gYdTARMOIC>HhGT1
Vec@KEK8g8i]bT1zlVSkV50
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i_@d@c@i
!i10b 1
!s100 6Pjz1^DC8M_9d9H8PJdDV1
!s85 0
vOBUFT_SSTL2_II
I<ooF]h=4n<OBc:zDh=bY<1
Vc5iNmDWdb=;oSO>i<mH]F2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i@i
!i10b 1
!s100 gGdT8oRQ[=hQGf4i7zUAU0
!s85 0
vOBUFT_SSTL2_II_DCI
IWH>J1fgidEBF_JB7kUEk11
VbdkL_6QzE=]J:FR9EdN]j2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i@i_@d@c@i
!i10b 1
!s100 gM`6@IE?@o`NozfoWY8he3
!s85 0
vOBUFT_SSTL3_I
I;lmW[6JDi:TCzURXC=M<C0
V^fABmO=]NZINHJ5G=lHK=2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i
!i10b 1
!s100 GlV`D<AN]I0Cko@E:0JZ^0
!s85 0
vOBUFT_SSTL3_I_DCI
IJ5BUg^=9ab4QSLjjGA>@Q2
V^e]D6bJ@VHZ?k?cNXGkRJ2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i_@d@c@i
!i10b 1
!s100 9bh:k<0YIF8j_`H9o^nm]2
!s85 0
vOBUFT_SSTL3_II
IAlLlLEWQ10^4E:]35N<]H2
VgV6SV2i1oRF14nVzN;T0C3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i@i
!i10b 1
!s100 N;;MRNbHD[?>3_@HAV[Jj0
!s85 0
vOBUFT_SSTL3_II_DCI
I[G]MoD0mPAG4<]CHIbH]=1
VPEj_^:_fEz7j]Skmf6>;R3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II_DCI.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i@i_@d@c@i
!i10b 1
!s100 OV_Eg?ORbXJXbV5X8Hd8N2
!s85 0
vOBUFTDS
Ihk;?XfJPZK0ddjzB_3lRS3
V5b[AK:anVPlOC]O5cah2J0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s
!i10b 1
!s100 kHBMm^Gj[ENRJjMfRkLUB1
!s85 0
vOBUFTDS_BLVDS_25
IH62n3l18]bf89=9cAUjWT0
V106H<dcMnDiNO0LQCBRWS0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_BLVDS_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_BLVDS_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@b@l@v@d@s_25
!i10b 1
!s100 U;JNj=z^@7EK3o9`l@6=T3
!s85 0
vOBUFTDS_LDT_25
Ign;=JaHQ:Mgh_iF`S@h9D2
VCLP>ISSF[[oCcWEdNH3^I2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LDT_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LDT_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@d@t_25
!i10b 1
!s100 O?6]D7hZ8Imlo969e<12d0
!s85 0
vOBUFTDS_LVDS_25
I2i]<eH1njGUV7Q]Lj1>D=2
V7D>2ERa7Oz5HkV:QFl87n2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s_25
!i10b 1
!s100 BeJTZzbGHRgXD^91jab=M1
!s85 0
vOBUFTDS_LVDS_33
I<akeGQC?CSo9LUa8kz8?22
V7i@OZBAK=0Q67PYg`_b=Y1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s_33
!i10b 1
!s100 :f68L3jBSLUUY_7MiQ:=m2
!s85 0
vOBUFTDS_LVDSEXT_25
Ig0`2c<D=oc?QU1aH[>@gH0
VlED>efKegXD@InIQO8VJ;2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s@e@x@t_25
!i10b 1
!s100 bDc<:Jno45Mo?Hl4XAClU3
!s85 0
vOBUFTDS_LVDSEXT_33
IchTNCTC9Um?=@EFi;XSCm1
V`6FH5SFI[bn9Bm@OdEJ>C1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s@e@x@t_33
!i10b 1
!s100 c@<2T]EEoa7LZR_Qo6QaT1
!s85 0
vOBUFTDS_LVPECL_25
IL4L;A`Al=DN;@_V:_Jngz0
V?TCRQe?A16B5lN7`c2J1c0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@p@e@c@l_25
!i10b 1
!s100 PU94Ahcmo5RWPXc=oI08Z2
!s85 0
vOBUFTDS_LVPECL_33
ITAE7Oz5X<A`O3X`;0izzR0
V<C]MS6332Z`jKH`U=diL?3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_33.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@p@e@c@l_33
!i10b 1
!s100 4M>?`NiL84A^IdWYGiCbl2
!s85 0
vOBUFTDS_ULVDS_25
Ic:MJah98NYiz::R>dkmRJ2
Vd8ahP=zfS?o4oSCHDD=b^2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_ULVDS_25.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_ULVDS_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@u@l@v@d@s_25
!i10b 1
!s100 m6?=X@ijLXf=UPdojg_LU1
!s85 0
vODDR
I0iEjn`7;WVJ6E8OWf;YAg3
Vi=Xf6DGnCG@[RNFblOHTf3
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ODDR.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ODDR.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@o@d@d@r
!i10b 1
!s100 [P8h6Ci_?K56fdKhZA8[a0
!s85 0
vODDR2
IUcl`=<H>YoP6FV2g0=hJz2
V5IaO=S`cQ_A90?[Dh;2V70
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ODDR2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ODDR2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@d@d@r2
!i10b 1
!s100 `5mSo8gDid>B^fcBQGINP0
!s85 0
vODELAYE2
I[I<[LmP2gX3[Nl0loMC0n0
VA_PWSmd026CM8;2>3bI>X3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ODELAYE2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ODELAYE2.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@o@d@e@l@a@y@e2
!i10b 1
!s100 `c_eHzc;dTU1c;:zlJAzh0
!s85 0
vODELAYE2_FINEDELAY
IHajm64Am<=GTEzUZ]f=Z31
V9ma4F=;WFUHbiIIb:aFJj2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ODELAYE2_FINEDELAY.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ODELAYE2_FINEDELAY.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@d@e@l@a@y@e2_@f@i@n@e@d@e@l@a@y
!i10b 1
!s100 @6i3>kaTb30=bGzZ<1@?20
!s85 0
vOFDDRCPE
I<n=B=Pcl3QHMZEG]8e=?K0
V8;chh@cSoh53B6NVlLTS50
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OFDDRCPE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OFDDRCPE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@c@p@e
!i10b 1
!s100 bKFYShN=4UNlTZYSm`:hl0
!s85 0
vOFDDRRSE
I5z5QW0z?4HI@QjUOh7i;H3
V3:BZJoE[1Zd4f6J]]NPj>0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OFDDRRSE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OFDDRRSE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@r@s@e
!i10b 1
!s100 lhbEzL3i4>af1oUlCb3GS3
!s85 0
vOFDDRTCPE
IJ::zW9a2[GjoHP:@_bThh0
V;R^cM1VbTWbJc`ikc3Jzn3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OFDDRTCPE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OFDDRTCPE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@t@c@p@e
!i10b 1
!s100 BJ`2947S]Nn`IMZJb3cAZ3
!s85 0
vOFDDRTRSE
IONC?PY_hnfVGiiCYo@STB3
V<I47^@WIAW7GeAGbo[I_J0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OFDDRTRSE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OFDDRTRSE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@t@r@s@e
!i10b 1
!s100 >@]f9QQ;@L>8[E?EVbMbF1
!s85 0
vOR2
IYcf[lEgJCX8n2>?cE;dRX0
VYY9ic6@oZa91FzLOA[EJe1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r2
!i10b 1
!s100 Fz>=mU>IzOE3lFS0fJWzQ1
!s85 0
vOR2B1
I?;c8HM52@mX:BS6@oB5;j3
VZolfbdiMdf=6Y[T08SPY12
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR2B1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r2@b1
!i10b 1
!s100 z@3T:<FzMAWhz04Bd3E``1
!s85 0
vOR2B2
I<Yf_mlXk3mzbe:9[[@Mha2
ViLIaeW9e<O]cMW[I1k3=82
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR2B2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r2@b2
!i10b 1
!s100 afj8:GGRSAVzm:iRaJeF43
!s85 0
vOR2L
IFDzZYPfAEIeDnH;Ma^UVG1
Vl8hI@d:fZ<YRD5UABiC622
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR2L.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR2L.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r2@l
!i10b 1
!s100 m0=C;hSc2GF[zFlB^?d:C0
!s85 0
vOR3
Im;?O=FO4MDz2j1[7nNSYA2
V0R9on?9lEkhgD?;O;9GZE0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r3
!i10b 1
!s100 5GCiU2=?;K@QgTV8@8a322
!s85 0
vOR3B1
I7kM^80OS:YObGg]7ceXE82
V=@bB20dBBd^<`f@TAD2lI2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR3B1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r3@b1
!i10b 1
!s100 UIoA4Z<;W@Q_TM@6WJ3A21
!s85 0
vOR3B2
I8=<=7;8mgNMK?WDnjdJGb0
V7VX;zRiI1ndW>C9MLA]Wo2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR3B2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r3@b2
!i10b 1
!s100 =PzlKk>;XKlGKE44lhNX;2
!s85 0
vOR3B3
I4;S>`gBU>gG9NzFd@Nl?R2
VQaIdK:A;7HYClK@Qgc`QI2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR3B3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r3@b3
!i10b 1
!s100 of0X1G]N;mQM14lSHS26n2
!s85 0
vOR4
Ik<EVVTgaCA9gZ_ORl3g_?1
VQLnd:[if8L4h121gNMU]11
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r4
!i10b 1
!s100 2fBf[V5TLIFZ:MHaefmgR1
!s85 0
vOR4B1
I;e]d`mg^76OF;g_TZ7jEL3
VQ:fcnAG113?fk:I]kPZcH1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4B1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b1
!i10b 1
!s100 <071CSmOCnZnKj=6WJ`^a3
!s85 0
vOR4B2
I3cS3YbiFH92<H^94oD6kb3
VECjWThg`d]D?WO1E_jCm]0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4B2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b2
!i10b 1
!s100 O[=e>GVUePnI4[AHCOG2Q2
!s85 0
vOR4B3
I@C4Q5iUH1C47>o3]Y0:=_1
Vd1mH]jMQiTlQVGHj00;WE3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4B3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b3
!i10b 1
!s100 O5KJl]oCjc7[;k0CoeDB=3
!s85 0
vOR4B4
IETHCX<c1QgI40RT?6`?5^3
V[]hB1f:;L9f6hnN9ZS]Ol3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4B4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b4
!i10b 1
!s100 d<MCZTHLTPSO^JXNKNVlE2
!s85 0
vOR5
Ia;WNU2>IT6<J;MH3mc[B40
VIfGXX2ZzT_bfDdKF;nAYd0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r5
!i10b 1
!s100 m3Z>1N`4Al<>]XUWUl;bA2
!s85 0
vOR5B1
Id@hlf0^:NeKf2DAJ5Sf;73
Vl61Mgocf>ffAYz`IWOOcZ3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b1
!i10b 1
!s100 W;AcMi8TLTJV8XlJKcS363
!s85 0
vOR5B2
ILGZYH:Wm<GkOSzn9=QPOD3
VnPeicI04EaoKQ@2GI5hHA3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b2
!i10b 1
!s100 ]82dN=gl7UfQTzMid92Pa1
!s85 0
vOR5B3
I4Znb[J;5`kbMMd5Ua4LMh1
V^<M7WM5X3_j<afUDX2S9Y2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b3
!i10b 1
!s100 zEealegGRX9g@6W7D?Fif0
!s85 0
vOR5B4
I1O]`SeflYH9=_JDZ428M13
VUX:b_c>__@]KZ8mc1nfmM3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b4
!i10b 1
!s100 ITz9Qi2T6>YYbEP_oEAR33
!s85 0
vOR5B5
IkL8BH?YlQEF:S`^M=V4=:0
VJUb]9Y_[jJVI[mlj`74VP2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OR5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b5
!i10b 1
!s100 mS]9`_ZWlPK6:J6Zm8UQR2
!s85 0
vORCY
Im7?2MLjoogM7`1czmUzjd3
V78oVR`DZz:La:X:KVOCeG0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ORCY.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ORCY.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r@c@y
!i10b 1
!s100 ^bOScUaQXbZ_VVSEobabV3
!s85 0
vOSERDES
I]R1Eb2VZQ[AJF783UXFLe1
V0NLJ^_gcV0?A1a7Saj=ZW1
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OSERDES.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OSERDES.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s
!i10b 1
!s100 fgd;QmmnJHibTe?JUb4<03
!s85 0
vOSERDES2
I_ZIHA;8gL7M7RFK7SCKoe0
Vbj?:?RXW;Z<OID;SXO>R83
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OSERDES2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OSERDES2.v
L0 35
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s2
!i10b 1
!s100 cSbA3FY`4gBDJ_EBnogS:0
!s85 0
vOSERDESE1
Il^oIeo:gK``QaLJW_[EY;1
VbdTb<6]_i1A_]MR[1OTdd0
R1
R2
R24
R25
L0 29
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s@e1
!i10b 1
!s100 BcRk4G064dmEDl3ZHV;@;0
!s85 0
vOSERDESE2
I2i]^iLX8VmjUPFE`>LaF@2
VG_nIV0SLdC:NKd@9B;30i3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OSERDESE2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OSERDESE2.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s@e2
!i10b 1
!s100 CO==7Q2cJUl3UTBZZB75X1
!s85 0
vOUT_FIFO
Il]Zjd3g2S<G=4<hl[df<N2
VM>4@C4_EnYhH1_;eYHUoK3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OUT_FIFO.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\OUT_FIFO.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@o@u@t_@f@i@f@o
!i10b 1
!s100 9eO_b6NSCF11j?_WYNBK@0
!s85 0
vPCIE_2_0
IkjCN;Gf3j4TcT`aoA0]IX1
Vg1nkAnmKH4QCnW1OV`[aS1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_2_0.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_2_0.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_2_0
!i10b 1
!s100 [ULXl:gTjCM27zYkMi2>m1
!s85 0
vPCIE_2_1
IogWU=F]lkmfEIn9l>QXMk0
VgiXzEF_8QSKR_n6eHm?Q92
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_2_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_2_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_2_1
!i10b 1
!s100 E1egBJ[VUKm`CBBh0aAVM0
!s85 0
vPCIE_3_0
IF2GCPz63XM6C48DZNQh353
VA:=igRL67SA:?8I]07dZJ3
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_3_0.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_3_0.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_3_0
!i10b 1
!s100 T?_YCc73cW1KeFg0=1;c_0
!s85 0
vPCIE_A1
ITPzOYIn4PTGn7C1]aHCN:1
V83Gd;FN[5R^2X;zb_cR>L2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_A1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_A1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_@a1
!i10b 1
!s100 n6^jihUCNmilm^Y9@6M3G0
!s85 0
vPCIE_EP
Ig5;c^A>[CnAh@Ie7O_M1Y0
VLg]6HI;KgfeU[c?PF0o5V2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_EP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_EP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_@e@p
!i10b 1
!s100 ]U@G5E50]@[k`IBOnU?;g0
!s85 0
vPCIE_INTERNAL_1_1
IeWMHmoXc^F3JdU=XLOH[P3
V2;Xfkzceb?oEhGaCIi`Ig2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_INTERNAL_1_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PCIE_INTERNAL_1_1.v
L0 36
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_@i@n@t@e@r@n@a@l_1_1
!i10b 1
!s100 kVAmAiMaK;E5`iQN4hNPU0
!s85 0
vPHASER_IN
IVX;Q6hf=M7^]PdYW_A^9@3
V>N:R;8GMV]V9haS^=cPS53
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_IN.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_IN.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@i@n
!i10b 1
!s100 z:3CC5_0c<9k=eiT^8b<>1
!s85 0
vPHASER_IN_PHY
IHWY<@2faHdcch2Hg717K]2
V;;S=VW1j:3b>0JnNekDLQ2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_IN_PHY.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_IN_PHY.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@i@n_@p@h@y
!i10b 1
!s100 McF]kHcC>S2];80LOiP`P3
!s85 0
vPHASER_OUT
I<lN=iUMK>;KU?_G3M3HT]0
V`GL_EEGJUkj[@TO:_AjbO2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@o@u@t
!i10b 1
!s100 _XmF3D]W0TfoMT5:G_6=W3
!s85 0
vPHASER_OUT_PHY
Ino2ecjg;R@cMIaHh=_`Bn3
V>X>8XZ6UVi^m9[cAiBP:21
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT_PHY.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT_PHY.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@o@u@t_@p@h@y
!i10b 1
!s100 _RBCO^l[9jC8b[g;Hf<;I1
!s85 0
vPHASER_REF
I420mGOOeYAZ^KH<PBe;BP3
VZ@<731M@?Qd1fR@U4SLTg2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_REF.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHASER_REF.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@r@e@f
!i10b 1
!s100 l2az8jHMdQf<I@VKJ1m:]1
!s85 0
vPHY_CONTROL
I`a1_jBfOKV@I0Dh:@MNgK2
VZU;:;iF];NdD1XW<;GVc]0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHY_CONTROL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PHY_CONTROL.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@p@h@y_@c@o@n@t@r@o@l
!i10b 1
!s100 UGmlQDmd^Q6U^eJF2THe<3
!s85 0
vplg_oserdese1_vlog
In=65jDE]?k7E:aREk@5m00
ViC8MO=Q]jWgE[f9EXE``M1
R1
R2
R24
R25
Z33 L0 600
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 >JN6WIP3J7^CJoK];IE3[1
!s85 0
vPLL_ADV
I7OVK=c^VL5L0a:X0@JZ0I1
VN7N:KX@jhfmAZBmV3DBJ;1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PLL_ADV.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PLL_ADV.v
L0 46
R3
r1
31
R4
R5
R6
R7
n@p@l@l_@a@d@v
!i10b 1
!s100 h4O0<J8:2I@J2eI2hK]fR0
!s85 0
vPLL_BASE
IY`gDJk=6EaloF@4?jMZGK2
Vd@aL@mPGh5^6on4NmM5CJ3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PLL_BASE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PLL_BASE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@p@l@l_@b@a@s@e
!i10b 1
!s100 DS0NoTS=1<1Rb[S1A56lV0
!s85 0
vPLLE2_ADV
IJa1`2hL68J`bJ^^CEJ;eC1
Vng`[Ab6?KMfeh1FM1d=QU3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PLLE2_ADV.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PLLE2_ADV.v
L0 36
R3
r1
31
R4
R5
R6
R7
n@p@l@l@e2_@a@d@v
!i10b 1
!s100 n03MWO6JO6PMNISZQAJKH2
!s85 0
vPLLE2_BASE
IQOAbHa3?8PbL@`8jjmE5^3
V1H^=haMo7Kib1RmHO6fzA2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PLLE2_BASE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PLLE2_BASE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@p@l@l@e2_@b@a@s@e
!i10b 1
!s100 7=2_<B89DP1_0RI:AoAHQ2
!s85 0
vPMCD
IB>2>i^=gIez3B`V1hmn:k0
VQcj_BD_[iDE8aZAz[ee[b0
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PMCD.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PMCD.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@p@m@c@d
!i10b 1
!s100 2o_GzhQR[XSHJUWDGi8hF1
!s85 0
vPOST_CRC_INTERNAL
Ik]V2X?hI:f?29MQc^5@WQ2
VdPSH:IFi9g_GB6DH7Di>]2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\POST_CRC_INTERNAL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\POST_CRC_INTERNAL.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@p@o@s@t_@c@r@c_@i@n@t@e@r@n@a@l
!i10b 1
!s100 Vdi2a32a0N7nbVazDYaT81
!s85 0
vPPC405_ADV
IR??>;ZPE0;@QQ^9Kj=CNT0
V`dCZJ8jcZebGkUhlbT3k`2
R1
R8
R30
R31
L0 20
R3
r1
31
R4
R5
R6
R7
n@p@p@c405_@a@d@v
!i10b 1
!s100 ?7eEjIdP9^b^D<?7b5:Qh1
!s85 0
vPPC440
Ii4a63J:>U`EY`blcNmNao3
VK:acRG2=7dXk?`6OeUWcR2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PPC440.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PPC440.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@p@p@c440
!i10b 1
!s100 XWZdUVAU4SDlP5GiGm3Q61
!s85 0
vPULLDOWN
I96Zz]FNle132EDhCzR5FM0
VZUdGNiml2e<9T6mG3?H0P1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PULLDOWN.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PULLDOWN.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@p@u@l@l@d@o@w@n
!i10b 1
!s100 V3fhnFcWCV;K88ZK7TTO51
!s85 0
vPULLUP
IRJn:nl86W]X=]UKiDgOYz1
Vj[M6G4e]KNM:>LlcQ8QF82
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PULLUP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\PULLUP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@p@u@l@l@u@p
!i10b 1
!s100 kJEY`jL;c?33e4ffo64JP0
!s85 0
vRAM128X1D
I:BNJf37HoMT55X39E9^[M3
V?D=ij@1oEWhYiFDzLSiFY1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1D.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m128@x1@d
!i10b 1
!s100 S^iFbheT?amV`3_ZiKb6f2
!s85 0
vRAM128X1S
II>lf]dDbm^ajaRhURB^oT2
V19H_CBIPKGj@V;GU0ENYN0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1S.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m128@x1@s
!i10b 1
!s100 gV8cWEg<d?[`he9NN;>Oe2
!s85 0
vRAM128X1S_1
I`QofVcL^b56zDZTF<H_lW3
V2ci`FSE=W=ZGhlKNYcz_G3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1S_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m128@x1@s_1
!i10b 1
!s100 WYe8HFUcf<S=LzOb;^7z93
!s85 0
vRAM16X1D
I3nHQnJOJV<SllQnJBSe9]0
Vi4mZVSNV2maM;1PcV@m7Z0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1D.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@d
!i10b 1
!s100 AP?>2bJnhQ<;Y6gF[Q`6]2
!s85 0
vRAM16X1D_1
I;68JRMD]M`d4NZI26O5_A2
VHLY9zNldRf`oYcPmkMZJY1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1D_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1D_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@d_1
!i10b 1
!s100 G:LNcn:U9@QiM<P]LhWh72
!s85 0
vRAM16X1S
ICGCCWnmCP<Xklae8hgmb;0
V<4Z4]>;jX:F^RiaRUfnb93
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1S.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@s
!i10b 1
!s100 ;5`nb6>nRe5GiQA[SXQkQ1
!s85 0
vRAM16X1S_1
INg4<>_aPko^@NYzPJ43N31
V_EISY?o>a<Pcmk;Q9K8if2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1S_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@s_1
!i10b 1
!s100 b5]P`KM18<I_XoKaJ`Vhn3
!s85 0
vRAM16X2S
I18LYY@62SUH5ES<k6WX9_1
VVg5KSJ2RmZ?`U@f=A;9kA0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X2S.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X2S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x2@s
!i10b 1
!s100 Q`XBLBc[6>f15zLRfKde81
!s85 0
vRAM16X4S
IDoa2?McfQf[eKcOUz6=i31
V599Djj6FzJhXe;D<az9Wc1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X4S.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X4S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x4@s
!i10b 1
!s100 0VJbGK[@ji[o0Tz3TcJM:0
!s85 0
vRAM16X8S
Ie89<]B2;@[@lLM<e<<Ak?3
V?MeOk>`BhK3[WVd5kG3N<3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X8S.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM16X8S.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x8@s
!i10b 1
!s100 VH4U1ldDKP7Vmn6R08jjj0
!s85 0
vRAM256X1S
I]Cn@oaZWQ4jbh@dK9;Y9V3
VT83Z[02n^4Q;16V59<T];0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM256X1S.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM256X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m256@x1@s
!i10b 1
!s100 bQQXg:WV:bFnJA49:S:?;1
!s85 0
vRAM32M
IAfE3@J_3]B:oj4BIfUk5T2
VgdI0ddNdZ^G4eKZRcj1al3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32M.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32M.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@m
!i10b 1
!s100 6Mo41?6UKd>BJC7:XB4YM3
!s85 0
vRAM32X1D
IS0<P4?S96:7=jKQfTW[9m3
VkLXI0STO1kQQN=]gDB0Ke1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1D.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1D.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@d
!i10b 1
!s100 ?mPLYKfS<2SA2mIj<BGS:2
!s85 0
vRAM32X1D_1
IbNHf1c@QEz:UMVN2dI>5:0
Vc6oGjgdG??4dZhebUKNET2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1D_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1D_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@d_1
!i10b 1
!s100 J0]^_lT<eEHJ^40QSF<ej2
!s85 0
vRAM32X1S
I:YE]0IGUz<Ha>8]`BkHbm0
VaJ?U[Ql[XzagLOlka_dW;3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1S.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@s
!i10b 1
!s100 j<;A;o3Z8]nIfzJVMElT23
!s85 0
vRAM32X1S_1
IUk>c;0<;^3X;N^f?j_B8]3
VgYE_`3_R_@B][Jdgc?XKE0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1S_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@s_1
!i10b 1
!s100 da2zLR]NGl_ZVIbFEh1Km2
!s85 0
vRAM32X2S
I2@[HA;kdMSM;[AkhN8RdD3
Vc@O]4R[h5dQiFN68C2G5V0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X2S.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X2S.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x2@s
!i10b 1
!s100 5C]5WX071o:3eBSI2En6N1
!s85 0
vRAM32X4S
I6[S``28AgN3d?M<jh@RBD0
Vkz:_e==;1j@EcB=gEYcgE3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X4S.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X4S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x4@s
!i10b 1
!s100 CY5cz4[aH4j_VCfEgm;P52
!s85 0
vRAM32X8S
IzO8N696COAm2YC9<e]4Mb0
Vd^YTf:jZj1;d4WeQ:<`?e1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X8S.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM32X8S.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x8@s
!i10b 1
!s100 9WC8P8aoYFQ3_6Xkz@lhb3
!s85 0
vRAM64M
I;7@PL7<61lUEoSZo>BM;?3
VdSo8PbjfR>J=d^BZkL[JU3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64M.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64M.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@m
!i10b 1
!s100 ^k7D@IA7@SHIEV`O5OGS[1
!s85 0
vRAM64X1D
I?kCFcKZWz7fBiAigHXP[A2
V^7jl03So@K@CVR7Q^V>OM0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1D.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@d
!i10b 1
!s100 :KfM6?X<SPHC0jinh_gD12
!s85 0
vRAM64X1D_1
IGkILfkSD<hMTJFL1IkAB;2
V`oO2mzSkSKF>m19Kez<`z3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1D_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1D_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@d_1
!i10b 1
!s100 W>He6A<GNY=1^jSC5S22B3
!s85 0
vRAM64X1S
Ibc_5XjJXY7SL4X2eIS@`00
VdK4bjFAU_aa<AejVNF;_Z0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1S.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@s
!i10b 1
!s100 1=]4LOeD@LX=9:Zz?9eL;0
!s85 0
vRAM64X1S_1
IJ_4NlB?PSAJTHAZ59`VM@0
VI;3;k:^;A4czaC:j2G7z40
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1S_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@s_1
!i10b 1
!s100 1;miAnA>:Z4ED6JNVQ=]80
!s85 0
vRAM64X2S
Iddg4>Jm_BG[dOf:JP6K?n1
Vo`P]ZPKP:D1@[`g6h]`QU0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X2S.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAM64X2S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x2@s
!i10b 1
!s100 ]oMga<imTA:K4AVW@FVD12
!s85 0
vRAMB16
IHdBa<E8DCh;de0`ck3FZ91
VLLICoI?e3cA>G[nUV[FmR1
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16.v
L0 31
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16
!i10b 1
!s100 ;^dIZ[84^0J60cLeIINWA0
!s85 0
vRAMB16_S1
I=Xa1a;6[T;[0Rg3VUVPF90
V7D:G;F4MD6oUUeOgKAFaX1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1.v
L0 282
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1
!i10b 1
!s100 Z?m_=Ud]2X?WW:j]TLLT;2
!s85 0
vRAMB16_S18
IQNX]3nPKbF5gWzIIR70VV0
VONR=:n][KDE5f77z@RSbn1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18.v
Z34 L0 469
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s18
!i10b 1
!s100 OaK5mUN0YPf4j8@l7aOJ_0
!s85 0
vRAMB16_S18_S18
I9bh4[WG1:bPb^MgZBfE?A0
VDd9QW8mclcUbfbBN7^06M0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S18.v
L0 1122
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s18_@s18
!i10b 1
!s100 ;8I=^hmGa5;0Hfi36M]la1
!s85 0
vRAMB16_S18_S36
IVA10mC_aW8=AMZNID[8V<3
VGaHOV0J>JmPFgTdzUCQ0S2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S36.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S36.v
L0 1259
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s18_@s36
!i10b 1
!s100 >_nRGLndRN_g;?H`^4`LM0
!s85 0
vRAMB16_S1_S1
I=Qk4003GZkDb:1^XK_AE23
VOGGOaGBc=o<DSC0e9VkdR0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S1.v
L0 798
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s1
!i10b 1
!s100 85_hE=3=gB2T]jNg:gmEB1
!s85 0
vRAMB16_S1_S18
IJ4H<mHn<CI_DXjVK@o;>c3
V15BW;>1@>a6?Z_L<TZQ@c3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S18.v
L0 946
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s18
!i10b 1
!s100 `F^jhT;bZUSIoo];QLidY0
!s85 0
vRAMB16_S1_S2
I@]ReodDKTDI3FK1o=_eja3
ViL9_DOSSTLKDdC4im7EO52
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S2.v
Z35 L0 810
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s2
!i10b 1
!s100 g3KeU3U6eJJhAH1z4VH^K2
!s85 0
vRAMB16_S1_S36
I;3C0Vi:2lFAH0PI;Al6440
VZU3D<?aUWliOCWYON7VKd1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S36.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S36.v
L0 1071
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s36
!i10b 1
!s100 3?NQ277FIWIKJ`;NoFAUm3
!s85 0
vRAMB16_S1_S4
I<2PK04CYeigBYddbaznTl0
V77EGVWnA6Ma?CKl410:G[3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S4.v
L0 823
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s4
!i10b 1
!s100 b@KVQM>K?^PKInVBQ0g[72
!s85 0
vRAMB16_S1_S9
Ik=>fnG40l`^Gfnhm6a1V_3
V2XeQnYB`5G2RBLZGSDHV>2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S9.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S9.v
L0 884
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s9
!i10b 1
!s100 kWLN`o1VkDjRRe`YB@FUP0
!s85 0
vRAMB16_S2
I;1faE`fK=OV_e5B`cQYGj0
VBb6le<81I^i]eH:R>dC[[3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2.v
L0 291
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2
!i10b 1
!s100 RC<Sg`Y2ScRaeN;8Xfmfz1
!s85 0
vRAMB16_S2_S18
I1Mo3bU^JX:_SG_L<>6UfZ2
V6JPbj@n6<=YD2WVZkNec;2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S18.v
L0 952
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s18
!i10b 1
!s100 ]B=QoC63O0dmG909`<?;X0
!s85 0
vRAMB16_S2_S2
IK2@ZG=Wl>I[^<YgWSGhb;3
V:A_4TNknS;C_eVd]<BdXR0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S2.v
R35
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s2
!i10b 1
!s100 E4I0`O::ZI3aXBf45L_1[1
!s85 0
vRAMB16_S2_S36
I`_V]KEWeIG[3i0SM>7FiD3
V@gn]?l>NoT7EfDd3AGM2d2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S36.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S36.v
L0 1077
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s36
!i10b 1
!s100 aYZH[0Wc_LUCkYl7<0`l]3
!s85 0
vRAMB16_S2_S4
Ij1n=163i@Il;gL4z]jR3i3
Vg;7>:1Q>SfnLP1YZ_[jGi1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S4.v
L0 829
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s4
!i10b 1
!s100 FJnjo;Ho6>41H[BEKnQWe3
!s85 0
vRAMB16_S2_S9
IeA>AZkn[B9YCE:SV>@AlY3
Vnn0e6dF@=^Z:6Gbe5UC6G2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S9.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S9.v
L0 890
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s9
!i10b 1
!s100 24aQFOe><=T>CGD<IEhC92
!s85 0
vRAMB16_S36
I[5<Po>^OC4o7kmKDP0TAF3
Vjba``MHz1HKN^mBAdgD1N3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36.v
L0 648
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s36
!i10b 1
!s100 _IfgYO[V1o]<G40nf_QY;1
!s85 0
vRAMB16_S36_S36
I02aZ1oGN4mI2S9gMUhfT70
VA`T:MReYR;VSM;^AEfAK:2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36_S36.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36_S36.v
L0 1372
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s36_@s36
!i10b 1
!s100 [QTRTh_]lP5Hc;`^J7oSj1
!s85 0
vRAMB16_S4
Ijz5baB`j07gUil[ieUL:c0
VR=b]_Z:;mE>i;PDNhb7oT2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4.v
L0 310
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4
!i10b 1
!s100 l<fUD6Z4SkV91Kd[T6B382
!s85 0
vRAMB16_S4_S18
ICWETDIb4T1`kWe3hWi_362
V@GZ97a6UEAMP>13N_`cJI0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S18.v
L0 965
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s18
!i10b 1
!s100 joYfB9=0QhAen7bb;EZ8S1
!s85 0
vRAMB16_S4_S36
ICF1OVoHfEbXT;C3BkaJHT0
VzfM[FgZYVzK@0BKjAYd6]1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S36.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S36.v
L0 1090
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s36
!i10b 1
!s100 [;_^m5[LSd]dIImRc?j]E3
!s85 0
vRAMB16_S4_S4
IOlYilI@A:cTQH>><0XB0U0
VhS_=42VGiKX5Ga_D4FC@`0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S4.v
L0 836
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s4
!i10b 1
!s100 8Yz1?W6m7jzoLlEHC]z011
!s85 0
vRAMB16_S4_S9
I5@PDYgUYM^Abgd3cfLbSf1
VO1RUE;?9gXTkHXz4A>C6V2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S9.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S9.v
L0 903
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s9
!i10b 1
!s100 ?JRaH>mB=DLgS5kfFE1ob0
!s85 0
vRAMB16_S9
IG^EZJk^LYzUGnJjDGd4JE2
VaKA>`2PG22KG9j3ehh2520
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9.v
L0 380
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9
!i10b 1
!s100 OEaj3f9k]_b0>7;3ID^2]0
!s85 0
vRAMB16_S9_S18
INeOYl?V<1VR[3D1Y;j6fn1
V^leFz`>e8iIic6Gd937E11
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S18.v
Z36 L0 1072
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9_@s18
!i10b 1
!s100 m<HzGXlciO59`6cSjl]U]1
!s85 0
vRAMB16_S9_S36
Ie2Tl0d1IjiWi4EQnVQEb32
VHI7;0cMW`9e_hZIYmbPhn2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S36.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S36.v
L0 1197
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9_@s36
!i10b 1
!s100 4VAQ63fXNmCALjAlNd?<M1
!s85 0
vRAMB16_S9_S9
IG1A<7homNUV>N;5Q>JVU^1
VjRE]GJTVQM5K=>WRoQHe]0
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S9.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S9.v
L0 997
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9_@s9
!i10b 1
!s100 @1[7h3P1QHjWSHYkYj3;O0
!s85 0
vRAMB16BWE
I]nhl]Jj_?chSMDU>8_Ojf2
V?=_NkcAJ92fLgb8H]mNln1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e
!i10b 1
!s100 _HR[bnb^ggQ[zPE?zO_Z13
!s85 0
vRAMB16BWE_S18
ImAD2O`@?UVTL?AhdAHOD62
V46H8ZE2OSiWlAC`fgWijG0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s18
!i10b 1
!s100 >;F:Ke@SiOUzfBY3XWQhH0
!s85 0
vRAMB16BWE_S18_S18
IcE@3^kA>T=_i3K^eemh`O3
VNXaaZ9I:513[7<;6UNRe41
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s18_@s18
!i10b 1
!s100 XX79FEcaU662=VFJSo0OU1
!s85 0
vRAMB16BWE_S18_S9
I0DA21jRB53Q[kl^E30i043
V;PI`3UOUAj8BR[=WPUFmF2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S9.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S9.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s18_@s9
!i10b 1
!s100 ;>0<<46W=dcO3lonYAdd:2
!s85 0
vRAMB16BWE_S36
IWDO=hH56liB7]>G;`9>DC2
VBKY2K`KlnA]Lb4LoEb9o^0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36
!i10b 1
!s100 8PX47kj9Z1X=E=7>SbHbM2
!s85 0
vRAMB16BWE_S36_S18
IHiWUWJXJf^A:P5C9U<hc72
VD:EWc<_BIdDm4;137bkb>1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36_@s18
!i10b 1
!s100 Y[[:]VTbL6XciKYM?IhPP2
!s85 0
vRAMB16BWE_S36_S36
IKBZRQlW1ZHPBW?4E>NE982
VTVRcEhY<N6X3Y56@CVK062
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S36.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S36.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36_@s36
!i10b 1
!s100 6jlbLNJk3]9<L6e6I7QgD3
!s85 0
vRAMB16BWE_S36_S9
I@S53eBfge9Nzi>oZRRBjW3
VePU]R2LjM^KIH1Bl9WWh@1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S9.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S9.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36_@s9
!i10b 1
!s100 ZHOVi244:gD_Li222:gSR3
!s85 0
vRAMB16BWER
I:H_@BEKjbSO<=fdCNUL<P0
V5_IU]lX@?o>BQ1^bG?gG41
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWER.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWER.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e@r
!i10b 1
!s100 LSeVji?F?zC=:A=WJX?7F2
!s85 0
vRAMB18
IocH[QShi>iH]Hc]AiKo8W0
VFk=DjKjA7;`8bIMAE3IOh2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB18.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB18.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b18
!i10b 1
!s100 Of3ZU]bXDIZ5m]QEII?og3
!s85 0
vRAMB18E1
Ina7<C@E8ElSz@JCWX>0nL2
VI@bDDE0`bE[Mo0W6hm9m33
R1
R2
Z37 8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB18E1.v
Z38 FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB18E1.v
L0 53
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b18@e1
!i10b 1
!s100 EJiaF>;NPShQgoIl[oW7C0
!s85 0
vRAMB18SDP
II0DWM]E0n^[T@z[O_d^9`2
VKBzhG=O0fbedK]0z=VclM2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB18SDP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB18SDP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b18@s@d@p
!i10b 1
!s100 I@hLP6ae2YXQ_UKM:363G1
!s85 0
vRAMB32_S64_ECC
ID>gBB>7FfEinm0PIWz[6G1
VMLC[R=2gn1?IU]j>Iaj4>0
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB32_S64_ECC.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB32_S64_ECC.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b32_@s64_@e@c@c
!i10b 1
!s100 C186ULT>Mj3=cY?8c`g4`0
!s85 0
vRAMB36
I7=e6>Tk0WP53nPMSbKh8@0
VXE_M6>mgIl2aInaP6NPKP2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36
!i10b 1
!s100 jR8gQ@:;?O12:;NC=:2<F1
!s85 0
vRAMB36_EXP
I9fQ3zmIjjE_ZA>]z]lLNL1
VXaJ;nib7SU^<6XB3YznIh3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36_EXP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36_EXP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36_@e@x@p
!i10b 1
!s100 EzLhPB:[>Ge?AJK[UoDg22
!s85 0
vRAMB36E1
IQM9=;Il44MMQF1m:z:BAR2
VG6LX>4cPzb;[7K=jj7EgK2
R1
R2
Z39 8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36E1.v
Z40 FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36E1.v
L0 59
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36@e1
!i10b 1
!s100 HD4bjW951b`m7SXPKG4kl2
!s85 0
vRAMB36SDP
IjEz=;?WFQLc0ee;W>>XlL2
VaRSzk:5AM>EgjE^FaG3Y[3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36@s@d@p
!i10b 1
!s100 PBn]ngf4^Di<a>3mkhC^32
!s85 0
vRAMB36SDP_EXP
IP>@kn32Z97D8C9l:i5aHo0
V_jRZ>HWJ8f_A`5Y]X6aOm1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP_EXP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP_EXP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36@s@d@p_@e@x@p
!i10b 1
!s100 8TXjSQIU1e?kBNmKz`b_U3
!s85 0
vRAMB4_S1
IGWanWZYW3a[OXU2z:Y@2Z2
V@0?E6m4PCnKI[dN?kg0DO3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1.v
L0 169
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1
!i10b 1
!s100 HS2I1;QOX9GPmG0LSL<_Z1
!s85 0
vRAMB4_S16
II4Lm8S3fYN9_HlnOR7bdn1
VLnDF0NSXl]A0PFC:WNROO1
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16.v
L0 285
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s16
!i10b 1
!s100 ?9d43JNi6VjzD<Uz89:UG1
!s85 0
vRAMB4_S16_S16
IdRBmkUKC;20iI8N?2i>EI2
VD60RWXH]Qo3IUn_7c_4d52
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16_S16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16_S16.v
L0 697
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s16_@s16
!i10b 1
!s100 X]>_P;SIP<kT5@:Z>26cJ2
!s85 0
vRAMB4_S1_S1
II>WEcF5`>?zUJXG2G^bMH1
VLiKPeGDWlcVbbV1^ii37F2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S1.v
L0 555
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s1
!i10b 1
!s100 >jo;gMBOlanBeh56i=ILo1
!s85 0
vRAMB4_S1_S16
INDXL1O4`Tfi:o]na=SWL01
VlU`dYP7V3603nR`a7?5M_3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S16.v
L0 626
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s16
!i10b 1
!s100 <Z`HB:i>MoS2kAfJG6KGH2
!s85 0
vRAMB4_S1_S2
IS69HWMSO@=`z_YaT`JG:Z3
V9Ifd]E[3>WfE;zdId=a@<2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S2.v
L0 559
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s2
!i10b 1
!s100 ;ne0cLDHQOZ7lUnM>O0Bf2
!s85 0
vRAMB4_S1_S4
Iznb:gcge<9lLM75QC6P2k0
VAM`J?RMN=A?GfRAWDSJ4D3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S4.v
L0 568
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s4
!i10b 1
!s100 [7`5n<g8Sb7UijAb7CIi`3
!s85 0
vRAMB4_S1_S8
IZ67L6HRN>ChG?lZ9zzViN0
VKGd70Cd:8>KCjj?=U9@aZ2
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S8.v
L0 587
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s8
!i10b 1
!s100 GWXi3<KBVV;hiOkafho=W3
!s85 0
vRAMB4_S2
InSYJ]7Aj:[GC;>nZKbHSi3
V^K]638UC__P[AblFKo8[E3
R1
R32
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2.v
L0 176
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2
!i10b 1
!s100 h<NGY=WFPiJGE@Y:_LS^d0
!s85 0
vRAMB4_S2_S16
IY=QfS4iD^O^36JB=kb5Ld1
Vl=k>8oZ5TBN`UH4zKSg@A1
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S16.v
L0 630
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s16
!i10b 1
!s100 mM9k7mb5;[43ZI73bWcnm0
!s85 0
vRAMB4_S2_S2
IRlUABB[?O>TXn:1SJknfS3
VFH3o=_:]P[]jKN<@m^]U13
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S2.v
L0 563
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s2
!i10b 1
!s100 BYlgB]l?4]IASWOg]T09D2
!s85 0
vRAMB4_S2_S4
IT@b@FIJ0m=EDomE5zzK?T2
Vc0P:eclnC=AR;ODS_d6bz1
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S4.v
L0 572
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s4
!i10b 1
!s100 XhK4Rbf[8CGNDI]cTFRDS1
!s85 0
vRAMB4_S2_S8
IlUkbhKnC88kY74:nSg_WA1
Vmg]UQg_77AKWz4<<hP>VI1
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S8.v
L0 591
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s8
!i10b 1
!s100 9Xg^7LVCj:?abZTzTo[n]2
!s85 0
vRAMB4_S4
IUDH62MBY3L0CXH<W[7YVn3
V58UXfd[KFNZgBRV`SBQSi2
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4.v
L0 191
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4
!i10b 1
!s100 `9IIM?<X336FzGT@<z0cV3
!s85 0
vRAMB4_S4_S16
IPl0MeZVkVV>0<`X9z[^KO3
V5QX3I5P1iADei9`b46Ad?1
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S16.v
L0 639
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4_@s16
!i10b 1
!s100 `J5I=A]BHHJPF6=QL[`7J2
!s85 0
vRAMB4_S4_S4
I4ZNzDfZAWYGFI2bKidhCZ1
V?D;RM0I2XD_z5o2HVeN@f3
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S4.v
L0 581
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4_@s4
!i10b 1
!s100 S7^3D0R7n>5IEBhmV[c533
!s85 0
vRAMB4_S4_S8
IlAefGL:gSXa4>]GPE8n@j3
VhzfUZEeVRFHiH@<n6Sjbb1
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S8.v
R33
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4_@s8
!i10b 1
!s100 CngQeKTkY@6f[fm[lfl;<0
!s85 0
vRAMB4_S8
I=A0C5e39X7mnMzWh_nibB0
VmH4^CNiUPkQCf5jb;na;e3
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8.v
L0 222
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s8
!i10b 1
!s100 :on<=iZF@?b5zDT6nYO9O1
!s85 0
vRAMB4_S8_S16
I;fH`XC40oGfe<a7cRS[;L2
VZX598d5lNOB6ImmEhQL2i3
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S16.v
L0 659
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s8_@s16
!i10b 1
!s100 2f:9TJISFKh@zANLcgo@n0
!s85 0
vRAMB4_S8_S8
ILSiBjhi6F8JiOT;]Vhhn]0
VF1GjETfA89UZ@NP<WR@Q60
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S8.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S8.v
L0 619
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s8_@s8
!i10b 1
!s100 YB0e>4b6aE65?j>9oiJcY3
!s85 0
vRAMB8BWER
I:`^mFL]ZEQ60<EEme:I4G3
VdU19Z;zUh5:<mQVDn[dAj3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB8BWER.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\RAMB8BWER.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b8@b@w@e@r
!i10b 1
!s100 eU0agRa>b<mU87ROZ]zm_1
!s85 0
vrank12d_oserdese1_vlog
IPb`aDKn0OZGa6hPN5XnUU1
V1=no:Hn7GeL?@QDncXzYl2
R1
R2
R24
R25
L0 860
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 zjDZ:Md3jzn6X`S>Oj8i12
!s85 0
vRB18_INTERNAL_VLOG
IBTDdVo2bRWc_oJ15E6XE51
V2h2mcclQi2eO4^TTR`Uh92
R1
R2
R37
R38
L0 625
R3
r1
31
R4
R5
R6
R7
n@r@b18_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 B>R^ilzMRG92hKA7mHUoI1
!s85 0
vRB36_INTERNAL_VLOG
IV3eE[BObdRCfzYJf@F2b:1
V@kmg7M=C[8<0PLQEY]`RV1
R1
R2
R39
R40
L0 933
R3
r1
31
R4
R5
R6
R7
n@r@b36_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 nXnYZdRHS`OOgf4Ea:YGf3
!s85 0
vROM128X1
ICV:1n=2M5hW^7A9b3W?cd1
V4A`T:[?6Q0U[MHMjT7zIN3
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM128X1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM128X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m128@x1
!i10b 1
!s100 AjjmmSUCXYjQIN0dhKYNz0
!s85 0
vROM16X1
IMJ3:E<lL@:28CJmF8^YKo0
VM99JVY>[6WonOPKL<;c@P0
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM16X1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM16X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m16@x1
!i10b 1
!s100 Q]S@^>Jbg:NXizeHj6dLe1
!s85 0
vROM256X1
IH2Sl8<kkm@cU6B@n17:2g1
V`Cz2?3E33oKX>Eg[`1Y^C2
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM256X1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM256X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m256@x1
!i10b 1
!s100 gok7M=jg==kc<W7Cmilb22
!s85 0
vROM32X1
IflbhfLM8_GRNNX3NK6jn[2
VcB;KOMVZ0:iYLbbZS3gXi2
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM32X1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM32X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m32@x1
!i10b 1
!s100 ]Loj=kXhc3<`^iI;^mS0O1
!s85 0
vROM64X1
IZ2Co2ae;XKSE<E5mZmQlf1
Vl<8WYZ@K[Ta_a=igC<JKK1
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM64X1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ROM64X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m64@x1
!i10b 1
!s100 Q<NFD:dYJ=S2J=BfWP??V2
!s85 0
vselfheal_oserdese1_vlog
I5DYCESOHmPndRJ0@<c:P60
Vg>Uzc>KLOd8XVKiz^J=a91
R1
R2
R24
R25
R34
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 7TeLIL:[PB4Yj<ne@KhbD3
!s85 0
vSIM_CONFIG_S3A
I:D6gGDo7bKH7NE>8ff_<01
VbR4oZKUz4Nk??SKkZj`X60
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s3@a
!i10b 1
!s100 zMlcFaJ00VH]j2lF;9BNR2
!s85 0
vSIM_CONFIG_S3A_SERIAL
IHN^]UhCiI9k`ePkPVAL[D1
VSJHSel7>9ZgNG?3?oI6Z20
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A_SERIAL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A_SERIAL.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s3@a_@s@e@r@i@a@l
!i10b 1
!s100 ZH1:a706izmP]?booULnM2
!s85 0
vSIM_CONFIG_S6
I4?BQOW;[0;9SgJGObPVLj2
VoI3Hm8P[FOXCY=B2B1Fg=3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6.v
L0 36
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s6
!i10b 1
!s100 FfRM?8QFjE3SaVNnn37MT0
!s85 0
vSIM_CONFIG_S6_SERIAL
Id?K_=hGz8Zm;jXCC;G_4R1
VW4WzNmOkdhYIL`j3>M`[93
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6_SERIAL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6_SERIAL.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s6_@s@e@r@i@a@l
!i10b 1
!s100 CRhjdJWn@iMANgE7JhG0G2
!s85 0
vSIM_CONFIG_V5
IFHie3UJlhc<A>YY8fDfSI1
Vk0ZB=:<@FFanafZFXUUFD2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v5
!i10b 1
!s100 Mf6Y<DDjV[Bmc;@`6U51X3
!s85 0
vSIM_CONFIG_V5_SERIAL
I73?YbVdcGKcIDJJ4ih_Kf0
V>=?Mm<BPW>`5A6LbDTMMl1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5_SERIAL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5_SERIAL.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v5_@s@e@r@i@a@l
!i10b 1
!s100 ejYlAILK5dLbHcA85m4T@1
!s85 0
vSIM_CONFIG_V6
IXV4I229da9FK00j<B2JXR0
VNI`lJ<D9K_0T:T6;>P[X=0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6.v
L0 40
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v6
!i10b 1
!s100 B_BDeO<PcPNB9NRoB78AK0
!s85 0
vSIM_CONFIG_V6_SERIAL
I>22o>[g:o5k=MOX7@njJl1
VNSOIa3U:DzMm93i99MLAd3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6_SERIAL.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6_SERIAL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v6_@s@e@r@i@a@l
!i10b 1
!s100 njd@gGaiM;m>m=d`do_@a3
!s85 0
vSIM_CONFIGE2
I4Y2INSnQ;Ia2Km69JgJ`T3
Vdn>e]lcmZ9U;iz6[X^GCU1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIGE2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIGE2.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g@e2
!i10b 1
!s100 ?ELaTKcL<RbejfRjQQ38X2
!s85 0
vSPI_ACCESS
Ijoc@0KKa9LM[=D1PljDMV3
VHJREN?ZhXC6:cL1hez5W11
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SPI_ACCESS.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SPI_ACCESS.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@s@p@i_@a@c@c@e@s@s
!i10b 1
!s100 I1RokH5;jH:NQZ;9;f_2M0
!s85 0
vSRL16
IaCkTmRe8S[gi]9Y>0^eTg3
VQ3eoKZ6iKb:_>WO`;@29N1
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRL16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRL16.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16
!i10b 1
!s100 mFO;^5[JhNcRD^`@lo3Gl3
!s85 0
vSRL16_1
I6[j9b[baV[gCBZ]3;k1n=0
VA`Q@cJZRD6T7N85UZdXJi0
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRL16_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRL16_1.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16_1
!i10b 1
!s100 KE^9QHG:j3RU]znJNBol13
!s85 0
vSRL16E
IIhME^7]W`e_ACJQT9M56`2
VT8U2f=;D`2E5YB[XeNKG>1
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRL16E.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRL16E.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16@e
!i10b 1
!s100 WLN`2RX>]Zok^OSaWRYL?3
!s85 0
vSRL16E_1
IA4aeBGU0cgQJ1Wj>6N]Ol0
V80ZRc9hDYW_9`Y_oN=flY3
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRL16E_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRL16E_1.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16@e_1
!i10b 1
!s100 7na=eY]=zJaCSkCb3AV;T1
!s85 0
vSRLC16
IZG`Uzd:kkgOhLD^e_6DI[3
VU;Fb_c=1Kgb[jkW1Kd]C83
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC16.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16
!i10b 1
!s100 Y?_iUV7]gDNl0J?nn0W3[3
!s85 0
vSRLC16_1
I3_C>N^`ZUc@IzRD^E4N>k0
VJ7_0G:TcoU=IC4FRhSAaH3
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC16_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC16_1.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16_1
!i10b 1
!s100 6mD=GO_[U]DYi;^KUYHV_3
!s85 0
vSRLC16E
INf0_l2_[FGLRQ]::1Mco73
V_Ozl@he0XLF?Uzf2mNOMW2
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC16E.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC16E.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16@e
!i10b 1
!s100 jfR<JQO>oOIZ87a^F7`Zd1
!s85 0
vSRLC16E_1
I[Yah^WUk3k]Y5i0TTJlh:2
VMlF;c<iOBF2a139iQG?Zz2
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC16E_1.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC16E_1.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16@e_1
!i10b 1
!s100 a=4j>MI16=KIjUz=Eg?^T3
!s85 0
vSRLC32E
IbbbKH9]Z7SghIE;Dh@_<C1
VoFL1g:n=PZT=?QB>1kkJF0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC32E.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SRLC32E.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c32@e
!i10b 1
!s100 AjY8V=`5UU;g]=M<7nMMA1
!s85 0
vSTARTUP_FPGACORE
I^dFR5G6NFA0ja6B:[7h3d0
VFc1@n2[3C3hL8K3?nf?eG0
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_FPGACORE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_FPGACORE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@f@p@g@a@c@o@r@e
!i10b 1
!s100 G0=hDVgDi57_]``fBbKeO0
!s85 0
vSTARTUP_SPARTAN3
IogTkk_;3Cj@a5ZGBPkL4F1
VO^5mX^`=lf`m3Kc?FAzAo2
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3
!i10b 1
!s100 _OV6EWJ;_V8F5>Qc[B@dh3
!s85 0
vSTARTUP_SPARTAN3A
Ic]Eam?HzgHE;m6i>hh3]a0
V3PN]EdVWF:TiTS5hmziYo3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3A.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3A.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 TDPS:d7cOz7Nl56^m0cJ_0
!s85 0
vSTARTUP_SPARTAN3E
IobKHRXF7^;5RMBhG:;_iO1
VT=5aiZedZA?J5j3hdBzO61
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3E.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3E.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3@e
!i10b 1
!s100 3VanAeJ<]S^K4R;@aJM]Y3
!s85 0
vSTARTUP_SPARTAN6
IiKSJQH1SXf7:E:i[ZZ7@c3
VMnVVhQhH>?><dg5D629nk2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN6.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n6
!i10b 1
!s100 3h:HLT4_mXBg;hQ_1I7Lf0
!s85 0
vSTARTUP_VIRTEX4
IS<ZU`a00K]eEgfjK2Y>j?3
VfGSIE?7=mOL?:>IO=4B0I3
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX4.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@v@i@r@t@e@x4
!i10b 1
!s100 Imn6CC9`;:YdNGI4=V`fO0
!s85 0
vSTARTUP_VIRTEX5
I^5``]aD0=jEYoJ@ZlHM9H0
VJTFZl=7H8N@XHUZHGo2Rz0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX5.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@v@i@r@t@e@x5
!i10b 1
!s100 `5k31Rn81ZZLVodd17PmD3
!s85 0
vSTARTUP_VIRTEX6
IOiS7[mL4SfFPCb5b`Z=hP2
VPa3TUn[S<Qjc[208gVV]72
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX6.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@v@i@r@t@e@x6
!i10b 1
!s100 onQMeoN1gmmdeJ;E4315?2
!s85 0
vSTARTUPE2
I?HP:Ce<i73YIl=98HGZ3f3
V4Zm@lh7J`k]:[60o^daUP3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUPE2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\STARTUPE2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p@e2
!i10b 1
!s100 ;`TbWX>b<J_:h[5_lGXG[2
!s85 0
vSUSPEND_SYNC
IF=oS4j28EDdENLXl=B;]61
VaV1PPgb__V<_kE32V6II?2
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SUSPEND_SYNC.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SUSPEND_SYNC.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@s@u@s@p@e@n@d_@s@y@n@c
!i10b 1
!s100 GcL?3I7hM;H[Q]_HZMAcd3
!s85 0
vSYSMON
I>e;>:`]aV;^KKb@ZF]6Lf1
VjjVJb:b`25f^mih`W0Q>^1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SYSMON.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\SYSMON.v
L0 46
R3
r1
31
R4
R5
R6
R7
n@s@y@s@m@o@n
!i10b 1
!s100 L;<7K<dEa`e7lEXNKjk2k2
!s85 0
vTBLOCK
IMz9_bH;=zHBj:;;0jKXO;0
VafBCWYlPoY64[a:knjG3m0
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TBLOCK.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TBLOCK.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@t@b@l@o@c@k
!i10b 1
!s100 miHl3?e8WCg6f?b:XKk]<0
!s85 0
vTEMAC
IbHKazPiA09kKI^5[Gaj8@3
V@iKDz4nbnGHB7C2CV[bF51
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TEMAC.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TEMAC.v
L0 42
R3
r1
31
R4
R5
R6
R7
n@t@e@m@a@c
!i10b 1
!s100 `:ehIUdKi<dYe_Kf<V@?j1
!s85 0
vTEMAC_SINGLE
Ib@EYU^B5;5JoZEH@KIe@00
VPLC^jV0MUaR;GGOn;S;SK0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TEMAC_SINGLE.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TEMAC_SINGLE.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@t@e@m@a@c_@s@i@n@g@l@e
!i10b 1
!s100 IhN<_o6<BE8AZa1D3XF5J1
!s85 0
vTIMEGRP
I3zocL^aaCAO1;<AjnD8Ze3
VX@WJZL;45k^9]SczDZGBN2
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TIMEGRP.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TIMEGRP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@t@i@m@e@g@r@p
!i10b 1
!s100 l5B^I4VkJjb:bH:hzH]d51
!s85 0
vTIMESPEC
Ig]MD0kW;mn?6VCc<?dN2[1
VCP=PAaRZ4=L=[i6EzR`bX2
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TIMESPEC.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\TIMESPEC.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@t@i@m@e@s@p@e@c
!i10b 1
!s100 YET]dRG7hYG<25j;3A<OK2
!s85 0
vtout_oserdese1_vlog
IO;M2HRCH<en`=zn@IdMGi2
V6KA@fTJR^CL21UeiUH>kO3
R1
R2
R24
R25
L0 2924
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 4Sf1Eb7C[L_`SVS0mbnUg2
!s85 0
vtrif_oserdese1_vlog
IOf5PD1<13KOnaz<BETHJh1
V1W`A9XeMalXl?>^:>[oNS1
R1
R2
R24
R25
L0 1286
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 Rd:XMHV_3:mm[13PcJ=YK2
!s85 0
vtxbuffer_oserdese1_vlog
IXMdfKA7=abS4<PQ@2zmz50
V2dXNL2>@In;CACeGHEmLO2
R1
R2
R24
R25
L0 1478
R3
r1
31
R4
R5
R6
R7
!i10b 1
!s100 LN1a0dj[R5Xl5?4192DJ=0
!s85 0
vUSR_ACCESS_VIRTEX4
I=5ANog16c6loazjSVG?SZ3
V?[3RAeJXKk_kF^]ghfS5F3
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s_@v@i@r@t@e@x4
!i10b 1
!s100 n6Xo<HPe5^f20QkQBEG940
!s85 0
vUSR_ACCESS_VIRTEX5
IEDg90_36Q`a4f5kR?UfFD0
V]lHo>lS[F1>YW7BD9;:9n0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s_@v@i@r@t@e@x5
!i10b 1
!s100 >nXlO<0G@bbT9Jz_Iozca3
!s85 0
vUSR_ACCESS_VIRTEX6
IE_kEkDWUZ8QOD]JZHQ5bF2
VhkdE:Lz8Zg=nd=dehNgYN3
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX6.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX6.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s_@v@i@r@t@e@x6
!i10b 1
!s100 ldIW6ZDY15F]nWjOAgo=M0
!s85 0
vUSR_ACCESSE2
Id;H_4K`MPDJXIX2[;Wz8m3
VNL`U]fe<LCC1ib?e[4Td`1
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESSE2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESSE2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s@e2
!i10b 1
!s100 [RABd7[DR2GiXKTgWj@IY3
!s85 0
vVCC
I^PAKgzB?>87lGW_]TF>[T2
V3Rm8330Pk1WQ5k9UefQ[^0
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\VCC.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\VCC.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@v@c@c
!i10b 1
!s100 d8E3ibPmCcj5ZO75GOlP11
!s85 0
vXADC
I8ZzFX3D>VI_ZbnHBB3alF2
VXVZ0n;BUQjN4Hd9W@;0<B0
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XADC.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XADC.v
L0 45
R3
r1
31
R4
R5
R6
R7
n@x@a@d@c
!i10b 1
!s100 Yik^4hS:R8^FI13NP?EmH3
!s85 0
vXNOR2
IGcgln:g8EizcLYOC3>n:N1
V@INzGC`RakPdPR`JX`D`=3
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XNOR2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XNOR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r2
!i10b 1
!s100 :XcWlPH?Sc[0U]cml39;N2
!s85 0
vXNOR3
IeMeD?J0YIiG@m3EkmjbAD2
VDW2<4]>E4;QGh2z=^3J`D2
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XNOR3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XNOR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r3
!i10b 1
!s100 YAWaB_63HzXVjLZXXh0K52
!s85 0
vXNOR4
IOKBLThR?jlSd<`]ZScQ922
Vg=P>0KdT]V@]mb94@8S@Q1
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XNOR4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XNOR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r4
!i10b 1
!s100 VHlc0kXVQLeCILofH7PiU3
!s85 0
vXNOR5
I0EIk8lEXQP[EhUch4lR^g2
Vch7O@DEmaYKB;UhOdJ8l?3
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XNOR5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XNOR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r5
!i10b 1
!s100 H[66<_aH?kd>PX0P6boYM1
!s85 0
vXOR2
IQUSY[h]1gZ0C:eXYPM:N12
VK6F08zTWBoo?9V]3SN9:E2
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XOR2.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XOR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r2
!i10b 1
!s100 ]RDEOen0QH[@l3oTPRGQ<3
!s85 0
vXOR3
IhAo^Un_HaF?m9Lj@b70:K2
Vn:L?h3R`THI:`kMX0M?1n0
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XOR3.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XOR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r3
!i10b 1
!s100 Pfz:P3k6kc4RbcQh9@j_h2
!s85 0
vXOR4
I:kjG5;<X;EQLJ_6=zcM@b1
Vk`I3<djI0_7o6Z2V_GJ2^3
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XOR4.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XOR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r4
!i10b 1
!s100 JLXW;AGMWLli8ZR<]kfc`3
!s85 0
vXOR5
I;9UGIKTX53zle1=:ElmlS3
Vn9I]H[KCLfTA95Ke7Yl6P0
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XOR5.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XOR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r5
!i10b 1
!s100 J93hPFaf23o]naJf=R8VI0
!s85 0
vXORCY
I`;ffVJY>J:if2fZOPIQXA0
Vz=jV9gJVcY=mlR5j4L71l1
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XORCY.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XORCY.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r@c@y
!i10b 1
!s100 G@Vn2bE[LBbjcfK^3WNm82
!s85 0
vXORCY_D
IQ[n5AbagTSC`zN9DC2oB73
VGK^geDHVb6d8Ilck=QU870
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XORCY_D.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XORCY_D.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r@c@y_@d
!i10b 1
!s100 W]YhC5l3?QIz0?A?b`4^k1
!s85 0
vXORCY_L
ITk<TPQkMMC=D<bc5oz?c43
VB8a>ZE3nH6<GFVo6c_kOc2
R1
R8
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XORCY_L.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\XORCY_L.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r@c@y_@l
!i10b 1
!s100 ZT_aFn8_Z``?WL;Va5fH<2
!s85 0
vZHOLD_DELAY
I2k]5:nTRI610cf2D`A>n^2
V<D?l7Qa]eEbAYb_0MGjm00
R1
R2
8D:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ZHOLD_DELAY.v
FD:\Xilinx\13.4\ISE_DS\ISE\verilog\src\unisims\ZHOLD_DELAY.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@z@h@o@l@d_@d@e@l@a@y
!i10b 1
!s100 4n257QHkGLH]OkTFGI4l70
!s85 0
