[
 {
  "datasets": [
   {
    "bitwidth": 8, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "adders/8_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "adders/8_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "add8u_0FP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0FP.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0FP", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5R3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5R3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5R3.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5R3", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.039", 
         "mre%": "0.14", 
         "pwr": "0.029", 
         "wce%": "0.20", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5QL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5QL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5QL.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5QL", 
        "params": {
         "area": "57.3", 
         "delay": "0.47", 
         "ep%": "43.75", 
         "mae%": "0.16", 
         "mre%": "0.40", 
         "pwr": "0.024", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5LT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5LT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5LT.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5LT", 
        "params": {
         "area": "56.3", 
         "delay": "0.39", 
         "ep%": "71.88", 
         "mae%": "0.33", 
         "mre%": "0.91", 
         "pwr": "0.021", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5HQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5HQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5HQ.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5HQ", 
        "params": {
         "area": "53.0", 
         "delay": "0.50", 
         "ep%": "85.74", 
         "mae%": "0.68", 
         "mre%": "1.80", 
         "pwr": "0.017", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5SY_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5SY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5SY.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5SY", 
        "params": {
         "area": "28.2", 
         "delay": "0.27", 
         "ep%": "94.14", 
         "mae%": "1.05", 
         "mre%": "2.93", 
         "pwr": "0.012", 
         "wce%": "3.12", 
         "wcre%": "800.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_099.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_099.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_099", 
        "params": {
         "area": "25.8", 
         "delay": "0.24", 
         "ep%": "97.07", 
         "mae%": "2.03", 
         "mre%": "6.23", 
         "pwr": "0.0095", 
         "wce%": "6.64", 
         "wcre%": "3100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_006.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_006.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_006", 
        "params": {
         "area": "15.0", 
         "delay": "0.17", 
         "ep%": "98.77", 
         "mae%": "4.92", 
         "mre%": "14.58", 
         "pwr": "0.0046", 
         "wce%": "17.97", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_08V.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_08V.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_08V", 
        "params": {
         "area": "8.0", 
         "delay": "0.11", 
         "ep%": "99.45", 
         "mae%": "9.88", 
         "mre%": "24.87", 
         "pwr": "0.0015", 
         "wce%": "30.47", 
         "wcre%": "6900.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_063.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_063.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_063", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.61", 
         "mae%": "15.29", 
         "mre%": "37.63", 
         "pwr": "0.000", 
         "wce%": "47.66", 
         "wcre%": "800.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "adders/8_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "adders/8_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "add8u_0FP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0FP.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0FP", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_4T8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_4T8.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_4T8", 
        "params": {
         "area": "61.5", 
         "delay": "0.55", 
         "ep%": "50.00", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.028", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_01R.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_01R.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_01R", 
        "params": {
         "area": "52.6", 
         "delay": "0.47", 
         "ep%": "75.00", 
         "mae%": "0.21", 
         "mre%": "0.61", 
         "pwr": "0.023", 
         "wce%": "0.59", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_5EZ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5EZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5EZ.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5EZ", 
        "params": {
         "area": "43.6", 
         "delay": "0.39", 
         "ep%": "87.50", 
         "mae%": "0.45", 
         "mre%": "1.23", 
         "pwr": "0.019", 
         "wce%": "1.37", 
         "wcre%": "300.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_1DK_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_1DK.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_1DK.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_1DK", 
        "params": {
         "area": "53.0", 
         "delay": "0.42", 
         "ep%": "93.75", 
         "mae%": "0.88", 
         "mre%": "2.54", 
         "pwr": "0.016", 
         "wce%": "2.34", 
         "wcre%": "1100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_2XT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_2XT.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_2XT", 
        "params": {
         "area": "26.8", 
         "delay": "0.27", 
         "ep%": "96.88", 
         "mae%": "1.64", 
         "mre%": "4.57", 
         "pwr": "0.012", 
         "wce%": "4.30", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_09K.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_09K.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_09K", 
        "params": {
         "area": "17.8", 
         "delay": "0.19", 
         "ep%": "99.22", 
         "mae%": "3.38", 
         "mre%": "9.06", 
         "pwr": "0.0075", 
         "wce%": "8.98", 
         "wcre%": "300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_0CA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0CA.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0CA", 
        "params": {
         "area": "8.9", 
         "delay": "0.12", 
         "ep%": "99.22", 
         "mae%": "6.45", 
         "mre%": "16.82", 
         "pwr": "0.0032", 
         "wce%": "16.60", 
         "wcre%": "125.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_08V.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_08V.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_08V", 
        "params": {
         "area": "8.0", 
         "delay": "0.11", 
         "ep%": "99.45", 
         "mae%": "9.88", 
         "mre%": "24.87", 
         "pwr": "0.0015", 
         "wce%": "30.47", 
         "wcre%": "6900.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_063.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_063.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_063", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.61", 
         "mae%": "15.29", 
         "mre%": "37.63", 
         "pwr": "0.000", 
         "wce%": "47.66", 
         "wcre%": "800.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "adders/8_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "adders/8_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "add8u_0FP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0FP.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0FP", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5R3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5R3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5R3.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5R3", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.039", 
         "mre%": "0.14", 
         "pwr": "0.029", 
         "wce%": "0.20", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5QL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5QL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5QL.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5QL", 
        "params": {
         "area": "57.3", 
         "delay": "0.47", 
         "ep%": "43.75", 
         "mae%": "0.16", 
         "mre%": "0.40", 
         "pwr": "0.024", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5ME_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5ME.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5ME.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5ME", 
        "params": {
         "area": "48.3", 
         "delay": "0.39", 
         "ep%": "71.88", 
         "mae%": "0.35", 
         "mre%": "0.94", 
         "pwr": "0.019", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5G5_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5G5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5G5.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5G5", 
        "params": {
         "area": "37.1", 
         "delay": "0.31", 
         "ep%": "90.62", 
         "mae%": "0.78", 
         "mre%": "2.08", 
         "pwr": "0.014", 
         "wce%": "2.93", 
         "wcre%": "500.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_2XT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_2XT.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_2XT", 
        "params": {
         "area": "26.8", 
         "delay": "0.27", 
         "ep%": "96.88", 
         "mae%": "1.64", 
         "mre%": "4.57", 
         "pwr": "0.012", 
         "wce%": "4.30", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_0H4.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0H4.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0H4", 
        "params": {
         "area": "17.8", 
         "delay": "0.19", 
         "ep%": "98.44", 
         "mae%": "3.40", 
         "mre%": "9.24", 
         "pwr": "0.0075", 
         "wce%": "9.96", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_06A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_06A.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_06A", 
        "params": {
         "area": "11.7", 
         "delay": "0.14", 
         "ep%": "99.41", 
         "mae%": "10.10", 
         "mre%": "22.52", 
         "pwr": "0.0026", 
         "wce%": "37.50", 
         "wcre%": "1500.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_063.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_063.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_063", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.61", 
         "mae%": "15.29", 
         "mre%": "37.63", 
         "pwr": "0.000", 
         "wce%": "47.66", 
         "wcre%": "800.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "adders/8_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "adders/8_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "add8u_0FP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0FP.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0FP", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5R3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5R3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5R3.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5R3", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.039", 
         "mre%": "0.14", 
         "pwr": "0.029", 
         "wce%": "0.20", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5NQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5NQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5NQ.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5NQ", 
        "params": {
         "area": "63.8", 
         "delay": "0.47", 
         "ep%": "34.38", 
         "mae%": "0.16", 
         "mre%": "0.40", 
         "pwr": "0.026", 
         "wce%": "0.98", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5QL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5QL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5QL.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5QL", 
        "params": {
         "area": "57.3", 
         "delay": "0.47", 
         "ep%": "43.75", 
         "mae%": "0.16", 
         "mre%": "0.40", 
         "pwr": "0.024", 
         "wce%": "0.59", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_00Y.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_00Y.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_00Y", 
        "params": {
         "area": "69.0", 
         "delay": "0.30", 
         "ep%": "49.22", 
         "mae%": "0.76", 
         "mre%": "1.95", 
         "pwr": "0.023", 
         "wce%": "3.91", 
         "wcre%": "66.67"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_5ME_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5ME.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5ME.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5ME", 
        "params": {
         "area": "48.3", 
         "delay": "0.39", 
         "ep%": "71.88", 
         "mae%": "0.35", 
         "mre%": "0.94", 
         "pwr": "0.019", 
         "wce%": "1.37", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5G6_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5G6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5G6.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5G6", 
        "params": {
         "area": "39.4", 
         "delay": "0.31", 
         "ep%": "85.94", 
         "mae%": "0.72", 
         "mre%": "1.91", 
         "pwr": "0.015", 
         "wce%": "2.93", 
         "wcre%": "200.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_063.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_063.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_063", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.61", 
         "mae%": "15.29", 
         "mre%": "37.63", 
         "pwr": "0.000", 
         "wce%": "47.66", 
         "wcre%": "800.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "adders/8_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "adders/8_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "add8u_0FP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_0FP.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_0FP", 
        "params": {
         "area": "70.4", 
         "delay": "0.63", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.033", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5R3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5R3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5R3.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5R3", 
        "params": {
         "area": "63.8", 
         "delay": "0.55", 
         "ep%": "25.00", 
         "mae%": "0.039", 
         "mre%": "0.14", 
         "pwr": "0.029", 
         "wce%": "0.20", 
         "wcre%": "50.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_4T8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_4T8.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_4T8", 
        "params": {
         "area": "61.5", 
         "delay": "0.55", 
         "ep%": "50.00", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.028", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_01R.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_01R.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_01R", 
        "params": {
         "area": "52.6", 
         "delay": "0.47", 
         "ep%": "75.00", 
         "mae%": "0.21", 
         "mre%": "0.61", 
         "pwr": "0.023", 
         "wce%": "0.59", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_5EZ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5EZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5EZ.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5EZ", 
        "params": {
         "area": "43.6", 
         "delay": "0.39", 
         "ep%": "87.50", 
         "mae%": "0.45", 
         "mre%": "1.23", 
         "pwr": "0.019", 
         "wce%": "1.37", 
         "wcre%": "300.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_5G5_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add8u_5G5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_5G5.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_5G5", 
        "params": {
         "area": "37.1", 
         "delay": "0.31", 
         "ep%": "90.62", 
         "mae%": "0.78", 
         "mre%": "2.08", 
         "pwr": "0.014", 
         "wce%": "2.93", 
         "wcre%": "500.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_2XT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_2XT.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_2XT", 
        "params": {
         "area": "26.8", 
         "delay": "0.27", 
         "ep%": "96.88", 
         "mae%": "1.64", 
         "mre%": "4.57", 
         "pwr": "0.012", 
         "wce%": "4.30", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add8u_05L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_05L.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_05L", 
        "params": {
         "area": "17.8", 
         "delay": "0.19", 
         "ep%": "99.22", 
         "mae%": "3.14", 
         "mre%": "8.64", 
         "pwr": "0.0075", 
         "wce%": "7.62", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_006.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_006.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_006", 
        "params": {
         "area": "15.0", 
         "delay": "0.17", 
         "ep%": "98.77", 
         "mae%": "4.92", 
         "mre%": "14.58", 
         "pwr": "0.0046", 
         "wce%": "17.97", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_08V.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_08V.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_08V", 
        "params": {
         "area": "8.0", 
         "delay": "0.11", 
         "ep%": "99.45", 
         "mae%": "9.88", 
         "mre%": "24.87", 
         "pwr": "0.0015", 
         "wce%": "30.47", 
         "wcre%": "6900.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add8u_063.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add8u_063.c", 
          "type": "C file"
         }
        ], 
        "name": "add8u_063", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.61", 
         "mae%": "15.29", 
         "mre%": "37.63", 
         "pwr": "0.000", 
         "wce%": "47.66", 
         "wcre%": "800.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }
    ], 
    "description": "8-bit unsigned adders", 
    "folder": "adders/8_unsigned", 
    "items": 48
   }, 
   {
    "bitwidth": 12, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "adders/12_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "adders/12_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "add12u_19A_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_19A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_19A.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_19A", 
        "params": {
         "area": "106.1", 
         "delay": "0.96", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.052", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_20A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_20A.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_20A", 
        "params": {
         "area": "97.1", 
         "delay": "0.88", 
         "ep%": "50.00", 
         "mae%": "0.0061", 
         "mre%": "0.017", 
         "pwr": "0.047", 
         "wce%": "0.012", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_13K_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_13K.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_13K.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_13K", 
        "params": {
         "area": "88.2", 
         "delay": "0.80", 
         "ep%": "81.25", 
         "mae%": "0.018", 
         "mre%": "0.051", 
         "pwr": "0.042", 
         "wce%": "0.049", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_1QE_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_1QE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_1QE.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_1QE", 
        "params": {
         "area": "71.3", 
         "delay": "0.68", 
         "ep%": "96.88", 
         "mae%": "0.049", 
         "mre%": "0.14", 
         "pwr": "0.036", 
         "wce%": "0.098", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_0XE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0XE.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0XE", 
        "params": {
         "area": "61.5", 
         "delay": "0.55", 
         "ep%": "97.22", 
         "mae%": "0.13", 
         "mre%": "0.37", 
         "pwr": "0.028", 
         "wce%": "0.44", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_1SA_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_1SA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_1SA.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_1SA", 
        "params": {
         "area": "44.6", 
         "delay": "0.43", 
         "ep%": "99.95", 
         "mae%": "0.39", 
         "mre%": "1.08", 
         "pwr": "0.021", 
         "wce%": "0.78", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_3NY_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_3NY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_3NY.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_3NY", 
        "params": {
         "area": "35.7", 
         "delay": "0.35", 
         "ep%": "99.90", 
         "mae%": "0.78", 
         "mre%": "2.15", 
         "pwr": "0.017", 
         "wce%": "1.56", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_04U.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_04U.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_04U", 
        "params": {
         "area": "17.8", 
         "delay": "0.19", 
         "ep%": "99.91", 
         "mae%": "3.20", 
         "mre%": "8.54", 
         "pwr": "0.0075", 
         "wce%": "7.71", 
         "wcre%": "3100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_1KC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_1KC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_1KC.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_1KC", 
        "params": {
         "area": "8.9", 
         "delay": "0.12", 
         "ep%": "100.00", 
         "mae%": "6.25", 
         "mre%": "16.24", 
         "pwr": "0.0032", 
         "wce%": "12.50", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_2MB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2MB.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2MB", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "100.00", 
         "mae%": "12.50", 
         "mre%": "30.62", 
         "pwr": "0.000", 
         "wce%": "25.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "adders/12_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "adders/12_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "add12u_19A_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_19A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_19A.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_19A", 
        "params": {
         "area": "106.1", 
         "delay": "0.96", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.052", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_2X6_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_2X6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2X6.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2X6", 
        "params": {
         "area": "91.5", 
         "delay": "0.84", 
         "ep%": "75.00", 
         "mae%": "0.012", 
         "mre%": "0.034", 
         "pwr": "0.045", 
         "wce%": "0.024", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_08A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_08A.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_08A", 
        "params": {
         "area": "80.3", 
         "delay": "0.76", 
         "ep%": "87.50", 
         "mae%": "0.026", 
         "mre%": "0.07", 
         "pwr": "0.041", 
         "wce%": "0.061", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_0JF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0JF.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0JF", 
        "params": {
         "area": "62.4", 
         "delay": "0.60", 
         "ep%": "96.88", 
         "mae%": "0.098", 
         "mre%": "0.27", 
         "pwr": "0.031", 
         "wce%": "0.21", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_32E_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_32E.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_32E.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_32E", 
        "params": {
         "area": "53.5", 
         "delay": "0.51", 
         "ep%": "99.90", 
         "mae%": "0.20", 
         "mre%": "0.54", 
         "pwr": "0.026", 
         "wce%": "0.39", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_0FY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0FY.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0FY", 
        "params": {
         "area": "44.6", 
         "delay": "0.43", 
         "ep%": "99.22", 
         "mae%": "0.46", 
         "mre%": "1.26", 
         "pwr": "0.021", 
         "wce%": "1.34", 
         "wcre%": "101.56"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_2L7_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_2L7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2L7.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2L7", 
        "params": {
         "area": "26.8", 
         "delay": "0.27", 
         "ep%": "99.98", 
         "mae%": "1.56", 
         "mre%": "4.26", 
         "pwr": "0.012", 
         "wce%": "3.12", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_04U.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_04U.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_04U", 
        "params": {
         "area": "17.8", 
         "delay": "0.19", 
         "ep%": "99.91", 
         "mae%": "3.20", 
         "mre%": "8.54", 
         "pwr": "0.0075", 
         "wce%": "7.71", 
         "wcre%": "3100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_1KC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_1KC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_1KC.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_1KC", 
        "params": {
         "area": "8.9", 
         "delay": "0.12", 
         "ep%": "100.00", 
         "mae%": "6.25", 
         "mre%": "16.24", 
         "pwr": "0.0032", 
         "wce%": "12.50", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_2MB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2MB.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2MB", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "100.00", 
         "mae%": "12.50", 
         "mre%": "30.62", 
         "pwr": "0.000", 
         "wce%": "25.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "adders/12_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "adders/12_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "add12u_19A_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_19A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_19A.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_19A", 
        "params": {
         "area": "106.1", 
         "delay": "0.96", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.052", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_20A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_20A.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_20A", 
        "params": {
         "area": "97.1", 
         "delay": "0.88", 
         "ep%": "50.00", 
         "mae%": "0.0061", 
         "mre%": "0.017", 
         "pwr": "0.047", 
         "wce%": "0.012", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_08A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_08A.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_08A", 
        "params": {
         "area": "80.3", 
         "delay": "0.76", 
         "ep%": "87.50", 
         "mae%": "0.026", 
         "mre%": "0.07", 
         "pwr": "0.041", 
         "wce%": "0.061", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_17B.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_17B.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_17B", 
        "params": {
         "area": "68.5", 
         "delay": "0.63", 
         "ep%": "94.92", 
         "mae%": "0.073", 
         "mre%": "0.20", 
         "pwr": "0.032", 
         "wce%": "0.22", 
         "wcre%": "1600.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_013.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_013.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_013", 
        "params": {
         "area": "54.9", 
         "delay": "0.47", 
         "ep%": "97.84", 
         "mae%": "0.21", 
         "mre%": "0.58", 
         "pwr": "0.024", 
         "wce%": "0.82", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_0HR.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0HR.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0HR", 
        "params": {
         "area": "43.6", 
         "delay": "0.39", 
         "ep%": "99.28", 
         "mae%": "0.50", 
         "mre%": "1.39", 
         "pwr": "0.019", 
         "wce%": "1.67", 
         "wcre%": "9600.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_2PX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2PX.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2PX", 
        "params": {
         "area": "26.8", 
         "delay": "0.27", 
         "ep%": "99.81", 
         "mae%": "1.62", 
         "mre%": "4.44", 
         "pwr": "0.012", 
         "wce%": "4.49", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_04U.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_04U.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_04U", 
        "params": {
         "area": "17.8", 
         "delay": "0.19", 
         "ep%": "99.91", 
         "mae%": "3.20", 
         "mre%": "8.54", 
         "pwr": "0.0075", 
         "wce%": "7.71", 
         "wcre%": "3100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_2MB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2MB.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2MB", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "100.00", 
         "mae%": "12.50", 
         "mre%": "30.62", 
         "pwr": "0.000", 
         "wce%": "25.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "adders/12_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "adders/12_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "add12u_19A_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_19A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_19A.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_19A", 
        "params": {
         "area": "106.1", 
         "delay": "0.96", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.052", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_09M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_09M.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_09M", 
        "params": {
         "area": "108.9", 
         "delay": "0.79", 
         "ep%": "18.75", 
         "mae%": "0.0098", 
         "mre%": "0.025", 
         "pwr": "0.049", 
         "wce%": "0.049", 
         "wcre%": "50.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_00H.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_00H.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_00H", 
        "params": {
         "area": "105.6", 
         "delay": "0.76", 
         "ep%": "34.38", 
         "mae%": "0.026", 
         "mre%": "0.072", 
         "pwr": "0.048", 
         "wce%": "0.098", 
         "wcre%": "200.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_0J8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0J8.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0J8", 
        "params": {
         "area": "99.5", 
         "delay": "0.54", 
         "ep%": "50.00", 
         "mae%": "0.20", 
         "mre%": "0.54", 
         "pwr": "0.047", 
         "wce%": "0.39", 
         "wcre%": "3200.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_02S.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_02S.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_02S", 
        "params": {
         "area": "101.8", 
         "delay": "0.47", 
         "ep%": "58.98", 
         "mae%": "0.23", 
         "mre%": "0.64", 
         "pwr": "0.040", 
         "wce%": "0.83", 
         "wcre%": "200.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_054.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_054.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_054", 
        "params": {
         "area": "92.5", 
         "delay": "0.45", 
         "ep%": "89.56", 
         "mae%": "6.35", 
         "mre%": "16.19", 
         "pwr": "0.033", 
         "wce%": "14.55", 
         "wcre%": "4000.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_2MB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2MB.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2MB", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "100.00", 
         "mae%": "12.50", 
         "mre%": "30.62", 
         "pwr": "0.000", 
         "wce%": "25.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "adders/12_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "adders/12_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "add12u_19A_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_19A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_19A.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_19A", 
        "params": {
         "area": "106.1", 
         "delay": "0.96", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.052", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_2X6_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_2X6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2X6.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2X6", 
        "params": {
         "area": "91.5", 
         "delay": "0.84", 
         "ep%": "75.00", 
         "mae%": "0.012", 
         "mre%": "0.034", 
         "pwr": "0.045", 
         "wce%": "0.024", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_0T9_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_0T9.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0T9.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0T9", 
        "params": {
         "area": "72.7", 
         "delay": "0.68", 
         "ep%": "90.62", 
         "mae%": "0.037", 
         "mre%": "0.10", 
         "pwr": "0.036", 
         "wce%": "0.098", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_0XY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0XY.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0XY", 
        "params": {
         "area": "62.4", 
         "delay": "0.60", 
         "ep%": "96.88", 
         "mae%": "0.10", 
         "mre%": "0.28", 
         "pwr": "0.031", 
         "wce%": "0.24", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_013.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_013.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_013", 
        "params": {
         "area": "54.9", 
         "delay": "0.47", 
         "ep%": "97.84", 
         "mae%": "0.21", 
         "mre%": "0.58", 
         "pwr": "0.024", 
         "wce%": "0.82", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_0HR.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_0HR.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_0HR", 
        "params": {
         "area": "43.6", 
         "delay": "0.39", 
         "ep%": "99.28", 
         "mae%": "0.50", 
         "mre%": "1.39", 
         "pwr": "0.019", 
         "wce%": "1.67", 
         "wcre%": "9600.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_2H0_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_2H0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2H0.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2H0", 
        "params": {
         "area": "26.8", 
         "delay": "0.27", 
         "ep%": "99.99", 
         "mae%": "1.56", 
         "mre%": "4.27", 
         "pwr": "0.012", 
         "wce%": "3.12", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_04U.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_04U.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_04U", 
        "params": {
         "area": "17.8", 
         "delay": "0.19", 
         "ep%": "99.91", 
         "mae%": "3.20", 
         "mre%": "8.54", 
         "pwr": "0.0075", 
         "wce%": "7.71", 
         "wcre%": "3100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add12u_1KC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "add12u_1KC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_1KC.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_1KC", 
        "params": {
         "area": "8.9", 
         "delay": "0.12", 
         "ep%": "100.00", 
         "mae%": "6.25", 
         "mre%": "16.24", 
         "pwr": "0.0032", 
         "wce%": "12.50", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "add12u_2MB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add12u_2MB.c", 
          "type": "C file"
         }
        ], 
        "name": "add12u_2MB", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "100.00", 
         "mae%": "12.50", 
         "mre%": "30.62", 
         "pwr": "0.000", 
         "wce%": "25.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188"
      ]
     }
    ], 
    "description": "12-bit unsigned adders", 
    "folder": "adders/12_unsigned", 
    "items": 46
   }, 
   {
    "bitwidth": 16, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "adders/16_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "adders/16_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "add16u_0AV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0AV.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0AV", 
        "params": {
         "area": "146.9", 
         "delay": "1.27", 
         "ep%": "6.25", 
         "mae%": "0.00015", 
         "mre%": "0.00053", 
         "pwr": "0.073", 
         "wce%": "0.0031", 
         "wcre%": "200.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0EM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0EM.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0EM", 
        "params": {
         "area": "115.0", 
         "delay": "1.04", 
         "ep%": "87.50", 
         "mae%": "0.0018", 
         "mre%": "0.005", 
         "pwr": "0.057", 
         "wce%": "0.0053", 
         "wcre%": "400.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0Q7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0Q7.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0Q7", 
        "params": {
         "area": "100.4", 
         "delay": "0.95", 
         "ep%": "96.88", 
         "mae%": "0.0063", 
         "mre%": "0.018", 
         "pwr": "0.051", 
         "wce%": "0.018", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_073.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_073.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_073", 
        "params": {
         "area": "90.6", 
         "delay": "0.80", 
         "ep%": "98.74", 
         "mae%": "0.021", 
         "mre%": "0.056", 
         "pwr": "0.043", 
         "wce%": "0.079", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0M0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0M0.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0M0", 
        "params": {
         "area": "71.3", 
         "delay": "0.68", 
         "ep%": "99.61", 
         "mae%": "0.057", 
         "mre%": "0.16", 
         "pwr": "0.036", 
         "wce%": "0.19", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0DL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0DL.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0DL", 
        "params": {
         "area": "55.8", 
         "delay": "0.51", 
         "ep%": "99.91", 
         "mae%": "0.20", 
         "mre%": "0.55", 
         "pwr": "0.026", 
         "wce%": "0.52", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0GK.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0GK.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0GK", 
        "params": {
         "area": "45.5", 
         "delay": "0.35", 
         "ep%": "99.98", 
         "mae%": "0.91", 
         "mre%": "2.49", 
         "pwr": "0.018", 
         "wce%": "2.90", 
         "wcre%": "1503.12"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_02E.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_02E.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_02E", 
        "params": {
         "area": "31.9", 
         "delay": "0.27", 
         "ep%": "99.99", 
         "mae%": "3.52", 
         "mre%": "9.54", 
         "pwr": "0.011", 
         "wce%": "9.74", 
         "wcre%": "700.20"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0MH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0MH.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0MH", 
        "params": {
         "area": "18.3", 
         "delay": "0.20", 
         "ep%": "100.00", 
         "mae%": "9.90", 
         "mre%": "22.35", 
         "pwr": "0.0041", 
         "wce%": "34.18", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": []
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "adders/16_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "adders/16_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "add16u_0RN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0RN.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0RN", 
        "params": {
         "area": "115.9", 
         "delay": "1.08", 
         "ep%": "93.75", 
         "mae%": "0.0015", 
         "mre%": "0.0042", 
         "pwr": "0.060", 
         "wce%": "0.0031", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_08F.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_08F.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_08F", 
        "params": {
         "area": "106.1", 
         "delay": "0.96", 
         "ep%": "95.70", 
         "mae%": "0.0048", 
         "mre%": "0.013", 
         "pwr": "0.052", 
         "wce%": "0.014", 
         "wcre%": "1500.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_02T.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_02T.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_02T", 
        "params": {
         "area": "82.6", 
         "delay": "0.78", 
         "ep%": "99.95", 
         "mae%": "0.024", 
         "mre%": "0.068", 
         "pwr": "0.041", 
         "wce%": "0.049", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_09P.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_09P.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_09P", 
        "params": {
         "area": "73.7", 
         "delay": "0.68", 
         "ep%": "99.71", 
         "mae%": "0.05", 
         "mre%": "0.14", 
         "pwr": "0.036", 
         "wce%": "0.13", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0KY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0KY.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0KY", 
        "params": {
         "area": "55.8", 
         "delay": "0.54", 
         "ep%": "99.90", 
         "mae%": "0.20", 
         "mre%": "0.55", 
         "pwr": "0.027", 
         "wce%": "0.46", 
         "wcre%": "700.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0B4.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0B4.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0B4", 
        "params": {
         "area": "46.9", 
         "delay": "0.43", 
         "ep%": "99.95", 
         "mae%": "0.46", 
         "mre%": "1.28", 
         "pwr": "0.022", 
         "wce%": "1.54", 
         "wcre%": "3100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0QG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0QG.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0QG", 
        "params": {
         "area": "29.1", 
         "delay": "0.30", 
         "ep%": "99.99", 
         "mae%": "1.63", 
         "mre%": "4.52", 
         "pwr": "0.013", 
         "wce%": "4.63", 
         "wcre%": "1500.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0KC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0KC.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0KC", 
        "params": {
         "area": "20.2", 
         "delay": "0.19", 
         "ep%": "100.00", 
         "mae%": "4.69", 
         "mre%": "12.64", 
         "pwr": "0.0079", 
         "wce%": "9.49", 
         "wcre%": "9500.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0MH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0MH.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0MH", 
        "params": {
         "area": "18.3", 
         "delay": "0.20", 
         "ep%": "100.00", 
         "mae%": "9.90", 
         "mre%": "22.35", 
         "pwr": "0.0041", 
         "wce%": "34.18", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": []
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "adders/16_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "adders/16_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "add16u_0AV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0AV.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0AV", 
        "params": {
         "area": "146.9", 
         "delay": "1.27", 
         "ep%": "6.25", 
         "mae%": "0.00015", 
         "mre%": "0.00053", 
         "pwr": "0.073", 
         "wce%": "0.0031", 
         "wcre%": "200.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0DF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0DF.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0DF", 
        "params": {
         "area": "144.5", 
         "delay": "1.11", 
         "ep%": "18.75", 
         "mae%": "0.00061", 
         "mre%": "0.0016", 
         "pwr": "0.069", 
         "wce%": "0.0031", 
         "wcre%": "50.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0NK.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0NK.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0NK", 
        "params": {
         "area": "115.0", 
         "delay": "1.04", 
         "ep%": "88.28", 
         "mae%": "0.002", 
         "mre%": "0.0054", 
         "pwr": "0.057", 
         "wce%": "0.0061", 
         "wcre%": "300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0FJ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0FJ.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0FJ", 
        "params": {
         "area": "98.1", 
         "delay": "0.92", 
         "ep%": "96.89", 
         "mae%": "0.0071", 
         "mre%": "0.02", 
         "pwr": "0.050", 
         "wce%": "0.021", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_073.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_073.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_073", 
        "params": {
         "area": "90.6", 
         "delay": "0.80", 
         "ep%": "98.74", 
         "mae%": "0.021", 
         "mre%": "0.056", 
         "pwr": "0.043", 
         "wce%": "0.079", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0M0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0M0.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0M0", 
        "params": {
         "area": "71.3", 
         "delay": "0.68", 
         "ep%": "99.61", 
         "mae%": "0.057", 
         "mre%": "0.16", 
         "pwr": "0.036", 
         "wce%": "0.19", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0DL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0DL.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0DL", 
        "params": {
         "area": "55.8", 
         "delay": "0.51", 
         "ep%": "99.91", 
         "mae%": "0.20", 
         "mre%": "0.55", 
         "pwr": "0.026", 
         "wce%": "0.52", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0GK.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0GK.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0GK", 
        "params": {
         "area": "45.5", 
         "delay": "0.35", 
         "ep%": "99.98", 
         "mae%": "0.91", 
         "mre%": "2.49", 
         "pwr": "0.018", 
         "wce%": "2.90", 
         "wcre%": "1503.12"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0QG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0QG.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0QG", 
        "params": {
         "area": "29.1", 
         "delay": "0.30", 
         "ep%": "99.99", 
         "mae%": "1.63", 
         "mre%": "4.52", 
         "pwr": "0.013", 
         "wce%": "4.63", 
         "wcre%": "1500.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0MH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0MH.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0MH", 
        "params": {
         "area": "18.3", 
         "delay": "0.20", 
         "ep%": "100.00", 
         "mae%": "9.90", 
         "mre%": "22.35", 
         "pwr": "0.0041", 
         "wce%": "34.18", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": []
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "adders/16_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "adders/16_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "add16u_0AV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0AV.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0AV", 
        "params": {
         "area": "146.9", 
         "delay": "1.27", 
         "ep%": "6.25", 
         "mae%": "0.00015", 
         "mre%": "0.00053", 
         "pwr": "0.073", 
         "wce%": "0.0031", 
         "wcre%": "200.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0DF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0DF.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0DF", 
        "params": {
         "area": "144.5", 
         "delay": "1.11", 
         "ep%": "18.75", 
         "mae%": "0.00061", 
         "mre%": "0.0016", 
         "pwr": "0.069", 
         "wce%": "0.0031", 
         "wcre%": "50.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0EZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0EZ.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0EZ", 
        "params": {
         "area": "132.8", 
         "delay": "0.81", 
         "ep%": "50.00", 
         "mae%": "0.39", 
         "mre%": "1.07", 
         "pwr": "0.065", 
         "wce%": "0.78", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_04T.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_04T.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_04T", 
        "params": {
         "area": "148.3", 
         "delay": "0.55", 
         "ep%": "67.71", 
         "mae%": "4.01", 
         "mre%": "10.53", 
         "pwr": "0.064", 
         "wce%": "14.16", 
         "wcre%": "200.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_04S.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_04S.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_04S", 
        "params": {
         "area": "138.4", 
         "delay": "0.60", 
         "ep%": "69.82", 
         "mae%": "0.10", 
         "mre%": "0.28", 
         "pwr": "0.061", 
         "wce%": "0.24", 
         "wcre%": "200.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0NK.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0NK.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0NK", 
        "params": {
         "area": "115.0", 
         "delay": "1.04", 
         "ep%": "88.28", 
         "mae%": "0.002", 
         "mre%": "0.0054", 
         "pwr": "0.057", 
         "wce%": "0.0061", 
         "wcre%": "300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0MH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0MH.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0MH", 
        "params": {
         "area": "18.3", 
         "delay": "0.20", 
         "ep%": "100.00", 
         "mae%": "9.90", 
         "mre%": "22.35", 
         "pwr": "0.0041", 
         "wce%": "34.18", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": []
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "adders/16_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "adders/16_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "add16u_0NK.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0NK.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0NK", 
        "params": {
         "area": "115.0", 
         "delay": "1.04", 
         "ep%": "88.28", 
         "mae%": "0.002", 
         "mre%": "0.0054", 
         "pwr": "0.057", 
         "wce%": "0.0061", 
         "wcre%": "300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0Q7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0Q7.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0Q7", 
        "params": {
         "area": "100.4", 
         "delay": "0.95", 
         "ep%": "96.88", 
         "mae%": "0.0063", 
         "mre%": "0.018", 
         "pwr": "0.051", 
         "wce%": "0.018", 
         "wcre%": "100.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0QC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0QC.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0QC", 
        "params": {
         "area": "90.6", 
         "delay": "0.80", 
         "ep%": "98.83", 
         "mae%": "0.019", 
         "mre%": "0.054", 
         "pwr": "0.043", 
         "wce%": "0.068", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0M0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0M0.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0M0", 
        "params": {
         "area": "71.3", 
         "delay": "0.68", 
         "ep%": "99.61", 
         "mae%": "0.057", 
         "mre%": "0.16", 
         "pwr": "0.036", 
         "wce%": "0.19", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0DL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0DL.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0DL", 
        "params": {
         "area": "55.8", 
         "delay": "0.51", 
         "ep%": "99.91", 
         "mae%": "0.20", 
         "mre%": "0.55", 
         "pwr": "0.026", 
         "wce%": "0.52", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0M6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0M6.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0M6", 
        "params": {
         "area": "46.9", 
         "delay": "0.43", 
         "ep%": "99.96", 
         "mae%": "0.54", 
         "mre%": "1.50", 
         "pwr": "0.022", 
         "wce%": "1.80", 
         "wcre%": "700.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0QG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0QG.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0QG", 
        "params": {
         "area": "29.1", 
         "delay": "0.30", 
         "ep%": "99.99", 
         "mae%": "1.63", 
         "mre%": "4.52", 
         "pwr": "0.013", 
         "wce%": "4.63", 
         "wcre%": "1500.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0KC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0KC.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0KC", 
        "params": {
         "area": "20.2", 
         "delay": "0.19", 
         "ep%": "100.00", 
         "mae%": "4.69", 
         "mre%": "12.64", 
         "pwr": "0.0079", 
         "wce%": "9.49", 
         "wcre%": "9500.00"
        }, 
        "references": []
       }, 
       {
        "files": [
         {
          "file": "add16u_0MH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "add16u_0MH.c", 
          "type": "C file"
         }
        ], 
        "name": "add16u_0MH", 
        "params": {
         "area": "18.3", 
         "delay": "0.20", 
         "ep%": "100.00", 
         "mae%": "9.90", 
         "mre%": "22.35", 
         "pwr": "0.0041", 
         "wce%": "34.18", 
         "wcre%": "6300.00"
        }, 
        "references": []
       }
      ], 
      "license": "The MIT License", 
      "references": []
     }
    ], 
    "description": "16-bit unsigned adders", 
    "folder": "adders/16_unsigned", 
    "items": 44
   }
  ], 
  "description": "Adders (unsigned)", 
  "folder": "adders", 
  "id": 0, 
  "items": 138
 }, 
 {
  "datasets": [
   {
    "bitwidth": 7, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/7x7_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/7x7_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul7u_01L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_01L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_01L", 
        "params": {
         "area": "536.4", 
         "delay": "1.20", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.277", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_03M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_03M.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_03M", 
        "params": {
         "area": "454.3", 
         "delay": "1.23", 
         "ep%": "82.61", 
         "mae%": "0.03", 
         "mre%": "0.98", 
         "pwr": "0.252", 
         "wce%": "0.092", 
         "wcre%": "1100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0DE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0DE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0DE", 
        "params": {
         "area": "440.2", 
         "delay": "1.25", 
         "ep%": "87.35", 
         "mae%": "0.051", 
         "mre%": "1.44", 
         "pwr": "0.235", 
         "wce%": "0.19", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_069.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_069.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_069", 
        "params": {
         "area": "347.8", 
         "delay": "1.20", 
         "ep%": "94.74", 
         "mae%": "0.14", 
         "mre%": "4.12", 
         "pwr": "0.193", 
         "wce%": "0.48", 
         "wcre%": "4700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_093.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_093.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_093", 
        "params": {
         "area": "351.5", 
         "delay": "1.30", 
         "ep%": "95.40", 
         "mae%": "0.24", 
         "mre%": "5.32", 
         "pwr": "0.161", 
         "wce%": "0.99", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_09J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_09J.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_09J", 
        "params": {
         "area": "280.2", 
         "delay": "0.95", 
         "ep%": "97.53", 
         "mae%": "0.46", 
         "mre%": "10.12", 
         "pwr": "0.123", 
         "wce%": "1.93", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0B6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0B6.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0B6", 
        "params": {
         "area": "157.2", 
         "delay": "0.75", 
         "ep%": "98.23", 
         "mae%": "1.13", 
         "mre%": "17.68", 
         "pwr": "0.065", 
         "wce%": "4.96", 
         "wcre%": "150.39"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_013.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_013.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_013", 
        "params": {
         "area": "114.0", 
         "delay": "0.53", 
         "ep%": "98.31", 
         "mae%": "2.27", 
         "mre%": "28.23", 
         "pwr": "0.034", 
         "wce%": "9.87", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0CA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0CA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0CA", 
        "params": {
         "area": "35.2", 
         "delay": "0.21", 
         "ep%": "98.41", 
         "mae%": "5.09", 
         "mre%": "46.83", 
         "pwr": "0.0068", 
         "wce%": "19.05", 
         "wcre%": "114.31"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/7x7_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/7x7_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul7u_01L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_01L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_01L", 
        "params": {
         "area": "536.4", 
         "delay": "1.20", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.277", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_03M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_03M.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_03M", 
        "params": {
         "area": "454.3", 
         "delay": "1.23", 
         "ep%": "82.61", 
         "mae%": "0.03", 
         "mre%": "0.98", 
         "pwr": "0.252", 
         "wce%": "0.092", 
         "wcre%": "1100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0DE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0DE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0DE", 
        "params": {
         "area": "440.2", 
         "delay": "1.25", 
         "ep%": "87.35", 
         "mae%": "0.051", 
         "mre%": "1.44", 
         "pwr": "0.235", 
         "wce%": "0.19", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_069.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_069.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_069", 
        "params": {
         "area": "347.8", 
         "delay": "1.20", 
         "ep%": "94.74", 
         "mae%": "0.14", 
         "mre%": "4.12", 
         "pwr": "0.193", 
         "wce%": "0.48", 
         "wcre%": "4700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_06J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_06J.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_06J", 
        "params": {
         "area": "375.0", 
         "delay": "1.28", 
         "ep%": "95.21", 
         "mae%": "0.27", 
         "mre%": "5.62", 
         "pwr": "0.173", 
         "wce%": "0.94", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_093.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_093.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_093", 
        "params": {
         "area": "351.5", 
         "delay": "1.30", 
         "ep%": "95.40", 
         "mae%": "0.24", 
         "mre%": "5.32", 
         "pwr": "0.161", 
         "wce%": "0.99", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_09J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_09J.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_09J", 
        "params": {
         "area": "280.2", 
         "delay": "0.95", 
         "ep%": "97.53", 
         "mae%": "0.46", 
         "mre%": "10.12", 
         "pwr": "0.123", 
         "wce%": "1.93", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0B6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0B6.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0B6", 
        "params": {
         "area": "157.2", 
         "delay": "0.75", 
         "ep%": "98.23", 
         "mae%": "1.13", 
         "mre%": "17.68", 
         "pwr": "0.065", 
         "wce%": "4.96", 
         "wcre%": "150.39"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_013.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_013.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_013", 
        "params": {
         "area": "114.0", 
         "delay": "0.53", 
         "ep%": "98.31", 
         "mae%": "2.27", 
         "mre%": "28.23", 
         "pwr": "0.034", 
         "wce%": "9.87", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0CA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0CA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0CA", 
        "params": {
         "area": "35.2", 
         "delay": "0.21", 
         "ep%": "98.41", 
         "mae%": "5.09", 
         "mre%": "46.83", 
         "pwr": "0.0068", 
         "wce%": "19.05", 
         "wcre%": "114.31"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/7x7_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/7x7_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul7u_01L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_01L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_01L", 
        "params": {
         "area": "536.4", 
         "delay": "1.20", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.277", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_03M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_03M.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_03M", 
        "params": {
         "area": "454.3", 
         "delay": "1.23", 
         "ep%": "82.61", 
         "mae%": "0.03", 
         "mre%": "0.98", 
         "pwr": "0.252", 
         "wce%": "0.092", 
         "wcre%": "1100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0DE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0DE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0DE", 
        "params": {
         "area": "440.2", 
         "delay": "1.25", 
         "ep%": "87.35", 
         "mae%": "0.051", 
         "mre%": "1.44", 
         "pwr": "0.235", 
         "wce%": "0.19", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_05K.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_05K.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_05K", 
        "params": {
         "area": "403.6", 
         "delay": "1.37", 
         "ep%": "92.60", 
         "mae%": "0.12", 
         "mre%": "2.84", 
         "pwr": "0.207", 
         "wce%": "0.49", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_03K.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_03K.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_03K", 
        "params": {
         "area": "364.2", 
         "delay": "1.40", 
         "ep%": "96.04", 
         "mae%": "0.23", 
         "mre%": "4.91", 
         "pwr": "0.180", 
         "wce%": "0.96", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0GG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0GG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0GG", 
        "params": {
         "area": "295.7", 
         "delay": "1.05", 
         "ep%": "97.31", 
         "mae%": "0.45", 
         "mre%": "8.23", 
         "pwr": "0.152", 
         "wce%": "1.92", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_09J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_09J.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_09J", 
        "params": {
         "area": "280.2", 
         "delay": "0.95", 
         "ep%": "97.53", 
         "mae%": "0.46", 
         "mre%": "10.12", 
         "pwr": "0.123", 
         "wce%": "1.93", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0B6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0B6.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0B6", 
        "params": {
         "area": "157.2", 
         "delay": "0.75", 
         "ep%": "98.23", 
         "mae%": "1.13", 
         "mre%": "17.68", 
         "pwr": "0.065", 
         "wce%": "4.96", 
         "wcre%": "150.39"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_00M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_00M.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_00M", 
        "params": {
         "area": "76.0", 
         "delay": "0.47", 
         "ep%": "98.41", 
         "mae%": "3.63", 
         "mre%": "36.98", 
         "pwr": "0.019", 
         "wce%": "14.44", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0CA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0CA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0CA", 
        "params": {
         "area": "35.2", 
         "delay": "0.21", 
         "ep%": "98.41", 
         "mae%": "5.09", 
         "mre%": "46.83", 
         "pwr": "0.0068", 
         "wce%": "19.05", 
         "wcre%": "114.31"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/7x7_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/7x7_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul7u_01L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_01L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_01L", 
        "params": {
         "area": "536.4", 
         "delay": "1.20", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.277", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0CZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0CZ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0CZ", 
        "params": {
         "area": "492.3", 
         "delay": "1.28", 
         "ep%": "77.61", 
         "mae%": "0.025", 
         "mre%": "0.72", 
         "pwr": "0.263", 
         "wce%": "0.092", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_08B.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_08B.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_08B", 
        "params": {
         "area": "473.5", 
         "delay": "1.28", 
         "ep%": "79.54", 
         "mae%": "0.027", 
         "mre%": "0.76", 
         "pwr": "0.254", 
         "wce%": "0.092", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_03M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_03M.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_03M", 
        "params": {
         "area": "454.3", 
         "delay": "1.23", 
         "ep%": "82.61", 
         "mae%": "0.03", 
         "mre%": "0.98", 
         "pwr": "0.252", 
         "wce%": "0.092", 
         "wcre%": "1100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0B2.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0B2.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0B2", 
        "params": {
         "area": "446.8", 
         "delay": "1.22", 
         "ep%": "85.08", 
         "mae%": "0.058", 
         "mre%": "1.68", 
         "pwr": "0.238", 
         "wce%": "0.19", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0DE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0DE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0DE", 
        "params": {
         "area": "440.2", 
         "delay": "1.25", 
         "ep%": "87.35", 
         "mae%": "0.051", 
         "mre%": "1.44", 
         "pwr": "0.235", 
         "wce%": "0.19", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0ED.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0ED.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0ED", 
        "params": {
         "area": "399.4", 
         "delay": "1.19", 
         "ep%": "92.88", 
         "mae%": "0.13", 
         "mre%": "3.06", 
         "pwr": "0.204", 
         "wce%": "0.49", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_093.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_093.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_093", 
        "params": {
         "area": "351.5", 
         "delay": "1.30", 
         "ep%": "95.40", 
         "mae%": "0.24", 
         "mre%": "5.32", 
         "pwr": "0.161", 
         "wce%": "0.99", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0CA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0CA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0CA", 
        "params": {
         "area": "35.2", 
         "delay": "0.21", 
         "ep%": "98.41", 
         "mae%": "5.09", 
         "mre%": "46.83", 
         "pwr": "0.0068", 
         "wce%": "19.05", 
         "wcre%": "114.31"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/7x7_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/7x7_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul7u_01L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_01L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_01L", 
        "params": {
         "area": "536.4", 
         "delay": "1.20", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.277", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_03M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_03M.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_03M", 
        "params": {
         "area": "454.3", 
         "delay": "1.23", 
         "ep%": "82.61", 
         "mae%": "0.03", 
         "mre%": "0.98", 
         "pwr": "0.252", 
         "wce%": "0.092", 
         "wcre%": "1100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0DE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0DE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0DE", 
        "params": {
         "area": "440.2", 
         "delay": "1.25", 
         "ep%": "87.35", 
         "mae%": "0.051", 
         "mre%": "1.44", 
         "pwr": "0.235", 
         "wce%": "0.19", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_069.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_069.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_069", 
        "params": {
         "area": "347.8", 
         "delay": "1.20", 
         "ep%": "94.74", 
         "mae%": "0.14", 
         "mre%": "4.12", 
         "pwr": "0.193", 
         "wce%": "0.48", 
         "wcre%": "4700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_093.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_093.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_093", 
        "params": {
         "area": "351.5", 
         "delay": "1.30", 
         "ep%": "95.40", 
         "mae%": "0.24", 
         "mre%": "5.32", 
         "pwr": "0.161", 
         "wce%": "0.99", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_09J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_09J.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_09J", 
        "params": {
         "area": "280.2", 
         "delay": "0.95", 
         "ep%": "97.53", 
         "mae%": "0.46", 
         "mre%": "10.12", 
         "pwr": "0.123", 
         "wce%": "1.93", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0B6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0B6.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0B6", 
        "params": {
         "area": "157.2", 
         "delay": "0.75", 
         "ep%": "98.23", 
         "mae%": "1.13", 
         "mre%": "17.68", 
         "pwr": "0.065", 
         "wce%": "4.96", 
         "wcre%": "150.39"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_013.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_013.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_013", 
        "params": {
         "area": "114.0", 
         "delay": "0.53", 
         "ep%": "98.31", 
         "mae%": "2.27", 
         "mre%": "28.23", 
         "pwr": "0.034", 
         "wce%": "9.87", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul7u_0CA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul7u_0CA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul7u_0CA", 
        "params": {
         "area": "35.2", 
         "delay": "0.21", 
         "ep%": "98.41", 
         "mae%": "5.09", 
         "mre%": "46.83", 
         "pwr": "0.0068", 
         "wce%": "19.05", 
         "wcre%": "114.31"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }
    ], 
    "description": "7-bit unsigned multiplier", 
    "folder": "multiplers/7x7_unsigned", 
    "items": 47
   }, 
   {
    "bitwidth": 8, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/8x8_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/8x8_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8u_1JFF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8u_1JFF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_1JFF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_1JFF", 
        "params": {
         "area": "709.6", 
         "delay": "1.43", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.391", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_Y48.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_Y48.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_Y48", 
        "params": {
         "area": "682.8", 
         "delay": "1.41", 
         "ep%": "6.25", 
         "mae%": "0.00019", 
         "mre%": "0.0053", 
         "pwr": "0.390", 
         "wce%": "0.0031", 
         "wcre%": "22.22"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_EXZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_EXZ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_EXZ", 
        "params": {
         "area": "663.6", 
         "delay": "1.40", 
         "ep%": "19.53", 
         "mae%": "0.0014", 
         "mre%": "0.033", 
         "pwr": "0.380", 
         "wce%": "0.015", 
         "wcre%": "28.57"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_150Q.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_150Q.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_150Q", 
        "params": {
         "area": "660.3", 
         "delay": "1.39", 
         "ep%": "37.30", 
         "mae%": "0.0076", 
         "mre%": "0.15", 
         "pwr": "0.360", 
         "wce%": "0.064", 
         "wcre%": "40.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_2AC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_2AC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_2AC", 
        "params": {
         "area": "508.3", 
         "delay": "1.39", 
         "ep%": "98.12", 
         "mae%": "0.037", 
         "mre%": "1.25", 
         "pwr": "0.311", 
         "wce%": "0.12", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_185Q.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_185Q.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_185Q", 
        "params": {
         "area": "427.5", 
         "delay": "1.41", 
         "ep%": "98.05", 
         "mae%": "0.18", 
         "mre%": "4.16", 
         "pwr": "0.206", 
         "wce%": "0.79", 
         "wcre%": "125.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_FTA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_FTA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_FTA", 
        "params": {
         "area": "214.5", 
         "delay": "0.95", 
         "ep%": "98.74", 
         "mae%": "0.89", 
         "mre%": "13.96", 
         "pwr": "0.084", 
         "wce%": "4.29", 
         "wcre%": "125.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_13QR.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_13QR.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_13QR", 
        "params": {
         "area": "41.3", 
         "delay": "0.20", 
         "ep%": "99.20", 
         "mae%": "4.83", 
         "mre%": "44.00", 
         "pwr": "0.0085", 
         "wce%": "19.46", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_199Z.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_199Z.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_199Z", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.22", 
         "mae%": "24.81", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "99.22", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/8x8_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/8x8_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8u_1JFF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8u_1JFF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_1JFF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_1JFF", 
        "params": {
         "area": "709.6", 
         "delay": "1.43", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.391", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_2P7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_2P7.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_2P7", 
        "params": {
         "area": "676.3", 
         "delay": "1.42", 
         "ep%": "64.06", 
         "mae%": "0.0015", 
         "mre%": "0.052", 
         "pwr": "0.386", 
         "wce%": "0.0046", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_KEM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_KEM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_KEM", 
        "params": {
         "area": "637.8", 
         "delay": "1.40", 
         "ep%": "75.00", 
         "mae%": "0.0046", 
         "mre%": "0.18", 
         "pwr": "0.370", 
         "wce%": "0.017", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_CK5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_CK5.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_CK5", 
        "params": {
         "area": "604.5", 
         "delay": "1.41", 
         "ep%": "87.54", 
         "mae%": "0.017", 
         "mre%": "0.59", 
         "pwr": "0.345", 
         "wce%": "0.061", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_2HH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_2HH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_2HH", 
        "params": {
         "area": "542.5", 
         "delay": "1.44", 
         "ep%": "97.72", 
         "mae%": "0.057", 
         "mre%": "2.56", 
         "pwr": "0.302", 
         "wce%": "0.18", 
         "wcre%": "8300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_19DB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_19DB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_19DB", 
        "params": {
         "area": "395.6", 
         "delay": "1.34", 
         "ep%": "98.37", 
         "mae%": "0.18", 
         "mre%": "4.42", 
         "pwr": "0.206", 
         "wce%": "0.66", 
         "wcre%": "101.56"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_17KS.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_17KS.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_17KS", 
        "params": {
         "area": "239.3", 
         "delay": "1.00", 
         "ep%": "98.99", 
         "mae%": "0.56", 
         "mre%": "10.85", 
         "pwr": "0.104", 
         "wce%": "2.41", 
         "wcre%": "103.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_JV3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_JV3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_JV3", 
        "params": {
         "area": "110.8", 
         "delay": "0.58", 
         "ep%": "99.16", 
         "mae%": "2.15", 
         "mre%": "39.78", 
         "pwr": "0.034", 
         "wce%": "8.21", 
         "wcre%": "7100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_17QU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_17QU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_17QU", 
        "params": {
         "area": "13.1", 
         "delay": "0.10", 
         "ep%": "99.22", 
         "mae%": "8.01", 
         "mre%": "59.69", 
         "pwr": "0.0017", 
         "wce%": "27.24", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_199Z.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_199Z.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_199Z", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.22", 
         "mae%": "24.81", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "99.22", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/8x8_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/8x8_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8u_1JFF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8u_1JFF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_1JFF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_1JFF", 
        "params": {
         "area": "709.6", 
         "delay": "1.43", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.391", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_125K.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_125K.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_125K", 
        "params": {
         "area": "674.9", 
         "delay": "1.42", 
         "ep%": "17.19", 
         "mae%": "0.00095", 
         "mre%": "0.023", 
         "pwr": "0.384", 
         "wce%": "0.0092", 
         "wcre%": "28.57"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_14VP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_14VP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_14VP", 
        "params": {
         "area": "654.2", 
         "delay": "1.38", 
         "ep%": "39.26", 
         "mae%": "0.0076", 
         "mre%": "0.14", 
         "pwr": "0.364", 
         "wce%": "0.064", 
         "wcre%": "40.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_ZFB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_ZFB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_ZFB", 
        "params": {
         "area": "590.4", 
         "delay": "1.13", 
         "ep%": "69.26", 
         "mae%": "0.059", 
         "mre%": "0.80", 
         "pwr": "0.304", 
         "wce%": "0.45", 
         "wcre%": "43.56"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_12N4.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_12N4.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_12N4", 
        "params": {
         "area": "390.5", 
         "delay": "1.09", 
         "ep%": "87.31", 
         "mae%": "0.43", 
         "mre%": "4.20", 
         "pwr": "0.142", 
         "wce%": "2.15", 
         "wcre%": "80.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_QKX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_QKX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_QKX", 
        "params": {
         "area": "112.2", 
         "delay": "0.18", 
         "ep%": "97.47", 
         "mae%": "5.09", 
         "mre%": "21.95", 
         "pwr": "0.029", 
         "wce%": "49.23", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_199Z.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_199Z.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_199Z", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.22", 
         "mae%": "24.81", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "99.22", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/8x8_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/8x8_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8u_1JFF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8u_1JFF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_1JFF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_1JFF", 
        "params": {
         "area": "709.6", 
         "delay": "1.43", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.391", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_1446.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_1446.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_1446", 
        "params": {
         "area": "683.3", 
         "delay": "1.35", 
         "ep%": "9.38", 
         "mae%": "0.018", 
         "mre%": "0.13", 
         "pwr": "0.388", 
         "wce%": "0.29", 
         "wcre%": "28.57"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_JQQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_JQQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_JQQ", 
        "params": {
         "area": "661.2", 
         "delay": "1.36", 
         "ep%": "19.82", 
         "mae%": "1.12", 
         "mre%": "2.64", 
         "pwr": "0.371", 
         "wce%": "15.53", 
         "wcre%": "44.44"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_GS2.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_GS2.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_GS2", 
        "params": {
         "area": "632.6", 
         "delay": "1.38", 
         "ep%": "29.93", 
         "mae%": "0.057", 
         "mre%": "0.51", 
         "pwr": "0.356", 
         "wce%": "1.14", 
         "wcre%": "64.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_7C1.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_7C1.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_7C1", 
        "params": {
         "area": "606.8", 
         "delay": "1.36", 
         "ep%": "39.93", 
         "mae%": "0.13", 
         "mre%": "1.04", 
         "pwr": "0.329", 
         "wce%": "2.38", 
         "wcre%": "64.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_96D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_96D.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_96D", 
        "params": {
         "area": "604.9", 
         "delay": "1.26", 
         "ep%": "49.93", 
         "mae%": "0.36", 
         "mre%": "2.06", 
         "pwr": "0.309", 
         "wce%": "5.24", 
         "wcre%": "64.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_PKY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_PKY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_PKY", 
        "params": {
         "area": "506.8", 
         "delay": "1.42", 
         "ep%": "64.73", 
         "mae%": "0.25", 
         "mre%": "1.99", 
         "pwr": "0.254", 
         "wce%": "2.79", 
         "wcre%": "64.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_L40.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_L40.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_L40", 
        "params": {
         "area": "437.4", 
         "delay": "1.48", 
         "ep%": "74.91", 
         "mae%": "1.54", 
         "mre%": "7.46", 
         "pwr": "0.189", 
         "wce%": "13.92", 
         "wcre%": "152.38"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_YX7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_YX7.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_YX7", 
        "params": {
         "area": "220.6", 
         "delay": "0.26", 
         "ep%": "88.71", 
         "mae%": "4.84", 
         "mre%": "15.66", 
         "pwr": "0.061", 
         "wce%": "49.22", 
         "wcre%": "66.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_199Z.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_199Z.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_199Z", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.22", 
         "mae%": "24.81", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "99.22", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/8x8_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/8x8_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8u_1JFF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8u_1JFF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_1JFF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_1JFF", 
        "params": {
         "area": "709.6", 
         "delay": "1.43", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.391", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_2P7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_2P7.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_2P7", 
        "params": {
         "area": "676.3", 
         "delay": "1.42", 
         "ep%": "64.06", 
         "mae%": "0.0015", 
         "mre%": "0.052", 
         "pwr": "0.386", 
         "wce%": "0.0046", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_KEM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_KEM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_KEM", 
        "params": {
         "area": "637.8", 
         "delay": "1.40", 
         "ep%": "75.00", 
         "mae%": "0.0046", 
         "mre%": "0.18", 
         "pwr": "0.370", 
         "wce%": "0.017", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_QJD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_QJD.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_QJD", 
        "params": {
         "area": "624.2", 
         "delay": "1.40", 
         "ep%": "74.80", 
         "mae%": "0.017", 
         "mre%": "0.51", 
         "pwr": "0.344", 
         "wce%": "0.082", 
         "wcre%": "200.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_NGR.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_NGR.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_NGR", 
        "params": {
         "area": "511.5", 
         "delay": "1.37", 
         "ep%": "96.37", 
         "mae%": "0.065", 
         "mre%": "1.90", 
         "pwr": "0.276", 
         "wce%": "0.25", 
         "wcre%": "150.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_DM1.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_DM1.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_DM1", 
        "params": {
         "area": "401.7", 
         "delay": "1.52", 
         "ep%": "98.16", 
         "mae%": "0.20", 
         "mre%": "4.73", 
         "pwr": "0.195", 
         "wce%": "0.89", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_1AGV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_1AGV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_1AGV", 
        "params": {
         "area": "228.5", 
         "delay": "1.08", 
         "ep%": "99.05", 
         "mae%": "0.67", 
         "mre%": "12.14", 
         "pwr": "0.095", 
         "wce%": "2.94", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_18DU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_18DU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_18DU", 
        "params": {
         "area": "96.7", 
         "delay": "0.53", 
         "ep%": "99.16", 
         "mae%": "2.28", 
         "mre%": "28.42", 
         "pwr": "0.031", 
         "wce%": "9.08", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_17C8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_17C8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_17C8", 
        "params": {
         "area": "15.5", 
         "delay": "0.10", 
         "ep%": "99.21", 
         "mae%": "7.41", 
         "mre%": "57.81", 
         "pwr": "0.0019", 
         "wce%": "25.78", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8u_199Z.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8u_199Z.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8u_199Z", 
        "params": {
         "area": "0.0", 
         "delay": "0.00", 
         "ep%": "99.22", 
         "mae%": "24.81", 
         "mre%": "100.00", 
         "pwr": "0.000", 
         "wce%": "99.22", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
      ]
     }
    ], 
    "description": "8-bit unsigned multiplier", 
    "folder": "multiplers/8x8_unsigned", 
    "items": 46
   }, 
   {
    "bitwidth": 11, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/11x11_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/11x11_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul11u_001.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_001.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_001", 
        "params": {
         "area": "1340.8", 
         "delay": "2.08", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.930", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_07G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_07G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_07G", 
        "params": {
         "area": "1085.0", 
         "delay": "2.40", 
         "ep%": "99.71", 
         "mae%": "0.019", 
         "mre%": "0.80", 
         "pwr": "0.707", 
         "wce%": "0.098", 
         "wcre%": "2460.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0CV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0CV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0CV", 
        "params": {
         "area": "1066.7", 
         "delay": "1.60", 
         "ep%": "99.84", 
         "mae%": "0.034", 
         "mre%": "1.15", 
         "pwr": "0.657", 
         "wce%": "0.20", 
         "wcre%": "4352.17"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0CY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0CY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0CY", 
        "params": {
         "area": "845.7", 
         "delay": "1.98", 
         "ep%": "99.87", 
         "mae%": "0.09", 
         "mre%": "3.00", 
         "pwr": "0.517", 
         "wce%": "0.47", 
         "wcre%": "6312.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_06R.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_06R.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_06R", 
        "params": {
         "area": "694.1", 
         "delay": "1.44", 
         "ep%": "99.88", 
         "mae%": "0.18", 
         "mre%": "4.96", 
         "pwr": "0.410", 
         "wce%": "0.99", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0F3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0F3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0F3", 
        "params": {
         "area": "561.8", 
         "delay": "1.54", 
         "ep%": "99.89", 
         "mae%": "0.38", 
         "mre%": "9.18", 
         "pwr": "0.311", 
         "wce%": "1.99", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0DX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0DX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0DX", 
        "params": {
         "area": "524.2", 
         "delay": "1.13", 
         "ep%": "99.90", 
         "mae%": "1.18", 
         "mre%": "19.95", 
         "pwr": "0.236", 
         "wce%": "6.03", 
         "wcre%": "3051.52"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/11x11_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/11x11_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul11u_001.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_001.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_001", 
        "params": {
         "area": "1340.8", 
         "delay": "2.08", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.930", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_003.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_003.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_003", 
        "params": {
         "area": "1081.7", 
         "delay": "2.38", 
         "ep%": "99.75", 
         "mae%": "0.019", 
         "mre%": "0.84", 
         "pwr": "0.728", 
         "wce%": "0.094", 
         "wcre%": "3740.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_07G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_07G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_07G", 
        "params": {
         "area": "1085.0", 
         "delay": "2.40", 
         "ep%": "99.71", 
         "mae%": "0.019", 
         "mre%": "0.80", 
         "pwr": "0.707", 
         "wce%": "0.098", 
         "wcre%": "2460.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0CV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0CV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0CV", 
        "params": {
         "area": "1066.7", 
         "delay": "1.60", 
         "ep%": "99.84", 
         "mae%": "0.034", 
         "mre%": "1.15", 
         "pwr": "0.657", 
         "wce%": "0.20", 
         "wcre%": "4352.17"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0CY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0CY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0CY", 
        "params": {
         "area": "845.7", 
         "delay": "1.98", 
         "ep%": "99.87", 
         "mae%": "0.09", 
         "mre%": "3.00", 
         "pwr": "0.517", 
         "wce%": "0.47", 
         "wcre%": "6312.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_06R.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_06R.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_06R", 
        "params": {
         "area": "694.1", 
         "delay": "1.44", 
         "ep%": "99.88", 
         "mae%": "0.18", 
         "mre%": "4.96", 
         "pwr": "0.410", 
         "wce%": "0.99", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0F3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0F3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0F3", 
        "params": {
         "area": "561.8", 
         "delay": "1.54", 
         "ep%": "99.89", 
         "mae%": "0.38", 
         "mre%": "9.18", 
         "pwr": "0.311", 
         "wce%": "1.99", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0DX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0DX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0DX", 
        "params": {
         "area": "524.2", 
         "delay": "1.13", 
         "ep%": "99.90", 
         "mae%": "1.18", 
         "mre%": "19.95", 
         "pwr": "0.236", 
         "wce%": "6.03", 
         "wcre%": "3051.52"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/11x11_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/11x11_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul11u_001.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_001.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_001", 
        "params": {
         "area": "1340.8", 
         "delay": "2.08", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.930", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_005.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_005.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_005", 
        "params": {
         "area": "1147.0", 
         "delay": "1.84", 
         "ep%": "99.59", 
         "mae%": "0.018", 
         "mre%": "0.64", 
         "pwr": "0.784", 
         "wce%": "0.098", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_07G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_07G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_07G", 
        "params": {
         "area": "1085.0", 
         "delay": "2.40", 
         "ep%": "99.71", 
         "mae%": "0.019", 
         "mre%": "0.80", 
         "pwr": "0.707", 
         "wce%": "0.098", 
         "wcre%": "2460.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0CV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0CV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0CV", 
        "params": {
         "area": "1066.7", 
         "delay": "1.60", 
         "ep%": "99.84", 
         "mae%": "0.034", 
         "mre%": "1.15", 
         "pwr": "0.657", 
         "wce%": "0.20", 
         "wcre%": "4352.17"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_02M.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_02M.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_02M", 
        "params": {
         "area": "1027.8", 
         "delay": "1.80", 
         "ep%": "99.82", 
         "mae%": "0.10", 
         "mre%": "2.28", 
         "pwr": "0.640", 
         "wce%": "0.50", 
         "wcre%": "4166.67"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0CY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0CY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0CY", 
        "params": {
         "area": "845.7", 
         "delay": "1.98", 
         "ep%": "99.87", 
         "mae%": "0.09", 
         "mre%": "3.00", 
         "pwr": "0.517", 
         "wce%": "0.47", 
         "wcre%": "6312.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_06R.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_06R.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_06R", 
        "params": {
         "area": "694.1", 
         "delay": "1.44", 
         "ep%": "99.88", 
         "mae%": "0.18", 
         "mre%": "4.96", 
         "pwr": "0.410", 
         "wce%": "0.99", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0F3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0F3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0F3", 
        "params": {
         "area": "561.8", 
         "delay": "1.54", 
         "ep%": "99.89", 
         "mae%": "0.38", 
         "mre%": "9.18", 
         "pwr": "0.311", 
         "wce%": "1.99", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0DX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0DX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0DX", 
        "params": {
         "area": "524.2", 
         "delay": "1.13", 
         "ep%": "99.90", 
         "mae%": "1.18", 
         "mre%": "19.95", 
         "pwr": "0.236", 
         "wce%": "6.03", 
         "wcre%": "3051.52"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/11x11_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/11x11_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul11u_001.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_001.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_001", 
        "params": {
         "area": "1340.8", 
         "delay": "2.08", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.930", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0AG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0AG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0AG", 
        "params": {
         "area": "1222.5", 
         "delay": "2.08", 
         "ep%": "98.28", 
         "mae%": "0.10", 
         "mre%": "1.84", 
         "pwr": "0.834", 
         "wce%": "0.20", 
         "wcre%": "220.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0DX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0DX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0DX", 
        "params": {
         "area": "524.2", 
         "delay": "1.13", 
         "ep%": "99.90", 
         "mae%": "1.18", 
         "mre%": "19.95", 
         "pwr": "0.236", 
         "wce%": "6.03", 
         "wcre%": "3051.52"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/11x11_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/11x11_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul11u_001.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_001.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_001", 
        "params": {
         "area": "1340.8", 
         "delay": "2.08", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.930", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_07G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_07G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_07G", 
        "params": {
         "area": "1085.0", 
         "delay": "2.40", 
         "ep%": "99.71", 
         "mae%": "0.019", 
         "mre%": "0.80", 
         "pwr": "0.707", 
         "wce%": "0.098", 
         "wcre%": "2460.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0CV.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0CV.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0CV", 
        "params": {
         "area": "1066.7", 
         "delay": "1.60", 
         "ep%": "99.84", 
         "mae%": "0.034", 
         "mre%": "1.15", 
         "pwr": "0.657", 
         "wce%": "0.20", 
         "wcre%": "4352.17"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0CY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0CY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0CY", 
        "params": {
         "area": "845.7", 
         "delay": "1.98", 
         "ep%": "99.87", 
         "mae%": "0.09", 
         "mre%": "3.00", 
         "pwr": "0.517", 
         "wce%": "0.47", 
         "wcre%": "6312.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_06R.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_06R.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_06R", 
        "params": {
         "area": "694.1", 
         "delay": "1.44", 
         "ep%": "99.88", 
         "mae%": "0.18", 
         "mre%": "4.96", 
         "pwr": "0.410", 
         "wce%": "0.99", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0F3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0F3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0F3", 
        "params": {
         "area": "561.8", 
         "delay": "1.54", 
         "ep%": "99.89", 
         "mae%": "0.38", 
         "mre%": "9.18", 
         "pwr": "0.311", 
         "wce%": "1.99", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul11u_0DX.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul11u_0DX.c", 
          "type": "C file"
         }
        ], 
        "name": "mul11u_0DX", 
        "params": {
         "area": "524.2", 
         "delay": "1.13", 
         "ep%": "99.90", 
         "mae%": "1.18", 
         "mre%": "19.95", 
         "pwr": "0.236", 
         "wce%": "6.03", 
         "wcre%": "3051.52"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
      ]
     }
    ], 
    "description": "11-bit unsigned multiplier", 
    "folder": "multiplers/11x11_unsigned", 
    "items": 34
   }, 
   {
    "bitwidth": 12, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/12x12_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/12x12_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12u_1BG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_1BG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_1BG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_1BG", 
        "params": {
         "area": "1605.0", 
         "delay": "2.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.157", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EC", 
        "params": {
         "area": "1584.8", 
         "delay": "2.28", 
         "ep%": "50.00", 
         "mae%": "0.0000075", 
         "mre%": "0.00062", 
         "pwr": "1.152", 
         "wce%": "0.00003", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2ED_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2ED.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2ED.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2ED", 
        "params": {
         "area": "1556.7", 
         "delay": "2.27", 
         "ep%": "68.75", 
         "mae%": "0.000025", 
         "mre%": "0.0019", 
         "pwr": "1.142", 
         "wce%": "0.0001", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EF", 
        "params": {
         "area": "1469.4", 
         "delay": "2.34", 
         "ep%": "89.06", 
         "mae%": "0.00019", 
         "mre%": "0.012", 
         "pwr": "1.090", 
         "wce%": "0.00077", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EH_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EH", 
        "params": {
         "area": "1337.0", 
         "delay": "2.45", 
         "ep%": "96.48", 
         "mae%": "0.0011", 
         "mre%": "0.057", 
         "pwr": "1.009", 
         "wce%": "0.0046", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_0UD_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_0UD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_0UD.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_0UD", 
        "params": {
         "area": "1131.5", 
         "delay": "2.88", 
         "ep%": "99.99", 
         "mae%": "0.0058", 
         "mre%": "0.30", 
         "pwr": "0.817", 
         "wce%": "0.025", 
         "wcre%": "3601.79"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2DH_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2DH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2DH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2DH", 
        "params": {
         "area": "768.7", 
         "delay": "2.23", 
         "ep%": "99.84", 
         "mae%": "0.073", 
         "mre%": "1.67", 
         "pwr": "0.511", 
         "wce%": "0.29", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_33U_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_33U.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_33U.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_33U", 
        "params": {
         "area": "542.0", 
         "delay": "1.22", 
         "ep%": "99.86", 
         "mae%": "0.38", 
         "mre%": "5.01", 
         "pwr": "0.273", 
         "wce%": "1.51", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2Z6_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2Z6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2Z6.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2Z6", 
        "params": {
         "area": "195.2", 
         "delay": "0.89", 
         "ep%": "99.95", 
         "mae%": "2.72", 
         "mre%": "26.78", 
         "pwr": "0.069", 
         "wce%": "10.89", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_35V.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_35V.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_35V", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "99.95", 
         "mae%": "18.74", 
         "mre%": "87.98", 
         "pwr": "0.0003", 
         "wce%": "74.95", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/12x12_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/12x12_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12u_1BG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_1BG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_1BG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_1BG", 
        "params": {
         "area": "1605.0", 
         "delay": "2.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.157", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_08N_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_08N.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_08N.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_08N", 
        "params": {
         "area": "1598.9", 
         "delay": "2.29", 
         "ep%": "87.50", 
         "mae%": "0.0000054", 
         "mre%": "0.00038", 
         "pwr": "1.156", 
         "wce%": "0.000006", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EC", 
        "params": {
         "area": "1584.8", 
         "delay": "2.28", 
         "ep%": "50.00", 
         "mae%": "0.0000075", 
         "mre%": "0.00062", 
         "pwr": "1.152", 
         "wce%": "0.00003", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2ED_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2ED.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2ED.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2ED", 
        "params": {
         "area": "1556.7", 
         "delay": "2.27", 
         "ep%": "68.75", 
         "mae%": "0.000025", 
         "mre%": "0.0019", 
         "pwr": "1.142", 
         "wce%": "0.0001", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EF", 
        "params": {
         "area": "1469.4", 
         "delay": "2.34", 
         "ep%": "89.06", 
         "mae%": "0.00019", 
         "mre%": "0.012", 
         "pwr": "1.090", 
         "wce%": "0.00077", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EH_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EH", 
        "params": {
         "area": "1337.0", 
         "delay": "2.45", 
         "ep%": "96.48", 
         "mae%": "0.0011", 
         "mre%": "0.057", 
         "pwr": "1.009", 
         "wce%": "0.0046", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_0UD_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_0UD.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_0UD.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_0UD", 
        "params": {
         "area": "1131.5", 
         "delay": "2.88", 
         "ep%": "99.99", 
         "mae%": "0.0058", 
         "mre%": "0.30", 
         "pwr": "0.817", 
         "wce%": "0.025", 
         "wcre%": "3601.79"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2DH_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2DH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2DH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2DH", 
        "params": {
         "area": "768.7", 
         "delay": "2.23", 
         "ep%": "99.84", 
         "mae%": "0.073", 
         "mre%": "1.67", 
         "pwr": "0.511", 
         "wce%": "0.29", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2CS_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2CS.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2CS.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2CS", 
        "params": {
         "area": "461.3", 
         "delay": "1.48", 
         "ep%": "99.94", 
         "mae%": "0.48", 
         "mre%": "7.43", 
         "pwr": "0.237", 
         "wce%": "1.90", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_33E_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_33E.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_33E.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_33E", 
        "params": {
         "area": "167.5", 
         "delay": "0.62", 
         "ep%": "99.95", 
         "mae%": "3.02", 
         "mre%": "26.71", 
         "pwr": "0.055", 
         "wce%": "12.06", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_35V.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_35V.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_35V", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "99.95", 
         "mae%": "18.74", 
         "mre%": "87.98", 
         "pwr": "0.0003", 
         "wce%": "74.95", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/12x12_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/12x12_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12u_1BG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_1BG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_1BG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_1BG", 
        "params": {
         "area": "1605.0", 
         "delay": "2.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.157", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_08N_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_08N.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_08N.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_08N", 
        "params": {
         "area": "1598.9", 
         "delay": "2.29", 
         "ep%": "87.50", 
         "mae%": "0.0000054", 
         "mre%": "0.00038", 
         "pwr": "1.156", 
         "wce%": "0.000006", 
         "wcre%": "50.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2ED_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2ED.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2ED.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2ED", 
        "params": {
         "area": "1556.7", 
         "delay": "2.27", 
         "ep%": "68.75", 
         "mae%": "0.000025", 
         "mre%": "0.0019", 
         "pwr": "1.142", 
         "wce%": "0.0001", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EE_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EE", 
        "params": {
         "area": "1514.9", 
         "delay": "2.25", 
         "ep%": "81.25", 
         "mae%": "0.000073", 
         "mre%": "0.005", 
         "pwr": "1.120", 
         "wce%": "0.00029", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EG", 
        "params": {
         "area": "1405.1", 
         "delay": "2.32", 
         "ep%": "93.75", 
         "mae%": "0.00048", 
         "mre%": "0.026", 
         "pwr": "1.053", 
         "wce%": "0.0019", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2ER_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2ER.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2ER.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2ER", 
        "params": {
         "area": "1274.6", 
         "delay": "2.22", 
         "ep%": "96.86", 
         "mae%": "0.0071", 
         "mre%": "0.16", 
         "pwr": "0.925", 
         "wce%": "0.028", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2CN_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2CN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2CN.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2CN", 
        "params": {
         "area": "993.5", 
         "delay": "2.31", 
         "ep%": "99.68", 
         "mae%": "0.031", 
         "mre%": "0.87", 
         "pwr": "0.670", 
         "wce%": "0.12", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2DU_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2DU.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2DU.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2DU", 
        "params": {
         "area": "617.6", 
         "delay": "1.80", 
         "ep%": "99.90", 
         "mae%": "0.18", 
         "mre%": "3.29", 
         "pwr": "0.369", 
         "wce%": "0.73", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_35U_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_35U.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_35U.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_35U", 
        "params": {
         "area": "267.0", 
         "delay": "0.81", 
         "ep%": "99.95", 
         "mae%": "1.53", 
         "mre%": "15.79", 
         "pwr": "0.106", 
         "wce%": "6.10", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_35V.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_35V.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_35V", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "99.95", 
         "mae%": "18.74", 
         "mre%": "87.98", 
         "pwr": "0.0003", 
         "wce%": "74.95", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/12x12_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/12x12_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12u_1BG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_1BG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_1BG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_1BG", 
        "params": {
         "area": "1605.0", 
         "delay": "2.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.157", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EQ", 
        "params": {
         "area": "1474.5", 
         "delay": "2.18", 
         "ep%": "49.99", 
         "mae%": "0.0061", 
         "mre%": "0.12", 
         "pwr": "1.039", 
         "wce%": "0.024", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EP_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EP", 
        "params": {
         "area": "1472.7", 
         "delay": "2.19", 
         "ep%": "62.49", 
         "mae%": "0.0061", 
         "mre%": "0.12", 
         "pwr": "1.034", 
         "wce%": "0.024", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2FN_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2FN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2FN.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2FN", 
        "params": {
         "area": "1344.1", 
         "delay": "2.08", 
         "ep%": "74.98", 
         "mae%": "0.018", 
         "mre%": "0.32", 
         "pwr": "0.906", 
         "wce%": "0.073", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2PM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2PM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2PM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2PM", 
        "params": {
         "area": "1213.6", 
         "delay": "1.98", 
         "ep%": "87.48", 
         "mae%": "0.043", 
         "mre%": "0.69", 
         "pwr": "0.790", 
         "wce%": "0.17", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_35V.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_35V.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_35V", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "99.95", 
         "mae%": "18.74", 
         "mre%": "87.98", 
         "pwr": "0.0003", 
         "wce%": "74.95", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/12x12_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/12x12_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12u_1BG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_1BG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_1BG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_1BG", 
        "params": {
         "area": "1605.0", 
         "delay": "2.28", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.157", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EC", 
        "params": {
         "area": "1584.8", 
         "delay": "2.28", 
         "ep%": "50.00", 
         "mae%": "0.0000075", 
         "mre%": "0.00062", 
         "pwr": "1.152", 
         "wce%": "0.00003", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EE_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EE", 
        "params": {
         "area": "1514.9", 
         "delay": "2.25", 
         "ep%": "81.25", 
         "mae%": "0.000073", 
         "mre%": "0.005", 
         "pwr": "1.120", 
         "wce%": "0.00029", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EG", 
        "params": {
         "area": "1405.1", 
         "delay": "2.32", 
         "ep%": "93.75", 
         "mae%": "0.00048", 
         "mre%": "0.026", 
         "pwr": "1.053", 
         "wce%": "0.0019", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2EJ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2EJ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2EJ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2EJ", 
        "params": {
         "area": "1245.5", 
         "delay": "2.45", 
         "ep%": "98.05", 
         "mae%": "0.0027", 
         "mre%": "0.12", 
         "pwr": "0.941", 
         "wce%": "0.011", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2CP_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2CP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2CP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2CP", 
        "params": {
         "area": "1049.8", 
         "delay": "2.61", 
         "ep%": "99.41", 
         "mae%": "0.014", 
         "mre%": "0.46", 
         "pwr": "0.780", 
         "wce%": "0.055", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2QN_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2QN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2QN.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2QN", 
        "params": {
         "area": "746.2", 
         "delay": "2.03", 
         "ep%": "99.84", 
         "mae%": "0.092", 
         "mre%": "1.89", 
         "pwr": "0.482", 
         "wce%": "0.37", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_2J4_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_2J4.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_2J4.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_2J4", 
        "params": {
         "area": "420.5", 
         "delay": "1.50", 
         "ep%": "99.94", 
         "mae%": "0.52", 
         "mre%": "7.84", 
         "pwr": "0.220", 
         "wce%": "2.10", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_33E_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12u_33E.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_33E.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_33E", 
        "params": {
         "area": "167.5", 
         "delay": "0.62", 
         "ep%": "99.95", 
         "mae%": "3.02", 
         "mre%": "26.71", 
         "pwr": "0.055", 
         "wce%": "12.06", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12u_35V.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12u_35V.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12u_35V", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "99.95", 
         "mae%": "18.74", 
         "mre%": "87.98", 
         "pwr": "0.0003", 
         "wce%": "74.95", 
         "wcre%": "100.00"
        }, 
        "references": [
         1
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }
    ], 
    "description": "12-bit unsigned multiplier", 
    "folder": "multiplers/12x12_unsigned", 
    "items": 47
   }, 
   {
    "bitwidth": 16, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/16x16_unsigned/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/16x16_unsigned/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16u_BMC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_BMC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_BMC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_BMC", 
        "params": {
         "area": "3203.0", 
         "delay": "3.11", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.202", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_AQ1_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_AQ1.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_AQ1.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_AQ1", 
        "params": {
         "area": "3118.5", 
         "delay": "3.11", 
         "ep%": "64.06", 
         "mae%": "0.00000003", 
         "mre%": "0.0000044", 
         "pwr": "2.188", 
         "wce%": "0.000000093", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_5FA_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_5FA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_5FA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_5FA", 
        "params": {
         "area": "3019.9", 
         "delay": "3.11", 
         "ep%": "98.12", 
         "mae%": "0.00000057", 
         "mre%": "0.000071", 
         "pwr": "2.135", 
         "wce%": "0.0000018", 
         "wcre%": "3100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_DAE_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_DAE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_DAE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_DAE", 
        "params": {
         "area": "2800.8", 
         "delay": "2.79", 
         "ep%": "98.71", 
         "mae%": "0.0000045", 
         "mre%": "0.0005", 
         "pwr": "1.952", 
         "wce%": "0.000021", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_F6B_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_F6B.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_F6B.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_F6B", 
        "params": {
         "area": "2404.2", 
         "delay": "2.44", 
         "ep%": "99.84", 
         "mae%": "0.000075", 
         "mre%": "0.0067", 
         "pwr": "1.648", 
         "wce%": "0.00042", 
         "wcre%": "300.39"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_CK3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_CK3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_CK3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_CK3", 
        "params": {
         "area": "1900.2", 
         "delay": "2.45", 
         "ep%": "99.98", 
         "mae%": "0.00073", 
         "mre%": "0.047", 
         "pwr": "1.231", 
         "wce%": "0.0047", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_8VH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_8VH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_8VH", 
        "params": {
         "area": "1284.9", 
         "delay": "2.03", 
         "ep%": "100.00", 
         "mae%": "0.011", 
         "mre%": "0.46", 
         "pwr": "0.791", 
         "wce%": "0.058", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_GPF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_GPF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_GPF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_GPF", 
        "params": {
         "area": "746.2", 
         "delay": "2.03", 
         "ep%": "100.00", 
         "mae%": "0.10", 
         "mre%": "2.07", 
         "pwr": "0.482", 
         "wce%": "0.41", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_HGP_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_HGP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_HGP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_HGP", 
        "params": {
         "area": "269.4", 
         "delay": "0.81", 
         "ep%": "100.00", 
         "mae%": "1.54", 
         "mre%": "15.90", 
         "pwr": "0.106", 
         "wce%": "6.15", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_HGY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_HGY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_HGY", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "100.00", 
         "mae%": "18.75", 
         "mre%": "87.99", 
         "pwr": "0.0003", 
         "wce%": "75.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/16x16_unsigned/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/16x16_unsigned/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16u_BMC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_BMC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_BMC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_BMC", 
        "params": {
         "area": "3203.0", 
         "delay": "3.11", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.202", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_CG0_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_CG0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_CG0.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_CG0", 
        "params": {
         "area": "3128.4", 
         "delay": "3.15", 
         "ep%": "90.62", 
         "mae%": "0.00000011", 
         "mre%": "0.000015", 
         "pwr": "2.176", 
         "wce%": "0.00000023", 
         "wcre%": "800.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_C9H_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_C9H.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_C9H.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_C9H", 
        "params": {
         "area": "2992.3", 
         "delay": "3.09", 
         "ep%": "97.72", 
         "mae%": "0.00000086", 
         "mre%": "0.00013", 
         "pwr": "2.106", 
         "wce%": "0.0000027", 
         "wcre%": "8300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_42C_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_42C.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_42C.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_42C", 
        "params": {
         "area": "2782.9", 
         "delay": "2.52", 
         "ep%": "98.99", 
         "mae%": "0.0000086", 
         "mre%": "0.00091", 
         "pwr": "1.893", 
         "wce%": "0.000037", 
         "wcre%": "103.12"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_F6B_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_F6B.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_F6B.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_F6B", 
        "params": {
         "area": "2404.2", 
         "delay": "2.44", 
         "ep%": "99.84", 
         "mae%": "0.000075", 
         "mre%": "0.0067", 
         "pwr": "1.648", 
         "wce%": "0.00042", 
         "wcre%": "300.39"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_CK3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_CK3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_CK3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_CK3", 
        "params": {
         "area": "1900.2", 
         "delay": "2.45", 
         "ep%": "99.98", 
         "mae%": "0.00073", 
         "mre%": "0.047", 
         "pwr": "1.231", 
         "wce%": "0.0047", 
         "wcre%": "106.25"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_8VH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_8VH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_8VH", 
        "params": {
         "area": "1284.9", 
         "delay": "2.03", 
         "ep%": "100.00", 
         "mae%": "0.011", 
         "mre%": "0.46", 
         "pwr": "0.791", 
         "wce%": "0.058", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_GPE_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_GPE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_GPE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_GPE", 
        "params": {
         "area": "642.0", 
         "delay": "1.97", 
         "ep%": "100.00", 
         "mae%": "0.16", 
         "mre%": "3.06", 
         "pwr": "0.401", 
         "wce%": "0.63", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_H6G_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_H6G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_H6G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_H6G", 
        "params": {
         "area": "244.0", 
         "delay": "1.03", 
         "ep%": "100.00", 
         "mae%": "1.76", 
         "mre%": "19.30", 
         "pwr": "0.101", 
         "wce%": "7.03", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_HGY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_HGY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_HGY", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "100.00", 
         "mae%": "18.75", 
         "mre%": "87.99", 
         "pwr": "0.0003", 
         "wce%": "75.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/16x16_unsigned/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/16x16_unsigned/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16u_BMC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_BMC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_BMC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_BMC", 
        "params": {
         "area": "3203.0", 
         "delay": "3.11", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.202", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_AQ1_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_AQ1.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_AQ1.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_AQ1", 
        "params": {
         "area": "3118.5", 
         "delay": "3.11", 
         "ep%": "64.06", 
         "mae%": "0.00000003", 
         "mre%": "0.0000044", 
         "pwr": "2.188", 
         "wce%": "0.000000093", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_9JY_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_9JY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_9JY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_9JY", 
        "params": {
         "area": "3064.1", 
         "delay": "3.12", 
         "ep%": "91.60", 
         "mae%": "0.00000029", 
         "mre%": "0.000038", 
         "pwr": "2.149", 
         "wce%": "0.000001", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_A7Z_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_A7Z.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_A7Z.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_A7Z", 
        "params": {
         "area": "2889.5", 
         "delay": "2.90", 
         "ep%": "99.11", 
         "mae%": "0.000003", 
         "mre%": "0.00034", 
         "pwr": "2.002", 
         "wce%": "0.000012", 
         "wcre%": "7900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_EHF_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_EHF.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_EHF.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_EHF", 
        "params": {
         "area": "2589.1", 
         "delay": "2.32", 
         "ep%": "99.26", 
         "mae%": "0.000026", 
         "mre%": "0.0024", 
         "pwr": "1.783", 
         "wce%": "0.00011", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_F6B_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_F6B.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_F6B.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_F6B", 
        "params": {
         "area": "2404.2", 
         "delay": "2.44", 
         "ep%": "99.84", 
         "mae%": "0.000075", 
         "mre%": "0.0067", 
         "pwr": "1.648", 
         "wce%": "0.00042", 
         "wcre%": "300.39"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_3BB_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_3BB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_3BB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_3BB", 
        "params": {
         "area": "1599.4", 
         "delay": "1.89", 
         "ep%": "99.99", 
         "mae%": "0.0031", 
         "mre%": "0.17", 
         "pwr": "0.984", 
         "wce%": "0.018", 
         "wcre%": "162.50"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_6NY_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_6NY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_6NY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_6NY", 
        "params": {
         "area": "872.9", 
         "delay": "1.64", 
         "ep%": "100.00", 
         "mae%": "0.048", 
         "mre%": "1.34", 
         "pwr": "0.512", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_HGK_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_HGK.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_HGK.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_HGK", 
        "params": {
         "area": "385.8", 
         "delay": "1.01", 
         "ep%": "100.00", 
         "mae%": "0.77", 
         "mre%": "9.15", 
         "pwr": "0.176", 
         "wce%": "3.10", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_HGY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_HGY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_HGY", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "100.00", 
         "mae%": "18.75", 
         "mre%": "87.99", 
         "pwr": "0.0003", 
         "wce%": "75.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/16x16_unsigned/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/16x16_unsigned/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16u_BMC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_BMC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_BMC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_BMC", 
        "params": {
         "area": "3203.0", 
         "delay": "3.11", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.202", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_FGN_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_FGN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_FGN.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_FGN", 
        "params": {
         "area": "3084.2", 
         "delay": "3.12", 
         "ep%": "37.50", 
         "mae%": "0.0000015", 
         "mre%": "0.00011", 
         "pwr": "2.184", 
         "wce%": "0.000006", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_60L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_60L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_60L", 
        "params": {
         "area": "3052.3", 
         "delay": "3.13", 
         "ep%": "47.90", 
         "mae%": "0.00029", 
         "mre%": "0.012", 
         "pwr": "2.173", 
         "wce%": "0.0015", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_34S.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_34S.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_34S", 
        "params": {
         "area": "3086.1", 
         "delay": "3.03", 
         "ep%": "56.25", 
         "mae%": "0.00038", 
         "mre%": "0.014", 
         "pwr": "2.153", 
         "wce%": "0.0015", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_GPK_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_GPK.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_GPK.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_GPK", 
        "params": {
         "area": "2507.9", 
         "delay": "2.95", 
         "ep%": "81.25", 
         "mae%": "0.0011", 
         "mre%": "0.027", 
         "pwr": "2.039", 
         "wce%": "0.0046", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_GZ7_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_GZ7.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_GZ7.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_GZ7", 
        "params": {
         "area": "2332.4", 
         "delay": "2.84", 
         "ep%": "90.62", 
         "mae%": "0.0027", 
         "mre%": "0.058", 
         "pwr": "1.859", 
         "wce%": "0.011", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_HGY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_HGY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_HGY", 
        "params": {
         "area": "2.3", 
         "delay": "0.04", 
         "ep%": "100.00", 
         "mae%": "18.75", 
         "mre%": "87.99", 
         "pwr": "0.0003", 
         "wce%": "75.00", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/16x16_unsigned/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/16x16_unsigned/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16u_BMC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_BMC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_BMC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_BMC", 
        "params": {
         "area": "3203.0", 
         "delay": "3.11", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.202", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_52B_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_52B.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_52B.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_52B", 
        "params": {
         "area": "3109.1", 
         "delay": "3.11", 
         "ep%": "71.09", 
         "mae%": "0.000000068", 
         "mre%": "0.0000097", 
         "pwr": "2.180", 
         "wce%": "0.00000021", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_C37_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_C37.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_C37.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_C37", 
        "params": {
         "area": "2977.2", 
         "delay": "3.02", 
         "ep%": "98.37", 
         "mae%": "0.00000096", 
         "mre%": "0.00013", 
         "pwr": "2.087", 
         "wce%": "0.0000032", 
         "wcre%": "7900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_679_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_679.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_679.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_679", 
        "params": {
         "area": "2685.3", 
         "delay": "2.62", 
         "ep%": "99.15", 
         "mae%": "0.000011", 
         "mre%": "0.0011", 
         "pwr": "1.855", 
         "wce%": "0.000051", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_F6B_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_F6B.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_F6B.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_F6B", 
        "params": {
         "area": "2404.2", 
         "delay": "2.44", 
         "ep%": "99.84", 
         "mae%": "0.000075", 
         "mre%": "0.0067", 
         "pwr": "1.648", 
         "wce%": "0.00042", 
         "wcre%": "300.39"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_94L_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_94L.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_94L.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_94L", 
        "params": {
         "area": "2044.7", 
         "delay": "2.90", 
         "ep%": "99.98", 
         "mae%": "0.0013", 
         "mre%": "0.083", 
         "pwr": "1.230", 
         "wce%": "0.0062", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_8VH.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_8VH.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_8VH", 
        "params": {
         "area": "1284.9", 
         "delay": "2.03", 
         "ep%": "100.00", 
         "mae%": "0.011", 
         "mre%": "0.46", 
         "pwr": "0.791", 
         "wce%": "0.058", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_GPE_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_GPE.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_GPE.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_GPE", 
        "params": {
         "area": "642.0", 
         "delay": "1.97", 
         "ep%": "100.00", 
         "mae%": "0.16", 
         "mre%": "3.06", 
         "pwr": "0.401", 
         "wce%": "0.63", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_H6G_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16u_H6G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_H6G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_H6G", 
        "params": {
         "area": "244.0", 
         "delay": "1.03", 
         "ep%": "100.00", 
         "mae%": "1.76", 
         "mre%": "19.30", 
         "pwr": "0.101", 
         "wce%": "7.03", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16u_G24.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16u_G24.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16u_G24", 
        "params": {
         "area": "4.7", 
         "delay": "0.04", 
         "ep%": "100.00", 
         "mae%": "15.62", 
         "mre%": "79.49", 
         "pwr": "0.00063", 
         "wce%": "62.50", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }
    ], 
    "description": "16-bit unsigned multiplier", 
    "folder": "multiplers/16x16_unsigned", 
    "items": 47
   }
  ], 
  "description": "Multipliers (unsigned)", 
  "folder": "multiplers", 
  "id": 1, 
  "items": 221
 }, 
 {
  "datasets": [
   {
    "bitwidth": 8, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/8x8_signed/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/8x8_signed/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8s_1KV8_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KV8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KV8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KV8", 
        "params": {
         "area": "729.8", 
         "delay": "1.48", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.425", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVA_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVA", 
        "params": {
         "area": "711.0", 
         "delay": "1.48", 
         "ep%": "50.00", 
         "mae%": "0.0018", 
         "mre%": "0.28", 
         "pwr": "0.422", 
         "wce%": "0.0076", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVB_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVB", 
        "params": {
         "area": "685.2", 
         "delay": "1.47", 
         "ep%": "68.75", 
         "mae%": "0.0064", 
         "mre%": "0.90", 
         "pwr": "0.410", 
         "wce%": "0.026", 
         "wcre%": "1700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KR6_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KR6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KR6.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KR6", 
        "params": {
         "area": "635.0", 
         "delay": "1.37", 
         "ep%": "74.80", 
         "mae%": "0.051", 
         "mre%": "2.73", 
         "pwr": "0.363", 
         "wce%": "0.21", 
         "wcre%": "900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2H_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2H.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2H.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2H", 
        "params": {
         "area": "558.9", 
         "delay": "1.36", 
         "ep%": "74.61", 
         "mae%": "0.081", 
         "mre%": "4.41", 
         "pwr": "0.301", 
         "wce%": "0.39", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2D_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2D.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2D", 
        "params": {
         "area": "411.6", 
         "delay": "1.14", 
         "ep%": "93.16", 
         "mae%": "0.23", 
         "mre%": "12.26", 
         "pwr": "0.200", 
         "wce%": "1.16", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L1G_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L1G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L1G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L1G", 
        "params": {
         "area": "284.9", 
         "delay": "0.94", 
         "ep%": "97.75", 
         "mae%": "0.52", 
         "mre%": "27.44", 
         "pwr": "0.126", 
         "wce%": "2.66", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KR3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KR3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KR3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KR3", 
        "params": {
         "area": "172.2", 
         "delay": "0.89", 
         "ep%": "98.05", 
         "mae%": "3.08", 
         "mre%": "135.77", 
         "pwr": "0.052", 
         "wce%": "12.30", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/8x8_signed/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/8x8_signed/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8s_1KV8_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KV8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KV8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KV8", 
        "params": {
         "area": "729.8", 
         "delay": "1.48", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.425", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVA_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVA", 
        "params": {
         "area": "711.0", 
         "delay": "1.48", 
         "ep%": "50.00", 
         "mae%": "0.0018", 
         "mre%": "0.28", 
         "pwr": "0.422", 
         "wce%": "0.0076", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVB_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVB", 
        "params": {
         "area": "685.2", 
         "delay": "1.47", 
         "ep%": "68.75", 
         "mae%": "0.0064", 
         "mre%": "0.90", 
         "pwr": "0.410", 
         "wce%": "0.026", 
         "wcre%": "1700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KX2_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KX2.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KX2.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KX2", 
        "params": {
         "area": "641.1", 
         "delay": "1.51", 
         "ep%": "81.25", 
         "mae%": "0.019", 
         "mre%": "2.53", 
         "pwr": "0.391", 
         "wce%": "0.075", 
         "wcre%": "4900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KR6_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KR6.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KR6.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KR6", 
        "params": {
         "area": "635.0", 
         "delay": "1.37", 
         "ep%": "74.80", 
         "mae%": "0.051", 
         "mre%": "2.73", 
         "pwr": "0.363", 
         "wce%": "0.21", 
         "wcre%": "900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2H_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2H.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2H.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2H", 
        "params": {
         "area": "558.9", 
         "delay": "1.36", 
         "ep%": "74.61", 
         "mae%": "0.081", 
         "mre%": "4.41", 
         "pwr": "0.301", 
         "wce%": "0.39", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2D_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2D.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2D", 
        "params": {
         "area": "411.6", 
         "delay": "1.14", 
         "ep%": "93.16", 
         "mae%": "0.23", 
         "mre%": "12.26", 
         "pwr": "0.200", 
         "wce%": "1.16", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L1G_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L1G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L1G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L1G", 
        "params": {
         "area": "284.9", 
         "delay": "0.94", 
         "ep%": "97.75", 
         "mae%": "0.52", 
         "mre%": "27.44", 
         "pwr": "0.126", 
         "wce%": "2.66", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KR3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KR3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KR3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KR3", 
        "params": {
         "area": "172.2", 
         "delay": "0.89", 
         "ep%": "98.05", 
         "mae%": "3.08", 
         "mre%": "135.77", 
         "pwr": "0.052", 
         "wce%": "12.30", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/8x8_signed/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/8x8_signed/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8s_1KV8_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KV8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KV8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KV8", 
        "params": {
         "area": "729.8", 
         "delay": "1.48", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.425", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVA_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVA", 
        "params": {
         "area": "711.0", 
         "delay": "1.48", 
         "ep%": "50.00", 
         "mae%": "0.0018", 
         "mre%": "0.28", 
         "pwr": "0.422", 
         "wce%": "0.0076", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVB_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVB", 
        "params": {
         "area": "685.2", 
         "delay": "1.47", 
         "ep%": "68.75", 
         "mae%": "0.0064", 
         "mre%": "0.90", 
         "pwr": "0.410", 
         "wce%": "0.026", 
         "wcre%": "1700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KRC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KRC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KRC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KRC", 
        "params": {
         "area": "599.8", 
         "delay": "1.36", 
         "ep%": "84.18", 
         "mae%": "0.056", 
         "mre%": "3.64", 
         "pwr": "0.351", 
         "wce%": "0.25", 
         "wcre%": "3300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVL", 
        "params": {
         "area": "543.0", 
         "delay": "1.33", 
         "ep%": "91.89", 
         "mae%": "0.15", 
         "mre%": "8.93", 
         "pwr": "0.289", 
         "wce%": "0.69", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2D_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2D.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2D", 
        "params": {
         "area": "411.6", 
         "delay": "1.14", 
         "ep%": "93.16", 
         "mae%": "0.23", 
         "mre%": "12.26", 
         "pwr": "0.200", 
         "wce%": "1.16", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L1G_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L1G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L1G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L1G", 
        "params": {
         "area": "284.9", 
         "delay": "0.94", 
         "ep%": "97.75", 
         "mae%": "0.52", 
         "mre%": "27.44", 
         "pwr": "0.126", 
         "wce%": "2.66", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KR3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KR3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KR3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KR3", 
        "params": {
         "area": "172.2", 
         "delay": "0.89", 
         "ep%": "98.05", 
         "mae%": "3.08", 
         "mre%": "135.77", 
         "pwr": "0.052", 
         "wce%": "12.30", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/8x8_signed/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/8x8_signed/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8s_1KV8_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KV8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KV8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KV8", 
        "params": {
         "area": "729.8", 
         "delay": "1.48", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.425", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KR8_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KR8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KR8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KR8", 
        "params": {
         "area": "652.8", 
         "delay": "1.37", 
         "ep%": "49.80", 
         "mae%": "0.049", 
         "mre%": "2.40", 
         "pwr": "0.369", 
         "wce%": "0.20", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2H_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2H.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2H.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2H", 
        "params": {
         "area": "558.9", 
         "delay": "1.36", 
         "ep%": "74.61", 
         "mae%": "0.081", 
         "mre%": "4.41", 
         "pwr": "0.301", 
         "wce%": "0.39", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KTY_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KTY.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KTY.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KTY", 
        "params": {
         "area": "482.4", 
         "delay": "1.19", 
         "ep%": "87.16", 
         "mae%": "0.34", 
         "mre%": "15.72", 
         "pwr": "0.237", 
         "wce%": "1.37", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KR3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KR3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KR3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KR3", 
        "params": {
         "area": "172.2", 
         "delay": "0.89", 
         "ep%": "98.05", 
         "mae%": "3.08", 
         "mre%": "135.77", 
         "pwr": "0.052", 
         "wce%": "12.30", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/8x8_signed/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/8x8_signed/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul8s_1KV8_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KV8.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KV8.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KV8", 
        "params": {
         "area": "729.8", 
         "delay": "1.48", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "0.425", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVA_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVA.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVA.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVA", 
        "params": {
         "area": "711.0", 
         "delay": "1.48", 
         "ep%": "50.00", 
         "mae%": "0.0018", 
         "mre%": "0.28", 
         "pwr": "0.422", 
         "wce%": "0.0076", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVB_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVB", 
        "params": {
         "area": "685.2", 
         "delay": "1.47", 
         "ep%": "68.75", 
         "mae%": "0.0064", 
         "mre%": "0.90", 
         "pwr": "0.410", 
         "wce%": "0.026", 
         "wcre%": "1700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KX2_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KX2.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KX2.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KX2", 
        "params": {
         "area": "641.1", 
         "delay": "1.51", 
         "ep%": "81.25", 
         "mae%": "0.019", 
         "mre%": "2.53", 
         "pwr": "0.391", 
         "wce%": "0.075", 
         "wcre%": "4900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KRC_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KRC.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KRC.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KRC", 
        "params": {
         "area": "599.8", 
         "delay": "1.36", 
         "ep%": "84.18", 
         "mae%": "0.056", 
         "mre%": "3.64", 
         "pwr": "0.351", 
         "wce%": "0.25", 
         "wcre%": "3300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KVL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KVL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KVL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KVL", 
        "params": {
         "area": "543.0", 
         "delay": "1.33", 
         "ep%": "91.89", 
         "mae%": "0.15", 
         "mre%": "8.93", 
         "pwr": "0.289", 
         "wce%": "0.69", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L2D_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L2D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L2D.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L2D", 
        "params": {
         "area": "411.6", 
         "delay": "1.14", 
         "ep%": "93.16", 
         "mae%": "0.23", 
         "mre%": "12.26", 
         "pwr": "0.200", 
         "wce%": "1.16", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1L1G_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1L1G.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1L1G.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1L1G", 
        "params": {
         "area": "284.9", 
         "delay": "0.94", 
         "ep%": "97.75", 
         "mae%": "0.52", 
         "mre%": "27.44", 
         "pwr": "0.126", 
         "wce%": "2.66", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul8s_1KR3_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul8s_1KR3.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul8s_1KR3.c", 
          "type": "C file"
         }
        ], 
        "name": "mul8s_1KR3", 
        "params": {
         "area": "172.2", 
         "delay": "0.89", 
         "ep%": "98.05", 
         "mae%": "3.08", 
         "mre%": "135.77", 
         "pwr": "0.052", 
         "wce%": "12.30", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }
    ], 
    "description": "8-bit signed multiplier", 
    "folder": "multiplers/8x8_signed", 
    "items": 39
   }, 
   {
    "bitwidth": 12, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/12x12_signed/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/12x12_signed/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12s_2KL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KL", 
        "params": {
         "area": "1650.5", 
         "delay": "2.33", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.210", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KM", 
        "params": {
         "area": "1644.4", 
         "delay": "2.34", 
         "ep%": "25.00", 
         "mae%": "0.0000012", 
         "mre%": "0.00047", 
         "pwr": "1.205", 
         "wce%": "0.000006", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KN_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KN.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KN", 
        "params": {
         "area": "1631.8", 
         "delay": "2.32", 
         "ep%": "50.00", 
         "mae%": "0.0000072", 
         "mre%": "0.0023", 
         "pwr": "1.200", 
         "wce%": "0.00003", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KP_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KP", 
        "params": {
         "area": "1605.9", 
         "delay": "2.32", 
         "ep%": "68.75", 
         "mae%": "0.000025", 
         "mre%": "0.0076", 
         "pwr": "1.189", 
         "wce%": "0.0001", 
         "wcre%": "1700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KQ", 
        "params": {
         "area": "1564.2", 
         "delay": "2.30", 
         "ep%": "81.25", 
         "mae%": "0.000073", 
         "mre%": "0.021", 
         "pwr": "1.168", 
         "wce%": "0.00029", 
         "wcre%": "4900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2K5_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2K5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2K5.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2K5", 
        "params": {
         "area": "1443.6", 
         "delay": "2.22", 
         "ep%": "90.61", 
         "mae%": "0.0031", 
         "mre%": "0.25", 
         "pwr": "1.055", 
         "wce%": "0.013", 
         "wcre%": "9700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2JL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2JL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2JL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2JL", 
        "params": {
         "area": "1395.2", 
         "delay": "2.12", 
         "ep%": "92.17", 
         "mae%": "0.0092", 
         "mre%": "0.65", 
         "pwr": "0.948", 
         "wce%": "0.037", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_36A_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_36A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_36A.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_36A", 
        "params": {
         "area": "925.0", 
         "delay": "1.70", 
         "ep%": "98.39", 
         "mae%": "0.032", 
         "mre%": "2.64", 
         "pwr": "0.579", 
         "wce%": "0.17", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2NM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2NM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2NM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2NM", 
        "params": {
         "area": "874.8", 
         "delay": "1.78", 
         "ep%": "98.41", 
         "mae%": "0.19", 
         "mre%": "12.72", 
         "pwr": "0.497", 
         "wce%": "0.77", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/12x12_signed/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/12x12_signed/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12s_2KL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KL", 
        "params": {
         "area": "1650.5", 
         "delay": "2.33", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.210", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KM", 
        "params": {
         "area": "1644.4", 
         "delay": "2.34", 
         "ep%": "25.00", 
         "mae%": "0.0000012", 
         "mre%": "0.00047", 
         "pwr": "1.205", 
         "wce%": "0.000006", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KN_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KN.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KN", 
        "params": {
         "area": "1631.8", 
         "delay": "2.32", 
         "ep%": "50.00", 
         "mae%": "0.0000072", 
         "mre%": "0.0023", 
         "pwr": "1.200", 
         "wce%": "0.00003", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KQ", 
        "params": {
         "area": "1564.2", 
         "delay": "2.30", 
         "ep%": "81.25", 
         "mae%": "0.000073", 
         "mre%": "0.021", 
         "pwr": "1.168", 
         "wce%": "0.00029", 
         "wcre%": "4900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2K5_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2K5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2K5.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2K5", 
        "params": {
         "area": "1443.6", 
         "delay": "2.22", 
         "ep%": "90.61", 
         "mae%": "0.0031", 
         "mre%": "0.25", 
         "pwr": "1.055", 
         "wce%": "0.013", 
         "wcre%": "9700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2JL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2JL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2JL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2JL", 
        "params": {
         "area": "1395.2", 
         "delay": "2.12", 
         "ep%": "92.17", 
         "mae%": "0.0092", 
         "mre%": "0.65", 
         "pwr": "0.948", 
         "wce%": "0.037", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_36A_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_36A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_36A.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_36A", 
        "params": {
         "area": "925.0", 
         "delay": "1.70", 
         "ep%": "98.39", 
         "mae%": "0.032", 
         "mre%": "2.64", 
         "pwr": "0.579", 
         "wce%": "0.17", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2NM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2NM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2NM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2NM", 
        "params": {
         "area": "874.8", 
         "delay": "1.78", 
         "ep%": "98.41", 
         "mae%": "0.19", 
         "mre%": "12.72", 
         "pwr": "0.497", 
         "wce%": "0.77", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/12x12_signed/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/12x12_signed/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12s_2KL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KL", 
        "params": {
         "area": "1650.5", 
         "delay": "2.33", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.210", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KM", 
        "params": {
         "area": "1644.4", 
         "delay": "2.34", 
         "ep%": "25.00", 
         "mae%": "0.0000012", 
         "mre%": "0.00047", 
         "pwr": "1.205", 
         "wce%": "0.000006", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KN_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KN.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KN", 
        "params": {
         "area": "1631.8", 
         "delay": "2.32", 
         "ep%": "50.00", 
         "mae%": "0.0000072", 
         "mre%": "0.0023", 
         "pwr": "1.200", 
         "wce%": "0.00003", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KP_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KP", 
        "params": {
         "area": "1605.9", 
         "delay": "2.32", 
         "ep%": "68.75", 
         "mae%": "0.000025", 
         "mre%": "0.0076", 
         "pwr": "1.189", 
         "wce%": "0.0001", 
         "wcre%": "1700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KQ", 
        "params": {
         "area": "1564.2", 
         "delay": "2.30", 
         "ep%": "81.25", 
         "mae%": "0.000073", 
         "mre%": "0.021", 
         "pwr": "1.168", 
         "wce%": "0.00029", 
         "wcre%": "4900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_35J_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_35J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_35J.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_35J", 
        "params": {
         "area": "1385.4", 
         "delay": "2.13", 
         "ep%": "74.98", 
         "mae%": "0.0051", 
         "mre%": "0.41", 
         "pwr": "0.965", 
         "wce%": "0.024", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_36D_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_36D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_36D.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_36D", 
        "params": {
         "area": "1145.1", 
         "delay": "1.91", 
         "ep%": "93.71", 
         "mae%": "0.014", 
         "mre%": "1.17", 
         "pwr": "0.756", 
         "wce%": "0.073", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_36A_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_36A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_36A.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_36A", 
        "params": {
         "area": "925.0", 
         "delay": "1.70", 
         "ep%": "98.39", 
         "mae%": "0.032", 
         "mre%": "2.64", 
         "pwr": "0.579", 
         "wce%": "0.17", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2NM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2NM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2NM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2NM", 
        "params": {
         "area": "874.8", 
         "delay": "1.78", 
         "ep%": "98.41", 
         "mae%": "0.19", 
         "mre%": "12.72", 
         "pwr": "0.497", 
         "wce%": "0.77", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/12x12_signed/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/12x12_signed/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12s_2KL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KL", 
        "params": {
         "area": "1650.5", 
         "delay": "2.33", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.210", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KM", 
        "params": {
         "area": "1644.4", 
         "delay": "2.34", 
         "ep%": "25.00", 
         "mae%": "0.0000012", 
         "mre%": "0.00047", 
         "pwr": "1.205", 
         "wce%": "0.000006", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2R1_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2R1.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2R1.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2R1", 
        "params": {
         "area": "1528.0", 
         "delay": "2.24", 
         "ep%": "49.99", 
         "mae%": "0.0031", 
         "mre%": "0.22", 
         "pwr": "1.093", 
         "wce%": "0.012", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2K0_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2K0.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2K0.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2K0", 
        "params": {
         "area": "1524.3", 
         "delay": "2.26", 
         "ep%": "62.49", 
         "mae%": "0.0031", 
         "mre%": "0.22", 
         "pwr": "1.091", 
         "wce%": "0.012", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_35J_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_35J.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_35J.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_35J", 
        "params": {
         "area": "1385.4", 
         "delay": "2.13", 
         "ep%": "74.98", 
         "mae%": "0.0051", 
         "mre%": "0.41", 
         "pwr": "0.965", 
         "wce%": "0.024", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2J2_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2J2.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2J2.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2J2", 
        "params": {
         "area": "1300.4", 
         "delay": "1.99", 
         "ep%": "87.48", 
         "mae%": "0.021", 
         "mre%": "1.45", 
         "pwr": "0.850", 
         "wce%": "0.085", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2NM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2NM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2NM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2NM", 
        "params": {
         "area": "874.8", 
         "delay": "1.78", 
         "ep%": "98.41", 
         "mae%": "0.19", 
         "mre%": "12.72", 
         "pwr": "0.497", 
         "wce%": "0.77", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/12x12_signed/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/12x12_signed/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul12s_2KL_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KL.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KL.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KL", 
        "params": {
         "area": "1650.5", 
         "delay": "2.33", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "1.210", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KM", 
        "params": {
         "area": "1644.4", 
         "delay": "2.34", 
         "ep%": "25.00", 
         "mae%": "0.0000012", 
         "mre%": "0.00047", 
         "pwr": "1.205", 
         "wce%": "0.000006", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KN_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KN.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KN.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KN", 
        "params": {
         "area": "1631.8", 
         "delay": "2.32", 
         "ep%": "50.00", 
         "mae%": "0.0000072", 
         "mre%": "0.0023", 
         "pwr": "1.200", 
         "wce%": "0.00003", 
         "wcre%": "500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2KQ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2KQ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2KQ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2KQ", 
        "params": {
         "area": "1564.2", 
         "delay": "2.30", 
         "ep%": "81.25", 
         "mae%": "0.000073", 
         "mre%": "0.021", 
         "pwr": "1.168", 
         "wce%": "0.00029", 
         "wcre%": "4900.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2K5_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2K5.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2K5.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2K5", 
        "params": {
         "area": "1443.6", 
         "delay": "2.22", 
         "ep%": "90.61", 
         "mae%": "0.0031", 
         "mre%": "0.25", 
         "pwr": "1.055", 
         "wce%": "0.013", 
         "wcre%": "9700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_36D_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_36D.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_36D.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_36D", 
        "params": {
         "area": "1145.1", 
         "delay": "1.91", 
         "ep%": "93.71", 
         "mae%": "0.014", 
         "mre%": "1.17", 
         "pwr": "0.756", 
         "wce%": "0.073", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_36A_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_36A.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_36A.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_36A", 
        "params": {
         "area": "925.0", 
         "delay": "1.70", 
         "ep%": "98.39", 
         "mae%": "0.032", 
         "mre%": "2.64", 
         "pwr": "0.579", 
         "wce%": "0.17", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul12s_2NM_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul12s_2NM.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul12s_2NM.c", 
          "type": "C file"
         }
        ], 
        "name": "mul12s_2NM", 
        "params": {
         "area": "874.8", 
         "delay": "1.78", 
         "ep%": "98.41", 
         "mae%": "0.19", 
         "mre%": "12.72", 
         "pwr": "0.497", 
         "wce%": "0.77", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }
    ], 
    "description": "12-bit signed multiplier", 
    "folder": "multiplers/12x12_signed", 
    "items": 41
   }, 
   {
    "bitwidth": 16, 
    "datasets": [
     {
      "description": "Pareto optimal subset (MAE vs power)", 
      "figure": "multiplers/16x16_signed/pareto_pwr_mae/fig.png", 
      "folder": "multiplers/16x16_signed/pareto_pwr_mae", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16s_HEB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HEB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HEB", 
        "params": {
         "area": "2614.0", 
         "delay": "3.05", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.400", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_HDG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_HDG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HDG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HDG", 
        "params": {
         "area": "2576.5", 
         "delay": "2.98", 
         "ep%": "75.00", 
         "mae%": "0.00032", 
         "mre%": "0.034", 
         "pwr": "2.130", 
         "wce%": "0.0015", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_HFZ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_HFZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HFZ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HFZ", 
        "params": {
         "area": "1935.9", 
         "delay": "2.55", 
         "ep%": "98.43", 
         "mae%": "0.002", 
         "mre%": "0.22", 
         "pwr": "1.483", 
         "wce%": "0.011", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_GAT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_GAT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_GAT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_GAT", 
        "params": {
         "area": "1932.6", 
         "delay": "2.57", 
         "ep%": "98.44", 
         "mae%": "0.012", 
         "mre%": "1.06", 
         "pwr": "1.396", 
         "wce%": "0.048", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (WCE vs power)", 
      "figure": "multiplers/16x16_signed/pareto_pwr_wce/fig.png", 
      "folder": "multiplers/16x16_signed/pareto_pwr_wce", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16s_HEB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HEB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HEB", 
        "params": {
         "area": "2614.0", 
         "delay": "3.05", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.400", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_HDG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_HDG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HDG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HDG", 
        "params": {
         "area": "2576.5", 
         "delay": "2.98", 
         "ep%": "75.00", 
         "mae%": "0.00032", 
         "mre%": "0.034", 
         "pwr": "2.130", 
         "wce%": "0.0015", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_HHP.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HHP.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HHP", 
        "params": {
         "area": "2031.1", 
         "delay": "2.67", 
         "ep%": "93.75", 
         "mae%": "0.00089", 
         "mre%": "0.098", 
         "pwr": "1.775", 
         "wce%": "0.0046", 
         "wcre%": "1500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_GAT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_GAT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_GAT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_GAT", 
        "params": {
         "area": "1932.6", 
         "delay": "2.57", 
         "ep%": "98.44", 
         "mae%": "0.012", 
         "mre%": "1.06", 
         "pwr": "1.396", 
         "wce%": "0.048", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MRE vs power)", 
      "figure": "multiplers/16x16_signed/pareto_pwr_mre/fig.png", 
      "folder": "multiplers/16x16_signed/pareto_pwr_mre", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16s_HEB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HEB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HEB", 
        "params": {
         "area": "2614.0", 
         "delay": "3.05", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.400", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_GK2_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_GK2.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_GK2.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_GK2", 
        "params": {
         "area": "2640.3", 
         "delay": "2.95", 
         "ep%": "92.19", 
         "mae%": "0.00057", 
         "mre%": "0.052", 
         "pwr": "2.124", 
         "wce%": "0.0023", 
         "wcre%": "6500.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_HFZ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_HFZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HFZ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HFZ", 
        "params": {
         "area": "1935.9", 
         "delay": "2.55", 
         "ep%": "98.43", 
         "mae%": "0.002", 
         "mre%": "0.22", 
         "pwr": "1.483", 
         "wce%": "0.011", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_GAT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_GAT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_GAT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_GAT", 
        "params": {
         "area": "1932.6", 
         "delay": "2.57", 
         "ep%": "98.44", 
         "mae%": "0.012", 
         "mre%": "1.06", 
         "pwr": "1.396", 
         "wce%": "0.048", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (EP vs power)", 
      "figure": "multiplers/16x16_signed/pareto_pwr_ep/fig.png", 
      "folder": "multiplers/16x16_signed/pareto_pwr_ep", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16s_HEB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HEB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HEB", 
        "params": {
         "area": "2614.0", 
         "delay": "3.05", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.400", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_G80_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_G80.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_G80.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_G80", 
        "params": {
         "area": "2764.2", 
         "delay": "3.09", 
         "ep%": "50.00", 
         "mae%": "0.00019", 
         "mre%": "0.018", 
         "pwr": "2.326", 
         "wce%": "0.00076", 
         "wcre%": "100.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_G7Z_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_G7Z.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_G7Z.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_G7Z", 
        "params": {
         "area": "2760.4", 
         "delay": "3.11", 
         "ep%": "62.50", 
         "mae%": "0.00019", 
         "mre%": "0.018", 
         "pwr": "2.325", 
         "wce%": "0.00076", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_HDG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_HDG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HDG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HDG", 
        "params": {
         "area": "2576.5", 
         "delay": "2.98", 
         "ep%": "75.00", 
         "mae%": "0.00032", 
         "mre%": "0.034", 
         "pwr": "2.130", 
         "wce%": "0.0015", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_G7F_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_G7F.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_G7F.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_G7F", 
        "params": {
         "area": "2495.7", 
         "delay": "2.87", 
         "ep%": "87.50", 
         "mae%": "0.0013", 
         "mre%": "0.12", 
         "pwr": "1.961", 
         "wce%": "0.0053", 
         "wcre%": "700.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_GAT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_GAT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_GAT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_GAT", 
        "params": {
         "area": "1932.6", 
         "delay": "2.57", 
         "ep%": "98.44", 
         "mae%": "0.012", 
         "mre%": "1.06", 
         "pwr": "1.396", 
         "wce%": "0.048", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }, 
     {
      "description": "Pareto optimal subset (MSE vs power)", 
      "figure": "multiplers/16x16_signed/pareto_pwr_mse/fig.png", 
      "folder": "multiplers/16x16_signed/pareto_pwr_mse", 
      "instances": [
       {
        "files": [
         {
          "file": "mul16s_HEB.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HEB.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HEB", 
        "params": {
         "area": "2614.0", 
         "delay": "3.05", 
         "ep%": "0.00", 
         "mae%": "0.00", 
         "mre%": "0.00", 
         "pwr": "2.400", 
         "wce%": "0.00", 
         "wcre%": "0.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_HDG_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_HDG.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HDG.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HDG", 
        "params": {
         "area": "2576.5", 
         "delay": "2.98", 
         "ep%": "75.00", 
         "mae%": "0.00032", 
         "mre%": "0.034", 
         "pwr": "2.130", 
         "wce%": "0.0015", 
         "wcre%": "300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_HFZ_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_HFZ.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_HFZ.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_HFZ", 
        "params": {
         "area": "1935.9", 
         "delay": "2.55", 
         "ep%": "98.43", 
         "mae%": "0.002", 
         "mre%": "0.22", 
         "pwr": "1.483", 
         "wce%": "0.011", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }, 
       {
        "files": [
         {
          "file": "mul16s_GAT_pdk45.v", 
          "type": "Verilog PDK45"
         }, 
         {
          "file": "mul16s_GAT.v", 
          "type": "Verilog file"
         }, 
         {
          "file": "mul16s_GAT.c", 
          "type": "C file"
         }
        ], 
        "name": "mul16s_GAT", 
        "params": {
         "area": "1932.6", 
         "delay": "2.57", 
         "ep%": "98.44", 
         "mae%": "0.012", 
         "mre%": "1.06", 
         "pwr": "1.396", 
         "wce%": "0.048", 
         "wcre%": "6300.00"
        }, 
        "references": [
         0
        ]
       }
      ], 
      "license": "The MIT License", 
      "references": [
       "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
      ]
     }
    ], 
    "description": "16-bit signed multiplier", 
    "folder": "multiplers/16x16_signed", 
    "items": 22
   }
  ], 
  "description": "Multipliers (signed)", 
  "folder": "multiplers", 
  "id": 2, 
  "items": 102
 }
]