
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-NJ8P8F8

Implementation : rev_1

# Written on Mon Jul  2 20:10:54 2018

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                            Requested      Requested     Clock        Clock                     Clock
Level     Clock                            Frequency      Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------------------------------
0 -       top|clk                          410.0 MHz      2.439         inferred     Autoconstr_clkgroup_0     60   
                                                                                                                    
0 -       GW_PLL|clkout_inferred_clock     315.5 MHz      3.170         inferred     Autoconstr_clkgroup_1     34   
                                                                                                                    
0 -       top|rx_clk                       1940.6 MHz     0.515         inferred     Autoconstr_clkgroup_2     15   
====================================================================================================================


Clock Load Summary
******************

                                 Clock     Source                                         Clock Pin                Non-clock Pin     Non-clock Pin                        
Clock                            Load      Pin                                            Seq Example              Seq Example       Comb Example                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top|clk                          60        clk(port)                                      rx_en_buf[3:0].C         -                 -                                    
                                                                                                                                                                          
GW_PLL|clkout_inferred_clock     34        u_rgmii2gmii.U_PLL_TX.pll_inst.CLKOUT(PLL)     cnt[9].C                 -                 -                                    
                                                                                                                                                                          
top|rx_clk                       15        rx_clk(port)                                   u_rgmii2gmii.rx_dv.C     -                 u_rgmii2gmii.rx_clk_dly.I[0](keepbuf)
==========================================================================================================================================================================
