## 參考文獻

* https://www.sifive.com/documentation
* https://riscv.org/technical/specifications/
* [Adventures in RISC-V](https://matrix89.github.io/writes/writes/experiments-in-riscv/)
    * os.ld 來源自此
* [Xv6, a simple Unix-like teaching operating system](https://pdos.csail.mit.edu/6.828/2020/xv6.html)
* [Basics of programming a UART](https://www.activexperts.com/serial-port-component/tutorials/uart/)
* [RISC-V 手册 - 一本开源指令集的指南 (PDF)](http://crva.ict.ac.cn/documents/RISC-V-Reader-Chinese-v2p1.pdf)
* [The RISC-V Instruction Set Manual Volume II: Privileged Architecture Privileged Architecture (PDF)](https://riscv.org//wp-content/uploads/2019/12/riscv-spec-20191213.pdf)
* [RISC-V Assembly Programmer's Manual](https://github.com/riscv/riscv-asm-manual/blob/master/riscv-asm.md)
* https://github.com/riscv/riscv-opcodes
    * https://github.com/riscv/riscv-opcodes/blob/master/opcodes-rv32i
* [SiFive Interrupt Cookbook (SiFive 的 RISC-V 中斷手冊)](https://gitlab.com/ccc109/sp/-/blob/master/10-riscv/mybook/riscv-interrupt/sifive-interrupt-cookbook-zh.md)
* [SiFive Interrupt Cookbook -- Version 1.0 (PDF)](https://sifive.cdn.prismic.io/sifive/0d163928-2128-42be-a75a-464df65e04e0_sifive-interrupt-cookbook.pdf)
* 進階: [proposal for a RISC-V Core-Local Interrupt Controller (CLIC)](https://github.com/riscv/riscv-fast-interrupt/blob/master/clic.adoc)
* https://github.com/plctlab/riscv-operating-system-mooc
* https://github.com/s094392/riscv-bare-metal

* https://github.com/twilco/riscv-from-scratch
    * https://twilco.github.io/riscv-from-scratch/2019/03/10/riscv-from-scratch-1.html
    * https://twilco.github.io/riscv-from-scratch/2019/04/27/riscv-from-scratch-2.html
    * https://twilco.github.io/riscv-from-scratch/2019/07/08/riscv-from-scratch-3.html
    * https://twilco.github.io/riscv-from-scratch/2019/07/28/riscv-from-scratch-4.html

## Uart

* https://www.activexperts.com/serial-port-component/tutorials/uart/
* https://www.maxlinear.com/Files/Documents/Intro_To_UARTs.pdf



