# little-car

This is the final porject for CS207 Digital Logic
Authors: Yunxiang Yan, Zixu Huang

## 1. Project Timeline
Mid-DDL: **12.16** Final DDL: **12.28**

- [x] Play with demo
- [ ] Demand Analysis
- [ ] Functionality Design
- [ ] Structure Design
- [ ] Verilog Coding
- [ ] Verification: module unit test, comprehensive test
- [ ] On board testing 

