   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"SDMMC003.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.NVIC_GetPriorityGrouping,"ax",%progbits
  20              		.align	2
  21              		.thumb
  22              		.thumb_func
  24              	NVIC_GetPriorityGrouping:
  25              	.LFB96:
  26              		.file 1 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Include/core_cm4.h"
   1:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @version  V3.20
   5:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @date     25. February 2013
   6:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *
   7:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @note
   8:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *
   9:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  10:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Copyright (c) 2009 - 2013 ARM LIMITED
  11:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  12:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    All rights reserved.
  13:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  14:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  15:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  16:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  17:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  18:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  19:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  20:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      to endorse or promote products derived from this software without
  22:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      specific prior written permission.
  23:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    *
  24:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ---------------------------------------------------------------------------*/
  36:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  37:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  38:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined ( __ICCARM__ )
  39:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
  41:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  42:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  43:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  extern "C" {
  44:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
  45:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  46:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  47:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  48:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  49:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  52:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  54:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  55:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  57:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  58:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  60:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
  61:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  62:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  63:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
  64:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  65:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  66:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup Cortex_M4
  67:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
  68:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
  69:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  70:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  71:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  72:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x20)                                   /*!< [15:0]  CMSIS HAL s
  73:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  74:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  76:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  77:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  78:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  79:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if   defined ( __CC_ARM )
  80:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  83:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  84:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  85:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  86:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  87:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  88:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  89:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
  90:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  91:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  92:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  93:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  94:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  95:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  96:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  97:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  98:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
  99:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 102:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 103:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 104:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 105:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked p
 106:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 107:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
 108:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 109:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 110:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 111:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 112:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 113:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 114:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 115:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 116:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 117:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 118:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 119:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 120:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 121:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 122:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 123:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 124:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 125:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 126:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 127:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 128:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 129:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 130:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 131:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 132:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 133:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 134:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 135:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 136:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 137:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 138:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 139:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 140:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 141:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 142:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 143:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 144:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 145:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 146:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 147:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 148:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 149:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 150:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 151:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 152:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 153:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 154:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 155:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 156:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 157:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 158:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 159:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 160:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 161:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 162:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 163:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 164:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 165:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 166:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 167:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 168:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 169:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 170:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 171:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cm4_simd.h>               /* Compiler specific SIMD Intrinsics               */
 172:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 173:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 174:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 175:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 176:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 177:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 178:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 179:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 180:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000
 184:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 186:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 187:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0
 189:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 191:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 192:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0
 194:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 196:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 197:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 199:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 201:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 202:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0
 204:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 206:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 207:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 208:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /**
 210:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 212:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 214:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 216:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 217:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 218:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 219:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 220:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 221:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 222:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 223:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 224:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 225:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 226:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 227:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 228:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
 229:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 230:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Core Register contain:
 231:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Register
 232:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 233:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SCB Register
 234:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 235:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Debug Register
 236:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core MPU Register
 237:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core FPU Register
 238:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 239:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 240:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 241:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 242:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 243:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 244:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 245:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief  Core Register type definitions.
 246:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 247:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 248:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 249:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 250:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 251:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 252:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 253:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 254:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 255:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 256:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 257:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 258:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 259:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 260:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 261:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 262:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 263:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 264:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 265:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 266:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 267:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 268:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 269:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } APSR_Type;
 270:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 271:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 272:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 273:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 274:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 275:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 276:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 277:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 278:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 279:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 280:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 281:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 282:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } IPSR_Type;
 283:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 284:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 285:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 286:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 287:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 288:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 289:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 290:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 291:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 292:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 293:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 294:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 295:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 296:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 297:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 298:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 299:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 300:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 301:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 302:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 303:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 304:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 305:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 306:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 307:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 308:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } xPSR_Type;
 309:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 310:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 311:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 312:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 313:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 314:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 315:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 316:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 317:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 318:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 319:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 320:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 321:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 322:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 323:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 324:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 325:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 326:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 327:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 328:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 329:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 330:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 331:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 332:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 333:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 334:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 335:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 336:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 337:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 338:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 339:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[24];
 340:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 341:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RSERVED1[24];
 342:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 343:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[24];
 344:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 345:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[24];
 346:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 347:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[56];
 348:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 349:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[644];
 350:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 351:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 352:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 353:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 354:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 355:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 356:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 357:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 358:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 359:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 360:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 361:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 362:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 363:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 364:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 365:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 366:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 367:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 368:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 369:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 370:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 371:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 372:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 373:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 374:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 375:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 376:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 377:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 378:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 379:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 380:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 381:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 382:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 383:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 384:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 385:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 386:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 387:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 388:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 389:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[5];
 390:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 391:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SCB_Type;
 392:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 393:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 394:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 395:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 396:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 397:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 398:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 399:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 400:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 401:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 402:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 403:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 404:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 405:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 406:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 407:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 408:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 409:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 410:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 411:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 412:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 413:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 414:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 415:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 416:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 417:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 418:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 419:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 420:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 421:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 422:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 423:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 424:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 425:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 426:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 427:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 428:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 429:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 430:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 431:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 432:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 433:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 434:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 435:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 436:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 437:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 438:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 439:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 440:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 441:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 442:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 443:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 444:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 445:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 446:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 447:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 448:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 449:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 450:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 451:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 452:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 453:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 454:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 455:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 456:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 457:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 458:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 459:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 460:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 461:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 462:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 463:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 464:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 465:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 466:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 467:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 468:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 469:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 470:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 471:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 472:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 473:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 474:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 475:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 476:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 477:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 478:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 479:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 480:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 481:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 482:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 483:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 484:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 485:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 486:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 487:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 488:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 489:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 490:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 491:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 492:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 493:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 494:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 495:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 496:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 497:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 498:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 499:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 500:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 501:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 502:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 503:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 504:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 505:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 506:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 507:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 508:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 509:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 510:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 511:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 512:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 513:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 514:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 515:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 516:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 517:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 518:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 519:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 520:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 521:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 522:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 523:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 524:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 525:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 526:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 527:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 528:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 529:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 530:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 531:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 532:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 533:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 534:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 535:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 536:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 537:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 538:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 539:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 540:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 541:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 542:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 543:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 544:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 545:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 546:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 547:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 548:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 549:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 550:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 551:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 552:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 553:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 554:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 555:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 556:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 557:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 558:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 559:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 560:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 561:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 562:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 563:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 564:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 565:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 566:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 567:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 568:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 569:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 570:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 571:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 572:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 573:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 574:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 575:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 576:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 577:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 578:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 579:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 580:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 581:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 582:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 583:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 584:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 585:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 586:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 587:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
 588:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 589:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 590:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 591:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 592:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 593:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 594:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 595:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 596:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 597:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 598:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 599:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 600:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 601:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 602:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 603:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 604:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 605:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 606:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 607:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 608:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 609:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 610:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 611:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 612:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 613:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 614:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 615:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 616:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 617:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 618:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 619:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 620:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 621:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 622:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 623:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 624:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 625:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 626:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 627:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 628:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 629:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SysTick_Type;
 630:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 631:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 632:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 633:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 634:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 635:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 636:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 637:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 638:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 639:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 640:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 641:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 642:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 643:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 644:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 645:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 646:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 647:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 648:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 649:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 650:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 651:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 652:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 653:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 654:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 655:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 656:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 657:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 658:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 659:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 660:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 661:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 662:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 663:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 664:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 665:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 666:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 667:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 668:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 669:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 670:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 671:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 672:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 673:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 674:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 675:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  union
 676:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 677:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 678:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 679:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 680:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 681:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[864];
 682:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 683:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[15];
 684:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 685:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[15];
 686:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 687:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[29];
 688:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 689:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 690:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 691:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[43];
 692:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 693:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 694:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[6];
 695:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 696:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 697:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 698:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 699:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 700:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 701:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 702:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 703:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 704:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 705:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 706:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 707:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } ITM_Type;
 708:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 709:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 710:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 711:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 712:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 713:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 714:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 715:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 716:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 717:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 718:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 719:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 720:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 721:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 722:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 723:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 724:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 725:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 726:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 727:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 728:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 729:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 730:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 731:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 732:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 733:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 734:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 735:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 736:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 737:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 738:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 739:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 740:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 741:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 742:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 743:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 744:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 745:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 746:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 747:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 748:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 749:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 750:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 751:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 752:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 753:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 754:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 755:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 756:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 757:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 758:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 759:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 760:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 761:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 762:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 763:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 764:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 765:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 766:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 767:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 768:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 769:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 770:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 771:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 772:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 773:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 774:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 775:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 776:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 777:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 778:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 779:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 780:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 781:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 782:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 783:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 784:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 785:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 786:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 787:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
 788:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 789:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 790:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 791:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[1];
 792:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 793:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 794:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 795:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[1];
 796:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 797:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 798:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 799:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } DWT_Type;
 800:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 801:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 802:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 803:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 804:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 805:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 806:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 807:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 808:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 809:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 810:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 811:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 812:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 813:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 814:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 815:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 816:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 817:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 818:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 819:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 820:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 821:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 822:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 823:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 824:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 825:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 826:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 827:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 828:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 829:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 830:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 831:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 832:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 833:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 834:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 835:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 836:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 837:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 838:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 839:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 840:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 841:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 842:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 843:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 844:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 845:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 846:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 847:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 848:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 849:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 850:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 851:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 852:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 853:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 854:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 855:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 856:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 857:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 858:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 859:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 860:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 861:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 862:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 863:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 864:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 865:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 866:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 867:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 868:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 869:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 870:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 871:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 872:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 873:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 874:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 875:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 876:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 877:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 878:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 879:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 880:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
 881:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 882:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 883:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 884:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 885:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 886:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 887:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 888:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 889:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 890:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 891:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 892:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 893:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 894:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 895:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 896:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 897:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 898:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 899:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 900:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 901:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 902:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 903:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 904:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 905:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 906:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 907:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 908:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 909:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 910:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 911:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 912:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 913:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 914:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 915:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 916:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 917:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 918:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 919:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 920:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 921:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 922:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 923:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[2];
 924:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 925:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[55];
 926:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 927:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[131];
 928:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 929:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 930:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 931:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[759];
 932:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 933:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 934:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 935:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[1];
 936:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 937:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 938:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 939:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[39];
 940:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 941:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 942:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED7[8];
 943:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 944:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 945:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } TPI_Type;
 946:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 947:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 948:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 949:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 950:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 951:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
 952:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 953:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 954:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 955:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
 956:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 957:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 958:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 959:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 960:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 961:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 962:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 963:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 964:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 965:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 966:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 967:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 968:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
 969:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 970:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 971:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 972:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 973:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 974:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 975:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
 976:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 977:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 978:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 979:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 980:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 981:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 982:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 983:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 984:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 985:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 986:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 987:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 988:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 989:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 990:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 991:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 992:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 993:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 994:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 995:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 996:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 997:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 998:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 999:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
1000:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1001:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1002:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1003:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
1004:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1005:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1006:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1007:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1008:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1009:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1010:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1011:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1012:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1013:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1014:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1015:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1016:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1017:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1018:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1019:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1020:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1021:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1022:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1023:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1024:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1025:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
1026:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1027:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1028:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1029:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
1030:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1031:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1032:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1033:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
1034:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1035:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1036:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1037:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1038:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1039:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1040:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1041:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1042:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1043:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1044:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1045:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1046:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1047:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1048:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1049:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1050:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1051:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1052:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1053:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1054:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1055:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1056:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1057:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1058:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1059:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1060:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1061:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1062:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1063:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1064:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
1065:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1066:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1067:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1068:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1069:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1070:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1071:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1072:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1073:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1074:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1075:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1076:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1077:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1078:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1079:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1080:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1081:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1082:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1083:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1084:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1085:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1086:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } MPU_Type;
1087:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1088:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Type Register */
1089:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1090:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1091:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1092:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1093:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1094:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1095:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1096:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1097:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1098:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Control Register */
1099:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1100:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1101:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1102:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1103:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1104:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1105:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1106:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1107:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1108:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Number Register */
1109:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1110:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1111:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1112:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register */
1113:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1114:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1115:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1116:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1117:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1118:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1119:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1120:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1121:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1122:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register */
1123:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1124:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1125:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1126:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1127:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1128:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1129:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1130:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1131:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1132:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1133:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1134:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1135:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1136:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1137:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1138:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1139:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1140:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1141:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1142:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1143:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1144:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1145:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1146:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1147:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1148:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1149:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1150:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1151:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1152:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1153:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1154:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1155:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1156:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1157:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1158:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1159:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1160:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1161:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1162:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1163:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1164:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1165:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1166:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1167:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1168:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
1169:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1170:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1171:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1172:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1173:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1174:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } FPU_Type;
1175:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1176:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register */
1177:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1178:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1179:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1180:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1181:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1182:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1183:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1184:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1185:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1186:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1187:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1188:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1189:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1190:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1191:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1192:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1193:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1194:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1195:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1196:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1197:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1198:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1199:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1200:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1201:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1202:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
1203:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1204:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register */
1205:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1206:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1207:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1208:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register */
1209:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1210:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1211:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1212:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1213:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1214:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1215:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1216:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1217:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1218:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1219:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1220:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1221:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 */
1222:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1223:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1224:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1225:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1226:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1227:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1228:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1229:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1230:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1231:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1232:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1233:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1234:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1235:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1236:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1237:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1238:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1239:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1240:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1241:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1242:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1243:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1244:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
1245:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1246:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 */
1247:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1248:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1249:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1250:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1251:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1252:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1253:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1254:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1255:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1256:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1257:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
1258:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1259:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1260:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1261:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1262:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1263:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1264:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1265:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1266:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1267:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1268:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1269:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1270:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1271:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1272:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1273:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1274:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1275:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1276:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1277:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1278:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1279:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register */
1280:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1281:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1282:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1283:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1284:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1285:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1286:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1287:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1288:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1289:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1290:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1291:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1292:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1293:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1294:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1295:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1296:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1297:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1298:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1299:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1300:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1301:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1302:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1303:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1304:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1305:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1306:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1307:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1308:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1309:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1310:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1311:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1312:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1313:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1314:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1315:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1316:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register */
1317:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1318:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1319:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1320:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1321:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1322:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1323:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register */
1324:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1325:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1326:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1327:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1328:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1329:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1330:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1331:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1332:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1333:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1334:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1335:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1336:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1337:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1338:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1339:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1340:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1341:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1342:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1343:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1344:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1345:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1346:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1347:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1348:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1349:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1350:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1351:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1352:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1353:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1354:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1355:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1356:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1357:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1358:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1359:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1360:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1361:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1362:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1363:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1364:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1365:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1366:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
1367:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1368:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1369:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1370:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1371:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1372:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1373:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1374:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1375:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1376:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1377:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1378:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1379:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1380:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1381:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1382:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1383:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1384:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1385:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1386:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1387:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1388:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1389:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1390:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1391:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
1392:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1393:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1394:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1395:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1396:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1397:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1398:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1399:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1400:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1401:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} */
1402:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1403:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1404:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1405:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
1406:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1407:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1408:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1409:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1410:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1411:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1412:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1413:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1414:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
1415:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1416:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1417:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1418:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1419:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1420:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1421:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1422:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     @{
1423:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1424:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1425:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Priority Grouping
1426:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1427:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1428:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1429:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Only values from 0..7 are used.
1430:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   In case of a conflict between priority grouping and available
1431:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1432:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1433:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1434:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1435:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1436:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1437:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1438:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1439:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1440:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1441:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1442:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                 |
1443:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1444:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1445:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1446:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1447:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1448:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1449:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Priority Grouping
1450:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1451:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1452:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1453:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1454:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1455:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1456:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
  27              		.loc 1 1456 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 00AF     		add	r7, sp, #0
  37              	.LCFI1:
  38              		.cfi_def_cfa_register 7
1457:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
  39              		.loc 1 1457 0
  40 0004 4FF46D43 		mov	r3, #60672
  41 0008 CEF20003 		movt	r3, 57344
  42 000c DB68     		ldr	r3, [r3, #12]
  43 000e 03F4E063 		and	r3, r3, #1792
  44 0012 4FEA1323 		lsr	r3, r3, #8
1458:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
  45              		.loc 1 1458 0
  46 0016 1846     		mov	r0, r3
  47 0018 BD46     		mov	sp, r7
  48 001a 80BC     		pop	{r7}
  49 001c 7047     		bx	lr
  50              		.cfi_endproc
  51              	.LFE96:
  53 001e 00BF     		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  54              		.align	2
  55              		.thumb
  56              		.thumb_func
  58              	NVIC_EnableIRQ:
  59              	.LFB97:
1459:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1460:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1461:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Enable External Interrupt
1462:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1463:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1464:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1465:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1466:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1467:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1468:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
  60              		.loc 1 1468 0
  61              		.cfi_startproc
  62              		@ args = 0, pretend = 0, frame = 8
  63              		@ frame_needed = 1, uses_anonymous_args = 0
  64              		@ link register save eliminated.
  65 0000 80B4     		push	{r7}
  66              	.LCFI2:
  67              		.cfi_def_cfa_offset 4
  68              		.cfi_offset 7, -4
  69 0002 83B0     		sub	sp, sp, #12
  70              	.LCFI3:
  71              		.cfi_def_cfa_offset 16
  72 0004 00AF     		add	r7, sp, #0
  73              	.LCFI4:
  74              		.cfi_def_cfa_register 7
  75 0006 0346     		mov	r3, r0
  76 0008 FB71     		strb	r3, [r7, #7]
1469:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1470:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
  77              		.loc 1 1470 0
  78 000a 4FF46143 		mov	r3, #57600
  79 000e CEF20003 		movt	r3, 57344
  80 0012 97F90720 		ldrsb	r2, [r7, #7]
  81 0016 4FEA5212 		lsr	r2, r2, #5
  82 001a F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
  83 001c 01F01F01 		and	r1, r1, #31
  84 0020 4FF00100 		mov	r0, #1
  85 0024 00FA01F1 		lsl	r1, r0, r1
  86 0028 43F82210 		str	r1, [r3, r2, lsl #2]
1471:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
  87              		.loc 1 1471 0
  88 002c 07F10C07 		add	r7, r7, #12
  89 0030 BD46     		mov	sp, r7
  90 0032 80BC     		pop	{r7}
  91 0034 7047     		bx	lr
  92              		.cfi_endproc
  93              	.LFE97:
  95 0036 00BF     		.section	.text.NVIC_ClearPendingIRQ,"ax",%progbits
  96              		.align	2
  97              		.thumb
  98              		.thumb_func
 100              	NVIC_ClearPendingIRQ:
 101              	.LFB101:
1472:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1473:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1474:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Disable External Interrupt
1475:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1476:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1477:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1478:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1479:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1480:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1481:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1482:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1483:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1484:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1485:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1486:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Pending Interrupt
1487:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1488:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function reads the pending register in the NVIC and returns the pending bit
1489:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     for the specified interrupt.
1490:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1491:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1492:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1493:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             0  Interrupt status is not pending.
1494:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             1  Interrupt status is pending.
1495:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1496:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1497:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1498:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1499:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1500:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1501:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1502:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Pending Interrupt
1503:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1504:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function sets the pending bit of an external interrupt.
1505:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1506:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1507:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1508:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1509:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1510:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1511:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1512:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1513:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1514:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Clear Pending Interrupt
1515:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1516:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function clears the pending bit of an external interrupt.
1517:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1518:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1519:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1520:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1521:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 102              		.loc 1 1521 0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 8
 105              		@ frame_needed = 1, uses_anonymous_args = 0
 106              		@ link register save eliminated.
 107 0000 80B4     		push	{r7}
 108              	.LCFI5:
 109              		.cfi_def_cfa_offset 4
 110              		.cfi_offset 7, -4
 111 0002 83B0     		sub	sp, sp, #12
 112              	.LCFI6:
 113              		.cfi_def_cfa_offset 16
 114 0004 00AF     		add	r7, sp, #0
 115              	.LCFI7:
 116              		.cfi_def_cfa_register 7
 117 0006 0346     		mov	r3, r0
 118 0008 FB71     		strb	r3, [r7, #7]
1522:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
 119              		.loc 1 1522 0
 120 000a 4FF46143 		mov	r3, #57600
 121 000e CEF20003 		movt	r3, 57344
 122 0012 97F90720 		ldrsb	r2, [r7, #7]
 123 0016 4FEA5212 		lsr	r2, r2, #5
 124 001a F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
 125 001c 01F01F01 		and	r1, r1, #31
 126 0020 4FF00100 		mov	r0, #1
 127 0024 00FA01F1 		lsl	r1, r0, r1
 128 0028 02F16002 		add	r2, r2, #96
 129 002c 43F82210 		str	r1, [r3, r2, lsl #2]
1523:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
 130              		.loc 1 1523 0
 131 0030 07F10C07 		add	r7, r7, #12
 132 0034 BD46     		mov	sp, r7
 133 0036 80BC     		pop	{r7}
 134 0038 7047     		bx	lr
 135              		.cfi_endproc
 136              	.LFE101:
 138 003a 00BF     		.section	.text.NVIC_SetPriority,"ax",%progbits
 139              		.align	2
 140              		.thumb
 141              		.thumb_func
 143              	NVIC_SetPriority:
 144              	.LFB103:
1524:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1525:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1526:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Active Interrupt
1527:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1528:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function reads the active register in NVIC and returns the active bit.
1529:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1530:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1531:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1532:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             0  Interrupt status is not active.
1533:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             1  Interrupt status is active.
1534:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1535:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1536:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1537:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1538:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1539:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1540:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1541:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Interrupt Priority
1542:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1543:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function sets the priority of an interrupt.
1544:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1545:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \note The priority cannot be set for every core interrupt.
1546:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1547:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1548:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]  priority  Priority to set.
1549:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1550:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1551:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 145              		.loc 1 1551 0
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 8
 148              		@ frame_needed = 1, uses_anonymous_args = 0
 149              		@ link register save eliminated.
 150 0000 80B4     		push	{r7}
 151              	.LCFI8:
 152              		.cfi_def_cfa_offset 4
 153              		.cfi_offset 7, -4
 154 0002 83B0     		sub	sp, sp, #12
 155              	.LCFI9:
 156              		.cfi_def_cfa_offset 16
 157 0004 00AF     		add	r7, sp, #0
 158              	.LCFI10:
 159              		.cfi_def_cfa_register 7
 160 0006 0346     		mov	r3, r0
 161 0008 3960     		str	r1, [r7, #0]
 162 000a FB71     		strb	r3, [r7, #7]
1552:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   if(IRQn < 0) {
 163              		.loc 1 1552 0
 164 000c 97F90730 		ldrsb	r3, [r7, #7]
 165 0010 002B     		cmp	r3, #0
 166 0012 10DA     		bge	.L6
1553:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 167              		.loc 1 1553 0
 168 0014 4FF46D43 		mov	r3, #60672
 169 0018 CEF20003 		movt	r3, 57344
 170 001c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 171 001e 02F00F02 		and	r2, r2, #15
 172 0022 A2F10401 		sub	r1, r2, #4
 173 0026 3A68     		ldr	r2, [r7, #0]
 174 0028 D2B2     		uxtb	r2, r2
 175 002a 4FEA8202 		lsl	r2, r2, #2
 176 002e D2B2     		uxtb	r2, r2
 177 0030 5B18     		adds	r3, r3, r1
 178 0032 1A76     		strb	r2, [r3, #24]
 179 0034 0DE0     		b	.L5
 180              	.L6:
1554:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   else {
1555:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
 181              		.loc 1 1555 0
 182 0036 4FF46143 		mov	r3, #57600
 183 003a CEF20003 		movt	r3, 57344
 184 003e 97F90710 		ldrsb	r1, [r7, #7]
 185 0042 3A68     		ldr	r2, [r7, #0]
 186 0044 D2B2     		uxtb	r2, r2
 187 0046 4FEA8202 		lsl	r2, r2, #2
 188 004a D2B2     		uxtb	r2, r2
 189 004c 5B18     		adds	r3, r3, r1
 190 004e 83F80023 		strb	r2, [r3, #768]
 191              	.L5:
1556:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
 192              		.loc 1 1556 0
 193 0052 07F10C07 		add	r7, r7, #12
 194 0056 BD46     		mov	sp, r7
 195 0058 80BC     		pop	{r7}
 196 005a 7047     		bx	lr
 197              		.cfi_endproc
 198              	.LFE103:
 200              		.section	.text.NVIC_EncodePriority,"ax",%progbits
 201              		.align	2
 202              		.thumb
 203              		.thumb_func
 205              	NVIC_EncodePriority:
 206              	.LFB105:
1557:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1558:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1559:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Interrupt Priority
1560:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1561:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function reads the priority of an interrupt. The interrupt
1562:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     number can be positive to specify an external (device specific)
1563:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1564:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1565:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1566:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]   IRQn  Interrupt number.
1567:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             Interrupt Priority. Value is aligned automatically to the implemented
1568:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                         priority bits of the microcontroller.
1569:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1570:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1571:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1572:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1573:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   if(IRQn < 0) {
1574:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1575:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   else {
1576:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1577:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1578:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1579:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1580:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Encode Priority
1581:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1582:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function encodes the priority for an interrupt with the given priority group,
1583:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     preemptive priority value, and subpriority value.
1584:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     In case of a conflict between priority grouping and available
1585:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set.
1586:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1587:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]     PriorityGroup  Used priority group.
1588:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1589:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]       SubPriority  Subpriority value (starting from 0).
1590:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return                        Encoded priority. Value can be used in the function \ref NVIC_Se
1591:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1592:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1593:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 207              		.loc 1 1593 0
 208              		.cfi_startproc
 209              		@ args = 0, pretend = 0, frame = 32
 210              		@ frame_needed = 1, uses_anonymous_args = 0
 211              		@ link register save eliminated.
 212 0000 80B4     		push	{r7}
 213              	.LCFI11:
 214              		.cfi_def_cfa_offset 4
 215              		.cfi_offset 7, -4
 216 0002 89B0     		sub	sp, sp, #36
 217              	.LCFI12:
 218              		.cfi_def_cfa_offset 40
 219 0004 00AF     		add	r7, sp, #0
 220              	.LCFI13:
 221              		.cfi_def_cfa_register 7
 222 0006 F860     		str	r0, [r7, #12]
 223 0008 B960     		str	r1, [r7, #8]
 224 000a 7A60     		str	r2, [r7, #4]
1594:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
 225              		.loc 1 1594 0
 226 000c FB68     		ldr	r3, [r7, #12]
 227 000e 03F00703 		and	r3, r3, #7
 228 0012 FB61     		str	r3, [r7, #28]
1595:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1596:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1597:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1598:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
 229              		.loc 1 1598 0
 230 0014 FB69     		ldr	r3, [r7, #28]
 231 0016 C3F10703 		rsb	r3, r3, #7
 232 001a 062B     		cmp	r3, #6
 233 001c 28BF     		it	cs
 234 001e 0623     		movcs	r3, #6
 235 0020 BB61     		str	r3, [r7, #24]
1599:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
 236              		.loc 1 1599 0
 237 0022 FB69     		ldr	r3, [r7, #28]
 238 0024 03F10603 		add	r3, r3, #6
 239 0028 062B     		cmp	r3, #6
 240 002a 03D9     		bls	.L9
 241              		.loc 1 1599 0 is_stmt 0 discriminator 1
 242 002c FB69     		ldr	r3, [r7, #28]
 243 002e 03F1FF33 		add	r3, r3, #-1
 244 0032 01E0     		b	.L10
 245              	.L9:
 246              		.loc 1 1599 0 discriminator 2
 247 0034 4FF00003 		mov	r3, #0
 248              	.L10:
 249              		.loc 1 1599 0 discriminator 3
 250 0038 7B61     		str	r3, [r7, #20]
1600:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1601:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return (
1602:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 251              		.loc 1 1602 0 is_stmt 1 discriminator 3
 252 003a BB69     		ldr	r3, [r7, #24]
 253 003c 4FF00102 		mov	r2, #1
 254 0040 02FA03F3 		lsl	r3, r2, r3
 255 0044 03F1FF33 		add	r3, r3, #-1
 256 0048 1A46     		mov	r2, r3
 257 004a BB68     		ldr	r3, [r7, #8]
 258 004c 1A40     		ands	r2, r2, r3
 259 004e 7B69     		ldr	r3, [r7, #20]
 260 0050 02FA03F2 		lsl	r2, r2, r3
1603:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 261              		.loc 1 1603 0 discriminator 3
 262 0054 7B69     		ldr	r3, [r7, #20]
 263 0056 4FF00101 		mov	r1, #1
 264 005a 01FA03F3 		lsl	r3, r1, r3
 265 005e 03F1FF33 		add	r3, r3, #-1
 266 0062 1946     		mov	r1, r3
 267 0064 7B68     		ldr	r3, [r7, #4]
 268 0066 0B40     		ands	r3, r3, r1
1601:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return (
 269              		.loc 1 1601 0 discriminator 3
 270 0068 1343     		orrs	r3, r3, r2
1604:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****          );
1605:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
 271              		.loc 1 1605 0 discriminator 3
 272 006a 1846     		mov	r0, r3
 273 006c 07F12407 		add	r7, r7, #36
 274 0070 BD46     		mov	sp, r7
 275 0072 80BC     		pop	{r7}
 276 0074 7047     		bx	lr
 277              		.cfi_endproc
 278              	.LFE105:
 280              		.global	SDMMC003_Handle
 281 0076 00BF     		.bss
 282              		.align	2
 285              	SDMMC003_Handle:
 286 0000 00000000 		.space	12
 286      00000000 
 286      00000000 
 287              		.section	.text.SDMMC003_HostControllerInit,"ax",%progbits
 288              		.align	2
 289              		.global	SDMMC003_HostControllerInit
 290              		.thumb
 291              		.thumb_func
 293              	SDMMC003_HostControllerInit:
 294              	.LFB117:
 295              		.file 2 "../Dave/Generated/src/SDMMC003/SDMMC003.c"
   1:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*******************************************************************************
   2:../Dave/Generated/src/SDMMC003/SDMMC003.c **** **  DAVE App Name : SDMMC003       App Version: 1.0.14               
   3:../Dave/Generated/src/SDMMC003/SDMMC003.c **** **  This file is generated by DAVE, User modification to this file will be    **
   4:../Dave/Generated/src/SDMMC003/SDMMC003.c **** **  overwritten at the next code generation.                                  **
   5:../Dave/Generated/src/SDMMC003/SDMMC003.c **** *******************************************************************************/
   6:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
   7:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
   8:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* CODE_BLOCK_BEGIN[SDMMC003.c]*/
   9:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
  10:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*******************************************************************************
  11:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  Copyright (c) 2011, Infineon Technologies AG                                 **
  12:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  All rights reserved.                                                         **
  13:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                                                               **
  14:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  Redistribution and use in source and binary forms, with or without           **
  15:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  modification,are permitted provided that the following conditions are met:   **
  16:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                                                               **
  17:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  *Redistributions of source code must retain the above copyright notice,      **
  18:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  this list of conditions and the following disclaimer.                        **
  19:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  *Redistributions in binary form must reproduce the above copyright notice,   **
  20:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  this list of conditions and the following disclaimer in the documentation    **
  21:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  and/or other materials provided with the distribution.                       **
  22:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  *Neither the name of the copyright holders nor the names of its contributors **
  23:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  may be used to endorse or promote products derived from this software without** 
  24:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  specific prior written permission.                                           **
  25:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                                                               **
  26:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  **
  27:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE    **
  28:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE   **
  29:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  ARE  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE   **
  30:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR         **
  31:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF         **
  32:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  SUBSTITUTE GOODS OR  SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS    **
  33:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN      **
  34:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)       **
  35:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE   **
  36:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  POSSIBILITY OF SUCH DAMAGE.                                                  **
  37:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                                                               **
  38:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  To improve the quality of the software, users are encouraged to share        **
  39:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  modifications, enhancements or bug fixes with Infineon Technologies AG       **
  40:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  dave@infineon.com).                                                          **
  41:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                                                               **
  42:../Dave/Generated/src/SDMMC003/SDMMC003.c **** ********************************************************************************
  43:../Dave/Generated/src/SDMMC003/SDMMC003.c **** **                                                                            **
  44:../Dave/Generated/src/SDMMC003/SDMMC003.c **** **                                                                            **
  45:../Dave/Generated/src/SDMMC003/SDMMC003.c **** ** PLATFORM : Infineon XMC4000 Series                                         **
  46:../Dave/Generated/src/SDMMC003/SDMMC003.c **** **                                                                            **
  47:../Dave/Generated/src/SDMMC003/SDMMC003.c **** ** COMPILER : Compiler Independent                                            **
  48:../Dave/Generated/src/SDMMC003/SDMMC003.c **** **                                                                            **
  49:../Dave/Generated/src/SDMMC003/SDMMC003.c **** ** AUTHOR : App Developer                                                     **
  50:../Dave/Generated/src/SDMMC003/SDMMC003.c **** **                                                                            **
  51:../Dave/Generated/src/SDMMC003/SDMMC003.c **** ** MAY BE CHANGED BY USER [yes/no]: Yes                                       **
  52:../Dave/Generated/src/SDMMC003/SDMMC003.c **** **                                                                            **
  53:../Dave/Generated/src/SDMMC003/SDMMC003.c **** ** MODIFICATION DATE : Oct 1, 2012                                         **
  54:../Dave/Generated/src/SDMMC003/SDMMC003.c **** **                                                                            **
  55:../Dave/Generated/src/SDMMC003/SDMMC003.c **** *******************************************************************************/
  56:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
  57:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*******************************************************************************
  58:../Dave/Generated/src/SDMMC003/SDMMC003.c **** **                       Author(s) Identity                                   **
  59:../Dave/Generated/src/SDMMC003/SDMMC003.c **** ********************************************************************************
  60:../Dave/Generated/src/SDMMC003/SDMMC003.c **** **                                                                            **
  61:../Dave/Generated/src/SDMMC003/SDMMC003.c **** ** Initials    Name                                                           **
  62:../Dave/Generated/src/SDMMC003/SDMMC003.c **** ** ---------------------------------------------------------------------------**
  63:../Dave/Generated/src/SDMMC003/SDMMC003.c **** ** SK          App Developer                                                  **
  64:../Dave/Generated/src/SDMMC003/SDMMC003.c **** *******************************************************************************/
  65:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
  66:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /**
  67:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * @file   SDMMC003.c
  68:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  *
  69:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * @App Version SDMMC003 <1.0.14>
  70:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  *
  71:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * @brief  This file contains of all public function definations of SDMMC LLD App.
  72:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  *
  73:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * Revision History
  74:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * 22 March 2012  v1.0.0    Initial version
  75:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * 3 Aug 2012     v1.0.12   Erase optimizations introduced.
  76:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  *                          Make File System(MKFS) through software issue fixed. 
  77:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * 1 Oct 2012     v1.0.14   Delays reduced.
  78:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  *                          Removed RTOS specific code. 
  79:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  */
  80:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
  81:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
  82:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
  83:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
  84:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
  85:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*******************************************************************************
  86:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  *                            INCLUDE FILES                                   **
  87:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  ******************************************************************************/
  88:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
  89:../Dave/Generated/src/SDMMC003/SDMMC003.c **** #include "../../inc/SDMMC003/SDMMC003_Conf.h"
  90:../Dave/Generated/src/SDMMC003/SDMMC003.c **** #include <DAVE3.h>
  91:../Dave/Generated/src/SDMMC003/SDMMC003.c **** #include "../../inc/SDMMC003/SDMMC003_Private.h"
  92:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
  93:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
  94:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
  95:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
  96:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*******************************************************************************
  97:../Dave/Generated/src/SDMMC003/SDMMC003.c **** **                      Global Variable Definitions                           **
  98:../Dave/Generated/src/SDMMC003/SDMMC003.c **** *******************************************************************************/
  99:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 100:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 101:../Dave/Generated/src/SDMMC003/SDMMC003.c **** #if SDMMC_UVP_TEST
 102:../Dave/Generated/src/SDMMC003/SDMMC003.c **** extern Test_TriggerInterruptType Test_TriggerInterrupt;
 103:../Dave/Generated/src/SDMMC003/SDMMC003.c **** #endif
 104:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 105:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /** Handle Structure containing all the run-time card information  */
 106:../Dave/Generated/src/SDMMC003/SDMMC003.c **** volatile SDMMC003_HandleType SDMMC003_Handle = {0};
 107:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 108:../Dave/Generated/src/SDMMC003/SDMMC003.c **** extern SDMMC003_CardInfoType SDMMC003_CardInfo ;
 109:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  
 110:../Dave/Generated/src/SDMMC003/SDMMC003.c **** extern const SDMMC003_CommandType SDMMC003_Command[40];
 111:../Dave/Generated/src/SDMMC003/SDMMC003.c **** extern const uint8_t  SDMMC003_SDHashTable[65];
 112:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 113:../Dave/Generated/src/SDMMC003/SDMMC003.c **** #if SDMMC_SUPPORT_MMC_CARD
 114:../Dave/Generated/src/SDMMC003/SDMMC003.c **** extern const uint8_t SDMMC003_MMCHashTable[64] ;
 115:../Dave/Generated/src/SDMMC003/SDMMC003.c **** #endif /* SDMMC_SUPPORT_MMC_CARD */
 116:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 117:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 118:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 119:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*******************************************************************************
 120:../Dave/Generated/src/SDMMC003/SDMMC003.c **** **                      Public Function Definitions                           **
 121:../Dave/Generated/src/SDMMC003/SDMMC003.c **** *******************************************************************************/
 122:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 123:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*<<<DD_SDMMC_API_1>>> */
 124:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*
 125:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * The function initializes the Host Controller with the reset values and
 126:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * configure values in the Host Controller registers.
 127:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  */
 128:../Dave/Generated/src/SDMMC003/SDMMC003.c **** status_t SDMMC003_HostControllerInit(void)
 129:../Dave/Generated/src/SDMMC003/SDMMC003.c **** {
 296              		.loc 2 129 0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 8
 299              		@ frame_needed = 1, uses_anonymous_args = 0
 300 0000 80B5     		push	{r7, lr}
 301              	.LCFI14:
 302              		.cfi_def_cfa_offset 8
 303              		.cfi_offset 7, -8
 304              		.cfi_offset 14, -4
 305 0002 82B0     		sub	sp, sp, #8
 306              	.LCFI15:
 307              		.cfi_def_cfa_offset 16
 308 0004 00AF     		add	r7, sp, #0
 309              	.LCFI16:
 310              		.cfi_def_cfa_register 7
 130:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   status_t Status = (uint32_t) DAVEApp_SUCCESS;
 311              		.loc 2 130 0
 312 0006 4FF00003 		mov	r3, #0
 313 000a 7B60     		str	r3, [r7, #4]
 131:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_ENTRY(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_ENTRY);
 132:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   do
 133:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 134:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*<<<DD_SDMMC_API_1_1>>> */
 135:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Check Host Controller is initialized or not */
 136:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if ((SDMMC003_Handle.State & SDMMC003_STATE_HC_INITIALIZED) != 0)
 314              		.loc 2 136 0
 315 000c 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 316 0010 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 317 0014 1B88     		ldrh	r3, [r3, #0]	@ movhi
 318 0016 9BB2     		uxth	r3, r3
 319 0018 03F02003 		and	r3, r3, #32
 320 001c 002B     		cmp	r3, #0
 321 001e 03D0     		beq	.L13
 137:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 138:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       Status = (uint32_t)SDMMC003_HOST_CONTROLLER_INITIALIZED;
 322              		.loc 2 138 0
 323 0020 4FF02C03 		mov	r3, #44
 324 0024 7B60     		str	r3, [r7, #4]
 139:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 325              		.loc 2 139 0
 326 0026 63E0     		b	.L14
 327              	.L13:
 140:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 141:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* 1. Reset the registers to default values in Software Reset Control
 142:../Dave/Generated/src/SDMMC003/SDMMC003.c ****      * Register
 143:../Dave/Generated/src/SDMMC003/SDMMC003.c ****      */
 144:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*<<<DD_SDMMC_API_1_2>>> */
 145:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status  = SDMMC003_lReset( SDMMC_SW_RESET_SW_RST_ALL_Msk );
 328              		.loc 2 145 0
 329 0028 4FF00100 		mov	r0, #1
 330 002c FFF7FEFF 		bl	SDMMC003_lReset
 331 0030 7860     		str	r0, [r7, #4]
 146:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if (Status != (uint32_t)DAVEApp_SUCCESS)
 332              		.loc 2 146 0
 333 0032 7B68     		ldr	r3, [r7, #4]
 334 0034 002B     		cmp	r3, #0
 335 0036 5AD1     		bne	.L17
 336              	.L15:
 147:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 148:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 149:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 150:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Set Clock Control  register */
 151:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SDMMC->CLOCK_CTRL |= ((SDMMC_CLOCK_CTRL_SDCLK_FREQ_SEL_Msk & \
 337              		.loc 2 151 0
 338 0038 4FF44043 		mov	r3, #49152
 339 003c C4F60103 		movt	r3, 18433
 340 0040 4FF44042 		mov	r2, #49152
 341 0044 C4F60102 		movt	r2, 18433
 342 0048 928D     		ldrh	r2, [r2, #44]	@ movhi
 343 004a 92B2     		uxth	r2, r2
 344 004c 42F48072 		orr	r2, r2, #256
 345 0050 42F00102 		orr	r2, r2, #1
 346 0054 92B2     		uxth	r2, r2
 347 0056 9A85     		strh	r2, [r3, #44]	@ movhi
 152:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                           (SDMMC003_CTRL_SDCLK_FREQ_SEL_VALUE << \
 153:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                           SDMMC_CLOCK_CTRL_SDCLK_FREQ_SEL_Pos)) | \
 154:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                           (SDMMC_CLOCK_CTRL_INTERNAL_CLOCK_EN_Msk) \
 155:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     );
 156:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Set Normal Interrupt Status Enable & Error Interrupt Status Enable register */
 157:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SDMMC->EN_INT_STATUS_NORM = SDMMC003_NORMAL_INT_STATUS_ENABLE;
 348              		.loc 2 157 0
 349 0058 4FF44043 		mov	r3, #49152
 350 005c C4F60103 		movt	r3, 18433
 351 0060 4FF0F302 		mov	r2, #243
 352 0064 9A86     		strh	r2, [r3, #52]	@ movhi
 158:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SDMMC->EN_INT_STATUS_ERR = SDMMC003_ERROR_INT_STATUS_ENABLE ;
 353              		.loc 2 158 0
 354 0066 4FF44043 		mov	r3, #49152
 355 006a C4F60103 		movt	r3, 18433
 356 006e 4EF2FF02 		movw	r2, #57599
 357 0072 DA86     		strh	r2, [r3, #54]	@ movhi
 159:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 160:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Set Interrupt Signal Enable & Error Interrupt Signal Enable register*/
 161:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SDMMC->EN_INT_SIGNAL_NORM = SDMMC003_NORMAL_INT_SIGNAL_ENABLE;
 358              		.loc 2 161 0
 359 0074 4FF44043 		mov	r3, #49152
 360 0078 C4F60103 		movt	r3, 18433
 361 007c 4FF03302 		mov	r2, #51
 362 0080 1A87     		strh	r2, [r3, #56]	@ movhi
 162:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SDMMC->EN_INT_SIGNAL_ERR = SDMMC003_ERROR_INT_SIGNAL_ENABLE;
 363              		.loc 2 162 0
 364 0082 4FF44043 		mov	r3, #49152
 365 0086 C4F60103 		movt	r3, 18433
 366 008a 4EF2FF02 		movw	r2, #57599
 367 008e 5A87     		strh	r2, [r3, #58]	@ movhi
 163:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 164:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Set Timeout Control Register */
 165:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SDMMC->TIMEOUT_CTRL |= ( SDMMC_TIMEOUT_CTRL_DAT_TIMEOUT_CNT_VAL_Msk &\
 368              		.loc 2 165 0
 369 0090 4FF44043 		mov	r3, #49152
 370 0094 C4F60103 		movt	r3, 18433
 371 0098 4FF44042 		mov	r2, #49152
 372 009c C4F60102 		movt	r2, 18433
 373 00a0 92F82E20 		ldrb	r2, [r2, #46]
 374 00a4 D2B2     		uxtb	r2, r2
 375 00a6 42F00E02 		orr	r2, r2, #14
 376 00aa D2B2     		uxtb	r2, r2
 377 00ac 83F82E20 		strb	r2, [r3, #46]
 166:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                  ( SDMMC003_CTRL_DAT_TIMEOUT_CNT_VAL_VALUE << \
 167:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                     SDMMC_TIMEOUT_CTRL_DAT_TIMEOUT_CNT_VAL_Pos )\
 168:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                  );
 169:../Dave/Generated/src/SDMMC003/SDMMC003.c ****    /* Set bus voltage in the Power Control Register */
 170:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SDMMC->POWER_CTRL |= ( SDMMC_POWER_CTRL_SD_BUS_VOLTAGE_SEL_Msk &\
 378              		.loc 2 170 0
 379 00b0 4FF44043 		mov	r3, #49152
 380 00b4 C4F60103 		movt	r3, 18433
 381 00b8 4FF44042 		mov	r2, #49152
 382 00bc C4F60102 		movt	r2, 18433
 383 00c0 92F82920 		ldrb	r2, [r2, #41]
 384 00c4 D2B2     		uxtb	r2, r2
 385 00c6 42F00E02 		orr	r2, r2, #14
 386 00ca D2B2     		uxtb	r2, r2
 387 00cc 83F82920 		strb	r2, [r3, #41]
 171:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                            (SDMMC003_CTRL_SD_BUS_VOLTAGE_SEL_VALUE  << \
 172:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                             SDMMC_POWER_CTRL_SD_BUS_VOLTAGE_SEL_Pos )
 173:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                           );
 174:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Update the state status to card initialized  */
 175:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SDMMC003_Handle.State |= (SDMMC003_STATE_HC_INITIALIZED | SDMMC003_STATE_NO_CARD) ;
 388              		.loc 2 175 0
 389 00d0 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 390 00d4 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 391 00d8 1B88     		ldrh	r3, [r3, #0]	@ movhi
 392 00da 9BB2     		uxth	r3, r3
 393 00dc 43F02203 		orr	r3, r3, #34
 394 00e0 9AB2     		uxth	r2, r3
 395 00e2 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 396 00e6 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 397 00ea 1A80     		strh	r2, [r3, #0]	@ movhi
 398 00ec 00E0     		b	.L14
 399              	.L17:
 148:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 400              		.loc 2 148 0
 401 00ee 00BF     		nop
 402              	.L14:
 176:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   } while(0);
 177:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   /* Debug Log message .*/
 178:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   INFO(GID_SDMMC00x,Status,0,0);
 179:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_EXIT(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_EXIT);
 180:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   return Status;
 403              		.loc 2 180 0
 404 00f0 7B68     		ldr	r3, [r7, #4]
 181:../Dave/Generated/src/SDMMC003/SDMMC003.c **** }
 405              		.loc 2 181 0
 406 00f2 1846     		mov	r0, r3
 407 00f4 07F10807 		add	r7, r7, #8
 408 00f8 BD46     		mov	sp, r7
 409 00fa 80BD     		pop	{r7, pc}
 410              		.cfi_endproc
 411              	.LFE117:
 413              		.section	.text.SDMMC003_HostControllerDeInit,"ax",%progbits
 414              		.align	2
 415              		.global	SDMMC003_HostControllerDeInit
 416              		.thumb
 417              		.thumb_func
 419              	SDMMC003_HostControllerDeInit:
 420              	.LFB118:
 182:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 183:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_2 >>> */
 184:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*
 185:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * The function de-initialize the Host Controller to the reset values.
 186:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  */
 187:../Dave/Generated/src/SDMMC003/SDMMC003.c **** status_t  SDMMC003_HostControllerDeInit(void)
 188:../Dave/Generated/src/SDMMC003/SDMMC003.c **** {
 421              		.loc 2 188 0
 422              		.cfi_startproc
 423              		@ args = 0, pretend = 0, frame = 8
 424              		@ frame_needed = 1, uses_anonymous_args = 0
 425 0000 80B5     		push	{r7, lr}
 426              	.LCFI17:
 427              		.cfi_def_cfa_offset 8
 428              		.cfi_offset 7, -8
 429              		.cfi_offset 14, -4
 430 0002 82B0     		sub	sp, sp, #8
 431              	.LCFI18:
 432              		.cfi_def_cfa_offset 16
 433 0004 00AF     		add	r7, sp, #0
 434              	.LCFI19:
 435              		.cfi_def_cfa_register 7
 189:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   status_t Status = (uint32_t)SDMMC003_ERROR;
 436              		.loc 2 189 0
 437 0006 4FF00103 		mov	r3, #1
 438 000a 7B60     		str	r3, [r7, #4]
 190:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_ENTRY(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_ENTRY);
 191:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   do
 192:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 193:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_2_1>>> */
 194:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Check the host controller is initialized or not */
 195:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if((SDMMC003_Handle.State & SDMMC003_STATE_HC_INITIALIZED) == 0)
 439              		.loc 2 195 0
 440 000c 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 441 0010 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 442 0014 1B88     		ldrh	r3, [r3, #0]	@ movhi
 443 0016 9BB2     		uxth	r3, r3
 444 0018 03F02003 		and	r3, r3, #32
 445 001c 002B     		cmp	r3, #0
 446 001e 0DD0     		beq	.L23
 447              	.L19:
 196:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 197:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 198:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }/*End of"if((SDMMC003_Handle.State & SDMMC003_STATE_HC_INITIALIZED)== 0)"*/
 199:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Cleanup the card. */
 200:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SDMMC003_lCardCleanUp();
 448              		.loc 2 200 0
 449 0020 FFF7FEFF 		bl	SDMMC003_lCardCleanUp
 201:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Reset the Host Controller registers */
 202:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_2_2>>> */
 203:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_lReset( SDMMC_SW_RESET_SW_RST_ALL_Msk );
 450              		.loc 2 203 0
 451 0024 4FF00100 		mov	r0, #1
 452 0028 FFF7FEFF 		bl	SDMMC003_lReset
 453 002c 7860     		str	r0, [r7, #4]
 204:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if (Status != (uint32_t)DAVEApp_SUCCESS)
 454              		.loc 2 204 0
 455 002e 7B68     		ldr	r3, [r7, #4]
 456 0030 002B     		cmp	r3, #0
 457 0032 05D1     		bne	.L24
 458              	.L21:
 205:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 206:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 207:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 208:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = (uint32_t)DAVEApp_SUCCESS;
 459              		.loc 2 208 0
 460 0034 4FF00003 		mov	r3, #0
 461 0038 7B60     		str	r3, [r7, #4]
 462 003a 02E0     		b	.L20
 463              	.L23:
 197:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 464              		.loc 2 197 0
 465 003c 00BF     		nop
 466 003e 00E0     		b	.L20
 467              	.L24:
 206:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 468              		.loc 2 206 0
 469 0040 00BF     		nop
 470              	.L20:
 209:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   } while(0);
 210:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   /* Debug Log message .*/
 211:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   INFO(GID_SDMMC00x,Status,0,0);
 212:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_EXIT(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_EXIT);
 213:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   return Status;
 471              		.loc 2 213 0
 472 0042 7B68     		ldr	r3, [r7, #4]
 214:../Dave/Generated/src/SDMMC003/SDMMC003.c **** }
 473              		.loc 2 214 0
 474 0044 1846     		mov	r0, r3
 475 0046 07F10807 		add	r7, r7, #8
 476 004a BD46     		mov	sp, r7
 477 004c 80BD     		pop	{r7, pc}
 478              		.cfi_endproc
 479              	.LFE118:
 481 004e 00BF     		.section	.text.SDMMC003_CardReadMultipleBlocks,"ax",%progbits
 482              		.align	2
 483              		.global	SDMMC003_CardReadMultipleBlocks
 484              		.thumb
 485              		.thumb_func
 487              	SDMMC003_CardReadMultipleBlocks:
 488              	.LFB119:
 215:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 216:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_3>>> */
 217:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*
 218:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * The function is used to read multiple blocks of data from the card.
 219:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  */
 220:../Dave/Generated/src/SDMMC003/SDMMC003.c **** status_t SDMMC003_CardReadMultipleBlocks
 221:../Dave/Generated/src/SDMMC003/SDMMC003.c **** (
 222:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint32_t  *ReadBufPtr,
 223:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint32_t  ReadAddr,
 224:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint32_t  NumberOfBlocks
 225:../Dave/Generated/src/SDMMC003/SDMMC003.c **** )
 226:../Dave/Generated/src/SDMMC003/SDMMC003.c **** {
 489              		.loc 2 226 0
 490              		.cfi_startproc
 491              		@ args = 0, pretend = 0, frame = 24
 492              		@ frame_needed = 1, uses_anonymous_args = 0
 493 0000 80B5     		push	{r7, lr}
 494              	.LCFI20:
 495              		.cfi_def_cfa_offset 8
 496              		.cfi_offset 7, -8
 497              		.cfi_offset 14, -4
 498 0002 88B0     		sub	sp, sp, #32
 499              	.LCFI21:
 500              		.cfi_def_cfa_offset 40
 501 0004 02AF     		add	r7, sp, #8
 502              	.LCFI22:
 503              		.cfi_def_cfa 7, 32
 504 0006 F860     		str	r0, [r7, #12]
 505 0008 B960     		str	r1, [r7, #8]
 506 000a 7A60     		str	r2, [r7, #4]
 227:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   status_t Status = (uint32_t)SDMMC003_READ_ERROR;
 507              		.loc 2 227 0
 508 000c 4FF02203 		mov	r3, #34
 509 0010 7B61     		str	r3, [r7, #20]
 228:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_ENTRY(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_ENTRY);
 229:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   do
 230:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 231:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SDMMC003_Handle.CommandInterruptError = SDMMC003_ERROR;
 510              		.loc 2 231 0
 511 0012 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 512 0016 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 513 001a 4FF00102 		mov	r2, #1
 514 001e 1A71     		strb	r2, [r3, #4]
 232:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SDMMC003_Handle.DataInterruptError = SDMMC003_ERROR;
 515              		.loc 2 232 0
 516 0020 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 517 0024 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 518 0028 4FF00102 		mov	r2, #1
 519 002c DA70     		strb	r2, [r3, #3]
 233:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SDMMC003_Handle.TransferInterruptError = SDMMC003_ERROR;
 520              		.loc 2 233 0
 521 002e 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 522 0032 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 523 0036 4FF00102 		mov	r2, #1
 524 003a 5A71     		strb	r2, [r3, #5]
 234:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_3_1>>> */    
 235:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /*Check Whether Initialization Process is successful */
 236:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if (SDMMC003_Handle.InitializeFlag != 1 )
 525              		.loc 2 236 0
 526 003c 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 527 0040 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 528 0044 1B7A     		ldrb	r3, [r3, #8]
 529 0046 DBB2     		uxtb	r3, r3
 530 0048 012B     		cmp	r3, #1
 531 004a 03D0     		beq	.L26
 237:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 238:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       Status = (uint32_t)SDMMC003_INIT_FAIL;     
 532              		.loc 2 238 0
 533 004c 4FF02A03 		mov	r3, #42
 534 0050 7B61     		str	r3, [r7, #20]
 239:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 535              		.loc 2 239 0
 536 0052 30E0     		b	.L27
 537              	.L26:
 240:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 241:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_3_2>>> */
 242:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Check Sector number is not out of bound */
 243:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_lCheckSectorBound(ReadAddr,NumberOfBlocks);
 538              		.loc 2 243 0
 539 0054 BB68     		ldr	r3, [r7, #8]
 540 0056 1846     		mov	r0, r3
 541 0058 7968     		ldr	r1, [r7, #4]
 542 005a FFF7FEFF 		bl	SDMMC003_lCheckSectorBound
 543 005e 7861     		str	r0, [r7, #20]
 244:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if (Status != (uint32_t)DAVEApp_SUCCESS)
 544              		.loc 2 244 0
 545 0060 7B69     		ldr	r3, [r7, #20]
 546 0062 002B     		cmp	r3, #0
 547 0064 26D1     		bne	.L30
 548              	.L28:
 245:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 246:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 247:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 248:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Set transfer direction select in the Transfer Mode Register */
 249:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SET_BIT( SDMMC->TRANSFER_MODE,SDMMC_TRANSFER_MODE_TX_DIR_SELECT_Pos);
 549              		.loc 2 249 0
 550 0066 4FF44043 		mov	r3, #49152
 551 006a C4F60103 		movt	r3, 18433
 552 006e 4FF44042 		mov	r2, #49152
 553 0072 C4F60102 		movt	r2, 18433
 554 0076 9289     		ldrh	r2, [r2, #12]	@ movhi
 555 0078 92B2     		uxth	r2, r2
 556 007a 42F01002 		orr	r2, r2, #16
 557 007e 92B2     		uxth	r2, r2
 558 0080 9A81     		strh	r2, [r3, #12]	@ movhi
 250:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_3_3>>> */
 251:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Send Multiple Block  Read Command i.e CMD18 */
 252:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_lMultiBlockTransfer( &ReadAddr, \
 253:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                            NumberOfBlocks, \
 254:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                            &(SDMMC003_COMMON_COMMAND(18)), \
 559              		.loc 2 254 0
 560 0082 40F20003 		movw	r3, #:lower16:SDMMC003_SDHashTable
 561 0086 C0F20003 		movt	r3, #:upper16:SDMMC003_SDHashTable
 562 008a 9B7C     		ldrb	r3, [r3, #18]	@ zero_extendqisi2
 252:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_lMultiBlockTransfer( &ReadAddr, \
 563              		.loc 2 252 0
 564 008c 4FEA4302 		lsl	r2, r3, #1
 565 0090 40F20003 		movw	r3, #:lower16:SDMMC003_Command
 566 0094 C0F20003 		movt	r3, #:upper16:SDMMC003_Command
 567 0098 D318     		adds	r3, r2, r3
 568 009a 07F10802 		add	r2, r7, #8
 569 009e 4FF00101 		mov	r1, #1
 570 00a2 0091     		str	r1, [sp, #0]
 571 00a4 1046     		mov	r0, r2
 572 00a6 7968     		ldr	r1, [r7, #4]
 573 00a8 1A46     		mov	r2, r3
 574 00aa FB68     		ldr	r3, [r7, #12]
 575 00ac FFF7FEFF 		bl	SDMMC003_lMultiBlockTransfer
 576 00b0 7861     		str	r0, [r7, #20]
 577 00b2 00E0     		b	.L27
 578              	.L30:
 246:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 579              		.loc 2 246 0
 580 00b4 00BF     		nop
 581              	.L27:
 255:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                            ReadBufPtr, \
 256:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                            SDMMC003_READ_FROM_BUFF);
 257:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   } while(0);
 258:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   /* Debug Log message .*/
 259:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   INFO(GID_SDMMC00x,Status,0,0);
 260:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_EXIT(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_EXIT);
 261:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   return Status;
 582              		.loc 2 261 0
 583 00b6 7B69     		ldr	r3, [r7, #20]
 262:../Dave/Generated/src/SDMMC003/SDMMC003.c **** }
 584              		.loc 2 262 0
 585 00b8 1846     		mov	r0, r3
 586 00ba 07F11807 		add	r7, r7, #24
 587 00be BD46     		mov	sp, r7
 588 00c0 80BD     		pop	{r7, pc}
 589              		.cfi_endproc
 590              	.LFE119:
 592 00c2 00BF     		.section	.text.SDMMC003_CardReadSingleBlock,"ax",%progbits
 593              		.align	2
 594              		.global	SDMMC003_CardReadSingleBlock
 595              		.thumb
 596              		.thumb_func
 598              	SDMMC003_CardReadSingleBlock:
 599              	.LFB120:
 263:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 264:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_4>>> */
 265:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*
 266:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * The function is used to read single block of data from the card.
 267:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  */
 268:../Dave/Generated/src/SDMMC003/SDMMC003.c **** status_t SDMMC003_CardReadSingleBlock
 269:../Dave/Generated/src/SDMMC003/SDMMC003.c **** (
 270:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint32_t *ReadBufPtr,
 271:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint32_t  ReadAddr
 272:../Dave/Generated/src/SDMMC003/SDMMC003.c **** )
 273:../Dave/Generated/src/SDMMC003/SDMMC003.c **** {
 600              		.loc 2 273 0
 601              		.cfi_startproc
 602              		@ args = 0, pretend = 0, frame = 16
 603              		@ frame_needed = 1, uses_anonymous_args = 0
 604 0000 80B5     		push	{r7, lr}
 605              	.LCFI23:
 606              		.cfi_def_cfa_offset 8
 607              		.cfi_offset 7, -8
 608              		.cfi_offset 14, -4
 609 0002 86B0     		sub	sp, sp, #24
 610              	.LCFI24:
 611              		.cfi_def_cfa_offset 32
 612 0004 02AF     		add	r7, sp, #8
 613              	.LCFI25:
 614              		.cfi_def_cfa 7, 24
 615 0006 7860     		str	r0, [r7, #4]
 616 0008 3960     		str	r1, [r7, #0]
 274:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   status_t Status = (uint32_t)SDMMC003_READ_ERROR;
 617              		.loc 2 274 0
 618 000a 4FF02203 		mov	r3, #34
 619 000e FB60     		str	r3, [r7, #12]
 275:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint32_t SectorCount = 1UL;
 620              		.loc 2 275 0
 621 0010 4FF00103 		mov	r3, #1
 622 0014 BB60     		str	r3, [r7, #8]
 276:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_ENTRY(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_ENTRY);
 277:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   do
 278:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 279:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_4_1>>> */
 280:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /*Check Whether Initialization Process is successful */
 281:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if (SDMMC003_Handle.InitializeFlag != 1 )
 623              		.loc 2 281 0
 624 0016 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 625 001a C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 626 001e 1B7A     		ldrb	r3, [r3, #8]
 627 0020 DBB2     		uxtb	r3, r3
 628 0022 012B     		cmp	r3, #1
 629 0024 03D0     		beq	.L32
 282:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 283:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       Status = (uint32_t)SDMMC003_INIT_FAIL;
 630              		.loc 2 283 0
 631 0026 4FF02A03 		mov	r3, #42
 632 002a FB60     		str	r3, [r7, #12]
 284:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 633              		.loc 2 284 0
 634 002c 3CE0     		b	.L33
 635              	.L32:
 285:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 286:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_4_2>>> */
 287:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Check Sector number is not out of bound */
 288:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_lCheckSectorBound(ReadAddr,SectorCount);
 636              		.loc 2 288 0
 637 002e 3868     		ldr	r0, [r7, #0]
 638 0030 B968     		ldr	r1, [r7, #8]
 639 0032 FFF7FEFF 		bl	SDMMC003_lCheckSectorBound
 640 0036 F860     		str	r0, [r7, #12]
 289:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if (Status != (uint32_t)DAVEApp_SUCCESS)
 641              		.loc 2 289 0
 642 0038 FB68     		ldr	r3, [r7, #12]
 643 003a 002B     		cmp	r3, #0
 644 003c 33D1     		bne	.L37
 645              	.L34:
 290:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 291:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 292:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 293:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_4_3>>> */
 294:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Block Addressing or Byte Addressing */
 295:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if ((SDMMC003_Handle.CardType & SDMMC003_BLOCK_ADDRESSING) == 0UL)
 646              		.loc 2 295 0
 647 003e 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 648 0042 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 649 0046 9B78     		ldrb	r3, [r3, #2]
 650 0048 DBB2     		uxtb	r3, r3
 651 004a 03F00803 		and	r3, r3, #8
 652 004e 002B     		cmp	r3, #0
 653 0050 03D1     		bne	.L35
 296:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 297:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       ReadAddr *= 512UL;
 654              		.loc 2 297 0
 655 0052 3B68     		ldr	r3, [r7, #0]
 656 0054 4FEA4323 		lsl	r3, r3, #9
 657 0058 3B60     		str	r3, [r7, #0]
 658              	.L35:
 298:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     } /*End of "if((SDMMC003_Handle.CardType & SDMMC003_BLOCK_ADDRESSING)== 0UL)"*/
 299:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Set Direction select in transfer mode register */
 300:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SET_BIT( SDMMC->TRANSFER_MODE,SDMMC_TRANSFER_MODE_TX_DIR_SELECT_Pos);
 659              		.loc 2 300 0
 660 005a 4FF44043 		mov	r3, #49152
 661 005e C4F60103 		movt	r3, 18433
 662 0062 4FF44042 		mov	r2, #49152
 663 0066 C4F60102 		movt	r2, 18433
 664 006a 9289     		ldrh	r2, [r2, #12]	@ movhi
 665 006c 92B2     		uxth	r2, r2
 666 006e 42F01002 		orr	r2, r2, #16
 667 0072 92B2     		uxth	r2, r2
 668 0074 9A81     		strh	r2, [r3, #12]	@ movhi
 301:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Perform the Single block transfer operation */
 302:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_4_4>>> */
 303:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_lSingleBlockTransfer( &(SDMMC003_COMMON_COMMAND(17)), \
 669              		.loc 2 303 0
 670 0076 40F20003 		movw	r3, #:lower16:SDMMC003_SDHashTable
 671 007a C0F20003 		movt	r3, #:upper16:SDMMC003_SDHashTable
 672 007e 5B7C     		ldrb	r3, [r3, #17]	@ zero_extendqisi2
 673 0080 4FEA4302 		lsl	r2, r3, #1
 674 0084 40F20003 		movw	r3, #:lower16:SDMMC003_Command
 675 0088 C0F20003 		movt	r3, #:upper16:SDMMC003_Command
 676 008c D318     		adds	r3, r2, r3
 677 008e 4FF00102 		mov	r2, #1
 678 0092 0092     		str	r2, [sp, #0]
 679 0094 1846     		mov	r0, r3
 680 0096 3968     		ldr	r1, [r7, #0]
 681 0098 4FF40072 		mov	r2, #512
 682 009c 7B68     		ldr	r3, [r7, #4]
 683 009e FFF7FEFF 		bl	SDMMC003_lSingleBlockTransfer
 684 00a2 F860     		str	r0, [r7, #12]
 685 00a4 00E0     		b	.L33
 686              	.L37:
 291:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 687              		.loc 2 291 0
 688 00a6 00BF     		nop
 689              	.L33:
 304:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                             ReadAddr, \
 305:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                             SDMMC003_BLOCK_SIZE, \
 306:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                             ReadBufPtr, \
 307:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                             SDMMC003_READ_FROM_BUFF  );
 308:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   } while(0);
 309:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   /* Debug Log message .*/
 310:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   INFO(GID_SDMMC00x,Status,0,0);
 311:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_EXIT(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_EXIT);
 312:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   return Status;
 690              		.loc 2 312 0
 691 00a8 FB68     		ldr	r3, [r7, #12]
 313:../Dave/Generated/src/SDMMC003/SDMMC003.c **** }
 692              		.loc 2 313 0
 693 00aa 1846     		mov	r0, r3
 694 00ac 07F11007 		add	r7, r7, #16
 695 00b0 BD46     		mov	sp, r7
 696 00b2 80BD     		pop	{r7, pc}
 697              		.cfi_endproc
 698              	.LFE120:
 700              		.section	.text.SDMMC003_CardWriteMultipleBlocks,"ax",%progbits
 701              		.align	2
 702              		.global	SDMMC003_CardWriteMultipleBlocks
 703              		.thumb
 704              		.thumb_func
 706              	SDMMC003_CardWriteMultipleBlocks:
 707              	.LFB121:
 314:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 315:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_5>>> */
 316:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*
 317:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * The function is used to write multiple blocks of data on the card.
 318:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  */
 319:../Dave/Generated/src/SDMMC003/SDMMC003.c **** status_t SDMMC003_CardWriteMultipleBlocks
 320:../Dave/Generated/src/SDMMC003/SDMMC003.c **** (
 321:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   const uint32_t *WriteBufPtr,
 322:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint32_t WriteAddr,
 323:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint32_t NumberOfBlocks
 324:../Dave/Generated/src/SDMMC003/SDMMC003.c **** )
 325:../Dave/Generated/src/SDMMC003/SDMMC003.c **** {
 708              		.loc 2 325 0
 709              		.cfi_startproc
 710              		@ args = 0, pretend = 0, frame = 24
 711              		@ frame_needed = 1, uses_anonymous_args = 0
 712 0000 80B5     		push	{r7, lr}
 713              	.LCFI26:
 714              		.cfi_def_cfa_offset 8
 715              		.cfi_offset 7, -8
 716              		.cfi_offset 14, -4
 717 0002 88B0     		sub	sp, sp, #32
 718              	.LCFI27:
 719              		.cfi_def_cfa_offset 40
 720 0004 02AF     		add	r7, sp, #8
 721              	.LCFI28:
 722              		.cfi_def_cfa 7, 32
 723 0006 F860     		str	r0, [r7, #12]
 724 0008 B960     		str	r1, [r7, #8]
 725 000a 7A60     		str	r2, [r7, #4]
 326:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   status_t Status = (uint32_t)SDMMC003_WRITE_ERROR; 
 726              		.loc 2 326 0
 727 000c 4FF02303 		mov	r3, #35
 728 0010 7B61     		str	r3, [r7, #20]
 327:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_ENTRY(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_ENTRY);
 328:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   do
 329:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 330:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SDMMC003_Handle.CommandInterruptError = SDMMC003_ERROR;
 729              		.loc 2 330 0
 730 0012 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 731 0016 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 732 001a 4FF00102 		mov	r2, #1
 733 001e 1A71     		strb	r2, [r3, #4]
 331:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SDMMC003_Handle.DataInterruptError = SDMMC003_ERROR;
 734              		.loc 2 331 0
 735 0020 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 736 0024 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 737 0028 4FF00102 		mov	r2, #1
 738 002c DA70     		strb	r2, [r3, #3]
 332:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SDMMC003_Handle.TransferInterruptError = SDMMC003_ERROR;
 739              		.loc 2 332 0
 740 002e 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 741 0032 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 742 0036 4FF00102 		mov	r2, #1
 743 003a 5A71     		strb	r2, [r3, #5]
 333:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_5_1>>> */    
 334:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /*Check Whether Initialization Process is successfull */
 335:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if (SDMMC003_Handle.InitializeFlag != 1 )
 744              		.loc 2 335 0
 745 003c 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 746 0040 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 747 0044 1B7A     		ldrb	r3, [r3, #8]
 748 0046 DBB2     		uxtb	r3, r3
 749 0048 012B     		cmp	r3, #1
 750 004a 03D0     		beq	.L39
 336:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 337:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       Status = (uint32_t)SDMMC003_INIT_FAIL;
 751              		.loc 2 337 0
 752 004c 4FF02A03 		mov	r3, #42
 753 0050 7B61     		str	r3, [r7, #20]
 338:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 754              		.loc 2 338 0
 755 0052 30E0     		b	.L40
 756              	.L39:
 339:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 340:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_5_2>>> */       
 341:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Check Sector number is not out of bound */
 342:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_lCheckSectorBound(WriteAddr,NumberOfBlocks);
 757              		.loc 2 342 0
 758 0054 BB68     		ldr	r3, [r7, #8]
 759 0056 1846     		mov	r0, r3
 760 0058 7968     		ldr	r1, [r7, #4]
 761 005a FFF7FEFF 		bl	SDMMC003_lCheckSectorBound
 762 005e 7861     		str	r0, [r7, #20]
 343:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if (Status != (uint32_t)DAVEApp_SUCCESS)
 763              		.loc 2 343 0
 764 0060 7B69     		ldr	r3, [r7, #20]
 765 0062 002B     		cmp	r3, #0
 766 0064 26D1     		bne	.L43
 767              	.L41:
 344:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 345:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 346:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 347:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* Clear transfer direction select in Transfer Mode Register */
 348:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     CLR_BIT( SDMMC->TRANSFER_MODE,SDMMC_TRANSFER_MODE_TX_DIR_SELECT_Pos);
 768              		.loc 2 348 0
 769 0066 4FF44043 		mov	r3, #49152
 770 006a C4F60103 		movt	r3, 18433
 771 006e 4FF44042 		mov	r2, #49152
 772 0072 C4F60102 		movt	r2, 18433
 773 0076 9289     		ldrh	r2, [r2, #12]	@ movhi
 774 0078 92B2     		uxth	r2, r2
 775 007a 22F01002 		bic	r2, r2, #16
 776 007e 92B2     		uxth	r2, r2
 777 0080 9A81     		strh	r2, [r3, #12]	@ movhi
 349:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 350:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* Send Multiple Block  Write  Command i.e CMD25 */
 351:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_5_3>>> */
 352:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_lMultiBlockTransfer( &WriteAddr, \
 353:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                            NumberOfBlocks,\
 354:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                            &(SDMMC003_COMMON_COMMAND(25)),\
 778              		.loc 2 354 0
 779 0082 40F20003 		movw	r3, #:lower16:SDMMC003_SDHashTable
 780 0086 C0F20003 		movt	r3, #:upper16:SDMMC003_SDHashTable
 781 008a 5B7E     		ldrb	r3, [r3, #25]	@ zero_extendqisi2
 352:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_lMultiBlockTransfer( &WriteAddr, \
 782              		.loc 2 352 0
 783 008c 4FEA4302 		lsl	r2, r3, #1
 784 0090 40F20003 		movw	r3, #:lower16:SDMMC003_Command
 785 0094 C0F20003 		movt	r3, #:upper16:SDMMC003_Command
 786 0098 D318     		adds	r3, r2, r3
 787 009a 07F10802 		add	r2, r7, #8
 788 009e 4FF00201 		mov	r1, #2
 789 00a2 0091     		str	r1, [sp, #0]
 790 00a4 1046     		mov	r0, r2
 791 00a6 7968     		ldr	r1, [r7, #4]
 792 00a8 1A46     		mov	r2, r3
 793 00aa FB68     		ldr	r3, [r7, #12]
 794 00ac FFF7FEFF 		bl	SDMMC003_lMultiBlockTransfer
 795 00b0 7861     		str	r0, [r7, #20]
 796 00b2 00E0     		b	.L40
 797              	.L43:
 345:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 798              		.loc 2 345 0
 799 00b4 00BF     		nop
 800              	.L40:
 355:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                            (uint32_t *)WriteBufPtr,\
 356:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                            SDMMC003_WRITE_INTO_BUFF);
 357:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     } while(0);
 358:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   /* Debug Log message .*/
 359:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   INFO(GID_SDMMC00x,Status,0,0);
 360:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_EXIT(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_EXIT);
 361:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   return Status;
 801              		.loc 2 361 0
 802 00b6 7B69     		ldr	r3, [r7, #20]
 362:../Dave/Generated/src/SDMMC003/SDMMC003.c **** }
 803              		.loc 2 362 0
 804 00b8 1846     		mov	r0, r3
 805 00ba 07F11807 		add	r7, r7, #24
 806 00be BD46     		mov	sp, r7
 807 00c0 80BD     		pop	{r7, pc}
 808              		.cfi_endproc
 809              	.LFE121:
 811 00c2 00BF     		.section	.text.SDMMC003_CardWriteSingleBlock,"ax",%progbits
 812              		.align	2
 813              		.global	SDMMC003_CardWriteSingleBlock
 814              		.thumb
 815              		.thumb_func
 817              	SDMMC003_CardWriteSingleBlock:
 818              	.LFB122:
 363:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 364:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_6>>> */
 365:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*
 366:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * The function is used to write single block of data on the card.
 367:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  */
 368:../Dave/Generated/src/SDMMC003/SDMMC003.c **** status_t SDMMC003_CardWriteSingleBlock
 369:../Dave/Generated/src/SDMMC003/SDMMC003.c **** (
 370:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   const uint32_t *WriteBufPtr,
 371:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint32_t WriteAddr
 372:../Dave/Generated/src/SDMMC003/SDMMC003.c **** )
 373:../Dave/Generated/src/SDMMC003/SDMMC003.c **** {
 819              		.loc 2 373 0
 820              		.cfi_startproc
 821              		@ args = 0, pretend = 0, frame = 16
 822              		@ frame_needed = 1, uses_anonymous_args = 0
 823 0000 80B5     		push	{r7, lr}
 824              	.LCFI29:
 825              		.cfi_def_cfa_offset 8
 826              		.cfi_offset 7, -8
 827              		.cfi_offset 14, -4
 828 0002 86B0     		sub	sp, sp, #24
 829              	.LCFI30:
 830              		.cfi_def_cfa_offset 32
 831 0004 02AF     		add	r7, sp, #8
 832              	.LCFI31:
 833              		.cfi_def_cfa 7, 24
 834 0006 7860     		str	r0, [r7, #4]
 835 0008 3960     		str	r1, [r7, #0]
 374:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   status_t Status = (uint32_t)SDMMC003_WRITE_ERROR;
 836              		.loc 2 374 0
 837 000a 4FF02303 		mov	r3, #35
 838 000e FB60     		str	r3, [r7, #12]
 375:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint32_t SectorCount = 1UL;
 839              		.loc 2 375 0
 840 0010 4FF00103 		mov	r3, #1
 841 0014 BB60     		str	r3, [r7, #8]
 376:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_ENTRY(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_ENTRY);
 377:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   do
 378:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 379:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_6_1>>> */    
 380:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /*Check Whether Initialization Process is successful */
 381:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if (SDMMC003_Handle.InitializeFlag != 1 )
 842              		.loc 2 381 0
 843 0016 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 844 001a C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 845 001e 1B7A     		ldrb	r3, [r3, #8]
 846 0020 DBB2     		uxtb	r3, r3
 847 0022 012B     		cmp	r3, #1
 848 0024 03D0     		beq	.L45
 382:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 383:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       Status = (uint32_t)SDMMC003_INIT_FAIL;
 849              		.loc 2 383 0
 850 0026 4FF02A03 		mov	r3, #42
 851 002a FB60     		str	r3, [r7, #12]
 384:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 852              		.loc 2 384 0
 853 002c 3CE0     		b	.L46
 854              	.L45:
 385:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 386:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_6_2>>> */    
 387:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Check Sector number is not out of bound */
 388:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_lCheckSectorBound(WriteAddr,SectorCount);
 855              		.loc 2 388 0
 856 002e 3868     		ldr	r0, [r7, #0]
 857 0030 B968     		ldr	r1, [r7, #8]
 858 0032 FFF7FEFF 		bl	SDMMC003_lCheckSectorBound
 859 0036 F860     		str	r0, [r7, #12]
 389:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if (Status != (uint32_t)DAVEApp_SUCCESS)
 860              		.loc 2 389 0
 861 0038 FB68     		ldr	r3, [r7, #12]
 862 003a 002B     		cmp	r3, #0
 863 003c 33D1     		bne	.L50
 864              	.L47:
 390:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 391:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 392:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 393:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* If not Block Addressing then multiply by 512 bytes. */
 394:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_6_3>>> */
 395:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if ((SDMMC003_Handle.CardType & SDMMC003_BLOCK_ADDRESSING) == 0UL)
 865              		.loc 2 395 0
 866 003e 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 867 0042 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 868 0046 9B78     		ldrb	r3, [r3, #2]
 869 0048 DBB2     		uxtb	r3, r3
 870 004a 03F00803 		and	r3, r3, #8
 871 004e 002B     		cmp	r3, #0
 872 0050 03D1     		bne	.L48
 396:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 397:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       WriteAddr *= 512UL;
 873              		.loc 2 397 0
 874 0052 3B68     		ldr	r3, [r7, #0]
 875 0054 4FEA4323 		lsl	r3, r3, #9
 876 0058 3B60     		str	r3, [r7, #0]
 877              	.L48:
 398:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     } /*End of "if((SDMMC003_Handle.CardType & SDMMC003_BLOCK_ADDRESSING) == 0UL)"*/
 399:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Clear Transfer Direction Select bit in Transfer Mode Register */
 400:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     CLR_BIT( SDMMC->TRANSFER_MODE,SDMMC_TRANSFER_MODE_TX_DIR_SELECT_Pos);
 878              		.loc 2 400 0
 879 005a 4FF44043 		mov	r3, #49152
 880 005e C4F60103 		movt	r3, 18433
 881 0062 4FF44042 		mov	r2, #49152
 882 0066 C4F60102 		movt	r2, 18433
 883 006a 9289     		ldrh	r2, [r2, #12]	@ movhi
 884 006c 92B2     		uxth	r2, r2
 885 006e 22F01002 		bic	r2, r2, #16
 886 0072 92B2     		uxth	r2, r2
 887 0074 9A81     		strh	r2, [r3, #12]	@ movhi
 401:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Single Block Transfer function */
 402:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_6_4>>> */
 403:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_lSingleBlockTransfer( &(SDMMC003_COMMON_COMMAND(24)), \
 888              		.loc 2 403 0
 889 0076 40F20003 		movw	r3, #:lower16:SDMMC003_SDHashTable
 890 007a C0F20003 		movt	r3, #:upper16:SDMMC003_SDHashTable
 891 007e 1B7E     		ldrb	r3, [r3, #24]	@ zero_extendqisi2
 892 0080 4FEA4302 		lsl	r2, r3, #1
 893 0084 40F20003 		movw	r3, #:lower16:SDMMC003_Command
 894 0088 C0F20003 		movt	r3, #:upper16:SDMMC003_Command
 895 008c D318     		adds	r3, r2, r3
 896 008e 4FF00202 		mov	r2, #2
 897 0092 0092     		str	r2, [sp, #0]
 898 0094 1846     		mov	r0, r3
 899 0096 3968     		ldr	r1, [r7, #0]
 900 0098 4FF40072 		mov	r2, #512
 901 009c 7B68     		ldr	r3, [r7, #4]
 902 009e FFF7FEFF 		bl	SDMMC003_lSingleBlockTransfer
 903 00a2 F860     		str	r0, [r7, #12]
 904 00a4 00E0     		b	.L46
 905              	.L50:
 391:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 906              		.loc 2 391 0
 907 00a6 00BF     		nop
 908              	.L46:
 404:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                             WriteAddr, \
 405:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                             SDMMC003_BLOCK_SIZE, \
 406:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                             (uint32_t *)WriteBufPtr, \
 407:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                             SDMMC003_WRITE_INTO_BUFF);
 408:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   } while(0);
 409:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   /* Debug Log message .*/
 410:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   INFO(GID_SDMMC00x,Status,0,0);
 411:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_EXIT(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_EXIT);
 412:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   return Status;
 909              		.loc 2 412 0
 910 00a8 FB68     		ldr	r3, [r7, #12]
 413:../Dave/Generated/src/SDMMC003/SDMMC003.c **** }
 911              		.loc 2 413 0
 912 00aa 1846     		mov	r0, r3
 913 00ac 07F11007 		add	r7, r7, #16
 914 00b0 BD46     		mov	sp, r7
 915 00b2 80BD     		pop	{r7, pc}
 916              		.cfi_endproc
 917              	.LFE122:
 919              		.section	.rodata
 920              		.align	2
 921              	.LC0:
 922 0000 00000000 		.word	0
 923 0004 20000000 		.word	32
 924 0008 40000000 		.word	64
 925 000c 80000000 		.word	128
 926 0010 00010000 		.word	256
 927 0014 00020000 		.word	512
 928 0018 00040000 		.word	1024
 929 001c 00080000 		.word	2048
 930 0020 00100000 		.word	4096
 931 0024 00200000 		.word	8192
 932              		.section	.text.SDMMC003_EraseBlock,"ax",%progbits
 933              		.align	2
 934              		.global	SDMMC003_EraseBlock
 935              		.thumb
 936              		.thumb_func
 938              	SDMMC003_EraseBlock:
 939              	.LFB123:
 414:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 415:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_7>>> */
 416:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*
 417:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * The function is used to erase data from the card.
 418:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  */
 419:../Dave/Generated/src/SDMMC003/SDMMC003.c **** status_t SDMMC003_EraseBlock
 420:../Dave/Generated/src/SDMMC003/SDMMC003.c **** (
 421:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint32_t StartAddr,
 422:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint32_t EndAddr
 423:../Dave/Generated/src/SDMMC003/SDMMC003.c **** )
 424:../Dave/Generated/src/SDMMC003/SDMMC003.c **** {
 940              		.loc 2 424 0
 941              		.cfi_startproc
 942              		@ args = 0, pretend = 0, frame = 144
 943              		@ frame_needed = 1, uses_anonymous_args = 0
 944 0000 B0B5     		push	{r4, r5, r7, lr}
 945              	.LCFI32:
 946              		.cfi_def_cfa_offset 16
 947              		.cfi_offset 4, -16
 948              		.cfi_offset 5, -12
 949              		.cfi_offset 7, -8
 950              		.cfi_offset 14, -4
 951 0002 A4B0     		sub	sp, sp, #144
 952              	.LCFI33:
 953              		.cfi_def_cfa_offset 160
 954 0004 00AF     		add	r7, sp, #0
 955              	.LCFI34:
 956              		.cfi_def_cfa_register 7
 957 0006 7860     		str	r0, [r7, #4]
 958 0008 3960     		str	r1, [r7, #0]
 425:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   status_t Status = (uint32_t)SDMMC003_ERROR;
 959              		.loc 2 425 0
 960 000a 4FF00103 		mov	r3, #1
 961 000e C7F88C30 		str	r3, [r7, #140]
 426:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint32_t NumOfSectors = 0;
 962              		.loc 2 426 0
 963 0012 4FF00003 		mov	r3, #0
 964 0016 C7F88830 		str	r3, [r7, #136]
 427:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  /* Alocation Unit to No. of Sectors in 1 AU table mapping*/
 428:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint32_t AuToSectors[10] = { 0,   32,  64,  128,  256,
 965              		.loc 2 428 0
 966 001a 40F20003 		movw	r3, #:lower16:.LC0
 967 001e C0F20003 		movt	r3, #:upper16:.LC0
 968 0022 07F14C04 		add	r4, r7, #76
 969 0026 1D46     		mov	r5, r3
 970 0028 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 971 002a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 972 002c 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 973 002e 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 974 0030 95E80300 		ldmia	r5, {r0, r1}
 975 0034 84E80300 		stmia	r4, {r0, r1}
 429:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                512, 1024, 2048, 4096, 8192
 430:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                              };
 431:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint16_t EraseSize = 0;
 976              		.loc 2 431 0
 977 0038 4FF00003 		mov	r3, #0
 978 003c A7F88630 		strh	r3, [r7, #134]	@ movhi
 432:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint8_t EraseOffset = 0;
 979              		.loc 2 432 0
 980 0040 4FF00003 		mov	r3, #0
 981 0044 87F88530 		strb	r3, [r7, #133]
 433:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint8_t EraseTimeout = 0;
 982              		.loc 2 433 0
 983 0048 4FF00003 		mov	r3, #0
 984 004c 87F88430 		strb	r3, [r7, #132]
 434:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint8_t AUSize = 0;
 985              		.loc 2 434 0
 986 0050 4FF00003 		mov	r3, #0
 987 0054 87F88330 		strb	r3, [r7, #131]
 435:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint32_t SectorsInAu = 0;
 988              		.loc 2 435 0
 989 0058 4FF00003 		mov	r3, #0
 990 005c FB67     		str	r3, [r7, #124]
 436:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint32_t SectorsInEraseCluster = 0;
 991              		.loc 2 436 0
 992 005e 4FF00003 		mov	r3, #0
 993 0062 BB67     		str	r3, [r7, #120]
 437:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   /* Read SD Status  */
 438:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint32_t SdStatus[16] = {0};
 994              		.loc 2 438 0
 995 0064 07F10C02 		add	r2, r7, #12
 996 0068 4FF04003 		mov	r3, #64
 997 006c 1046     		mov	r0, r2
 998 006e 4FF00001 		mov	r1, #0
 999 0072 1A46     		mov	r2, r3
 1000 0074 FFF7FEFF 		bl	memset
 439:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint32_t EraseTimeoutPerCluster = 0;
 1001              		.loc 2 439 0
 1002 0078 4FF00003 		mov	r3, #0
 1003 007c 7B67     		str	r3, [r7, #116]
 440:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_ENTRY(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_ENTRY);
 441:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   SDMMC003_Handle.CommandInterruptError = SDMMC003_ERROR;
 1004              		.loc 2 441 0
 1005 007e 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 1006 0082 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 1007 0086 4FF00102 		mov	r2, #1
 1008 008a 1A71     		strb	r2, [r3, #4]
 442:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   SDMMC003_Handle.DataInterruptError = SDMMC003_ERROR;
 1009              		.loc 2 442 0
 1010 008c 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 1011 0090 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 1012 0094 4FF00102 		mov	r2, #1
 1013 0098 DA70     		strb	r2, [r3, #3]
 443:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   SDMMC003_Handle.TransferInterruptError = SDMMC003_ERROR;
 1014              		.loc 2 443 0
 1015 009a 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 1016 009e C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 1017 00a2 4FF00102 		mov	r2, #1
 1018 00a6 5A71     		strb	r2, [r3, #5]
 444:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   do
 445:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 446:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_7_1>>> */
 447:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /*Check Whether Initialization Process is successful */
 448:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if (SDMMC003_Handle.InitializeFlag != 1 )
 1019              		.loc 2 448 0
 1020 00a8 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 1021 00ac C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 1022 00b0 1B7A     		ldrb	r3, [r3, #8]
 1023 00b2 DBB2     		uxtb	r3, r3
 1024 00b4 012B     		cmp	r3, #1
 1025 00b6 04D0     		beq	.L52
 449:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 450:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       Status = (uint32_t)SDMMC003_INIT_FAIL;
 1026              		.loc 2 450 0
 1027 00b8 4FF02A03 		mov	r3, #42
 1028 00bc C7F88C30 		str	r3, [r7, #140]
 451:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 1029              		.loc 2 451 0
 1030 00c0 89E0     		b	.L53
 1031              	.L52:
 452:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 453:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     NumOfSectors = EndAddr - StartAddr;
 1032              		.loc 2 453 0
 1033 00c2 3A68     		ldr	r2, [r7, #0]
 1034 00c4 7B68     		ldr	r3, [r7, #4]
 1035 00c6 D31A     		subs	r3, r2, r3
 1036 00c8 C7F88830 		str	r3, [r7, #136]
 454:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_7_2>>> */    
 455:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Check Sector number is not out of bound */
 456:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_lCheckSectorBound(StartAddr,NumOfSectors);
 1037              		.loc 2 456 0
 1038 00cc 7868     		ldr	r0, [r7, #4]
 1039 00ce D7F88810 		ldr	r1, [r7, #136]
 1040 00d2 FFF7FEFF 		bl	SDMMC003_lCheckSectorBound
 1041 00d6 C7F88C00 		str	r0, [r7, #140]
 457:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if (Status != (uint32_t)DAVEApp_SUCCESS)
 1042              		.loc 2 457 0
 1043 00da D7F88C30 		ldr	r3, [r7, #140]
 1044 00de 002B     		cmp	r3, #0
 1045 00e0 76D1     		bne	.L61
 1046              	.L54:
 458:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 459:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 460:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 461:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* Erase Timeout Calculation */
 462:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* Get SD Status */
 463:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status  = SDMMC003_GetSdStatus((void*)&(SdStatus[0]));
 1047              		.loc 2 463 0
 1048 00e2 07F10C03 		add	r3, r7, #12
 1049 00e6 1846     		mov	r0, r3
 1050 00e8 FFF7FEFF 		bl	SDMMC003_GetSdStatus
 1051 00ec C7F88C00 		str	r0, [r7, #140]
 464:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_7_3>>> */
 465:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if (Status != DAVEApp_SUCCESS)
 1052              		.loc 2 465 0
 1053 00f0 D7F88C30 		ldr	r3, [r7, #140]
 1054 00f4 002B     		cmp	r3, #0
 1055 00f6 6DD1     		bne	.L62
 1056              	.L55:
 466:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 467:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 468:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 469:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Bits 400-401 in SD status is Erase Offset */
 470:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     EraseOffset =  ((SdStatus[3] & 0x00000300)) >> 8;
 1057              		.loc 2 470 0
 1058 00f8 BB69     		ldr	r3, [r7, #24]
 1059 00fa 03F44073 		and	r3, r3, #768
 1060 00fe 4FEA1323 		lsr	r3, r3, #8
 1061 0102 87F88530 		strb	r3, [r7, #133]
 471:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Bits 402-407 in SD status is Erase Timeout */
 472:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     EraseTimeout = ((SdStatus[3] & 0x0000FC00)) >> 10;
 1062              		.loc 2 472 0
 1063 0106 BB69     		ldr	r3, [r7, #24]
 1064 0108 03F47C43 		and	r3, r3, #64512
 1065 010c 4FEA9323 		lsr	r3, r3, #10
 1066 0110 87F88430 		strb	r3, [r7, #132]
 473:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Bits 408-423 in SD status is Erase Size */
 474:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     EraseSize = ( (((SdStatus[2] & 0xFF000000) >> 24) << 8) | \
 1067              		.loc 2 474 0
 1068 0114 7B69     		ldr	r3, [r7, #20]
 1069 0116 4FEA1363 		lsr	r3, r3, #24
 1070 011a 9BB2     		uxth	r3, r3
 1071 011c 4FEA0323 		lsl	r3, r3, #8
 1072 0120 9AB2     		uxth	r2, r3
 475:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                    (SdStatus[3] & 0x000000FF) );
 1073              		.loc 2 475 0
 1074 0122 BB69     		ldr	r3, [r7, #24]
 474:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     EraseSize = ( (((SdStatus[2] & 0xFF000000) >> 24) << 8) | \
 1075              		.loc 2 474 0
 1076 0124 9BB2     		uxth	r3, r3
 1077 0126 DBB2     		uxtb	r3, r3
 1078 0128 9BB2     		uxth	r3, r3
 1079 012a 1343     		orrs	r3, r3, r2
 1080 012c A7F88630 		strh	r3, [r7, #134]	@ movhi
 476:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Bits 428-431 in SD status is Allocation unit Size*/              
 477:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     AUSize  =    (( SdStatus[2] & 0x00F00000) >> 20);
 1081              		.loc 2 477 0
 1082 0130 7B69     		ldr	r3, [r7, #20]
 1083 0132 03F47003 		and	r3, r3, #15728640
 1084 0136 4FEA1353 		lsr	r3, r3, #20
 1085 013a 87F88330 		strb	r3, [r7, #131]
 478:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Erase Timeout Calculations */
 479:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     EraseTimeoutPerCluster = (EraseTimeout/EraseSize) +  EraseOffset  ;
 1086              		.loc 2 479 0
 1087 013e 97F88420 		ldrb	r2, [r7, #132]	@ zero_extendqisi2
 1088 0142 B7F88630 		ldrh	r3, [r7, #134]
 1089 0146 92FBF3F2 		sdiv	r2, r2, r3
 1090 014a 97F88530 		ldrb	r3, [r7, #133]	@ zero_extendqisi2
 1091 014e D318     		adds	r3, r2, r3
 1092 0150 7B67     		str	r3, [r7, #116]
 480:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Number of Sectors in 1AU */
 481:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SectorsInAu = AuToSectors[AUSize];
 1093              		.loc 2 481 0
 1094 0152 97F88330 		ldrb	r3, [r7, #131]	@ zero_extendqisi2
 1095 0156 4FEA8303 		lsl	r3, r3, #2
 1096 015a 07F19002 		add	r2, r7, #144
 1097 015e D318     		adds	r3, r2, r3
 1098 0160 53F8443C 		ldr	r3, [r3, #-68]
 1099 0164 FB67     		str	r3, [r7, #124]
 482:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SectorsInEraseCluster = SectorsInAu * EraseSize;
 1100              		.loc 2 482 0
 1101 0166 B7F88630 		ldrh	r3, [r7, #134]
 1102 016a FA6F     		ldr	r2, [r7, #124]
 1103 016c 02FB03F3 		mul	r3, r2, r3
 1104 0170 BB67     		str	r3, [r7, #120]
 483:../Dave/Generated/src/SDMMC003/SDMMC003.c **** #if SDMMC_UVP_TEST
 484:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   if (Test_TriggerInterrupt.Trigger_TC23_1Error == TRUE)
 485:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 486:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Test_TriggerInterrupt.Trigger_EraseStartError = TRUE;
 487:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   }
 488:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   if (Test_TriggerInterrupt.Trigger_TC23_1Error == TRUE)
 489:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 490:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Test_TriggerInterrupt.Trigger_EraseEndError = TRUE;
 491:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   }
 492:../Dave/Generated/src/SDMMC003/SDMMC003.c **** #endif
 493:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     while (NumOfSectors > SectorsInEraseCluster)
 1105              		.loc 2 493 0
 1106 0172 17E0     		b	.L56
 1107              	.L59:
 494:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 495:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       Status = SDMMC003_lLocalErase(StartAddr,(StartAddr + SectorsInEraseCluster), \
 1108              		.loc 2 495 0
 1109 0174 7A68     		ldr	r2, [r7, #4]
 1110 0176 BB6F     		ldr	r3, [r7, #120]
 1111 0178 D318     		adds	r3, r2, r3
 1112 017a 7868     		ldr	r0, [r7, #4]
 1113 017c 1946     		mov	r1, r3
 1114 017e 7A6F     		ldr	r2, [r7, #116]
 1115 0180 FFF7FEFF 		bl	SDMMC003_lLocalErase
 1116 0184 C7F88C00 		str	r0, [r7, #140]
 496:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                     EraseTimeoutPerCluster);
 497:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       if (Status != (uint32_t)DAVEApp_SUCCESS)
 1117              		.loc 2 497 0
 1118 0188 D7F88C30 		ldr	r3, [r7, #140]
 1119 018c 002B     		cmp	r3, #0
 1120 018e 0FD1     		bne	.L63
 1121              	.L57:
 498:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       {
 499:../Dave/Generated/src/SDMMC003/SDMMC003.c ****         break;
 500:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       }
 501:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       StartAddr  = StartAddr + SectorsInEraseCluster;
 1122              		.loc 2 501 0
 1123 0190 7A68     		ldr	r2, [r7, #4]
 1124 0192 BB6F     		ldr	r3, [r7, #120]
 1125 0194 D318     		adds	r3, r2, r3
 1126 0196 7B60     		str	r3, [r7, #4]
 502:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       NumOfSectors = NumOfSectors - SectorsInEraseCluster;
 1127              		.loc 2 502 0
 1128 0198 D7F88820 		ldr	r2, [r7, #136]
 1129 019c BB6F     		ldr	r3, [r7, #120]
 1130 019e D31A     		subs	r3, r2, r3
 1131 01a0 C7F88830 		str	r3, [r7, #136]
 1132              	.L56:
 493:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     while (NumOfSectors > SectorsInEraseCluster)
 1133              		.loc 2 493 0 discriminator 1
 1134 01a4 D7F88820 		ldr	r2, [r7, #136]
 1135 01a8 BB6F     		ldr	r3, [r7, #120]
 1136 01aa 9A42     		cmp	r2, r3
 1137 01ac E2D8     		bhi	.L59
 1138 01ae 00E0     		b	.L58
 1139              	.L63:
 499:../Dave/Generated/src/SDMMC003/SDMMC003.c ****         break;
 1140              		.loc 2 499 0
 1141 01b0 00BF     		nop
 1142              	.L58:
 503:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 504:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if (NumOfSectors != 0 )
 1143              		.loc 2 504 0
 1144 01b2 D7F88830 		ldr	r3, [r7, #136]
 1145 01b6 002B     		cmp	r3, #0
 1146 01b8 0DD0     		beq	.L53
 505:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 506:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       Status = SDMMC003_lLocalErase(StartAddr,EndAddr,EraseTimeoutPerCluster);
 1147              		.loc 2 506 0
 1148 01ba 7868     		ldr	r0, [r7, #4]
 1149 01bc 3968     		ldr	r1, [r7, #0]
 1150 01be 7A6F     		ldr	r2, [r7, #116]
 1151 01c0 FFF7FEFF 		bl	SDMMC003_lLocalErase
 1152 01c4 C7F88C00 		str	r0, [r7, #140]
 507:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       if (Status != (uint32_t)DAVEApp_SUCCESS)
 1153              		.loc 2 507 0
 1154 01c8 D7F88C30 		ldr	r3, [r7, #140]
 1155 01cc 002B     		cmp	r3, #0
 1156 01ce 02E0     		b	.L53
 1157              	.L61:
 459:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 1158              		.loc 2 459 0
 1159 01d0 00BF     		nop
 1160 01d2 00E0     		b	.L53
 1161              	.L62:
 467:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 1162              		.loc 2 467 0
 1163 01d4 00BF     		nop
 1164              	.L53:
 508:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       {
 509:../Dave/Generated/src/SDMMC003/SDMMC003.c ****         break;
 510:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       }
 511:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 512:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   } while(0);
 513:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   /* Debug Log message .*/
 514:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   INFO(GID_SDMMC00x,Status,0,0);
 515:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_EXIT(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_EXIT);
 516:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   return Status;
 1165              		.loc 2 516 0
 1166 01d6 D7F88C30 		ldr	r3, [r7, #140]
 517:../Dave/Generated/src/SDMMC003/SDMMC003.c **** }
 1167              		.loc 2 517 0
 1168 01da 1846     		mov	r0, r3
 1169 01dc 07F19007 		add	r7, r7, #144
 1170 01e0 BD46     		mov	sp, r7
 1171 01e2 B0BD     		pop	{r4, r5, r7, pc}
 1172              		.cfi_endproc
 1173              	.LFE123:
 1175              		.section	.text.SDMMC003_LockUnlockCard,"ax",%progbits
 1176              		.align	2
 1177              		.global	SDMMC003_LockUnlockCard
 1178              		.thumb
 1179              		.thumb_func
 1181              	SDMMC003_LockUnlockCard:
 1182              	.LFB124:
 518:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 519:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_8 >>> */
 520:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*
 521:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * The function is used to perform the security operations on the card i.e Set,
 522:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * clear password, lock/unlock card
 523:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  */
 524:../Dave/Generated/src/SDMMC003/SDMMC003.c **** status_t  SDMMC003_LockUnlockCard
 525:../Dave/Generated/src/SDMMC003/SDMMC003.c **** (
 526:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   SDMMC003_LocalLockStructType  *LockPtr,
 527:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   SDMMC003_CardLockMode OperationMode
 528:../Dave/Generated/src/SDMMC003/SDMMC003.c **** )
 529:../Dave/Generated/src/SDMMC003/SDMMC003.c **** {
 1183              		.loc 2 529 0
 1184              		.cfi_startproc
 1185              		@ args = 0, pretend = 0, frame = 16
 1186              		@ frame_needed = 1, uses_anonymous_args = 0
 1187 0000 80B5     		push	{r7, lr}
 1188              	.LCFI35:
 1189              		.cfi_def_cfa_offset 8
 1190              		.cfi_offset 7, -8
 1191              		.cfi_offset 14, -4
 1192 0002 86B0     		sub	sp, sp, #24
 1193              	.LCFI36:
 1194              		.cfi_def_cfa_offset 32
 1195 0004 02AF     		add	r7, sp, #8
 1196              	.LCFI37:
 1197              		.cfi_def_cfa 7, 24
 1198 0006 7860     		str	r0, [r7, #4]
 1199 0008 0B46     		mov	r3, r1
 1200 000a FB70     		strb	r3, [r7, #3]
 530:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   status_t Status = (uint32_t)SDMMC003_ERROR;
 1201              		.loc 2 530 0
 1202 000c 4FF00103 		mov	r3, #1
 1203 0010 FB60     		str	r3, [r7, #12]
 531:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_ENTRY(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_ENTRY);
 532:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   do
 533:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 534:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /*  Select the Card before proceeding */
 535:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_lSwitchToTransferState();
 1204              		.loc 2 535 0
 1205 0012 FFF7FEFF 		bl	SDMMC003_lSwitchToTransferState
 1206 0016 F860     		str	r0, [r7, #12]
 536:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_8_1 >>> */
 537:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if (Status != (uint32_t)DAVEApp_SUCCESS)
 1207              		.loc 2 537 0
 1208 0018 FB68     		ldr	r3, [r7, #12]
 1209 001a 002B     		cmp	r3, #0
 1210 001c 2FD1     		bne	.L68
 1211              	.L65:
 538:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 539:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 540:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }/* End of "if(Status != DAVEApp_SUCCESS)" */
 541:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*  Send Cmd42 and write the Lock data structure */
 542:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*  Set Transfer Mode Register */
 543:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     CLR_BIT( SDMMC->TRANSFER_MODE, SDMMC_TRANSFER_MODE_TX_DIR_SELECT_Pos);
 1212              		.loc 2 543 0
 1213 001e 4FF44043 		mov	r3, #49152
 1214 0022 C4F60103 		movt	r3, 18433
 1215 0026 4FF44042 		mov	r2, #49152
 1216 002a C4F60102 		movt	r2, 18433
 1217 002e 9289     		ldrh	r2, [r2, #12]	@ movhi
 1218 0030 92B2     		uxth	r2, r2
 1219 0032 22F01002 		bic	r2, r2, #16
 1220 0036 92B2     		uxth	r2, r2
 1221 0038 9A81     		strh	r2, [r3, #12]	@ movhi
 544:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_lSingleBlockTransfer( &(SDMMC003_COMMON_COMMAND(42)),\
 1222              		.loc 2 544 0
 1223 003a 40F20003 		movw	r3, #:lower16:SDMMC003_SDHashTable
 1224 003e C0F20003 		movt	r3, #:upper16:SDMMC003_SDHashTable
 1225 0042 93F82A30 		ldrb	r3, [r3, #42]	@ zero_extendqisi2
 1226 0046 4FEA4302 		lsl	r2, r3, #1
 1227 004a 40F20003 		movw	r3, #:lower16:SDMMC003_Command
 1228 004e C0F20003 		movt	r3, #:upper16:SDMMC003_Command
 1229 0052 D318     		adds	r3, r2, r3
 1230 0054 4FF00202 		mov	r2, #2
 1231 0058 0092     		str	r2, [sp, #0]
 1232 005a 1846     		mov	r0, r3
 1233 005c 4FF00001 		mov	r1, #0
 1234 0060 4FF40072 		mov	r2, #512
 1235 0064 7B68     		ldr	r3, [r7, #4]
 1236 0066 FFF7FEFF 		bl	SDMMC003_lSingleBlockTransfer
 1237 006a F860     		str	r0, [r7, #12]
 545:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                             SDMMC003_ARGUMENT0, 512, \
 546:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                             (uint32_t *)LockPtr,\
 547:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                             SDMMC003_WRITE_INTO_BUFF);
 548:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_8_2 >>> */
 549:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if(Status == (uint32_t)DAVEApp_SUCCESS)
 1238              		.loc 2 549 0
 1239 006c FB68     		ldr	r3, [r7, #12]
 1240 006e 002B     		cmp	r3, #0
 1241 0070 06D1     		bne	.L66
 550:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 551:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       Status = SDMMC003_lCheckLockStatus(OperationMode);
 1242              		.loc 2 551 0
 1243 0072 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1244 0074 1846     		mov	r0, r3
 1245 0076 FFF7FEFF 		bl	SDMMC003_lCheckLockStatus
 1246 007a F860     		str	r0, [r7, #12]
 1247 007c 00E0     		b	.L66
 1248              	.L68:
 539:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 1249              		.loc 2 539 0
 1250 007e 00BF     		nop
 1251              	.L66:
 552:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }/* End of "if(Status == DAVEApp_SUCCESS)" */
 553:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   } while(0);
 554:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   /* Debug Log message .*/
 555:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   INFO(GID_SDMMC00x,Status,0,0);
 556:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_EXIT(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_EXIT);
 557:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   return Status;
 1252              		.loc 2 557 0
 1253 0080 FB68     		ldr	r3, [r7, #12]
 558:../Dave/Generated/src/SDMMC003/SDMMC003.c **** }
 1254              		.loc 2 558 0
 1255 0082 1846     		mov	r0, r3
 1256 0084 07F11007 		add	r7, r7, #16
 1257 0088 BD46     		mov	sp, r7
 1258 008a 80BD     		pop	{r7, pc}
 1259              		.cfi_endproc
 1260              	.LFE124:
 1262              		.section	.text.SDMMC003_GetLockStatus,"ax",%progbits
 1263              		.align	2
 1264              		.global	SDMMC003_GetLockStatus
 1265              		.thumb
 1266              		.thumb_func
 1268              	SDMMC003_GetLockStatus:
 1269              	.LFB125:
 559:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 560:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_9 >>> */
 561:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*
 562:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * The function is used to get the lock status from the card.
 563:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  */
 564:../Dave/Generated/src/SDMMC003/SDMMC003.c **** status_t  SDMMC003_GetLockStatus( uint32_t *LockStatusPtr)
 565:../Dave/Generated/src/SDMMC003/SDMMC003.c **** {
 1270              		.loc 2 565 0
 1271              		.cfi_startproc
 1272              		@ args = 0, pretend = 0, frame = 24
 1273              		@ frame_needed = 1, uses_anonymous_args = 0
 1274 0000 80B5     		push	{r7, lr}
 1275              	.LCFI38:
 1276              		.cfi_def_cfa_offset 8
 1277              		.cfi_offset 7, -8
 1278              		.cfi_offset 14, -4
 1279 0002 86B0     		sub	sp, sp, #24
 1280              	.LCFI39:
 1281              		.cfi_def_cfa_offset 32
 1282 0004 00AF     		add	r7, sp, #0
 1283              	.LCFI40:
 1284              		.cfi_def_cfa_register 7
 1285 0006 7860     		str	r0, [r7, #4]
 566:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint32_t CardStatus = 0UL;
 1286              		.loc 2 566 0
 1287 0008 4FF00003 		mov	r3, #0
 1288 000c FB60     		str	r3, [r7, #12]
 567:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint32_t Argument = 0;
 1289              		.loc 2 567 0
 1290 000e 4FF00003 		mov	r3, #0
 1291 0012 7B61     		str	r3, [r7, #20]
 568:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   status_t Status = (uint32_t)SDMMC003_ERROR;
 1292              		.loc 2 568 0
 1293 0014 4FF00103 		mov	r3, #1
 1294 0018 3B61     		str	r3, [r7, #16]
 569:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_ENTRY(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_ENTRY);
 570:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   do
 571:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {      
 572:../Dave/Generated/src/SDMMC003/SDMMC003.c **** #if SDMMC_UVP_TEST
 573:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if (Test_TriggerInterrupt.Trigger_LockStatusError == TRUE)
 574:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 575:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       /* Forcefully trigger the Command Timeout Error Interrupt */
 576:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       SDMMC->FORCE_EVENT_ERR_STATUS = 0x0001 ;
 577:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       /* Disable the Command Complete Status Interrupt */
 578:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       SDMMC->EN_INT_STATUS_NORM &= ~( SDMMC_EN_INT_STATUS_NORM_CMD_COMPLETE_EN_Msk);
 579:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       /* Disable the Command Complete Signal Interrupt */
 580:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       SDMMC->EN_INT_SIGNAL_NORM &= ~( SDMMC_EN_INT_SIGNAL_NORM_CMD_COMPLETE_EN_Msk );
 581:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 582:../Dave/Generated/src/SDMMC003/SDMMC003.c **** #endif
 583:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Argument |= SDMMC003_CardInfo.Rca << SDMMC003_ARG_RCA_BITPOS;
 1295              		.loc 2 583 0
 1296 001a 40F20003 		movw	r3, #:lower16:SDMMC003_CardInfo
 1297 001e C0F20003 		movt	r3, #:upper16:SDMMC003_CardInfo
 1298 0022 9B8D     		ldrh	r3, [r3, #44]
 1299 0024 4FEA0343 		lsl	r3, r3, #16
 1300 0028 7A69     		ldr	r2, [r7, #20]
 1301 002a 1343     		orrs	r3, r3, r2
 1302 002c 7B61     		str	r3, [r7, #20]
 584:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Send Cmd13 to read card status  */
 585:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_lSendCommand( &(SDMMC003_COMMON_COMMAND(13)), Argument, \
 1303              		.loc 2 585 0
 1304 002e 40F20003 		movw	r3, #:lower16:SDMMC003_SDHashTable
 1305 0032 C0F20003 		movt	r3, #:upper16:SDMMC003_SDHashTable
 1306 0036 5B7B     		ldrb	r3, [r3, #13]	@ zero_extendqisi2
 1307 0038 4FEA4302 		lsl	r2, r3, #1
 1308 003c 40F20003 		movw	r3, #:lower16:SDMMC003_Command
 1309 0040 C0F20003 		movt	r3, #:upper16:SDMMC003_Command
 1310 0044 D218     		adds	r2, r2, r3
 586:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                     SDMMC003_RESPONSE_R1, &CardStatus);
 1311              		.loc 2 586 0
 1312 0046 07F10C03 		add	r3, r7, #12
 585:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_lSendCommand( &(SDMMC003_COMMON_COMMAND(13)), Argument, \
 1313              		.loc 2 585 0
 1314 004a 1046     		mov	r0, r2
 1315 004c 7969     		ldr	r1, [r7, #20]
 1316 004e 4FF00102 		mov	r2, #1
 1317 0052 FFF7FEFF 		bl	SDMMC003_lSendCommand
 1318 0056 3861     		str	r0, [r7, #16]
 587:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_9_1 >>> */
 588:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if (Status != (uint32_t)DAVEApp_SUCCESS)
 1319              		.loc 2 588 0
 1320 0058 3B69     		ldr	r3, [r7, #16]
 1321 005a 002B     		cmp	r3, #0
 1322 005c 0ED1     		bne	.L74
 1323              	.L70:
 589:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 590:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 591:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 592:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_9_2 >>> */
 593:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Lock/Unlock Status bit in the CSR Register */
 594:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if ((CardStatus & SDMMC003_CSR_CARD_IS_LOCKED_BITMASK) != 0)
 1324              		.loc 2 594 0
 1325 005e FB68     		ldr	r3, [r7, #12]
 1326 0060 03F00073 		and	r3, r3, #33554432
 1327 0064 002B     		cmp	r3, #0
 1328 0066 04D0     		beq	.L72
 595:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 596:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       *LockStatusPtr = (uint32_t)SDMMC003_CARD_IS_LOCKED;
 1329              		.loc 2 596 0
 1330 0068 7B68     		ldr	r3, [r7, #4]
 1331 006a 4FF02002 		mov	r2, #32
 1332 006e 1A60     		str	r2, [r3, #0]
 1333 0070 05E0     		b	.L71
 1334              	.L72:
 597:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }/* End of "if ((CardStatus & SDMMC003_CSR_CARD_IS_LOCKED_BITMASK) != 0)"*/
 598:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_9_3 >>> */
 599:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     else
 600:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 601:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       *LockStatusPtr = (uint32_t)SDMMC003_CARD_UNLOCKED;
 1335              		.loc 2 601 0
 1336 0072 7B68     		ldr	r3, [r7, #4]
 1337 0074 4FF02102 		mov	r2, #33
 1338 0078 1A60     		str	r2, [r3, #0]
 1339 007a 00E0     		b	.L71
 1340              	.L74:
 590:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 1341              		.loc 2 590 0
 1342 007c 00BF     		nop
 1343              	.L71:
 602:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 603:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   } while(0);
 604:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   /* Debug Log message .*/
 605:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   INFO(GID_SDMMC00x,Status,0,0);
 606:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_EXIT(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_EXIT);
 607:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   return Status;
 1344              		.loc 2 607 0
 1345 007e 3B69     		ldr	r3, [r7, #16]
 608:../Dave/Generated/src/SDMMC003/SDMMC003.c **** }
 1346              		.loc 2 608 0
 1347 0080 1846     		mov	r0, r3
 1348 0082 07F11807 		add	r7, r7, #24
 1349 0086 BD46     		mov	sp, r7
 1350 0088 80BD     		pop	{r7, pc}
 1351              		.cfi_endproc
 1352              	.LFE125:
 1354 008a 00BF     		.section	.text.SDMMC003_GetCurrentState,"ax",%progbits
 1355              		.align	2
 1356              		.global	SDMMC003_GetCurrentState
 1357              		.thumb
 1358              		.thumb_func
 1360              	SDMMC003_GetCurrentState:
 1361              	.LFB126:
 609:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 610:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_10 >>> */
 611:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*
 612:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * This function is use to  get card's current state.
 613:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  */
 614:../Dave/Generated/src/SDMMC003/SDMMC003.c **** status_t SDMMC003_GetCurrentState()
 615:../Dave/Generated/src/SDMMC003/SDMMC003.c **** {
 1362              		.loc 2 615 0
 1363              		.cfi_startproc
 1364              		@ args = 0, pretend = 0, frame = 8
 1365              		@ frame_needed = 1, uses_anonymous_args = 0
 1366              		@ link register save eliminated.
 1367 0000 80B4     		push	{r7}
 1368              	.LCFI41:
 1369              		.cfi_def_cfa_offset 4
 1370              		.cfi_offset 7, -4
 1371 0002 83B0     		sub	sp, sp, #12
 1372              	.LCFI42:
 1373              		.cfi_def_cfa_offset 16
 1374 0004 00AF     		add	r7, sp, #0
 1375              	.LCFI43:
 1376              		.cfi_def_cfa_register 7
 616:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   status_t Status = (uint32_t)SDMMC003_STATE_NO_CARD;
 1377              		.loc 2 616 0
 1378 0006 4FF00203 		mov	r3, #2
 1379 000a 7B60     		str	r3, [r7, #4]
 617:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_ENTRY(GID_SDMMC00x,(uint32_t)SDMMC003_FUNCTION_ENTRY);
 618:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_10_1>>> */
 619:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   if ((SDMMC003_Handle.State & SDMMC003_STATE_CARD_INITIALIZED))
 1380              		.loc 2 619 0
 1381 000c 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 1382 0010 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 1383 0014 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1384 0016 9BB2     		uxth	r3, r3
 1385 0018 03F00103 		and	r3, r3, #1
 1386 001c 002B     		cmp	r3, #0
 1387 001e 07D0     		beq	.L76
 620:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 621:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status &= ~(SDMMC003_STATE_NO_CARD);
 1388              		.loc 2 621 0
 1389 0020 7B68     		ldr	r3, [r7, #4]
 1390 0022 23F00203 		bic	r3, r3, #2
 1391 0026 7B60     		str	r3, [r7, #4]
 622:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status |= SDMMC003_STATE_CARD_INITIALIZED;
 1392              		.loc 2 622 0
 1393 0028 7B68     		ldr	r3, [r7, #4]
 1394 002a 43F00103 		orr	r3, r3, #1
 1395 002e 7B60     		str	r3, [r7, #4]
 1396              	.L76:
 623:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   }
 624:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_10_2>>> */
 625:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   if ((SDMMC003_Handle.State & SDMMC003_STATE_CARD_WRITE_PROTECT) != 0)
 1397              		.loc 2 625 0
 1398 0030 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 1399 0034 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 1400 0038 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1401 003a 9BB2     		uxth	r3, r3
 1402 003c 03F01003 		and	r3, r3, #16
 1403 0040 002B     		cmp	r3, #0
 1404 0042 03D0     		beq	.L77
 626:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 627:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status |= SDMMC003_STATE_CARD_WRITE_PROTECT;
 1405              		.loc 2 627 0
 1406 0044 7B68     		ldr	r3, [r7, #4]
 1407 0046 43F01003 		orr	r3, r3, #16
 1408 004a 7B60     		str	r3, [r7, #4]
 1409              	.L77:
 628:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   }
 629:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_10_3>>> */
 630:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   if ((SDMMC003_Handle.State & SDMMC003_STATE_CARD_LOCKED) != 0)
 1410              		.loc 2 630 0
 1411 004c 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 1412 0050 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 1413 0054 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1414 0056 9BB2     		uxth	r3, r3
 1415 0058 03F04003 		and	r3, r3, #64
 1416 005c 002B     		cmp	r3, #0
 1417 005e 03D0     		beq	.L78
 631:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 632:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status |= SDMMC003_STATE_CARD_LOCKED;
 1418              		.loc 2 632 0
 1419 0060 7B68     		ldr	r3, [r7, #4]
 1420 0062 43F04003 		orr	r3, r3, #64
 1421 0066 7B60     		str	r3, [r7, #4]
 1422              	.L78:
 633:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   }
 634:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_10_4>>> */
 635:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   if ((SDMMC003_Handle.State & SDMMC003_STATE_HC_INITIALIZED) != 0)
 1423              		.loc 2 635 0
 1424 0068 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 1425 006c C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 1426 0070 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1427 0072 9BB2     		uxth	r3, r3
 1428 0074 03F02003 		and	r3, r3, #32
 1429 0078 002B     		cmp	r3, #0
 1430 007a 03D0     		beq	.L79
 636:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 637:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status |= SDMMC003_STATE_HC_INITIALIZED;
 1431              		.loc 2 637 0
 1432 007c 7B68     		ldr	r3, [r7, #4]
 1433 007e 43F02003 		orr	r3, r3, #32
 1434 0082 7B60     		str	r3, [r7, #4]
 1435              	.L79:
 638:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   }
 639:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_EXIT(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_EXIT);
 640:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   return Status;
 1436              		.loc 2 640 0
 1437 0084 7B68     		ldr	r3, [r7, #4]
 641:../Dave/Generated/src/SDMMC003/SDMMC003.c **** }
 1438              		.loc 2 641 0
 1439 0086 1846     		mov	r0, r3
 1440 0088 07F10C07 		add	r7, r7, #12
 1441 008c BD46     		mov	sp, r7
 1442 008e 80BC     		pop	{r7}
 1443 0090 7047     		bx	lr
 1444              		.cfi_endproc
 1445              	.LFE126:
 1447 0092 00BF     		.section	.text.SDMMC003_GetCardType,"ax",%progbits
 1448              		.align	2
 1449              		.global	SDMMC003_GetCardType
 1450              		.thumb
 1451              		.thumb_func
 1453              	SDMMC003_GetCardType:
 1454              	.LFB127:
 642:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 643:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 644:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_11 >>> */
 645:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*
 646:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * This function is use to  get card type information
 647:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  */
 648:../Dave/Generated/src/SDMMC003/SDMMC003.c **** status_t SDMMC003_GetCardType(uint32_t* CardTypePtr)
 649:../Dave/Generated/src/SDMMC003/SDMMC003.c **** {
 1455              		.loc 2 649 0
 1456              		.cfi_startproc
 1457              		@ args = 0, pretend = 0, frame = 16
 1458              		@ frame_needed = 1, uses_anonymous_args = 0
 1459              		@ link register save eliminated.
 1460 0000 80B4     		push	{r7}
 1461              	.LCFI44:
 1462              		.cfi_def_cfa_offset 4
 1463              		.cfi_offset 7, -4
 1464 0002 85B0     		sub	sp, sp, #20
 1465              	.LCFI45:
 1466              		.cfi_def_cfa_offset 24
 1467 0004 00AF     		add	r7, sp, #0
 1468              	.LCFI46:
 1469              		.cfi_def_cfa_register 7
 1470 0006 7860     		str	r0, [r7, #4]
 650:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   status_t Status = (uint32_t)DAVEApp_SUCCESS;
 1471              		.loc 2 650 0
 1472 0008 4FF00003 		mov	r3, #0
 1473 000c FB60     		str	r3, [r7, #12]
 651:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_ENTRY(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_ENTRY);
 652:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_11_1 >>> */  
 653:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   /*Check Whether Initialization Process is successful */
 654:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   if (SDMMC003_Handle.InitializeFlag != 1 )
 1474              		.loc 2 654 0
 1475 000e 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 1476 0012 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 1477 0016 1B7A     		ldrb	r3, [r3, #8]
 1478 0018 DBB2     		uxtb	r3, r3
 1479 001a 012B     		cmp	r3, #1
 1480 001c 03D0     		beq	.L82
 655:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 656:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = (uint32_t)SDMMC003_INIT_FAIL;
 1481              		.loc 2 656 0
 1482 001e 4FF02A03 		mov	r3, #42
 1483 0022 FB60     		str	r3, [r7, #12]
 1484 0024 08E0     		b	.L83
 1485              	.L82:
 657:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   }
 658:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_11_2 >>> */  
 659:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   else
 660:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 661:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     *CardTypePtr = SDMMC003_Handle.CardType;
 1486              		.loc 2 661 0
 1487 0026 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 1488 002a C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 1489 002e 9B78     		ldrb	r3, [r3, #2]
 1490 0030 DBB2     		uxtb	r3, r3
 1491 0032 1A46     		mov	r2, r3
 1492 0034 7B68     		ldr	r3, [r7, #4]
 1493 0036 1A60     		str	r2, [r3, #0]
 1494              	.L83:
 662:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   } 
 663:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_EXIT(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_EXIT);
 664:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   return Status;
 1495              		.loc 2 664 0
 1496 0038 FB68     		ldr	r3, [r7, #12]
 665:../Dave/Generated/src/SDMMC003/SDMMC003.c **** }
 1497              		.loc 2 665 0
 1498 003a 1846     		mov	r0, r3
 1499 003c 07F11407 		add	r7, r7, #20
 1500 0040 BD46     		mov	sp, r7
 1501 0042 80BC     		pop	{r7}
 1502 0044 7047     		bx	lr
 1503              		.cfi_endproc
 1504              	.LFE127:
 1506 0046 00BF     		.section	.text.SDMMC003_GetCid,"ax",%progbits
 1507              		.align	2
 1508              		.global	SDMMC003_GetCid
 1509              		.thumb
 1510              		.thumb_func
 1512              	SDMMC003_GetCid:
 1513              	.LFB128:
 666:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 667:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_12 >>> */
 668:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* This function is use to Get CID register information of card */
 669:../Dave/Generated/src/SDMMC003/SDMMC003.c **** status_t SDMMC003_GetCid (void *Buffer)
 670:../Dave/Generated/src/SDMMC003/SDMMC003.c **** {
 1514              		.loc 2 670 0
 1515              		.cfi_startproc
 1516              		@ args = 0, pretend = 0, frame = 16
 1517              		@ frame_needed = 1, uses_anonymous_args = 0
 1518              		@ link register save eliminated.
 1519 0000 80B4     		push	{r7}
 1520              	.LCFI47:
 1521              		.cfi_def_cfa_offset 4
 1522              		.cfi_offset 7, -4
 1523 0002 85B0     		sub	sp, sp, #20
 1524              	.LCFI48:
 1525              		.cfi_def_cfa_offset 24
 1526 0004 00AF     		add	r7, sp, #0
 1527              	.LCFI49:
 1528              		.cfi_def_cfa_register 7
 1529 0006 7860     		str	r0, [r7, #4]
 671:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   SDMMC003_SDCIDType* Tmp = (SDMMC003_SDCIDType*)Buffer;
 1530              		.loc 2 671 0
 1531 0008 7B68     		ldr	r3, [r7, #4]
 1532 000a BB60     		str	r3, [r7, #8]
 672:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   status_t Status = (uint32_t)DAVEApp_SUCCESS;
 1533              		.loc 2 672 0
 1534 000c 4FF00003 		mov	r3, #0
 1535 0010 FB60     		str	r3, [r7, #12]
 673:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_ENTRY(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_ENTRY);
 674:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_12_1 >>> */
 675:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   /*Check Whether Initialization Process is successful */
 676:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   if (SDMMC003_Handle.InitializeFlag != 1 )
 1536              		.loc 2 676 0
 1537 0012 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 1538 0016 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 1539 001a 1B7A     		ldrb	r3, [r3, #8]
 1540 001c DBB2     		uxtb	r3, r3
 1541 001e 012B     		cmp	r3, #1
 1542 0020 03D0     		beq	.L86
 677:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 678:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = (uint32_t)SDMMC003_INIT_FAIL;
 1543              		.loc 2 678 0
 1544 0022 4FF02A03 		mov	r3, #42
 1545 0026 FB60     		str	r3, [r7, #12]
 1546 0028 73E0     		b	.L87
 1547              	.L86:
 679:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   }
 680:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_12_2 >>> */  
 681:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   else
 682:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 683:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Tmp->ManufacturingDate = (SDMMC003_CardInfo.CidArray[0])&0xFFF;
 1548              		.loc 2 683 0
 1549 002a 40F20003 		movw	r3, #:lower16:SDMMC003_CardInfo
 1550 002e C0F20003 		movt	r3, #:upper16:SDMMC003_CardInfo
 1551 0032 5B68     		ldr	r3, [r3, #4]
 1552 0034 9BB2     		uxth	r3, r3
 1553 0036 4FEA0353 		lsl	r3, r3, #20
 1554 003a 4FEA1353 		lsr	r3, r3, #20
 1555 003e 9AB2     		uxth	r2, r3
 1556 0040 BB68     		ldr	r3, [r7, #8]
 1557 0042 1A80     		strh	r2, [r3, #0]	@ movhi
 684:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Tmp->ProductSerialNum =  (SDMMC003_CardInfo.CidArray[1]<<16)| \
 1558              		.loc 2 684 0
 1559 0044 40F20003 		movw	r3, #:lower16:SDMMC003_CardInfo
 1560 0048 C0F20003 		movt	r3, #:upper16:SDMMC003_CardInfo
 1561 004c 9B68     		ldr	r3, [r3, #8]
 1562 004e 4FEA0342 		lsl	r2, r3, #16
 685:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                              (SDMMC003_CardInfo.CidArray[0]>>16);
 1563              		.loc 2 685 0
 1564 0052 40F20003 		movw	r3, #:lower16:SDMMC003_CardInfo
 1565 0056 C0F20003 		movt	r3, #:upper16:SDMMC003_CardInfo
 1566 005a 5B68     		ldr	r3, [r3, #4]
 1567 005c 4FEA1343 		lsr	r3, r3, #16
 684:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Tmp->ProductSerialNum =  (SDMMC003_CardInfo.CidArray[1]<<16)| \
 1568              		.loc 2 684 0
 1569 0060 1A43     		orrs	r2, r2, r3
 1570 0062 BB68     		ldr	r3, [r7, #8]
 1571 0064 5A60     		str	r2, [r3, #4]
 686:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Tmp->ProductRev =  (SDMMC003_CardInfo.CidArray[1]>>16)&0xff;
 1572              		.loc 2 686 0
 1573 0066 40F20003 		movw	r3, #:lower16:SDMMC003_CardInfo
 1574 006a C0F20003 		movt	r3, #:upper16:SDMMC003_CardInfo
 1575 006e 9B68     		ldr	r3, [r3, #8]
 1576 0070 4FEA1343 		lsr	r3, r3, #16
 1577 0074 DAB2     		uxtb	r2, r3
 1578 0076 BB68     		ldr	r3, [r7, #8]
 1579 0078 1A72     		strb	r2, [r3, #8]
 687:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Tmp->ProductName[0] =  (SDMMC003_CardInfo.CidArray[2]>>24)&0xff;
 1580              		.loc 2 687 0
 1581 007a 40F20003 		movw	r3, #:lower16:SDMMC003_CardInfo
 1582 007e C0F20003 		movt	r3, #:upper16:SDMMC003_CardInfo
 1583 0082 DB68     		ldr	r3, [r3, #12]
 1584 0084 4FEA1363 		lsr	r3, r3, #24
 1585 0088 DAB2     		uxtb	r2, r3
 1586 008a BB68     		ldr	r3, [r7, #8]
 1587 008c 5A72     		strb	r2, [r3, #9]
 688:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Tmp->ProductName[1] =  (SDMMC003_CardInfo.CidArray[2]>>16)&0xff;
 1588              		.loc 2 688 0
 1589 008e 40F20003 		movw	r3, #:lower16:SDMMC003_CardInfo
 1590 0092 C0F20003 		movt	r3, #:upper16:SDMMC003_CardInfo
 1591 0096 DB68     		ldr	r3, [r3, #12]
 1592 0098 4FEA1343 		lsr	r3, r3, #16
 1593 009c DAB2     		uxtb	r2, r3
 1594 009e BB68     		ldr	r3, [r7, #8]
 1595 00a0 9A72     		strb	r2, [r3, #10]
 689:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Tmp->ProductName[2] =  (SDMMC003_CardInfo.CidArray[2]>>8)&0xff;
 1596              		.loc 2 689 0
 1597 00a2 40F20003 		movw	r3, #:lower16:SDMMC003_CardInfo
 1598 00a6 C0F20003 		movt	r3, #:upper16:SDMMC003_CardInfo
 1599 00aa DB68     		ldr	r3, [r3, #12]
 1600 00ac 4FEA1323 		lsr	r3, r3, #8
 1601 00b0 DAB2     		uxtb	r2, r3
 1602 00b2 BB68     		ldr	r3, [r7, #8]
 1603 00b4 DA72     		strb	r2, [r3, #11]
 690:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Tmp->ProductName[3] =  (SDMMC003_CardInfo.CidArray[2]>>0)&0xff;
 1604              		.loc 2 690 0
 1605 00b6 40F20003 		movw	r3, #:lower16:SDMMC003_CardInfo
 1606 00ba C0F20003 		movt	r3, #:upper16:SDMMC003_CardInfo
 1607 00be DB68     		ldr	r3, [r3, #12]
 1608 00c0 DAB2     		uxtb	r2, r3
 1609 00c2 BB68     		ldr	r3, [r7, #8]
 1610 00c4 1A73     		strb	r2, [r3, #12]
 691:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Tmp->ProductName[4] =  (SDMMC003_CardInfo.CidArray[1]>>24)&0xff;
 1611              		.loc 2 691 0
 1612 00c6 40F20003 		movw	r3, #:lower16:SDMMC003_CardInfo
 1613 00ca C0F20003 		movt	r3, #:upper16:SDMMC003_CardInfo
 1614 00ce 9B68     		ldr	r3, [r3, #8]
 1615 00d0 4FEA1363 		lsr	r3, r3, #24
 1616 00d4 DAB2     		uxtb	r2, r3
 1617 00d6 BB68     		ldr	r3, [r7, #8]
 1618 00d8 5A73     		strb	r2, [r3, #13]
 692:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Tmp->AppOEMId[0] = (SDMMC003_CardInfo.CidArray[3]>>8)&0xff;
 1619              		.loc 2 692 0
 1620 00da 40F20003 		movw	r3, #:lower16:SDMMC003_CardInfo
 1621 00de C0F20003 		movt	r3, #:upper16:SDMMC003_CardInfo
 1622 00e2 1B69     		ldr	r3, [r3, #16]
 1623 00e4 4FEA1323 		lsr	r3, r3, #8
 1624 00e8 DAB2     		uxtb	r2, r3
 1625 00ea BB68     		ldr	r3, [r7, #8]
 1626 00ec 9A73     		strb	r2, [r3, #14]
 693:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Tmp->AppOEMId[1] = (SDMMC003_CardInfo.CidArray[3])&0xff;
 1627              		.loc 2 693 0
 1628 00ee 40F20003 		movw	r3, #:lower16:SDMMC003_CardInfo
 1629 00f2 C0F20003 		movt	r3, #:upper16:SDMMC003_CardInfo
 1630 00f6 1B69     		ldr	r3, [r3, #16]
 1631 00f8 DAB2     		uxtb	r2, r3
 1632 00fa BB68     		ldr	r3, [r7, #8]
 1633 00fc DA73     		strb	r2, [r3, #15]
 694:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Tmp->ManufacturerId = (SDMMC003_CardInfo.CidArray[3]>>16)&0xff;
 1634              		.loc 2 694 0
 1635 00fe 40F20003 		movw	r3, #:lower16:SDMMC003_CardInfo
 1636 0102 C0F20003 		movt	r3, #:upper16:SDMMC003_CardInfo
 1637 0106 1B69     		ldr	r3, [r3, #16]
 1638 0108 4FEA1343 		lsr	r3, r3, #16
 1639 010c DAB2     		uxtb	r2, r3
 1640 010e BB68     		ldr	r3, [r7, #8]
 1641 0110 1A74     		strb	r2, [r3, #16]
 1642              	.L87:
 695:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   }
 696:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_EXIT(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_EXIT);
 697:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   return Status;
 1643              		.loc 2 697 0
 1644 0112 FB68     		ldr	r3, [r7, #12]
 698:../Dave/Generated/src/SDMMC003/SDMMC003.c **** }
 1645              		.loc 2 698 0
 1646 0114 1846     		mov	r0, r3
 1647 0116 07F11407 		add	r7, r7, #20
 1648 011a BD46     		mov	sp, r7
 1649 011c 80BC     		pop	{r7}
 1650 011e 7047     		bx	lr
 1651              		.cfi_endproc
 1652              	.LFE128:
 1654              		.section	.text.SDMMC003_GetOcr,"ax",%progbits
 1655              		.align	2
 1656              		.global	SDMMC003_GetOcr
 1657              		.thumb
 1658              		.thumb_func
 1660              	SDMMC003_GetOcr:
 1661              	.LFB129:
 699:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 700:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_13>>> */
 701:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*
 702:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * This function is use to  Get OCR information on the card
 703:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  */
 704:../Dave/Generated/src/SDMMC003/SDMMC003.c **** status_t SDMMC003_GetOcr (void *Buffer)
 705:../Dave/Generated/src/SDMMC003/SDMMC003.c **** {
 1662              		.loc 2 705 0
 1663              		.cfi_startproc
 1664              		@ args = 0, pretend = 0, frame = 16
 1665              		@ frame_needed = 1, uses_anonymous_args = 0
 1666              		@ link register save eliminated.
 1667 0000 80B4     		push	{r7}
 1668              	.LCFI50:
 1669              		.cfi_def_cfa_offset 4
 1670              		.cfi_offset 7, -4
 1671 0002 85B0     		sub	sp, sp, #20
 1672              	.LCFI51:
 1673              		.cfi_def_cfa_offset 24
 1674 0004 00AF     		add	r7, sp, #0
 1675              	.LCFI52:
 1676              		.cfi_def_cfa_register 7
 1677 0006 7860     		str	r0, [r7, #4]
 706:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   status_t Status = (uint32_t)DAVEApp_SUCCESS;
 1678              		.loc 2 706 0
 1679 0008 4FF00003 		mov	r3, #0
 1680 000c FB60     		str	r3, [r7, #12]
 707:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_ENTRY(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_ENTRY);
 708:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_13_1>>> */  
 709:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   /*Check Whether Initialization Process is successful */
 710:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   if (SDMMC003_Handle.InitializeFlag != 1 )
 1681              		.loc 2 710 0
 1682 000e 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 1683 0012 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 1684 0016 1B7A     		ldrb	r3, [r3, #8]
 1685 0018 DBB2     		uxtb	r3, r3
 1686 001a 012B     		cmp	r3, #1
 1687 001c 03D0     		beq	.L90
 711:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 712:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = (uint32_t)SDMMC003_INIT_FAIL;
 1688              		.loc 2 712 0
 1689 001e 4FF02A03 		mov	r3, #42
 1690 0022 FB60     		str	r3, [r7, #12]
 1691 0024 06E0     		b	.L91
 1692              	.L90:
 713:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   }
 714:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_13_2>>> */  
 715:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   else
 716:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 717:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     *(uint32_t *)Buffer = SDMMC003_CardInfo.Ocr;
 1693              		.loc 2 717 0
 1694 0026 40F20003 		movw	r3, #:lower16:SDMMC003_CardInfo
 1695 002a C0F20003 		movt	r3, #:upper16:SDMMC003_CardInfo
 1696 002e 1A68     		ldr	r2, [r3, #0]
 1697 0030 7B68     		ldr	r3, [r7, #4]
 1698 0032 1A60     		str	r2, [r3, #0]
 1699              	.L91:
 718:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   }
 719:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_EXIT(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_EXIT);
 720:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   return Status;
 1700              		.loc 2 720 0
 1701 0034 FB68     		ldr	r3, [r7, #12]
 721:../Dave/Generated/src/SDMMC003/SDMMC003.c **** }
 1702              		.loc 2 721 0
 1703 0036 1846     		mov	r0, r3
 1704 0038 07F11407 		add	r7, r7, #20
 1705 003c BD46     		mov	sp, r7
 1706 003e 80BC     		pop	{r7}
 1707 0040 7047     		bx	lr
 1708              		.cfi_endproc
 1709              	.LFE129:
 1711 0042 00BF     		.section	.text.SDMMC003_GetCsd,"ax",%progbits
 1712              		.align	2
 1713              		.global	SDMMC003_GetCsd
 1714              		.thumb
 1715              		.thumb_func
 1717              	SDMMC003_GetCsd:
 1718              	.LFB130:
 722:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 723:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_14>>> */
 724:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* This function is use to get CSD information on the card */
 725:../Dave/Generated/src/SDMMC003/SDMMC003.c **** status_t SDMMC003_GetCsd (void *Buffer)
 726:../Dave/Generated/src/SDMMC003/SDMMC003.c **** {
 1719              		.loc 2 726 0
 1720              		.cfi_startproc
 1721              		@ args = 0, pretend = 0, frame = 16
 1722              		@ frame_needed = 1, uses_anonymous_args = 0
 1723 0000 80B5     		push	{r7, lr}
 1724              	.LCFI53:
 1725              		.cfi_def_cfa_offset 8
 1726              		.cfi_offset 7, -8
 1727              		.cfi_offset 14, -4
 1728 0002 84B0     		sub	sp, sp, #16
 1729              	.LCFI54:
 1730              		.cfi_def_cfa_offset 24
 1731 0004 00AF     		add	r7, sp, #0
 1732              	.LCFI55:
 1733              		.cfi_def_cfa_register 7
 1734 0006 7860     		str	r0, [r7, #4]
 727:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   status_t Status = (uint32_t)DAVEApp_SUCCESS;
 1735              		.loc 2 727 0
 1736 0008 4FF00003 		mov	r3, #0
 1737 000c FB60     		str	r3, [r7, #12]
 728:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_ENTRY(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_ENTRY);
 729:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   /*Check Whether Initialization Process is successful */
 730:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_14_1>>> */    
 731:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   if (SDMMC003_Handle.InitializeFlag != 1 )
 1738              		.loc 2 731 0
 1739 000e 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 1740 0012 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 1741 0016 1B7A     		ldrb	r3, [r3, #8]
 1742 0018 DBB2     		uxtb	r3, r3
 1743 001a 012B     		cmp	r3, #1
 1744 001c 03D0     		beq	.L94
 732:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 733:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = (uint32_t)SDMMC003_INIT_FAIL;
 1745              		.loc 2 733 0
 1746 001e 4FF02A03 		mov	r3, #42
 1747 0022 FB60     		str	r3, [r7, #12]
 1748 0024 08E0     		b	.L95
 1749              	.L94:
 734:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   }
 735:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_14_2>>> */    
 736:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   else
 737:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 738:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Csd Structure includes 7-bit CRC  1-bit fixed bit which is not sent by the card.
 739:../Dave/Generated/src/SDMMC003/SDMMC003.c ****      So while copying skip one byte and copy in the structure*/
 740:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     memcpy(((uint8_t *)Buffer + 1),(void *)SDMMC003_CardInfo.CsdArray,15);
 1750              		.loc 2 740 0
 1751 0026 7B68     		ldr	r3, [r7, #4]
 1752 0028 03F10103 		add	r3, r3, #1
 1753 002c 1846     		mov	r0, r3
 1754 002e 0549     		ldr	r1, .L97
 1755 0030 4FF00F02 		mov	r2, #15
 1756 0034 FFF7FEFF 		bl	memcpy
 1757              	.L95:
 741:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   }
 742:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_EXIT(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_EXIT);
 743:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   return Status;
 1758              		.loc 2 743 0
 1759 0038 FB68     		ldr	r3, [r7, #12]
 744:../Dave/Generated/src/SDMMC003/SDMMC003.c **** }
 1760              		.loc 2 744 0
 1761 003a 1846     		mov	r0, r3
 1762 003c 07F11007 		add	r7, r7, #16
 1763 0040 BD46     		mov	sp, r7
 1764 0042 80BD     		pop	{r7, pc}
 1765              	.L98:
 1766              		.align	2
 1767              	.L97:
 1768 0044 14000000 		.word	SDMMC003_CardInfo+20
 1769              		.cfi_endproc
 1770              	.LFE130:
 1772              		.section	.text.SDMMC003_GetSectorCount,"ax",%progbits
 1773              		.align	2
 1774              		.global	SDMMC003_GetSectorCount
 1775              		.thumb
 1776              		.thumb_func
 1778              	SDMMC003_GetSectorCount:
 1779              	.LFB131:
 745:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 746:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_15 >>> */
 747:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*
 748:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * This function is use to get number of sectors present on the card.
 749:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  */
 750:../Dave/Generated/src/SDMMC003/SDMMC003.c **** status_t SDMMC003_GetSectorCount( void *Buffer )
 751:../Dave/Generated/src/SDMMC003/SDMMC003.c **** {
 1780              		.loc 2 751 0
 1781              		.cfi_startproc
 1782              		@ args = 0, pretend = 0, frame = 48
 1783              		@ frame_needed = 1, uses_anonymous_args = 0
 1784 0000 80B5     		push	{r7, lr}
 1785              	.LCFI56:
 1786              		.cfi_def_cfa_offset 8
 1787              		.cfi_offset 7, -8
 1788              		.cfi_offset 14, -4
 1789 0002 8CB0     		sub	sp, sp, #48
 1790              	.LCFI57:
 1791              		.cfi_def_cfa_offset 56
 1792 0004 00AF     		add	r7, sp, #0
 1793              	.LCFI58:
 1794              		.cfi_def_cfa_register 7
 1795 0006 7860     		str	r0, [r7, #4]
 752:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint32_t Mult = 0;
 1796              		.loc 2 752 0
 1797 0008 4FF00003 		mov	r3, #0
 1798 000c BB62     		str	r3, [r7, #40]
 753:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   status_t Status ;
 754:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_ENTRY(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_ENTRY);
 755:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 756:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   do
 757:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 758:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*<<<DD_SDMMC_API_15_1>>> */    
 759:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /*Check Whether Initialization Process is successful */
 760:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if (SDMMC003_Handle.InitializeFlag != 1 )
 1799              		.loc 2 760 0
 1800 000e 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 1801 0012 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 1802 0016 1B7A     		ldrb	r3, [r3, #8]
 1803 0018 DBB2     		uxtb	r3, r3
 1804 001a 012B     		cmp	r3, #1
 1805 001c 03D0     		beq	.L100
 761:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 762:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       Status = (uint32_t)SDMMC003_INIT_FAIL;
 1806              		.loc 2 762 0
 1807 001e 4FF02A03 		mov	r3, #42
 1808 0022 FB62     		str	r3, [r7, #44]
 763:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 1809              		.loc 2 763 0
 1810 0024 78E0     		b	.L101
 1811              	.L100:
 764:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 765:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_15_2 >>> */
 766:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if ((SDMMC003_Handle.CardType & SDMMC003_SD_HIGH_CAPACITY)!= 0)
 1812              		.loc 2 766 0
 1813 0026 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 1814 002a C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 1815 002e 9B78     		ldrb	r3, [r3, #2]
 1816 0030 DBB2     		uxtb	r3, r3
 1817 0032 03F00403 		and	r3, r3, #4
 1818 0036 002B     		cmp	r3, #0
 1819 0038 2FD0     		beq	.L102
 1820              	.LBB2:
 767:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 768:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       SDMMC003_CSDV2Type TmpCsdV2 = {0};
 1821              		.loc 2 768 0
 1822 003a 07F11803 		add	r3, r7, #24
 1823 003e 4FF00002 		mov	r2, #0
 1824 0042 1A60     		str	r2, [r3, #0]
 1825 0044 03F10403 		add	r3, r3, #4
 1826 0048 4FF00002 		mov	r2, #0
 1827 004c 1A60     		str	r2, [r3, #0]
 1828 004e 03F10403 		add	r3, r3, #4
 1829 0052 4FF00002 		mov	r2, #0
 1830 0056 1A60     		str	r2, [r3, #0]
 1831 0058 03F10403 		add	r3, r3, #4
 1832 005c 4FF00002 		mov	r2, #0
 1833 0060 1A60     		str	r2, [r3, #0]
 1834 0062 03F10403 		add	r3, r3, #4
 769:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       /*Get CSD function */
 770:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       Status = SDMMC003_GetCsd((void *)&TmpCsdV2);
 1835              		.loc 2 770 0
 1836 0066 07F11803 		add	r3, r7, #24
 1837 006a 1846     		mov	r0, r3
 1838 006c FFF7FEFF 		bl	SDMMC003_GetCsd
 1839 0070 F862     		str	r0, [r7, #44]
 771:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_15_3 >>> */
 772:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       if( Status != (uint32_t)DAVEApp_SUCCESS)
 1840              		.loc 2 772 0
 1841 0072 FB6A     		ldr	r3, [r7, #44]
 1842 0074 002B     		cmp	r3, #0
 1843 0076 4FD1     		bne	.L101
 773:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       {
 774:../Dave/Generated/src/SDMMC003/SDMMC003.c ****         break;
 775:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       } /* End of "if( Status != DAVEApp_SUCCESS)" */
 776:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       /* For High Capacity SD card, (C_SIZE field value + 1) * 1024
 777:../Dave/Generated/src/SDMMC003/SDMMC003.c ****         gives the sector count*/
 778:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       *(uint32_t *)Buffer = (((TmpCsdV2.DeviceSizeHigh << 16UL) |   \
 1844              		.loc 2 778 0
 1845 0078 97F82030 		ldrb	r3, [r7, #32]
 1846 007c C3F30503 		ubfx	r3, r3, #0, #6
 1847 0080 DBB2     		uxtb	r3, r3
 1848 0082 4FEA0342 		lsl	r2, r3, #16
 779:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                (TmpCsdV2.DeviceSizeLower ) )+ 1 ) << 10;
 1849              		.loc 2 779 0
 1850 0086 FB8B     		ldrh	r3, [r7, #30]
 778:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       *(uint32_t *)Buffer = (((TmpCsdV2.DeviceSizeHigh << 16UL) |   \
 1851              		.loc 2 778 0
 1852 0088 1343     		orrs	r3, r3, r2
 1853              		.loc 2 779 0
 1854 008a 03F10103 		add	r3, r3, #1
 1855 008e 4FEA8323 		lsl	r3, r3, #10
 778:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       *(uint32_t *)Buffer = (((TmpCsdV2.DeviceSizeHigh << 16UL) |   \
 1856              		.loc 2 778 0
 1857 0092 1A46     		mov	r2, r3
 1858 0094 7B68     		ldr	r3, [r7, #4]
 1859 0096 1A60     		str	r2, [r3, #0]
 1860 0098 3EE0     		b	.L101
 1861              	.L102:
 1862              	.LBE2:
 1863              	.LBB3:
 780:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }/* End of "if((SDMMC003_Handle.CardType & SDMMC003_SD_HIGH_CAPACITY)!= 0)"*/
 781:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 782:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* For Standard SD card & MMC card  ,
 783:../Dave/Generated/src/SDMMC003/SDMMC003.c ****      * Sector Count =  (Device Size + 1) * Mult, where Mult =  2 ^ C_SIZE_MULT*/
 784:../Dave/Generated/src/SDMMC003/SDMMC003.c **** #if SDMMC_SUPPORT_MMC_CARD
 785:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_15_4 >>> */
 786:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     else if( (uint8_t)(SDMMC003_Handle.CardType == SDMMC003_MMC) != 0)
 787:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 788:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       SDMMC003_MMCCSDType TmpMmcCsd = {0};
 789:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       /*Get csd function */
 790:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       Status = SDMMC003_GetCsd((void *)&TmpMmcCsd);
 791:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_15_5 >>> */
 792:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       if( Status != (uint32_t)DAVEApp_SUCCESS)
 793:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       {
 794:../Dave/Generated/src/SDMMC003/SDMMC003.c ****         break;
 795:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       }
 796:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       /* As per Specs Sector Count is:
 797:../Dave/Generated/src/SDMMC003/SDMMC003.c ****        * BLOCKNR = (C_SIZE+1) * MULT  , where MULT = 2^C_SIZE_MULT+2 (C_SIZE_MULT < 8)*/
 798:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       Mult = 1 << (TmpMmcCsd.DeviceSizeMult + 2) ;
 799:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       *(uint32_t *)Buffer = (((TmpMmcCsd.DeviceSizeHigh << 10UL) |  \
 800:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                               (TmpMmcCsd.DeviceSizeLower ))+ 1) * Mult ;
 801:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 802:../Dave/Generated/src/SDMMC003/SDMMC003.c **** #endif
 803:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Standard SD card */
 804:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_15_6 >>> */
 805:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     else
 806:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 807:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       SDMMC003_CSDV1Type TmpCsdV1 = {0};
 1864              		.loc 2 807 0
 1865 009a 07F10803 		add	r3, r7, #8
 1866 009e 4FF00002 		mov	r2, #0
 1867 00a2 1A60     		str	r2, [r3, #0]
 1868 00a4 03F10403 		add	r3, r3, #4
 1869 00a8 4FF00002 		mov	r2, #0
 1870 00ac 1A60     		str	r2, [r3, #0]
 1871 00ae 03F10403 		add	r3, r3, #4
 1872 00b2 4FF00002 		mov	r2, #0
 1873 00b6 1A60     		str	r2, [r3, #0]
 1874 00b8 03F10403 		add	r3, r3, #4
 1875 00bc 4FF00002 		mov	r2, #0
 1876 00c0 1A60     		str	r2, [r3, #0]
 1877 00c2 03F10403 		add	r3, r3, #4
 808:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       /*Get csd function */
 809:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       Status = SDMMC003_GetCsd((void *)&TmpCsdV1);
 1878              		.loc 2 809 0
 1879 00c6 07F10803 		add	r3, r7, #8
 1880 00ca 1846     		mov	r0, r3
 1881 00cc FFF7FEFF 		bl	SDMMC003_GetCsd
 1882 00d0 F862     		str	r0, [r7, #44]
 810:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_15_7 >>> */
 811:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       if( Status != (uint32_t)DAVEApp_SUCCESS)
 1883              		.loc 2 811 0
 1884 00d2 FB6A     		ldr	r3, [r7, #44]
 1885 00d4 002B     		cmp	r3, #0
 1886 00d6 1FD1     		bne	.L101
 812:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       {
 813:../Dave/Generated/src/SDMMC003/SDMMC003.c ****         break;
 814:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       }
 815:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       /* Left Shift evaluates 1* 2^(TmpMmcCsd.DeviceSizeMult + 2)*/
 816:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       Mult = (TmpCsdV1.DeviceSizeMult + TmpCsdV1.ReadBlkLen - 7);
 1887              		.loc 2 816 0
 1888 00d8 FB68     		ldr	r3, [r7, #12]
 1889 00da C3F3C233 		ubfx	r3, r3, #15, #3
 1890 00de DBB2     		uxtb	r3, r3
 1891 00e0 1A46     		mov	r2, r3
 1892 00e2 BB7C     		ldrb	r3, [r7, #18]
 1893 00e4 C3F30303 		ubfx	r3, r3, #0, #4
 1894 00e8 DBB2     		uxtb	r3, r3
 1895 00ea D318     		adds	r3, r2, r3
 1896 00ec A3F10703 		sub	r3, r3, #7
 1897 00f0 BB62     		str	r3, [r7, #40]
 817:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       /* Sector Count = Device_size * Mult.*/
 818:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       *(uint32_t *)Buffer = (((TmpCsdV1.DeviceSizeHigh << 2) |   \
 1898              		.loc 2 818 0
 1899 00f2 3B8A     		ldrh	r3, [r7, #16]	@ movhi
 1900 00f4 C3F30903 		ubfx	r3, r3, #0, #10
 1901 00f8 9BB2     		uxth	r3, r3
 1902 00fa 4FEA8302 		lsl	r2, r3, #2
 819:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                   (TmpCsdV1.DeviceSizeLower ))+ 1) <<  Mult;
 1903              		.loc 2 819 0
 1904 00fe FB7B     		ldrb	r3, [r7, #15]
 1905 0100 C3F38113 		ubfx	r3, r3, #6, #2
 1906 0104 DBB2     		uxtb	r3, r3
 818:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       *(uint32_t *)Buffer = (((TmpCsdV1.DeviceSizeHigh << 2) |   \
 1907              		.loc 2 818 0
 1908 0106 1343     		orrs	r3, r3, r2
 1909              		.loc 2 819 0
 1910 0108 03F10102 		add	r2, r3, #1
 1911 010c BB6A     		ldr	r3, [r7, #40]
 1912 010e 02FA03F3 		lsl	r3, r2, r3
 818:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       *(uint32_t *)Buffer = (((TmpCsdV1.DeviceSizeHigh << 2) |   \
 1913              		.loc 2 818 0
 1914 0112 1A46     		mov	r2, r3
 1915 0114 7B68     		ldr	r3, [r7, #4]
 1916 0116 1A60     		str	r2, [r3, #0]
 1917              	.L101:
 1918              	.LBE3:
 820:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     } /* End of "Else SD card " */
 821:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   } while(0);
 822:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   /* Debug Log message .*/
 823:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   INFO(GID_SDMMC00x,Status,0,0);
 824:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_EXIT(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_EXIT);
 825:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   return Status;
 1919              		.loc 2 825 0
 1920 0118 FB6A     		ldr	r3, [r7, #44]
 826:../Dave/Generated/src/SDMMC003/SDMMC003.c **** }
 1921              		.loc 2 826 0
 1922 011a 1846     		mov	r0, r3
 1923 011c 07F13007 		add	r7, r7, #48
 1924 0120 BD46     		mov	sp, r7
 1925 0122 80BD     		pop	{r7, pc}
 1926              		.cfi_endproc
 1927              	.LFE131:
 1929              		.section	.text.SDMMC003_GetSectorSize,"ax",%progbits
 1930              		.align	2
 1931              		.global	SDMMC003_GetSectorSize
 1932              		.thumb
 1933              		.thumb_func
 1935              	SDMMC003_GetSectorSize:
 1936              	.LFB132:
 827:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 828:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_16 >>> */
 829:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*
 830:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * This function is use to get Sector Size info from the card
 831:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  */
 832:../Dave/Generated/src/SDMMC003/SDMMC003.c **** status_t SDMMC003_GetSectorSize(void *Buffer)
 833:../Dave/Generated/src/SDMMC003/SDMMC003.c **** {
 1937              		.loc 2 833 0
 1938              		.cfi_startproc
 1939              		@ args = 0, pretend = 0, frame = 16
 1940              		@ frame_needed = 1, uses_anonymous_args = 0
 1941              		@ link register save eliminated.
 1942 0000 80B4     		push	{r7}
 1943              	.LCFI59:
 1944              		.cfi_def_cfa_offset 4
 1945              		.cfi_offset 7, -4
 1946 0002 85B0     		sub	sp, sp, #20
 1947              	.LCFI60:
 1948              		.cfi_def_cfa_offset 24
 1949 0004 00AF     		add	r7, sp, #0
 1950              	.LCFI61:
 1951              		.cfi_def_cfa_register 7
 1952 0006 7860     		str	r0, [r7, #4]
 834:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   status_t Status = (uint32_t) DAVEApp_SUCCESS;
 1953              		.loc 2 834 0
 1954 0008 4FF00003 		mov	r3, #0
 1955 000c FB60     		str	r3, [r7, #12]
 835:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_ENTRY(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_ENTRY);
 836:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_16_1 >>> */  
 837:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   /*Check Whether Initialization Process is successfull */
 838:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   if (SDMMC003_Handle.InitializeFlag != 1 )
 1956              		.loc 2 838 0
 1957 000e 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 1958 0012 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 1959 0016 1B7A     		ldrb	r3, [r3, #8]
 1960 0018 DBB2     		uxtb	r3, r3
 1961 001a 012B     		cmp	r3, #1
 1962 001c 03D0     		beq	.L107
 839:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 840:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = (uint32_t)SDMMC003_INIT_FAIL;
 1963              		.loc 2 840 0
 1964 001e 4FF02A03 		mov	r3, #42
 1965 0022 FB60     		str	r3, [r7, #12]
 1966 0024 03E0     		b	.L108
 1967              	.L107:
 841:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   }
 842:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_16_2 >>> */  
 843:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   else
 844:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 845:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Sector Size is fixed to 512bytes.*/
 846:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     *(uint16_t *)Buffer = 512UL;
 1968              		.loc 2 846 0
 1969 0026 7B68     		ldr	r3, [r7, #4]
 1970 0028 4FF40072 		mov	r2, #512
 1971 002c 1A80     		strh	r2, [r3, #0]	@ movhi
 1972              	.L108:
 847:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   }
 848:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_EXIT(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_EXIT);
 849:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   return Status;
 1973              		.loc 2 849 0
 1974 002e FB68     		ldr	r3, [r7, #12]
 850:../Dave/Generated/src/SDMMC003/SDMMC003.c **** }
 1975              		.loc 2 850 0
 1976 0030 1846     		mov	r0, r3
 1977 0032 07F11407 		add	r7, r7, #20
 1978 0036 BD46     		mov	sp, r7
 1979 0038 80BC     		pop	{r7}
 1980 003a 7047     		bx	lr
 1981              		.cfi_endproc
 1982              	.LFE132:
 1984              		.section	.text.SDMMC003_GetBlockSize,"ax",%progbits
 1985              		.align	2
 1986              		.global	SDMMC003_GetBlockSize
 1987              		.thumb
 1988              		.thumb_func
 1990              	SDMMC003_GetBlockSize:
 1991              	.LFB133:
 851:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 852:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_17 >>> */
 853:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*
 854:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  *  This function returns erase block size of the card in unit of sector into
 855:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  *  the DWORD variable pointed by Buffer
 856:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  */
 857:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 858:../Dave/Generated/src/SDMMC003/SDMMC003.c **** status_t SDMMC003_GetBlockSize(void *Buffer)
 859:../Dave/Generated/src/SDMMC003/SDMMC003.c **** {
 1992              		.loc 2 859 0
 1993              		.cfi_startproc
 1994              		@ args = 0, pretend = 0, frame = 48
 1995              		@ frame_needed = 1, uses_anonymous_args = 0
 1996 0000 80B5     		push	{r7, lr}
 1997              	.LCFI62:
 1998              		.cfi_def_cfa_offset 8
 1999              		.cfi_offset 7, -8
 2000              		.cfi_offset 14, -4
 2001 0002 8CB0     		sub	sp, sp, #48
 2002              	.LCFI63:
 2003              		.cfi_def_cfa_offset 56
 2004 0004 00AF     		add	r7, sp, #0
 2005              	.LCFI64:
 2006              		.cfi_def_cfa_register 7
 2007 0006 7860     		str	r0, [r7, #4]
 860:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   status_t Status = (uint32_t)DAVEApp_SUCCESS;
 2008              		.loc 2 860 0
 2009 0008 4FF00003 		mov	r3, #0
 2010 000c FB62     		str	r3, [r7, #44]
 861:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_ENTRY(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_ENTRY);
 862:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_17_1 >>> */  
 863:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   /*Check Whether Initialization Process is successful */
 864:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   if (SDMMC003_Handle.InitializeFlag != 1 )
 2011              		.loc 2 864 0
 2012 000e 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 2013 0012 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 2014 0016 1B7A     		ldrb	r3, [r3, #8]
 2015 0018 DBB2     		uxtb	r3, r3
 2016 001a 012B     		cmp	r3, #1
 2017 001c 03D0     		beq	.L111
 865:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 866:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = (uint32_t)SDMMC003_INIT_FAIL;
 2018              		.loc 2 866 0
 2019 001e 4FF02A03 		mov	r3, #42
 2020 0022 FB62     		str	r3, [r7, #44]
 2021 0024 54E0     		b	.L112
 2022              	.L111:
 867:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   }
 868:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   /* SD High capacity card i.e. CSD V2*/
 869:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_17_2 >>> */
 870:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   else if ((SDMMC003_Handle.CardType & SDMMC003_SD_HIGH_CAPACITY) != 0)
 2023              		.loc 2 870 0
 2024 0026 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 2025 002a C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 2026 002e 9B78     		ldrb	r3, [r3, #2]
 2027 0030 DBB2     		uxtb	r3, r3
 2028 0032 03F00403 		and	r3, r3, #4
 2029 0036 002B     		cmp	r3, #0
 2030 0038 25D0     		beq	.L113
 2031              	.LBB4:
 871:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 872:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SDMMC003_CSDV2Type TmpCsdV2 = {0};
 2032              		.loc 2 872 0
 2033 003a 07F11C03 		add	r3, r7, #28
 2034 003e 4FF00002 		mov	r2, #0
 2035 0042 1A60     		str	r2, [r3, #0]
 2036 0044 03F10403 		add	r3, r3, #4
 2037 0048 4FF00002 		mov	r2, #0
 2038 004c 1A60     		str	r2, [r3, #0]
 2039 004e 03F10403 		add	r3, r3, #4
 2040 0052 4FF00002 		mov	r2, #0
 2041 0056 1A60     		str	r2, [r3, #0]
 2042 0058 03F10403 		add	r3, r3, #4
 2043 005c 4FF00002 		mov	r2, #0
 2044 0060 1A60     		str	r2, [r3, #0]
 2045 0062 03F10403 		add	r3, r3, #4
 873:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /*Get CSD function */
 874:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_GetCsd((void *)&TmpCsdV2);
 2046              		.loc 2 874 0
 2047 0066 07F11C03 		add	r3, r7, #28
 2048 006a 1846     		mov	r0, r3
 2049 006c FFF7FEFF 		bl	SDMMC003_GetCsd
 2050 0070 F862     		str	r0, [r7, #44]
 875:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     *(uint32_t *)Buffer = TmpCsdV2.EraseSectorSize + 1;
 2051              		.loc 2 875 0
 2052 0072 3B8C     		ldrh	r3, [r7, #32]	@ movhi
 2053 0074 C3F3C613 		ubfx	r3, r3, #7, #7
 2054 0078 DBB2     		uxtb	r3, r3
 2055 007a 03F10103 		add	r3, r3, #1
 2056 007e 1A46     		mov	r2, r3
 2057 0080 7B68     		ldr	r3, [r7, #4]
 2058 0082 1A60     		str	r2, [r3, #0]
 2059 0084 24E0     		b	.L112
 2060              	.L113:
 2061              	.LBE4:
 2062              	.LBB5:
 876:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   }
 877:../Dave/Generated/src/SDMMC003/SDMMC003.c **** #if SDMMC_SUPPORT_MMC_CARD
 878:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   /* SDMMC_MMC card */
 879:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_17_3 >>> */
 880:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   else if ((SDMMC003_Handle.CardType & SDMMC003_MMC )!= 0)
 881:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 882:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SDMMC003_MMCCSDType TmpMmcCsd = {0};
 883:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /*Get csd function */
 884:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_GetCsd((void *)&TmpMmcCsd);
 885:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     *(uint32_t *)Buffer =  (TmpMmcCsd.EraseGrpSize + 1) *   \
 886:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                    (TmpMmcCsd.EraseGrpMult + 1);
 887:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   }
 888:../Dave/Generated/src/SDMMC003/SDMMC003.c **** #endif
 889:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   /* SD standard capacity card i.e. CSD V1*/
 890:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_17_4 >>> */
 891:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   else
 892:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 893:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SDMMC003_CSDV1Type TmpCsdV1  = {0};
 2063              		.loc 2 893 0
 2064 0086 07F10C03 		add	r3, r7, #12
 2065 008a 4FF00002 		mov	r2, #0
 2066 008e 1A60     		str	r2, [r3, #0]
 2067 0090 03F10403 		add	r3, r3, #4
 2068 0094 4FF00002 		mov	r2, #0
 2069 0098 1A60     		str	r2, [r3, #0]
 2070 009a 03F10403 		add	r3, r3, #4
 2071 009e 4FF00002 		mov	r2, #0
 2072 00a2 1A60     		str	r2, [r3, #0]
 2073 00a4 03F10403 		add	r3, r3, #4
 2074 00a8 4FF00002 		mov	r2, #0
 2075 00ac 1A60     		str	r2, [r3, #0]
 2076 00ae 03F10403 		add	r3, r3, #4
 894:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /*Get csd function */
 895:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_GetCsd((void *)&TmpCsdV1);
 2077              		.loc 2 895 0
 2078 00b2 07F10C03 		add	r3, r7, #12
 2079 00b6 1846     		mov	r0, r3
 2080 00b8 FFF7FEFF 		bl	SDMMC003_GetCsd
 2081 00bc F862     		str	r0, [r7, #44]
 896:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     *(uint32_t *)Buffer = TmpCsdV1.EraseSectorSize + 1;
 2082              		.loc 2 896 0
 2083 00be 3B8A     		ldrh	r3, [r7, #16]	@ movhi
 2084 00c0 C3F3C613 		ubfx	r3, r3, #7, #7
 2085 00c4 DBB2     		uxtb	r3, r3
 2086 00c6 03F10103 		add	r3, r3, #1
 2087 00ca 1A46     		mov	r2, r3
 2088 00cc 7B68     		ldr	r3, [r7, #4]
 2089 00ce 1A60     		str	r2, [r3, #0]
 2090              	.L112:
 2091              	.LBE5:
 897:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   }
 898:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_EXIT(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_EXIT);
 899:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  return  Status;
 2092              		.loc 2 899 0
 2093 00d0 FB6A     		ldr	r3, [r7, #44]
 900:../Dave/Generated/src/SDMMC003/SDMMC003.c **** }
 2094              		.loc 2 900 0
 2095 00d2 1846     		mov	r0, r3
 2096 00d4 07F13007 		add	r7, r7, #48
 2097 00d8 BD46     		mov	sp, r7
 2098 00da 80BD     		pop	{r7, pc}
 2099              		.cfi_endproc
 2100              	.LFE133:
 2102              		.section	.text.SDMMC003_FlushDiskWriteCache,"ax",%progbits
 2103              		.align	2
 2104              		.global	SDMMC003_FlushDiskWriteCache
 2105              		.thumb
 2106              		.thumb_func
 2108              	SDMMC003_FlushDiskWriteCache:
 2109              	.LFB134:
 901:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 902:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_18 >>> */
 903:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*
 904:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  *  This function Flushes Disk Cache from the card
 905:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  */
 906:../Dave/Generated/src/SDMMC003/SDMMC003.c **** status_t SDMMC003_FlushDiskWriteCache()
 907:../Dave/Generated/src/SDMMC003/SDMMC003.c **** {
 2110              		.loc 2 907 0
 2111              		.cfi_startproc
 2112              		@ args = 0, pretend = 0, frame = 8
 2113              		@ frame_needed = 1, uses_anonymous_args = 0
 2114              		@ link register save eliminated.
 2115 0000 80B4     		push	{r7}
 2116              	.LCFI65:
 2117              		.cfi_def_cfa_offset 4
 2118              		.cfi_offset 7, -4
 2119 0002 83B0     		sub	sp, sp, #12
 2120              	.LCFI66:
 2121              		.cfi_def_cfa_offset 16
 2122 0004 00AF     		add	r7, sp, #0
 2123              	.LCFI67:
 2124              		.cfi_def_cfa_register 7
 908:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   status_t Status  = (uint32_t)DAVEApp_SUCCESS;
 2125              		.loc 2 908 0
 2126 0006 4FF00003 		mov	r3, #0
 2127 000a 7B60     		str	r3, [r7, #4]
 909:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_ENTRY(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_ENTRY);
 910:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_18_1 >>> */  
 911:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   /*Check Whether Initialization Process is successful */
 912:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   if (SDMMC003_Handle.InitializeFlag != 1 )
 2128              		.loc 2 912 0
 2129 000c 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 2130 0010 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 2131 0014 1B7A     		ldrb	r3, [r3, #8]
 2132 0016 DBB2     		uxtb	r3, r3
 2133 0018 012B     		cmp	r3, #1
 2134 001a 02D0     		beq	.L116
 913:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 914:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = (uint32_t)SDMMC003_INIT_FAIL;
 2135              		.loc 2 914 0
 2136 001c 4FF02A03 		mov	r3, #42
 2137 0020 7B60     		str	r3, [r7, #4]
 2138              	.L116:
 915:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   }
 916:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_EXIT(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_EXIT);
 917:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   return Status;
 2139              		.loc 2 917 0
 2140 0022 7B68     		ldr	r3, [r7, #4]
 918:../Dave/Generated/src/SDMMC003/SDMMC003.c **** }
 2141              		.loc 2 918 0
 2142 0024 1846     		mov	r0, r3
 2143 0026 07F10C07 		add	r7, r7, #12
 2144 002a BD46     		mov	sp, r7
 2145 002c 80BC     		pop	{r7}
 2146 002e 7047     		bx	lr
 2147              		.cfi_endproc
 2148              	.LFE134:
 2150              		.section	.text.SDMMC003_GetSdStatus,"ax",%progbits
 2151              		.align	2
 2152              		.global	SDMMC003_GetSdStatus
 2153              		.thumb
 2154              		.thumb_func
 2156              	SDMMC003_GetSdStatus:
 2157              	.LFB135:
 919:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 920:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_19>>> */
 921:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*
 922:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * This function is use to Get SD Status Information
 923:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  */
 924:../Dave/Generated/src/SDMMC003/SDMMC003.c **** status_t SDMMC003_GetSdStatus(void *Buffer)
 925:../Dave/Generated/src/SDMMC003/SDMMC003.c **** {
 2158              		.loc 2 925 0
 2159              		.cfi_startproc
 2160              		@ args = 0, pretend = 0, frame = 24
 2161              		@ frame_needed = 1, uses_anonymous_args = 0
 2162 0000 80B5     		push	{r7, lr}
 2163              	.LCFI68:
 2164              		.cfi_def_cfa_offset 8
 2165              		.cfi_offset 7, -8
 2166              		.cfi_offset 14, -4
 2167 0002 88B0     		sub	sp, sp, #32
 2168              	.LCFI69:
 2169              		.cfi_def_cfa_offset 40
 2170 0004 02AF     		add	r7, sp, #8
 2171              	.LCFI70:
 2172              		.cfi_def_cfa 7, 32
 2173 0006 7860     		str	r0, [r7, #4]
 926:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint32_t Argument = 0;
 2174              		.loc 2 926 0
 2175 0008 4FF00003 		mov	r3, #0
 2176 000c 3B61     		str	r3, [r7, #16]
 927:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint32_t CardStatus = 0;
 2177              		.loc 2 927 0
 2178 000e 4FF00003 		mov	r3, #0
 2179 0012 FB60     		str	r3, [r7, #12]
 928:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   status_t Status = (uint32_t)SDMMC003_ERROR;
 2180              		.loc 2 928 0
 2181 0014 4FF00103 		mov	r3, #1
 2182 0018 7B61     		str	r3, [r7, #20]
 929:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_ENTRY(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_ENTRY);
 930:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   do
 931:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 932:../Dave/Generated/src/SDMMC003/SDMMC003.c **** #if SDMMC_UVP_TEST
 933:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if (Test_TriggerInterrupt.Trigger_CommandErrorInterrupt== TRUE)
 934:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 935:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       /* Disable the Command Complete Status Interrupt */
 936:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       SDMMC->EN_INT_STATUS_NORM &= ~( SDMMC_EN_INT_STATUS_NORM_CMD_COMPLETE_EN_Msk);
 937:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       /* Disable the Command Complete Signal Interrupt */
 938:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       SDMMC->EN_INT_SIGNAL_NORM &= ~( SDMMC_EN_INT_SIGNAL_NORM_CMD_COMPLETE_EN_Msk );
 939:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 940:../Dave/Generated/src/SDMMC003/SDMMC003.c **** #endif
 941:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Select the card ie.cmd7 */
 942:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_lSwitchToTransferState();
 2183              		.loc 2 942 0
 2184 001a FFF7FEFF 		bl	SDMMC003_lSwitchToTransferState
 2185 001e 7861     		str	r0, [r7, #20]
 943:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_19_1>>> */
 944:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if( Status != (uint32_t)DAVEApp_SUCCESS)
 2186              		.loc 2 944 0
 2187 0020 7B69     		ldr	r3, [r7, #20]
 2188 0022 002B     		cmp	r3, #0
 2189 0024 4AD1     		bne	.L123
 2190              	.L119:
 945:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 946:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 947:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 948:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Send the Application Specific Command i.e. Command 55.*/
 949:../Dave/Generated/src/SDMMC003/SDMMC003.c **** #if SDMMC_UVP_TEST
 950:../Dave/Generated/src/SDMMC003/SDMMC003.c ****    if (Test_TriggerInterrupt.Trigger_Cmd55_TC54 == TRUE)
 951:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 952:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       Test_TriggerInterrupt.Trigger_Cmd55Error = TRUE;
 953:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 954:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if (Test_TriggerInterrupt.Trigger_Cmd55Error == TRUE)
 955:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 956:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       /* Disable the Command Complete Status Interrupt */
 957:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       SDMMC->EN_INT_STATUS_NORM &= ~( SDMMC_EN_INT_STATUS_NORM_CMD_COMPLETE_EN_Msk);
 958:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       /* Disable the Command Complete Signal Interrupt */
 959:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       SDMMC->EN_INT_SIGNAL_NORM &= ~( SDMMC_EN_INT_SIGNAL_NORM_CMD_COMPLETE_EN_Msk );
 960:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 961:../Dave/Generated/src/SDMMC003/SDMMC003.c **** #endif
 962:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Argument |= SDMMC003_CardInfo.Rca << SDMMC003_ARG_RCA_BITPOS;
 2191              		.loc 2 962 0
 2192 0026 40F20003 		movw	r3, #:lower16:SDMMC003_CardInfo
 2193 002a C0F20003 		movt	r3, #:upper16:SDMMC003_CardInfo
 2194 002e 9B8D     		ldrh	r3, [r3, #44]
 2195 0030 4FEA0343 		lsl	r3, r3, #16
 2196 0034 3A69     		ldr	r2, [r7, #16]
 2197 0036 1343     		orrs	r3, r3, r2
 2198 0038 3B61     		str	r3, [r7, #16]
 963:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_lSendCommand(&(SDMMC003_COMMON_COMMAND(55)),Argument, \
 2199              		.loc 2 963 0
 2200 003a 40F20003 		movw	r3, #:lower16:SDMMC003_SDHashTable
 2201 003e C0F20003 		movt	r3, #:upper16:SDMMC003_SDHashTable
 2202 0042 93F83730 		ldrb	r3, [r3, #55]	@ zero_extendqisi2
 2203 0046 4FEA4302 		lsl	r2, r3, #1
 2204 004a 40F20003 		movw	r3, #:lower16:SDMMC003_Command
 2205 004e C0F20003 		movt	r3, #:upper16:SDMMC003_Command
 2206 0052 D218     		adds	r2, r2, r3
 964:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                     SDMMC003_RESPONSE_R1,&CardStatus);
 2207              		.loc 2 964 0
 2208 0054 07F10C03 		add	r3, r7, #12
 963:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_lSendCommand(&(SDMMC003_COMMON_COMMAND(55)),Argument, \
 2209              		.loc 2 963 0
 2210 0058 1046     		mov	r0, r2
 2211 005a 3969     		ldr	r1, [r7, #16]
 2212 005c 4FF00102 		mov	r2, #1
 2213 0060 FFF7FEFF 		bl	SDMMC003_lSendCommand
 2214 0064 7861     		str	r0, [r7, #20]
 965:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_19_2>>> */
 966:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if( Status != (uint32_t)DAVEApp_SUCCESS)
 2215              		.loc 2 966 0
 2216 0066 7B69     		ldr	r3, [r7, #20]
 2217 0068 002B     		cmp	r3, #0
 2218 006a 29D1     		bne	.L124
 2219              	.L121:
 967:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 968:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 969:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
 970:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /*  Set Transfer Mode Register */
 971:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SET_BIT( SDMMC->TRANSFER_MODE, SDMMC_TRANSFER_MODE_TX_DIR_SELECT_Pos);
 2220              		.loc 2 971 0
 2221 006c 4FF44043 		mov	r3, #49152
 2222 0070 C4F60103 		movt	r3, 18433
 2223 0074 4FF44042 		mov	r2, #49152
 2224 0078 C4F60102 		movt	r2, 18433
 2225 007c 9289     		ldrh	r2, [r2, #12]	@ movhi
 2226 007e 92B2     		uxth	r2, r2
 2227 0080 42F01002 		orr	r2, r2, #16
 2228 0084 92B2     		uxth	r2, r2
 2229 0086 9A81     		strh	r2, [r3, #12]	@ movhi
 972:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Read the SD status from the data line */
 973:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<<DD_SDMMC_API_19_3>>> */
 974:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_lSingleBlockTransfer( &(SDMMC003_SD_COMMAND(59)),\
 2230              		.loc 2 974 0
 2231 0088 40F20003 		movw	r3, #:lower16:SDMMC003_SDHashTable
 2232 008c C0F20003 		movt	r3, #:upper16:SDMMC003_SDHashTable
 2233 0090 93F83B30 		ldrb	r3, [r3, #59]	@ zero_extendqisi2
 2234 0094 4FEA4302 		lsl	r2, r3, #1
 2235 0098 40F20003 		movw	r3, #:lower16:SDMMC003_Command
 2236 009c C0F20003 		movt	r3, #:upper16:SDMMC003_Command
 2237 00a0 D318     		adds	r3, r2, r3
 2238 00a2 4FF00102 		mov	r2, #1
 2239 00a6 0092     		str	r2, [sp, #0]
 2240 00a8 1846     		mov	r0, r3
 2241 00aa 4FF00001 		mov	r1, #0
 2242 00ae 4FF04002 		mov	r2, #64
 2243 00b2 7B68     		ldr	r3, [r7, #4]
 2244 00b4 FFF7FEFF 		bl	SDMMC003_lSingleBlockTransfer
 2245 00b8 7861     		str	r0, [r7, #20]
 2246 00ba 02E0     		b	.L120
 2247              	.L123:
 946:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 2248              		.loc 2 946 0
 2249 00bc 00BF     		nop
 2250 00be 00E0     		b	.L120
 2251              	.L124:
 968:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 2252              		.loc 2 968 0
 2253 00c0 00BF     		nop
 2254              	.L120:
 975:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                             SDMMC003_ARGUMENT0,64,\
 976:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                             (uint32_t*)Buffer,\
 977:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                             SDMMC003_READ_FROM_BUFF);
 978:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   } while(0);
 979:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   /* Debug Log message .*/
 980:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   INFO(GID_SDMMC00x,Status,0,0);
 981:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   FUNCTION_EXIT(GID_SDMMC00x, (uint32_t)SDMMC003_FUNCTION_EXIT);
 982:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   return Status;
 2255              		.loc 2 982 0
 2256 00c2 7B69     		ldr	r3, [r7, #20]
 983:../Dave/Generated/src/SDMMC003/SDMMC003.c **** }
 2257              		.loc 2 983 0
 2258 00c4 1846     		mov	r0, r3
 2259 00c6 07F11807 		add	r7, r7, #24
 2260 00ca BD46     		mov	sp, r7
 2261 00cc 80BD     		pop	{r7, pc}
 2262              		.cfi_endproc
 2263              	.LFE135:
 2265 00ce 00BF     		.section	.text.SDMMC003_EjectCard,"ax",%progbits
 2266              		.align	2
 2267              		.global	SDMMC003_EjectCard
 2268              		.thumb
 2269              		.thumb_func
 2271              	SDMMC003_EjectCard:
 2272              	.LFB136:
 984:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
 985:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_20 >>> */
 986:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*
 987:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * This function is use to  de-activate the  Card
 988:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  */
 989:../Dave/Generated/src/SDMMC003/SDMMC003.c **** status_t SDMMC003_EjectCard()
 990:../Dave/Generated/src/SDMMC003/SDMMC003.c **** {
 2273              		.loc 2 990 0
 2274              		.cfi_startproc
 2275              		@ args = 0, pretend = 0, frame = 8
 2276              		@ frame_needed = 1, uses_anonymous_args = 0
 2277 0000 80B5     		push	{r7, lr}
 2278              	.LCFI71:
 2279              		.cfi_def_cfa_offset 8
 2280              		.cfi_offset 7, -8
 2281              		.cfi_offset 14, -4
 2282 0002 82B0     		sub	sp, sp, #8
 2283              	.LCFI72:
 2284              		.cfi_def_cfa_offset 16
 2285 0004 00AF     		add	r7, sp, #0
 2286              	.LCFI73:
 2287              		.cfi_def_cfa_register 7
 991:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   status_t Status = (uint32_t)SDMMC003_ERROR;
 2288              		.loc 2 991 0
 2289 0006 4FF00103 		mov	r3, #1
 2290 000a 7B60     		str	r3, [r7, #4]
 992:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   uint32_t Argument = 0;
 2291              		.loc 2 992 0
 2292 000c 4FF00003 		mov	r3, #0
 2293 0010 3B60     		str	r3, [r7, #0]
 993:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   do
 994:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
 995:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_20_1 >>> */
 996:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if (SDMMC003_Handle.State & SDMMC003_STATE_NO_CARD )
 2294              		.loc 2 996 0
 2295 0012 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 2296 0016 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 2297 001a 1B88     		ldrh	r3, [r3, #0]	@ movhi
 2298 001c 9BB2     		uxth	r3, r3
 2299 001e 03F00203 		and	r3, r3, #2
 2300 0022 002B     		cmp	r3, #0
 2301 0024 2BD1     		bne	.L130
 2302              	.L126:
 997:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
 998:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 999:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }/* End of "if ((SDMMC003_Handle.State & SDMMC003_STATE_NO_CARD )!= 1)" */
1000:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Send Command 15 to de-activate the card */
1001:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Argument |= SDMMC003_CardInfo.Rca << SDMMC003_ARG_RCA_BITPOS;
 2303              		.loc 2 1001 0
 2304 0026 40F20003 		movw	r3, #:lower16:SDMMC003_CardInfo
 2305 002a C0F20003 		movt	r3, #:upper16:SDMMC003_CardInfo
 2306 002e 9B8D     		ldrh	r3, [r3, #44]
 2307 0030 4FEA0343 		lsl	r3, r3, #16
 2308 0034 3A68     		ldr	r2, [r7, #0]
 2309 0036 1343     		orrs	r3, r3, r2
 2310 0038 3B60     		str	r3, [r7, #0]
1002:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_lSendCommand( &(SDMMC003_COMMON_COMMAND(15)), Argument, \
 2311              		.loc 2 1002 0
 2312 003a 40F20003 		movw	r3, #:lower16:SDMMC003_SDHashTable
 2313 003e C0F20003 		movt	r3, #:upper16:SDMMC003_SDHashTable
 2314 0042 DB7B     		ldrb	r3, [r3, #15]	@ zero_extendqisi2
 2315 0044 4FEA4302 		lsl	r2, r3, #1
 2316 0048 40F20003 		movw	r3, #:lower16:SDMMC003_Command
 2317 004c C0F20003 		movt	r3, #:upper16:SDMMC003_Command
 2318 0050 D318     		adds	r3, r2, r3
 2319 0052 1846     		mov	r0, r3
 2320 0054 3968     		ldr	r1, [r7, #0]
 2321 0056 4FF00002 		mov	r2, #0
 2322 005a 4FF00003 		mov	r3, #0
 2323 005e FFF7FEFF 		bl	SDMMC003_lSendCommand
 2324 0062 7860     		str	r0, [r7, #4]
1003:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                     SDMMC003_NO_RESPONSE,  NULL);
1004:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_20_2 >>> */
1005:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     if (Status != (uint32_t)DAVEApp_SUCCESS)
 2325              		.loc 2 1005 0
 2326 0064 7B68     		ldr	r3, [r7, #4]
 2327 0066 002B     		cmp	r3, #0
 2328 0068 0BD1     		bne	.L131
 2329              	.L128:
1006:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     {
1007:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
1008:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     }
1009:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Card Cleanup */
1010:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SDMMC003_lCardCleanUp();
 2330              		.loc 2 1010 0
 2331 006a FFF7FEFF 		bl	SDMMC003_lCardCleanUp
1011:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SDMMC003_Handle.InitializeFlag = 0;
 2332              		.loc 2 1011 0
 2333 006e 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 2334 0072 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 2335 0076 4FF00002 		mov	r2, #0
 2336 007a 1A72     		strb	r2, [r3, #8]
 2337 007c 02E0     		b	.L127
 2338              	.L130:
 998:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 2339              		.loc 2 998 0
 2340 007e 00BF     		nop
 2341 0080 00E0     		b	.L127
 2342              	.L131:
1007:../Dave/Generated/src/SDMMC003/SDMMC003.c ****       break;
 2343              		.loc 2 1007 0
 2344 0082 00BF     		nop
 2345              	.L127:
1012:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   } while(0);
1013:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   /* Debug Log message .*/
1014:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   INFO(GID_SDMMC00x,Status,0,0);
1015:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   return Status; 
 2346              		.loc 2 1015 0
 2347 0084 7B68     		ldr	r3, [r7, #4]
1016:../Dave/Generated/src/SDMMC003/SDMMC003.c **** }
 2348              		.loc 2 1016 0
 2349 0086 1846     		mov	r0, r3
 2350 0088 07F10807 		add	r7, r7, #8
 2351 008c BD46     		mov	sp, r7
 2352 008e 80BD     		pop	{r7, pc}
 2353              		.cfi_endproc
 2354              	.LFE136:
 2356              		.section	.text.SDMMC003_Init,"ax",%progbits
 2357              		.align	2
 2358              		.global	SDMMC003_Init
 2359              		.thumb
 2360              		.thumb_func
 2362              	SDMMC003_Init:
 2363              	.LFB137:
1017:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
1018:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_22 >>> */
1019:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*
1020:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * This function brings the SDMMC peripheral out of reset.
1021:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  */
1022:../Dave/Generated/src/SDMMC003/SDMMC003.c **** void SDMMC003_Init()
1023:../Dave/Generated/src/SDMMC003/SDMMC003.c **** {
 2364              		.loc 2 1023 0
 2365              		.cfi_startproc
 2366              		@ args = 0, pretend = 0, frame = 0
 2367              		@ frame_needed = 1, uses_anonymous_args = 0
 2368 0000 80B5     		push	{r7, lr}
 2369              	.LCFI74:
 2370              		.cfi_def_cfa_offset 8
 2371              		.cfi_offset 7, -8
 2372              		.cfi_offset 14, -4
 2373 0002 00AF     		add	r7, sp, #0
 2374              	.LCFI75:
 2375              		.cfi_def_cfa_register 7
1024:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   RESET001_DeassertReset(PER1_MMC);
 2376              		.loc 2 1024 0
 2377 0004 4FF04000 		mov	r0, #64
 2378 0008 C1F20000 		movt	r0, 4096
 2379 000c FFF7FEFF 		bl	RESET001_DeassertReset
1025:../Dave/Generated/src/SDMMC003/SDMMC003.c **** }
 2380              		.loc 2 1025 0
 2381 0010 80BD     		pop	{r7, pc}
 2382              		.cfi_endproc
 2383              	.LFE137:
 2385 0012 00BF     		.section	.text.SDMMC003_Start,"ax",%progbits
 2386              		.align	2
 2387              		.global	SDMMC003_Start
 2388              		.thumb
 2389              		.thumb_func
 2391              	SDMMC003_Start:
 2392              	.LFB138:
1026:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
1027:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_23 >>> */
1028:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*
1029:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * This function performs the SDMMC LLD App Initialization which includes Host Controller Initializ
1030:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * Card Initialization and Reading Card Registers.
1031:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  */
1032:../Dave/Generated/src/SDMMC003/SDMMC003.c **** status_t SDMMC003_Start()
1033:../Dave/Generated/src/SDMMC003/SDMMC003.c **** {
 2393              		.loc 2 1033 0
 2394              		.cfi_startproc
 2395              		@ args = 0, pretend = 0, frame = 8
 2396              		@ frame_needed = 1, uses_anonymous_args = 0
 2397 0000 80B5     		push	{r7, lr}
 2398              	.LCFI76:
 2399              		.cfi_def_cfa_offset 8
 2400              		.cfi_offset 7, -8
 2401              		.cfi_offset 14, -4
 2402 0002 82B0     		sub	sp, sp, #8
 2403              	.LCFI77:
 2404              		.cfi_def_cfa_offset 16
 2405 0004 00AF     		add	r7, sp, #0
 2406              	.LCFI78:
 2407              		.cfi_def_cfa_register 7
1034:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   status_t Status =  (uint32_t)SDMMC003_HOST_CONTROLLER_INITIALIZED;
 2408              		.loc 2 1034 0
 2409 0006 4FF02C03 		mov	r3, #44
 2410 000a 7B60     		str	r3, [r7, #4]
1035:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_23_1 >>> */  
1036:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   /* Check If Host controller is already Initialized */
1037:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   if ( (SDMMC003_Handle.State & SDMMC003_STATE_HC_INITIALIZED) == 0)
 2411              		.loc 2 1037 0
 2412 000c 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 2413 0010 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 2414 0014 1B88     		ldrh	r3, [r3, #0]	@ movhi
 2415 0016 9BB2     		uxth	r3, r3
 2416 0018 03F02003 		and	r3, r3, #32
 2417 001c 002B     		cmp	r3, #0
 2418 001e 1AD1     		bne	.L134
1038:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
1039:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Enable Interrupt */
1040:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     NVIC_SetPriority(SDMMC0_0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), \
 2419              		.loc 2 1040 0
 2420 0020 FFF7FEFF 		bl	NVIC_GetPriorityGrouping
 2421 0024 0346     		mov	r3, r0
 2422 0026 1846     		mov	r0, r3
 2423 0028 4FF02801 		mov	r1, #40
 2424 002c 4FF00002 		mov	r2, #0
 2425 0030 FFF7FEFF 		bl	NVIC_EncodePriority
 2426 0034 0346     		mov	r3, r0
 2427 0036 4FF06A00 		mov	r0, #106
 2428 003a 1946     		mov	r1, r3
 2429 003c FFF7FEFF 		bl	NVIC_SetPriority
1041:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                                         SDMMC_PREEMPTION_PRIORITY,\
1042:../Dave/Generated/src/SDMMC003/SDMMC003.c ****                                                         SDMMC_SUB_PRIORITY));
1043:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     NVIC_ClearPendingIRQ(SDMMC0_0_IRQn);
 2430              		.loc 2 1043 0
 2431 0040 4FF06A00 		mov	r0, #106
 2432 0044 FFF7FEFF 		bl	NVIC_ClearPendingIRQ
1044:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     NVIC_EnableIRQ(SDMMC0_0_IRQn);
 2433              		.loc 2 1044 0
 2434 0048 4FF06A00 		mov	r0, #106
 2435 004c FFF7FEFF 		bl	NVIC_EnableIRQ
1045:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_23_1 >>> */
1046:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     /* Host Controller Initialize */
1047:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     Status = SDMMC003_HostControllerInit();
 2436              		.loc 2 1047 0
 2437 0050 FFF7FEFF 		bl	SDMMC003_HostControllerInit
 2438 0054 7860     		str	r0, [r7, #4]
 2439              	.L134:
1048:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   }
1049:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   return Status;
 2440              		.loc 2 1049 0
 2441 0056 7B68     		ldr	r3, [r7, #4]
1050:../Dave/Generated/src/SDMMC003/SDMMC003.c **** }
 2442              		.loc 2 1050 0
 2443 0058 1846     		mov	r0, r3
 2444 005a 07F10807 		add	r7, r7, #8
 2445 005e BD46     		mov	sp, r7
 2446 0060 80BD     		pop	{r7, pc}
 2447              		.cfi_endproc
 2448              	.LFE138:
 2450 0062 00BF     		.section	.text.SDMMC003_CardDetectionSupport,"ax",%progbits
 2451              		.align	2
 2452              		.global	SDMMC003_CardDetectionSupport
 2453              		.thumb
 2454              		.thumb_func
 2456              	SDMMC003_CardDetectionSupport:
 2457              	.LFB139:
1051:../Dave/Generated/src/SDMMC003/SDMMC003.c **** 
1052:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_24 >>> */
1053:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /*
1054:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * This function performs the SDMMC LLD App Initialization which includes Host Controller Initializ
1055:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  * Card Initialization and Reading Card Registers.
1056:../Dave/Generated/src/SDMMC003/SDMMC003.c ****  */
1057:../Dave/Generated/src/SDMMC003/SDMMC003.c **** status_t SDMMC003_CardDetectionSupport()
1058:../Dave/Generated/src/SDMMC003/SDMMC003.c **** {
 2458              		.loc 2 1058 0
 2459              		.cfi_startproc
 2460              		@ args = 0, pretend = 0, frame = 8
 2461              		@ frame_needed = 1, uses_anonymous_args = 0
 2462 0000 80B5     		push	{r7, lr}
 2463              	.LCFI79:
 2464              		.cfi_def_cfa_offset 8
 2465              		.cfi_offset 7, -8
 2466              		.cfi_offset 14, -4
 2467 0002 82B0     		sub	sp, sp, #8
 2468              	.LCFI80:
 2469              		.cfi_def_cfa_offset 16
 2470 0004 00AF     		add	r7, sp, #0
 2471              	.LCFI81:
 2472              		.cfi_def_cfa_register 7
1059:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   status_t Status;
1060:../Dave/Generated/src/SDMMC003/SDMMC003.c **** /* <<< DD_SDMMC_API_24_1 >>> */
1061:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   Status = SDMMC003_lCardIdentificationProcess();
 2473              		.loc 2 1061 0
 2474 0006 FFF7FEFF 		bl	SDMMC003_lCardIdentificationProcess
 2475 000a 7860     		str	r0, [r7, #4]
1062:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   if (Status == (uint32_t)DAVEApp_SUCCESS)
 2476              		.loc 2 1062 0
 2477 000c 7B68     		ldr	r3, [r7, #4]
 2478 000e 002B     		cmp	r3, #0
 2479 0010 06D1     		bne	.L137
1063:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   {
1064:../Dave/Generated/src/SDMMC003/SDMMC003.c ****     SDMMC003_Handle.InitializeFlag = 1;  
 2480              		.loc 2 1064 0
 2481 0012 40F20003 		movw	r3, #:lower16:SDMMC003_Handle
 2482 0016 C0F20003 		movt	r3, #:upper16:SDMMC003_Handle
 2483 001a 4FF00102 		mov	r2, #1
 2484 001e 1A72     		strb	r2, [r3, #8]
 2485              	.L137:
1065:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   }
1066:../Dave/Generated/src/SDMMC003/SDMMC003.c ****   return Status;
 2486              		.loc 2 1066 0
 2487 0020 7B68     		ldr	r3, [r7, #4]
1067:../Dave/Generated/src/SDMMC003/SDMMC003.c **** }
 2488              		.loc 2 1067 0
 2489 0022 1846     		mov	r0, r3
 2490 0024 07F10807 		add	r7, r7, #8
 2491 0028 BD46     		mov	sp, r7
 2492 002a 80BD     		pop	{r7, pc}
 2493              		.cfi_endproc
 2494              	.LFE139:
 2496              		.text
 2497              	.Letext0:
 2498              		.file 3 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Infineon/XMC4500_series/Include/XMC4500.h"
 2499              		.file 4 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 2500              		.file 5 "F:\\WORK\\SmartHome_checkout1\\XMC4500_RK_HTTPserver\\Dave\\Generated\\inc\\DAVESupport/.
 2501              		.file 6 "F:\\WORK\\SmartHome_checkout1\\XMC4500_RK_HTTPserver\\Dave\\Generated\\inc\\DAVESupport/.
 2502              		.file 7 "F:\\WORK\\SmartHome_checkout1\\XMC4500_RK_HTTPserver\\Dave\\Generated\\inc\\DAVESupport/.
 2503              		.file 8 "F:\\WORK\\SmartHome_checkout1\\XMC4500_RK_HTTPserver\\Dave\\Generated\\inc\\DAVESupport/.
 2504              		.file 9 "F:\\WORK\\SmartHome_checkout1\\XMC4500_RK_HTTPserver\\Dave\\Generated\\inc\\DAVESupport/.
 2505              		.file 10 "../Dave/Generated/src/SDMMC003/../../inc/SDMMC003/SDMMC003_Private.h"
DEFINED SYMBOLS
                            *ABS*:00000000 SDMMC003.c
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:20     .text.NVIC_GetPriorityGrouping:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:24     .text.NVIC_GetPriorityGrouping:00000000 NVIC_GetPriorityGrouping
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:54     .text.NVIC_EnableIRQ:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:58     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:96     .text.NVIC_ClearPendingIRQ:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:100    .text.NVIC_ClearPendingIRQ:00000000 NVIC_ClearPendingIRQ
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:139    .text.NVIC_SetPriority:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:143    .text.NVIC_SetPriority:00000000 NVIC_SetPriority
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:201    .text.NVIC_EncodePriority:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:205    .text.NVIC_EncodePriority:00000000 NVIC_EncodePriority
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:285    .bss:00000000 SDMMC003_Handle
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:282    .bss:00000000 $d
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:288    .text.SDMMC003_HostControllerInit:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:293    .text.SDMMC003_HostControllerInit:00000000 SDMMC003_HostControllerInit
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:414    .text.SDMMC003_HostControllerDeInit:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:419    .text.SDMMC003_HostControllerDeInit:00000000 SDMMC003_HostControllerDeInit
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:482    .text.SDMMC003_CardReadMultipleBlocks:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:487    .text.SDMMC003_CardReadMultipleBlocks:00000000 SDMMC003_CardReadMultipleBlocks
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:593    .text.SDMMC003_CardReadSingleBlock:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:598    .text.SDMMC003_CardReadSingleBlock:00000000 SDMMC003_CardReadSingleBlock
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:701    .text.SDMMC003_CardWriteMultipleBlocks:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:706    .text.SDMMC003_CardWriteMultipleBlocks:00000000 SDMMC003_CardWriteMultipleBlocks
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:812    .text.SDMMC003_CardWriteSingleBlock:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:817    .text.SDMMC003_CardWriteSingleBlock:00000000 SDMMC003_CardWriteSingleBlock
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:920    .rodata:00000000 $d
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:921    .rodata:00000000 .LC0
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:933    .text.SDMMC003_EraseBlock:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:938    .text.SDMMC003_EraseBlock:00000000 SDMMC003_EraseBlock
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:2156   .text.SDMMC003_GetSdStatus:00000000 SDMMC003_GetSdStatus
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:1176   .text.SDMMC003_LockUnlockCard:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:1181   .text.SDMMC003_LockUnlockCard:00000000 SDMMC003_LockUnlockCard
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:1263   .text.SDMMC003_GetLockStatus:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:1268   .text.SDMMC003_GetLockStatus:00000000 SDMMC003_GetLockStatus
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:1355   .text.SDMMC003_GetCurrentState:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:1360   .text.SDMMC003_GetCurrentState:00000000 SDMMC003_GetCurrentState
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:1448   .text.SDMMC003_GetCardType:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:1453   .text.SDMMC003_GetCardType:00000000 SDMMC003_GetCardType
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:1507   .text.SDMMC003_GetCid:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:1512   .text.SDMMC003_GetCid:00000000 SDMMC003_GetCid
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:1655   .text.SDMMC003_GetOcr:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:1660   .text.SDMMC003_GetOcr:00000000 SDMMC003_GetOcr
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:1712   .text.SDMMC003_GetCsd:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:1717   .text.SDMMC003_GetCsd:00000000 SDMMC003_GetCsd
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:1768   .text.SDMMC003_GetCsd:00000044 $d
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:1773   .text.SDMMC003_GetSectorCount:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:1778   .text.SDMMC003_GetSectorCount:00000000 SDMMC003_GetSectorCount
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:1930   .text.SDMMC003_GetSectorSize:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:1935   .text.SDMMC003_GetSectorSize:00000000 SDMMC003_GetSectorSize
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:1985   .text.SDMMC003_GetBlockSize:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:1990   .text.SDMMC003_GetBlockSize:00000000 SDMMC003_GetBlockSize
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:2103   .text.SDMMC003_FlushDiskWriteCache:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:2108   .text.SDMMC003_FlushDiskWriteCache:00000000 SDMMC003_FlushDiskWriteCache
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:2151   .text.SDMMC003_GetSdStatus:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:2266   .text.SDMMC003_EjectCard:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:2271   .text.SDMMC003_EjectCard:00000000 SDMMC003_EjectCard
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:2357   .text.SDMMC003_Init:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:2362   .text.SDMMC003_Init:00000000 SDMMC003_Init
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:2386   .text.SDMMC003_Start:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:2391   .text.SDMMC003_Start:00000000 SDMMC003_Start
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:2451   .text.SDMMC003_CardDetectionSupport:00000000 $t
C:\Users\Mihai\AppData\Local\Temp\ccqiyCOD.s:2456   .text.SDMMC003_CardDetectionSupport:00000000 SDMMC003_CardDetectionSupport
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.1791a5ae2e936ca1033c1c44be394cc7
                           .group:00000000 wm4.SDMMC003_Conf.h.50.e707c07613fb4e6f2eaec982a892429d
                           .group:00000000 wm4.XMC4500.h.45.215f4b8c79f46c7645c15373868d08c0
                           .group:00000000 wm4.core_cm4.h.47.41af406cb4cda82c972f112a9cd0a024
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.3d3d1b4a79aef37532666dc6ee87c6ac
                           .group:00000000 wm4.core_cm4_simd.h.43.b5d1d38735af6366227b4256d330cf13
                           .group:00000000 wm4.core_cm4.h.178.e5ef5ce66d198d7f00f9d0076e267c41
                           .group:00000000 wm4.system_XMC4500.h.29.827f68baa362c84f2abae4ab67dde7c9
                           .group:00000000 wm4.XMC4500.h.198.8e022f279ff353ed081df898dc7b9cf3
                           .group:00000000 wm4.stddef.h.40.50cf36416e06376af8a9dca28536f2e4
                           .group:00000000 wm4.types.h.55.0006b5fda1d606516f2dcaf4aca92b11
                           .group:00000000 wm4.MULTIPLEXER.h.43.4aa654be3ec80895f631b5281bbb9105
                           .group:00000000 wm4.CCU8PWMLIB.h.70.a5d6a5267902b8b4aea2a0224518259a
                           .group:00000000 wm4.DBG001.h.116.d6d9e7459a0faa3905c97c1d2edb339d
                           .group:00000000 wm4.SYSTM001.h.63.668098b2213d40a5bd0db5fbe813cf05
                           .group:00000000 wm4.ETH002_Conf.h.56.5bd2b085b66f43d51abd69396be7f35f
                           .group:00000000 wm4.EthernetPHY.h.54.7af1709186b21e62a5f1d4049da3988b
                           .group:00000000 wm4.ETH001_Conf.h.71.1e151af1ba54dd023e1f942bdf922819
                           .group:00000000 wm4.synopGMAC_plat.h.78.7a90e072b497857344aea4ba1e994097
                           .group:00000000 wm4.synopGMAC_stack_interface.h.73.6be6aaee0ac6637432f4d0589044479b
                           .group:00000000 wm4.SynopGMAC_Dev.h.72.7c89c07cf666d37f5c9b615720d5e111
                           .group:00000000 wm4.synopGMAC_network_interface.h.73.4dd08316a11bc43c8c4a9da15277fb0f
                           .group:00000000 wm4.stdlib.h.13.603ed7eb09a1561ab06840b7c0fcff58
                           .group:00000000 wm4.stddef.h.161.e50ff8a9d5d1abbc15641da28ac571bf
                           .group:00000000 wm4._default_types.h.6.5e12cd604db8ce00b62bb2f02708eaf3
                           .group:00000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:00000000 wm4.stddef.h.161.c6104a0666cf681b6269ddc9b4f516d4
                           .group:00000000 wm4.reent.h.16.9e42f0e588b85e70b2bf6572af57ce64
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.53.c69c7609933ff56d59c757cec2d13230
                           .group:00000000 wm4.string.h.8.ef946ad0bc9ad5c970c365dcd1fc4b0a
                           .group:00000000 wm4.string.h.86.d5c872ff52e2712c985b588a0ef39f3c
                           .group:00000000 wm4.ETH004_Conf.h.56.564c3f309c32b3c742fc91049cf66940
                           .group:00000000 wm4.lwipopts.h.73.a7a63bda1e8216abd1d90275eaaa0027
                           .group:00000000 wm4.arch.h.33.6fa4aa86d33d1490ae882caef7316405
                           .group:00000000 wm4.cpu.h.33.b213c7fd77614ebc3691cef18ad2ff22
                           .group:00000000 wm4.cc.h.66.ec134211c658dcc89de4610e4e7bab46
                           .group:00000000 wm4.arch.h.47.5153c52bfb94ee3b37299920afab6afd
                           .group:00000000 wm4.debug.h.43.557ecd6c90cc70b375bb8a29118be47b
                           .group:00000000 wm4.opt.h.94.d36882acafebb8726bce646fc8b2397b
                           .group:00000000 wm4.err.h.52.37c5d17538f8e8347a9c84196701e92d
                           .group:00000000 wm4.pbuf.h.43.e9a1ad12b97478787a109e22d5306820
                           .group:00000000 wm4.inet.h.46.b516065779826845d16d49f513869a2b
                           .group:00000000 wm4.ip_addr.h.79.9a0ce887ca8c88c22ad7686bcb5105df
                           .group:00000000 wm4.sys.h.65.4a0cd87b9e0d8bb4cd6b30e939b2ca7e
                           .group:00000000 wm4.mem.h.96.20770766e6c9e6c42af6bfa95ef5c63f
                           .group:00000000 wm4.def.h.33.049f911dab26023a266ed46ced0ce4bc
                           .group:00000000 wm4.netif.h.53.c13431a64f0e73a26710e71455725e84
                           .group:00000000 wm4.ip.h.48.ad46847692d4d729760949b27e48a442
                           .group:00000000 wm4.icmp.h.44.450dbf91f594cc26ad19d086cdc83713
                           .group:00000000 wm4.tcp.h.55.5c30b9432fa60afaa85cbdd225b0c683
                           .group:00000000 wm4.udp.h.48.1a8dde095cd0a13580afaba1443e5a3f
                           .group:00000000 wm4.SDMMC003.h.85.b66055f6032a052f5173e3d123f9c61e
                           .group:00000000 wm4.SDMMC001.h.50.3e2fedc7e5ace33db4121d5cc027e8a4
                           .group:00000000 wm4.types.h.23.0d949686bbcadd1621462d4fa1f884f9
                           .group:00000000 wm4.types.h.2.e9cec8c90ab35f77d9f499e06ae02400
                           .group:00000000 wm4.types.h.80.1f2c84c0d57dd52dd9936095d9ac218e
                           .group:00000000 wm4.time.h.16.a4579e68956d2601c6113814b546764b
                           .group:00000000 wm4.diskio.h.7.93a3c8131d08770c060b04d2180fd09a
                           .group:00000000 wm4.diskio.h.42.a863614abe78d56d18ed7cb292d0028d
                           .group:00000000 wm4.ffconf.h.57.4ab321a2116d35ff7f28236ac31fad7c
                           .group:00000000 wm4.ff.h.82.8f05a37d35a49dba2681a7f047fee4ee
                           .group:00000000 wm4.lmm001_debuglog.h.40.8031299705ecf04ad726bd19baff976d
                           .group:00000000 wm4.LMM001.h.42.c21fe9cbedc336738c3dc89405cad216
                           .group:00000000 wm4.stdio.h.27.f2ac352bab34f31f9f478442827b2ba6
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.63.dfdea6580b080784d08faace69b6ed76
                           .group:00000000 wm4.time.h.2.9857e62ad6ac99431e29d58067232314
                           .group:00000000 wm4.time.h.24.c499d4c1915694df17abb795fd34b719
                           .group:00000000 wm4.time.h.124.10ced469f846269cafc58b59c853e1bb
                           .group:00000000 wm4.errno.h.2.ba016d646105af6cad23be83630b6a3f
                           .group:00000000 wm4.errno.h.9.65044c2b5d8494e43f5986ab0a1d770f
                           .group:00000000 wm4.unistd.h.2.6ce1b91c4223f6078c1b210c7538c1d2
                           .group:00000000 wm4.unistd.h.251.605bc560cdc6c3b07b599bb71ac4e425
                           .group:00000000 wm4.malloc.h.4.62bd13b8107d5245f60bd92bb5994838
                           .group:00000000 wm4.malloc.h.148.73b7de3bd065dafbd594b04197a9466e
                           .group:00000000 wm4.reent.h.91.faac4d0ac97c0fcf23d10d0786197642
                           .group:00000000 wm4.SLTHA003.h.100.69cb08672bc6ab3f052aa9d5bd6dc5ca
                           .group:00000000 wm4._default_fcntl.h.6.d036cf640d0f9a06bcff1be55acd66be
                           .group:00000000 wm4.stat.h.2.a761b02482a54847ff0d09dfcff24a5c
                           .group:00000000 wm4.fcntl.h.9.9336f33d7f5028f694c75e6e224e0cf7
                           .group:00000000 wm4.SLTHA001.h.97.d7e87c19a31e3244bdd5839e7cc42a61
                           .group:00000000 wm4.WEBSERVER001_Conf.h.54.cd6d29aaa96a848cbc5321bab5d6cd90
                           .group:00000000 wm4.IO004.h.51.dbf9dd216c57d6a7f14a22b2cb7e5626
                           .group:00000000 wm4.MOTORLIBS.h.59.b2e97de0df555dedfa51e24447b57ab8
                           .group:00000000 wm4.uc_id.h.35.a6c4837fad81477ba31967683332b8cc
                           .group:00000000 wm4.Usic.h.90.22743468abc46f16747d12430b219aaf
                           .group:00000000 wm4.UART001_Conf.h.53.c5c972f6f634bc5116c171852aaab668
                           .group:00000000 wm4.UART001.h.109.3e835815a7a59791d8bd39655f4d4cc9
                           .group:00000000 wm4.NVIC002_Conf.h.63.4809ded45954a78aa476d1e9f44d110e
                           .group:00000000 wm4.ADCGROUP001.h.66.3ee81aba16709c201614af7d67499bdb
                           .group:00000000 wm4.IO001.h.49.4efcabb368feaef60c65bd7504b48505
                           .group:00000000 wm4.ADC001.h.72.a0f6b9479a18584b91fa95e6f862978d
                           .group:00000000 wm4.SDMMC003_Private.h.51.65f011a4ed3b9c916aeb9b57038ffa07

UNDEFINED SYMBOLS
SDMMC003_lReset
SDMMC003_lCardCleanUp
SDMMC003_lCheckSectorBound
SDMMC003_SDHashTable
SDMMC003_Command
SDMMC003_lMultiBlockTransfer
SDMMC003_lSingleBlockTransfer
memset
SDMMC003_lLocalErase
SDMMC003_lSwitchToTransferState
SDMMC003_lCheckLockStatus
SDMMC003_CardInfo
SDMMC003_lSendCommand
memcpy
RESET001_DeassertReset
SDMMC003_lCardIdentificationProcess
