NDFramePage.OnPageTitleLoaded("File:mvau_stream/mvau_stream_control_block.sv","mvau_stream_control_block.sv");NDSummary.OnSummaryLoaded("File:mvau_stream/mvau_stream_control_block.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[370,0,2,"Module","Module"],[371,0,3,"<span class=\"Qualifier\">MVAU Streaming Block Control Unit (mvau_stream_control_block.</span>&#8203;sv)","MVAU_Streaming_Block_Control_Unit"],[372,0,2,"Signals","Signals"],[373,0,4,"inp_active","inp_active"],[374,0,4,"do_mvau_stream","do_mvau_stream"],[375,0,4,"sf_full","sf_full"],[376,0,4,"ap_start","ap_start"],[377,0,4,"halt_mvau_stream","halt_mvau_stream"],[378,0,2,"Sequential Always Blocks","Sequential_Always_Blocks"],[379,0,1,"SF_CNT","SF_CNT"],[380,0,1,"DLY_WAIT_READY","DLY_WAIT_READY"],[381,0,2,"Signals","Signals(2)"],[382,0,4,"State variables","State_variables"],[383,0,4,"nf_clr","nf_clr"],[384,0,4,"nf_zero","nf_zero"],[385,0,4,"nf_cnt","nf_cnt"],[386,0,4,"nf_full","nf_full"],[387,0,2,"Sequential Always Blocks","Sequential_Always_Blocks(2)"],[388,0,1,"PRES_STATE","PRES_STATE"],[389,0,2,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[390,0,0,"NEXT_STATE","NEXT_STATE"],[391,0,0,"STATE_OUT","STATE_OUT"],[392,0,2,"Sequential Always Blocks","Sequential_Always_Blocks(3)"],[393,0,1,"NF_CLR","NF_CLR"],[394,0,1,"WRDY","WRDY"],[395,0,1,"NF_CNT","NF_CNT"],[396,0,1,"SF_CNT","SF_CNT(2)"],[397,0,1,"AP_START","AP_START"],[398,0,1,"SF_CLR","SF_CLR"]]);