Analysis & Synthesis report for CPU
Thu Mar 03 03:55:21 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Mar 03 03:55:21 2022           ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name               ; CPU                                         ;
; Top-level Entity Name       ; CPU                                         ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; CPU                ; CPU                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Mar 03 03:55:11 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Warning (10229): Verilog HDL Expression warning at CPU.sv(297): truncated literal to match 1 bits File: E:/Quartus/Labs/Lab4/CPU.sv Line: 297
Info (12021): Found 2 design units, including 2 entities, in source file cpu.sv
    Info (12023): Found entity 1: CPU File: E:/Quartus/Labs/Lab4/CPU.sv Line: 3
    Info (12023): Found entity 2: CPU_testbench File: E:/Quartus/Labs/Lab4/CPU.sv Line: 685
Info (12021): Found 2 design units, including 2 entities, in source file linearshiftright.sv
    Info (12023): Found entity 1: LinearShiftRight File: E:/Quartus/Labs/Lab4/LinearShiftRight.sv Line: 3
    Info (12023): Found entity 2: LSR_tb File: E:/Quartus/Labs/Lab4/LinearShiftRight.sv Line: 38
Warning (12019): Can't analyze file -- file SystemVerilog3.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file lsr_64.sv
    Info (12023): Found entity 1: LSR_64 File: E:/Quartus/Labs/Lab4/LSR_64.sv Line: 1
Warning (10229): Verilog HDL Expression warning at ImmExtender.sv(50): truncated literal to match 16 bits File: E:/Quartus/Labs/Lab4/ImmExtender.sv Line: 50
Info (12021): Found 2 design units, including 2 entities, in source file immextender.sv
    Info (12023): Found entity 1: Sext File: E:/Quartus/Labs/Lab4/ImmExtender.sv Line: 3
    Info (12023): Found entity 2: SextBench File: E:/Quartus/Labs/Lab4/ImmExtender.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file linearshiftleft.sv
    Info (12023): Found entity 1: LinearShiftLeft File: E:/Quartus/Labs/Lab4/LinearShiftLeft.sv Line: 3
    Info (12023): Found entity 2: LSL_tb File: E:/Quartus/Labs/Lab4/LinearShiftLeft.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file equalitychecker_5.sv
    Info (12023): Found entity 1: EqualityChecker_5 File: E:/Quartus/Labs/Lab4/EqualityChecker_5.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at CPU.sv(137): created implicit net for "BLTShouldBranch" File: E:/Quartus/Labs/Lab4/CPU.sv Line: 137
Warning (10236): Verilog HDL Implicit Net warning at CPU.sv(151): created implicit net for "tempCarryoutFlag" File: E:/Quartus/Labs/Lab4/CPU.sv Line: 151
Warning (10236): Verilog HDL Implicit Net warning at CPU.sv(167): created implicit net for "EXBOut" File: E:/Quartus/Labs/Lab4/CPU.sv Line: 167
Warning (10236): Verilog HDL Implicit Net warning at CPU.sv(221): created implicit net for "RFcommand" File: E:/Quartus/Labs/Lab4/CPU.sv Line: 221
Warning (10236): Verilog HDL Implicit Net warning at CPU.sv(336): created implicit net for "NotALUSrc" File: E:/Quartus/Labs/Lab4/CPU.sv Line: 336
Warning (10236): Verilog HDL Implicit Net warning at CPU.sv(370): created implicit net for "Forward_RdMem_ToRn" File: E:/Quartus/Labs/Lab4/CPU.sv Line: 370
Warning (10222): Verilog HDL Parameter Declaration warning at LinearShiftLeft.sv(4): Parameter Declaration in module "LinearShiftLeft" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/Quartus/Labs/Lab4/LinearShiftLeft.sv Line: 4
Warning (10222): Verilog HDL Parameter Declaration warning at LinearShiftRight.sv(4): Parameter Declaration in module "LinearShiftRight" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/Quartus/Labs/Lab4/LinearShiftRight.sv Line: 4
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at CPU.sv(14): object "DEBUG" assigned a value but never read File: E:/Quartus/Labs/Lab4/CPU.sv Line: 14
Warning (10036): Verilog HDL or VHDL warning at CPU.sv(97): object "MemRd" assigned a value but never read File: E:/Quartus/Labs/Lab4/CPU.sv Line: 97
Warning (10036): Verilog HDL or VHDL warning at CPU.sv(423): object "commandType" assigned a value but never read File: E:/Quartus/Labs/Lab4/CPU.sv Line: 423
Info (12128): Elaborating entity "Sext" for hierarchy "Sext:CondXtend" File: E:/Quartus/Labs/Lab4/CPU.sv Line: 50
Warning (12125): Using design file mux2_1.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: mux2_1 File: E:/Quartus/Labs/Lab4/mux2_1.sv Line: 3
    Info (12023): Found entity 2: mux2_1_testbench File: E:/Quartus/Labs/Lab4/mux2_1.sv Line: 20
Info (12128): Elaborating entity "mux2_1" for hierarchy "Sext:CondXtend|mux2_1:SextMux" File: E:/Quartus/Labs/Lab4/ImmExtender.sv Line: 14
Info (12128): Elaborating entity "Sext" for hierarchy "Sext:BrXtend" File: E:/Quartus/Labs/Lab4/CPU.sv Line: 51
Info (12128): Elaborating entity "LinearShiftLeft" for hierarchy "LinearShiftLeft:AddrShifter" File: E:/Quartus/Labs/Lab4/CPU.sv Line: 64
Warning (12125): Using design file adder.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: adder File: E:/Quartus/Labs/Lab4/adder.sv Line: 5
Warning (10222): Verilog HDL Parameter Declaration warning at adder.sv(7): Parameter Declaration in module "adder" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/Quartus/Labs/Lab4/adder.sv Line: 7
Info (12128): Elaborating entity "adder" for hierarchy "adder:BranchAdder" File: E:/Quartus/Labs/Lab4/CPU.sv Line: 67
Warning (12125): Using design file fulladder.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: fullAdder File: E:/Quartus/Labs/Lab4/fulladder.sv Line: 4
Info (12128): Elaborating entity "fullAdder" for hierarchy "adder:BranchAdder|fullAdder:adder0" File: E:/Quartus/Labs/Lab4/adder.sv Line: 24
Warning (12125): Using design file register.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: register File: E:/Quartus/Labs/Lab4/register.sv Line: 5
    Info (12023): Found entity 2: register_tb File: E:/Quartus/Labs/Lab4/register.sv Line: 23
Info (12128): Elaborating entity "register" for hierarchy "register:PCRegister" File: E:/Quartus/Labs/Lab4/CPU.sv Line: 76
Warning (12125): Using design file dff_with_enable.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: dff_with_enable File: E:/Quartus/Labs/Lab4/dff_with_enable.sv Line: 4
Info (12128): Elaborating entity "dff_with_enable" for hierarchy "register:PCRegister|dff_with_enable:eachDff[0].dflipflop" File: E:/Quartus/Labs/Lab4/register.sv Line: 16
Warning (12125): Using design file d_ff.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: D_FF File: E:/Quartus/Labs/Lab4/d_ff.sv Line: 2
Info (12128): Elaborating entity "D_FF" for hierarchy "register:PCRegister|dff_with_enable:eachDff[0].dflipflop|D_FF:dflipflop" File: E:/Quartus/Labs/Lab4/dff_with_enable.sv Line: 30
Warning (12125): Using design file instructmem.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: instructmem File: E:/Quartus/Labs/Lab4/instructmem.sv Line: 116
    Info (12023): Found entity 2: instructmem_testbench File: E:/Quartus/Labs/Lab4/instructmem.sv Line: 156
Info (12128): Elaborating entity "instructmem" for hierarchy "instructmem:instructionMemory" File: E:/Quartus/Labs/Lab4/CPU.sv Line: 78
Warning (10175): Verilog HDL warning at instructmem.sv(123): ignoring unsupported system task File: E:/Quartus/Labs/Lab4/instructmem.sv Line: 123
Error (10170): Verilog HDL syntax error at test01_AddiB.arm(25) near text: _. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: E:/Quartus/Labs/benchmarks/test01_AddiB.arm Line: 25
Info (10648): Verilog HDL Display System Task info at instructmem.sv(142): Running benchmark:  File: E:/Quartus/Labs/Lab4/instructmem.sv Line: 142
Error (12152): Can't elaborate user hierarchy "instructmem:instructionMemory" File: E:/Quartus/Labs/Lab4/CPU.sv Line: 78
Info (144001): Generated suppressed messages file E:/Quartus/Labs/Lab4/output_files/CPU.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 24 warnings
    Error: Peak virtual memory: 4776 megabytes
    Error: Processing ended: Thu Mar 03 03:55:21 2022
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Quartus/Labs/Lab4/output_files/CPU.map.smsg.


