Microchip MPLAB XC8 Compiler V2.32

Linker command line:

-W-3 --edf=C:\Program Files\Microchip\xc8\v2.32\pic\dat\en_msgs.txt -cn \
  -h+dist/default/production\Stepper.X.production.sym \
  --cmf=dist/default/production\Stepper.X.production.cmf -z -Q16F887 \
  -oC:\Users\ANDYBO~1\AppData\Local\Temp\xcAshf8.4 --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/production/Stepper.X.production.map -E1 -ver=XC8 Compiler \
  --acfsm=1493 -ASTACK=0110h-016Fh -pstack=STACK -ACODE=00h-07FFhx4 \
  -ASTRCODE=00h-01FFFh -ASTRING=00h-0FFhx32 -ACONST=00h-0FFhx32 \
  -AENTRY=00h-0FFhx32 -ACOMMON=070h-07Fh -ABANK0=020h-06Fh \
  -ABANK1=0A0h-0EFh -ABANK2=0110h-016Fh -ABANK3=0190h-01EFh \
  -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -ACONFIG=02007h-02008h -DCONFIG=2 -AIDLOC=02000h-02003h -DIDLOC=2 \
  -AEEDATA=00h-0FFh/02100h -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 \
  -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -k C:\Users\ANDYBO~1\AppData\Local\Temp\xcAshf8.o \
  dist/default/production\Stepper.X.production.o 

Object code version is 3.11

Machine type is 16F887



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\ANDYBO~1\AppData\Local\Temp\xcAshf8.o
                end_init                              E        E        3        8       0
                reset_vec                             0        0        3        0       0
                config                             2007     2007        2        0       4
dist/default/production\Stepper.X.production.o
                cinit                                11       11        7        8       0
                intentry                              4        4        A        8       0
                config                             2007     2007        2        0       4
                text5                               105      105       21        8       0
                text4                               126      126        4        8       0
                text3                                18       18       5F        8       0
                text2                                77       77       39        8       0
                text1                                E4       E4       21        8       0
                maintext                             B0       B0       34        8       0
                cstackBANK0                          20       20        5       20       1
                cstackCOMMON                         70       70        6       70       1
                bssCOMMON                            76       76        3       70       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              E        E        3         0
                cinit                                11       11        7         0
                intentry                              4        4        A         0
                reset_vec                             0        0        3         0
                text5                               105      105       21         0
                text4                               126      126        4         0
                text3                                18       18       5F         0
                text2                                77       77       39         0
                text1                                E4       E4       21         0
                maintext                             B0       B0       34         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        6         1
                bssCOMMON                            76       76        3         1

        CLASS   BANK0          
                cstackBANK0                          20       20        5         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        2         4

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                intentry                       000004  000126  00012A         8       0  CODE        2
                cstackBANK0                    000020  000005  000025        20       1  BANK0       1
                cstackCOMMON                   000070  000009  000079        70       1  COMMON      1


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0025-006F             4B           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             0003-0003              1           2
                         012A-1FFF            800
        COMMON           0079-007D              5           1
        CONST            0003-0003              1           2
                         012A-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0003-0003              1           2
                         012A-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              0025-006F             4B           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STACK            0110-016F             60           1
        STRCODE          0003-0003              1           2
                         012A-1FFF           1ED6
        STRING           0003-0003              1           2
                         012A-1FFF            100

                                  Symbol Table

_ANSEL                    (abs)        0188
_ANSELH                   (abs)        0189
_INTCONbits               (abs)        000B
_IOCBbits                 (abs)        0096
_OPTION_REGbits           (abs)        0081
_OSCCONbits               (abs)        008F
_PORTA                    (abs)        0005
_PORTB                    (abs)        0006
_PORTBbits                (abs)        0006
_PORTD                    (abs)        0008
_PORTDbits                (abs)        0008
_TRISA                    (abs)        0085
_TRISBbits                (abs)        0086
_TRISD                    (abs)        0088
_WPUBbits                 (abs)        0095
__Habs1                   abs1         0000
__Hbank0                  bank0        0000
__Hbank1                  bank1        0000
__Hbank2                  bank2        0000
__Hbank3                  bank3        0000
__HbssCOMMON              bssCOMMON    0000
__Hcinit                  cinit        0018
__Hclrtext                clrtext      0000
__Hcode                   code         0000
__Hcommon                 common       0000
__Hconfig                 config       2009
__HcstackBANK0            cstackBANK0  0000
__HcstackCOMMON           cstackCOMMON 0000
__Heeprom_data            eeprom_data  0000
__Hend_init               end_init     0011
__Hfunctab                functab      0000
__Hinit                   init         000E
__Hintentry               intentry     000E
__Hmaintext               maintext     0000
__Hpowerup                powerup      0000
__Hram                    ram          0000
__Hreset_vec              reset_vec    0003
__Hsfr0                   sfr0         0000
__Hsfr1                   sfr1         0000
__Hsfr2                   sfr2         0000
__Hsfr3                   sfr3         0000
__Hspace_0                (abs)        012A
__Hspace_1                (abs)        0079
__Hspace_2                (abs)        0000
__Hspace_3                (abs)        0000
__Hspace_4                (abs)        4010
__Hstack                  stack        0000
__Hstrings                strings      0000
__Htext                   text         0000
__Labs1                   abs1         0000
__Lbank0                  bank0        0000
__Lbank1                  bank1        0000
__Lbank2                  bank2        0000
__Lbank3                  bank3        0000
__LbssCOMMON              bssCOMMON    0000
__Lcinit                  cinit        0011
__Lclrtext                clrtext      0000
__Lcode                   code         0000
__Lcommon                 common       0000
__Lconfig                 config       0000
__LcstackBANK0            cstackBANK0  0000
__LcstackCOMMON           cstackCOMMON 0000
__Leeprom_data            eeprom_data  0000
__Lend_init               end_init     000E
__Lfunctab                functab      0000
__Linit                   init         000E
__Lintentry               intentry     0004
__Lmaintext               maintext     0000
__Lpowerup                powerup      0000
__Lram                    ram          0000
__Lreset_vec              reset_vec    0000
__Lsfr0                   sfr0         0000
__Lsfr1                   sfr1         0000
__Lsfr2                   sfr2         0000
__Lsfr3                   sfr3         0000
__Lspace_0                (abs)        0000
__Lspace_1                (abs)        0000
__Lspace_2                (abs)        0000
__Lspace_3                (abs)        0000
__Lspace_4                (abs)        0000
__Lstack                  stack        0000
__Lstrings                strings      0000
__Ltext                   text         0000
__S0                      (abs)        012A
__S1                      (abs)        0079
__S2                      (abs)        0000
__S3                      (abs)        0000
___int_sp                 stack        0000
___latbits                (abs)        0002
___sp                     stack        0000
___stackhi                (abs)        0000
___stacklo                (abs)        0000
__end_of__initialization  cinit        0014
__end_of_isr              text5        0126
__end_of_main             maintext     00E4
__end_of_motor_apagado    text4        012A
__end_of_motor_encendido  text3        0077
__end_of_osc_config       text2        00B0
__end_of_setup            text1        0105
__initialization          cinit        0011
__pbssCOMMON              bssCOMMON    0076
__pcstackBANK0            cstackBANK0  0020
__pcstackCOMMON           cstackCOMMON 0070
__pintentry               intentry     0004
__pmaintext               maintext     00B0
__ptext1                  text1        00E4
__ptext2                  text2        0077
__ptext3                  text3        0018
__ptext4                  text4        0126
__ptext5                  text5        0105
__size_of_isr             (abs)        0000
__size_of_main            (abs)        0000
__size_of_motor_apagado   (abs)        0000
__size_of_motor_encendido (abs)        0000
__size_of_osc_config      (abs)        0000
__size_of_setup           (abs)        0000
_antirrebote1             bssCOMMON    0078
_encendido                bssCOMMON    0076
_isr                      text5        0105
_main                     maintext     00B0
_motor_apagado            text4        0126
_motor_encendido          text3        0018
_osc_config               text2        0077
_setup                    text1        00E4
btemp                     (abs)        007E
end_of_initialization     cinit        0014
interrupt_function        intentry     0004
intlevel0                 functab      0000
intlevel1                 functab      0000
intlevel2                 functab      0000
intlevel3                 functab      0000
intlevel4                 functab      0000
intlevel5                 functab      0000
motor_encendido@i         cstackBANK0  0022
osc_config@freq           cstackCOMMON 0075
reset_vec                 reset_vec    0000
saved_w                   (abs)        007E
start                     init         000E
start_initialization      cinit        0011
wtemp0                    (abs)        007E


MODULE INFORMATION

Module		Function		Class		Link	Load	Size
C:/Users/Andy Bonilla/Documents/GitHub/PCBs/Proyecto1/Stepper.X/main_prueba.c
		_main          		CODE           	00B0	0000	52
		_motor_apagado 		CODE           	0126	0000	4
		_motor_encendido		CODE           	0018	0000	95
		_isr           		CODE           	0105	0000	33
		_setup         		CODE           	00E4	0000	33

C:/Users/Andy Bonilla/Documents/GitHub/PCBs/Proyecto1/Stepper.X/main_prueba.c estimated size: 217

C:/Users/Andy Bonilla/Documents/GitHub/PCBs/Proyecto1/Stepper.X/Osc_config.c
		_osc_config    		CODE           	0077	0000	57

C:/Users/Andy Bonilla/Documents/GitHub/PCBs/Proyecto1/Stepper.X/Osc_config.c estimated size: 57

shared
		__initialization		CODE           	0011	0000	3

shared estimated size: 3

