[{"name": "\u8cf4\u51a0\u5ef7", "email": "ktlai@ntut.edu.tw", "latestUpdate": "2020-12-22 00:30:53", "objective": "\u672c\u8ab2\u7a0b\u5c07\u4ee5Xilinx PYNQ Z2\u70ba\u5e73\u53f0, \u6559\u6388\u5b78\u751fFPGA\u7a0b\u5f0f\u958b\u767c\u3001\u786c\u9ad4\u7cfb\u7d71\u8a2d\u8a08\u3001\u548c\u5982\u4f55\u5229\u7528FPGA\u52a0\u901f\u6df1\u5ea6\u5b78\u7fd2\u6f14\u7b97\u6cd5\u3002\u4e3b\u8981\u5167\u5bb9\u5305\u62ecXilinx Vivado\u548cVitis\u958b\u767c\u74b0\u5883,  High-level Synthesis (HLS) & SystemC, \u57fa\u672cFIR filter\u548c\u77e9\u9663\u4e58\u6cd5\u7684\u8a2d\u8a08, \u4ee5\u53ca\u985e\u795e\u7d93\u7db2\u8def\u7684\u6a21\u578b\u79fb\u690d\u7b49\u7b49\u3002", "schedule": "1. Xilinx & Vivado IDE\r\n2. High-level Synthesis (HLS) & SystemC\r\n3. Finite Impulse Response (FIR) Filters\r\n4. Discrete Fourier Transform & Fast Fourier Transform\r\n5. Matrix Multiplication\r\n6. Prefix Sum and Histogram\r\n7. Video Systems\r\n8. Deep Learning Implementation on FPGA\r\n9. Pruning & Quantization\r\n10. Object Detection on FPGA\r\nThis course teaches FPGA programming, hardware system design, and how to implement and accelerate Deep Learning Algorithms on FPGA. The syllabus is shown below:\r\n1. Xilinx & Vivado IDE\r\n2. High-level Synthesis (HLS) & SystemC\r\n3. Finite Impulse Response (FIR) Filters\r\n4. Discrete Fourier Transform & Fast Fourier Transform\r\n5. Matrix Multiplication\r\n6. Prefix Sum and Histogram\r\n7. Video Systems\r\n8. Deep Learning Implementation on FPGA\r\n9. Pruning & Quantization\r\n10. Object Detection on FPGA", "scorePolicy": "Labs (70%), Final Project (30%)", "materials": "KRG @ UC San Diego, \u201cParallel Programming for FPGAs\u201d, 2018\r\n\u81ea\u88fd\u8b1b\u7fa9", "foreignLanguageTextbooks": true}]