// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=192, blocks_per_sm=4

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception1911[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1951[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 192, 1, 1
.minnctapersm 4
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<314>;
	.reg .b16 	%rs<213>;
	.reg .b32 	%r<3050>;
	.reg .f32 	%f<790>;
	.reg .b64 	%rd<329>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r278, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd12, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r287, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p4, %r287, 13919;
	@%p4 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd13, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r279, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %ctaid.x;
	mul.lo.s32 	%r2, %r1, 192;
	mov.u32 	%r3, %tid.y;
	shl.b32 	%r4, %r3, 5;
	mov.u32 	%r288, %tid.x;
	add.s32 	%r289, %r2, %r4;
	or.b32  	%r290, %r289, %r288;
	mul.wide.u32 	%rd20, %r290, 4;
	add.s64 	%rd6, %rd13, %rd20;
	mov.u32 	%r291, 1;
	st.global.u32 	[%rd6], %r291;
	setp.gt.u32 	%p5, %r279, 32767;
	@%p5 bra 	$L__BB0_6;
// %bb.3:                               // %L122
	ld.param.u32 	%r280, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p6, %r280, %r279;
	setp.gt.s32 	%p7, %r280, 65535;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_6;
// %bb.4:                               // %L129
	ld.param.u32 	%r281, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r6, %r280, %r279;
	mad.lo.s32 	%r292, %r6, -1431655765, 715827872;
	shf.r.wrap.b32 	%r293, %r292, %r292, 4;
	setp.gt.u32 	%p9, %r293, 89478484;
	setp.gt.u32 	%p10, %r281, 511;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_6;
// %bb.5:                               // %L140
	ld.param.u32 	%r282, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p12, %r282, %r281;
	setp.lt.s32 	%p13, %r282, 1024;
	and.pred  	%p14, %p12, %p13;
	@%p14 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass51
	sub.s32 	%r294, %r282, %r281;
	shr.s32 	%r295, %r6, 31;
	shr.u32 	%r296, %r295, 24;
	add.s32 	%r297, %r6, %r296;
	shr.s32 	%r298, %r297, 8;
	setp.eq.s32 	%p15, %r294, %r298;
	@%p15 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L262
	ld.param.u32 	%r283, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p16, %r283, 0;
	@%p16 bra 	$L__BB0_12;
// %bb.9:                               // %L264
	ld.param.u32 	%r285, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	ld.param.u32 	%r284, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p17, %r284, %r283;
	setp.gt.s32 	%p18, %r284, 384;
	or.pred  	%p19, %p17, %p18;
	setp.lt.s32 	%p20, %r285, 0;
	or.pred  	%p21, %p19, %p20;
	@%p21 bra 	$L__BB0_12;
// %bb.10:                              // %L280
	ld.param.u32 	%r286, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p22, %r286, %r285;
	setp.gt.s32 	%p23, %r286, 4096;
	or.pred  	%p24, %p22, %p23;
	@%p24 bra 	$L__BB0_12;
// %bb.11:                              // %L290
	sub.s32 	%r299, %r286, %r285;
	sub.s32 	%r300, %r284, %r283;
	setp.eq.s32 	%p25, %r299, %r300;
	@%p25 bra 	$L__BB0_174;
	bra.uni 	$L__BB0_12;
$L__BB0_174:                            // %pass162
	and.b32  	%r142, %r288, 3;
	shr.u32 	%r143, %r288, 2;
	mul.lo.s32 	%r301, %r142, %r143;
	and.b32  	%r302, %r301, 7;
	cvt.rn.f32.s32 	%f205, %r302;
	mov.f32 	%f206, 0f40800000;
	div.approx.f32 	%f169, %f205, %f206;
	abs.f32 	%f788, %f169;
	setp.lt.f32 	%p26, %f788, 0f40000000;
	setp.gtu.f32 	%p313, %f788, 0f4B800000;
	mov.f32 	%f784, %f788;
	@%p26 bra 	$L__BB0_186;
// %bb.175:
	@%p313 bra 	$L__BB0_182;
	bra.uni 	$L__BB0_176;
$L__BB0_182:
	mov.b32 	%r145, %f788;
	and.b32  	%r303, %r145, 8388607;
	or.b32  	%r3033, %r303, 1065353216;
	mov.b32 	%f783, %r3033;
	add.s32 	%r304, %r145, -1073741824;
	and.b32  	%r3034, %r304, -8388608;
	setp.eq.s32 	%p33, %r3034, 0;
	@%p33 bra 	$L__BB0_185;
// %bb.183:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f216, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f215,%f216;
	// end inline asm
$L__BB0_184:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r305, %r3034, 192937984;
	add.s32 	%r306, %r3033, %r305;
	mov.b32 	%f217, %r306;
	mul.f32 	%f218, %f215, %f217;
	sub.f32 	%f219, %f217, %f218;
	fma.rn.f32 	%f220, %f219, %f215, %f218;
	sub.f32 	%f221, %f217, %f220;
	fma.rz.f32 	%f222, %f221, %f215, %f220;
	cvt.rzi.f32.f32 	%f223, %f222;
	sub.f32 	%f783, %f217, %f223;
	sub.s32 	%r3034, %r3034, %r305;
	mov.b32 	%r3033, %f783;
	setp.ne.s32 	%p34, %r3034, 0;
	setp.ne.s32 	%p35, %r3033, 0;
	and.pred  	%p36, %p34, %p35;
	@%p36 bra 	$L__BB0_184;
$L__BB0_185:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p37, %r145, 2139095039;
	selp.f32 	%f224, 0f7FFFFFFF, 0f4B800000, %p37;
	mul.f32 	%f225, %f783, 0f34000000;
	mul.f32 	%f784, %f224, %f225;
	bra.uni 	$L__BB0_186;
$L__BB0_176:                            // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f207, 0f40000000;
	div.approx.f32 	%f208, %f788, %f207;
	cvt.rzi.f32.f32 	%f782, %f208;
	fma.rn.f32 	%f172, %f782, 0fC0000000, %f788;
	mov.b32 	%r144, %f172;
	setp.lt.u32 	%p28, %r144, 1073741824;
	@%p28 bra 	$L__BB0_181;
// %bb.177:
	setp.lt.u32 	%p29, %r144, -2147483647;
	@%p29 bra 	$L__BB0_179;
// %bb.178:
	add.f32 	%f213, %f782, 0fBF800000;
	setp.lt.f32 	%p32, %f172, 0fC0000000;
	add.f32 	%f214, %f213, 0fBF800000;
	selp.f32 	%f782, %f214, %f213, %p32;
	bra.uni 	$L__BB0_181;
$L__BB0_179:
	add.f32 	%f782, %f782, 0f3F800000;
	setp.ltu.f32 	%p30, %f172, 0f40800000;
	@%p30 bra 	$L__BB0_181;
// %bb.180:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f209, %f782, 0f3F800000;
	fma.rn.f32 	%f211, %f207, 0fC0400000, %f172;
	setp.ge.f32 	%p31, %f211, 0f00000000;
	add.f32 	%f212, %f209, 0f3F800000;
	selp.f32 	%f782, %f212, %f209, %p31;
$L__BB0_181:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f784, %f782, 0fC0000000, %f788;
$L__BB0_186:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f226, %f784;
	setp.gtu.f32 	%p38, %f226, 0f7F800000;
	mov.b32 	%r307, %f169;
	and.b32  	%r152, %r307, -2147483648;
	@%p38 bra 	$L__BB0_188;
// %bb.187:
	mov.b32 	%r308, %f784;
	or.b32  	%r309, %r152, %r308;
	mov.b32 	%f784, %r309;
$L__BB0_188:                            // %__nv_fmodf.exit
	shl.b32 	%r155, %r288, 1;
	and.b32  	%r156, %r155, 2;
	mul.lo.s32 	%r324, %r156, %r143;
	cvt.rn.f32.s32 	%f259, %r324;
	mov.f32 	%f260, 0f41400000;
	div.approx.f32 	%f186, %f259, %f260;
	abs.f32 	%f734, %f186;
	setp.lt.f32 	%p46, %f734, 0f40000000;
	@%p46 bra 	$L__BB0_24;
// %bb.13:
	setp.gtu.f32 	%p47, %f734, 0f4B800000;
	@%p47 bra 	$L__BB0_20;
	bra.uni 	$L__BB0_14;
$L__BB0_20:
	mov.b32 	%r8, %f734;
	and.b32  	%r325, %r8, 8388607;
	or.b32  	%r2983, %r325, 1065353216;
	mov.b32 	%f733, %r2983;
	add.s32 	%r326, %r8, -1073741824;
	and.b32  	%r2984, %r326, -8388608;
	setp.eq.s32 	%p53, %r2984, 0;
	@%p53 bra 	$L__BB0_23;
// %bb.21:                              // %__nv_fmaf_rn.exit4.i.i.i1988.preheader
	mov.f32 	%f270, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f269,%f270;
	// end inline asm
$L__BB0_22:                             // %__nv_fmaf_rn.exit4.i.i.i1988
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r327, %r2984, 192937984;
	add.s32 	%r328, %r2983, %r327;
	mov.b32 	%f271, %r328;
	mul.f32 	%f272, %f269, %f271;
	sub.f32 	%f273, %f271, %f272;
	fma.rn.f32 	%f274, %f273, %f269, %f272;
	sub.f32 	%f275, %f271, %f274;
	fma.rz.f32 	%f276, %f275, %f269, %f274;
	cvt.rzi.f32.f32 	%f277, %f276;
	sub.f32 	%f733, %f271, %f277;
	sub.s32 	%r2984, %r2984, %r327;
	mov.b32 	%r2983, %f733;
	setp.ne.s32 	%p54, %r2984, 0;
	setp.ne.s32 	%p55, %r2983, 0;
	and.pred  	%p56, %p54, %p55;
	@%p56 bra 	$L__BB0_22;
$L__BB0_23:                             // %__internal_fmodf_slowpath_mod.exit.i.i1990
	setp.gt.u32 	%p57, %r8, 2139095039;
	selp.f32 	%f278, 0f7FFFFFFF, 0f4B800000, %p57;
	mul.f32 	%f279, %f733, 0f34000000;
	mul.f32 	%f734, %f278, %f279;
	bra.uni 	$L__BB0_24;
$L__BB0_14:                             // %__nv_fast_fdividef.exit.i.i.i1967
	mov.f32 	%f261, 0f40000000;
	div.approx.f32 	%f262, %f734, %f261;
	cvt.rzi.f32.f32 	%f732, %f262;
	fma.rn.f32 	%f2, %f732, 0fC0000000, %f734;
	mov.b32 	%r7, %f2;
	setp.lt.u32 	%p48, %r7, 1073741824;
	@%p48 bra 	$L__BB0_19;
// %bb.15:
	setp.lt.u32 	%p49, %r7, -2147483647;
	@%p49 bra 	$L__BB0_17;
// %bb.16:
	add.f32 	%f267, %f732, 0fBF800000;
	setp.lt.f32 	%p52, %f2, 0fC0000000;
	add.f32 	%f268, %f267, 0fBF800000;
	selp.f32 	%f732, %f268, %f267, %p52;
	bra.uni 	$L__BB0_19;
$L__BB0_17:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p50, %f2, 0f40800000;
	@%p50 bra 	$L__BB0_19;
// %bb.18:                              // %__nv_fmaf_rn.exit.i.i.i1971
	add.f32 	%f263, %f732, 0f3F800000;
	fma.rn.f32 	%f265, %f261, 0fC0400000, %f2;
	setp.ge.f32 	%p51, %f265, 0f00000000;
	add.f32 	%f266, %f263, 0f3F800000;
	selp.f32 	%f732, %f266, %f263, %p51;
$L__BB0_19:                             // %__internal_fmodf_fastpath_quot.exit.i.i1974
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_24:                             // %__internal_fmodf_kernel.exit.i1993
	or.b32  	%r157, %r156, 1;
	abs.f32 	%f280, %f734;
	setp.gtu.f32 	%p58, %f280, 0f7F800000;
	@%p58 bra 	$L__BB0_26;
// %bb.25:
	mov.b32 	%r329, %f186;
	and.b32  	%r330, %r329, -2147483648;
	mov.b32 	%r331, %f734;
	or.b32  	%r332, %r330, %r331;
	mov.b32 	%f734, %r332;
$L__BB0_26:                             // %__nv_fmodf.exit1994
	mov.f32 	%f250, 0f00000000;
	setp.eq.s32 	%p66, %r157, 3;
	mov.f32 	%f37, %f250;
	mov.f32 	%f38, %f250;
	@%p66 bra 	$L__BB0_42;
// %bb.27:                              // %L531
	mul.lo.s32 	%r341, %r157, %r143;
	mul.hi.u32 	%r342, %r341, -1431655765;
	shr.u32 	%r343, %r342, 4;
	mul.lo.s32 	%r344, %r343, 24;
	sub.s32 	%r345, %r341, %r344;
	cvt.rn.f32.s32 	%f311, %r345;
	div.approx.f32 	%f18, %f311, %f260;
	abs.f32 	%f738, %f18;
	setp.lt.f32 	%p67, %f738, 0f40000000;
	@%p67 bra 	$L__BB0_39;
// %bb.28:
	setp.gtu.f32 	%p68, %f738, 0f4B800000;
	@%p68 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_29;
$L__BB0_35:
	mov.b32 	%r16, %f738;
	and.b32  	%r346, %r16, 8388607;
	or.b32  	%r2985, %r346, 1065353216;
	mov.b32 	%f737, %r2985;
	add.s32 	%r347, %r16, -1073741824;
	and.b32  	%r2986, %r347, -8388608;
	setp.eq.s32 	%p74, %r2986, 0;
	@%p74 bra 	$L__BB0_38;
// %bb.36:                              // %__nv_fmaf_rn.exit4.i.i.i2019.preheader
	mov.f32 	%f322, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f321,%f322;
	// end inline asm
$L__BB0_37:                             // %__nv_fmaf_rn.exit4.i.i.i2019
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r348, %r2986, 192937984;
	add.s32 	%r349, %r2985, %r348;
	mov.b32 	%f323, %r349;
	mul.f32 	%f324, %f321, %f323;
	sub.f32 	%f325, %f323, %f324;
	fma.rn.f32 	%f326, %f325, %f321, %f324;
	sub.f32 	%f327, %f323, %f326;
	fma.rz.f32 	%f328, %f327, %f321, %f326;
	cvt.rzi.f32.f32 	%f329, %f328;
	sub.f32 	%f737, %f323, %f329;
	sub.s32 	%r2986, %r2986, %r348;
	mov.b32 	%r2985, %f737;
	setp.ne.s32 	%p75, %r2986, 0;
	setp.ne.s32 	%p76, %r2985, 0;
	and.pred  	%p77, %p75, %p76;
	@%p77 bra 	$L__BB0_37;
$L__BB0_38:                             // %__internal_fmodf_slowpath_mod.exit.i.i2021
	setp.gt.u32 	%p78, %r16, 2139095039;
	selp.f32 	%f330, 0f7FFFFFFF, 0f4B800000, %p78;
	mul.f32 	%f331, %f737, 0f34000000;
	mul.f32 	%f738, %f330, %f331;
	bra.uni 	$L__BB0_39;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i1998
	mov.f32 	%f313, 0f40000000;
	div.approx.f32 	%f314, %f738, %f313;
	cvt.rzi.f32.f32 	%f736, %f314;
	fma.rn.f32 	%f21, %f736, 0fC0000000, %f738;
	mov.b32 	%r15, %f21;
	setp.lt.u32 	%p69, %r15, 1073741824;
	@%p69 bra 	$L__BB0_34;
// %bb.30:
	setp.lt.u32 	%p70, %r15, -2147483647;
	@%p70 bra 	$L__BB0_32;
// %bb.31:
	add.f32 	%f319, %f736, 0fBF800000;
	setp.lt.f32 	%p73, %f21, 0fC0000000;
	add.f32 	%f320, %f319, 0fBF800000;
	selp.f32 	%f736, %f320, %f319, %p73;
	bra.uni 	$L__BB0_34;
$L__BB0_32:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p71, %f21, 0f40800000;
	@%p71 bra 	$L__BB0_34;
// %bb.33:                              // %__nv_fmaf_rn.exit.i.i.i2002
	add.f32 	%f315, %f736, 0f3F800000;
	fma.rn.f32 	%f317, %f313, 0fC0400000, %f21;
	setp.ge.f32 	%p72, %f317, 0f00000000;
	add.f32 	%f318, %f315, 0f3F800000;
	selp.f32 	%f736, %f318, %f315, %p72;
$L__BB0_34:                             // %__internal_fmodf_fastpath_quot.exit.i.i2005
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_39:                             // %__internal_fmodf_kernel.exit.i2024
	abs.f32 	%f332, %f738;
	setp.gtu.f32 	%p79, %f332, 0f7F800000;
	@%p79 bra 	$L__BB0_41;
// %bb.40:
	mov.b32 	%r350, %f18;
	and.b32  	%r351, %r350, -2147483648;
	mov.b32 	%r352, %f738;
	or.b32  	%r353, %r351, %r352;
	mov.b32 	%f738, %r353;
$L__BB0_41:                             // %__nv_fmodf.exit2025
	add.f32 	%f333, %f738, %f738;
	mov.b32 	%r354, %f333;
	and.b32  	%r355, %r354, -2147483648;
	or.b32  	%r356, %r355, 1056964608;
	mov.b32 	%f334, %r356;
	add.f32 	%f335, %f333, %f334;
	cvt.rzi.f32.f32 	%f336, %f335;
	abs.f32 	%f337, %f333;
	setp.gt.f32 	%p80, %f337, 0f4B000000;
	selp.f32 	%f338, %f333, %f336, %p80;
	cvt.rzi.f32.f32 	%f339, %f333;
	setp.lt.f32 	%p81, %f337, 0f3F000000;
	selp.f32 	%f340, %f339, %f338, %p81;
	cvt.rzi.s32.f32 	%r357, %f340;
	fma.rn.f32 	%f341, %f340, 0fBF000000, %f738;
	mul.f32 	%f342, %f341, %f341;
	fma.rn.f32 	%f343, %f342, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f344, %f342, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f345, %f343, %f342, 0fC0A55DF6;
	fma.rn.f32 	%f346, %f344, %f342, 0f4081E0CF;
	fma.rn.f32 	%f347, %f342, %f341, 0f00000000;
	fma.rn.f32 	%f348, %f346, %f342, 0fC09DE9E6;
	fma.rn.f32 	%f349, %f345, %f347, 0f00000000;
	fma.rn.f32 	%f350, %f348, %f342, 0f3F800000;
	fma.rn.f32 	%f351, %f341, 0f40490FDB, %f349;
	and.b32  	%r358, %r357, 1;
	setp.eq.b32 	%p82, %r358, 1;
	selp.f32 	%f352, %f350, %f351, %p82;
	selp.f32 	%f353, %f351, %f350, %p82;
	and.b32  	%r359, %r357, 2;
	setp.eq.s32 	%p83, %r359, 0;
	neg.f32 	%f354, %f352;
	selp.f32 	%f355, %f352, %f354, %p83;
	add.s32 	%r360, %r357, 1;
	and.b32  	%r361, %r360, 2;
	setp.eq.s32 	%p84, %r361, 0;
	mov.f32 	%f356, 0f00000000;
	sub.f32 	%f357, %f356, %f353;
	selp.f32 	%f358, %f353, %f357, %p84;
	cvt.rzi.f32.f32 	%f359, %f738;
	setp.eq.f32 	%p85, %f359, %f738;
	mul.f32 	%f360, %f738, 0f00000000;
	selp.f32 	%f38, %f360, %f355, %p85;
	abs.f32 	%f361, %f738;
	setp.gt.f32 	%p86, %f361, 0f4B800000;
	add.f32 	%f362, %f38, 0f3F800000;
	selp.f32 	%f37, %f362, %f358, %p86;
$L__BB0_42:                             // %L565
	and.b32  	%r25, %r143, 3;
	setp.eq.s32 	%p87, %r25, 3;
	mov.f32 	%f731, 0f3FC00000;
	mov.f32 	%f746, %f250;
	mov.f32 	%f755, %f250;
	@%p87 bra 	$L__BB0_58;
// %bb.43:                              // %L603
	mul.lo.s32 	%r368, %r156, %r25;
	cvt.u16.u32 	%rs9, %r368;
	mul.lo.s16 	%rs10, %rs9, 171;
	shr.u16 	%rs11, %rs10, 9;
	mul.lo.s16 	%rs12, %rs11, 3;
	sub.s16 	%rs13, %rs9, %rs12;
	and.b16  	%rs14, %rs13, 255;
	cvt.rn.f32.u16 	%f364, %rs14;
	div.approx.f32 	%f39, %f364, %f731;
	abs.f32 	%f744, %f39;
	setp.lt.f32 	%p88, %f744, 0f40000000;
	@%p88 bra 	$L__BB0_55;
// %bb.44:
	setp.gtu.f32 	%p89, %f744, 0f4B800000;
	@%p89 bra 	$L__BB0_51;
	bra.uni 	$L__BB0_45;
$L__BB0_51:
	mov.b32 	%r27, %f744;
	and.b32  	%r369, %r27, 8388607;
	or.b32  	%r2987, %r369, 1065353216;
	mov.b32 	%f743, %r2987;
	add.s32 	%r370, %r27, -1073741824;
	and.b32  	%r2988, %r370, -8388608;
	setp.eq.s32 	%p95, %r2988, 0;
	@%p95 bra 	$L__BB0_54;
// %bb.52:                              // %__nv_fmaf_rn.exit4.i.i.i2050.preheader
	mov.f32 	%f375, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f374,%f375;
	// end inline asm
$L__BB0_53:                             // %__nv_fmaf_rn.exit4.i.i.i2050
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r371, %r2988, 192937984;
	add.s32 	%r372, %r2987, %r371;
	mov.b32 	%f376, %r372;
	mul.f32 	%f377, %f374, %f376;
	sub.f32 	%f378, %f376, %f377;
	fma.rn.f32 	%f379, %f378, %f374, %f377;
	sub.f32 	%f380, %f376, %f379;
	fma.rz.f32 	%f381, %f380, %f374, %f379;
	cvt.rzi.f32.f32 	%f382, %f381;
	sub.f32 	%f743, %f376, %f382;
	sub.s32 	%r2988, %r2988, %r371;
	mov.b32 	%r2987, %f743;
	setp.ne.s32 	%p96, %r2988, 0;
	setp.ne.s32 	%p97, %r2987, 0;
	and.pred  	%p98, %p96, %p97;
	@%p98 bra 	$L__BB0_53;
$L__BB0_54:                             // %__internal_fmodf_slowpath_mod.exit.i.i2052
	setp.gt.u32 	%p99, %r27, 2139095039;
	selp.f32 	%f383, 0f7FFFFFFF, 0f4B800000, %p99;
	mul.f32 	%f384, %f743, 0f34000000;
	mul.f32 	%f744, %f383, %f384;
	bra.uni 	$L__BB0_55;
$L__BB0_45:                             // %__nv_fast_fdividef.exit.i.i.i2029
	mov.f32 	%f366, 0f40000000;
	div.approx.f32 	%f367, %f744, %f366;
	cvt.rzi.f32.f32 	%f742, %f367;
	fma.rn.f32 	%f42, %f742, 0fC0000000, %f744;
	mov.b32 	%r26, %f42;
	setp.lt.u32 	%p90, %r26, 1073741824;
	@%p90 bra 	$L__BB0_50;
// %bb.46:
	setp.lt.u32 	%p91, %r26, -2147483647;
	@%p91 bra 	$L__BB0_48;
// %bb.47:
	add.f32 	%f372, %f742, 0fBF800000;
	setp.lt.f32 	%p94, %f42, 0fC0000000;
	add.f32 	%f373, %f372, 0fBF800000;
	selp.f32 	%f742, %f373, %f372, %p94;
	bra.uni 	$L__BB0_50;
$L__BB0_48:
	add.f32 	%f742, %f742, 0f3F800000;
	setp.ltu.f32 	%p92, %f42, 0f40800000;
	@%p92 bra 	$L__BB0_50;
// %bb.49:                              // %__nv_fmaf_rn.exit.i.i.i2033
	add.f32 	%f368, %f742, 0f3F800000;
	fma.rn.f32 	%f370, %f366, 0fC0400000, %f42;
	setp.ge.f32 	%p93, %f370, 0f00000000;
	add.f32 	%f371, %f368, 0f3F800000;
	selp.f32 	%f742, %f371, %f368, %p93;
$L__BB0_50:                             // %__internal_fmodf_fastpath_quot.exit.i.i2036
	fma.rn.f32 	%f744, %f742, 0fC0000000, %f744;
$L__BB0_55:                             // %__internal_fmodf_kernel.exit.i2055
	abs.f32 	%f385, %f744;
	setp.gtu.f32 	%p100, %f385, 0f7F800000;
	@%p100 bra 	$L__BB0_57;
// %bb.56:
	mov.b32 	%r373, %f39;
	and.b32  	%r374, %r373, -2147483648;
	mov.b32 	%r375, %f744;
	or.b32  	%r376, %r374, %r375;
	mov.b32 	%f744, %r376;
$L__BB0_57:                             // %__nv_fmodf.exit2056
	add.f32 	%f386, %f744, %f744;
	mov.b32 	%r377, %f386;
	and.b32  	%r378, %r377, -2147483648;
	or.b32  	%r379, %r378, 1056964608;
	mov.b32 	%f387, %r379;
	add.f32 	%f388, %f386, %f387;
	cvt.rzi.f32.f32 	%f389, %f388;
	abs.f32 	%f390, %f386;
	setp.gt.f32 	%p101, %f390, 0f4B000000;
	selp.f32 	%f391, %f386, %f389, %p101;
	cvt.rzi.f32.f32 	%f392, %f386;
	setp.lt.f32 	%p102, %f390, 0f3F000000;
	selp.f32 	%f393, %f392, %f391, %p102;
	cvt.rzi.s32.f32 	%r380, %f393;
	fma.rn.f32 	%f394, %f393, 0fBF000000, %f744;
	mul.f32 	%f395, %f394, %f394;
	fma.rn.f32 	%f396, %f395, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f397, %f395, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f398, %f396, %f395, 0fC0A55DF6;
	fma.rn.f32 	%f399, %f397, %f395, 0f4081E0CF;
	fma.rn.f32 	%f400, %f395, %f394, 0f00000000;
	fma.rn.f32 	%f401, %f399, %f395, 0fC09DE9E6;
	fma.rn.f32 	%f402, %f398, %f400, 0f00000000;
	fma.rn.f32 	%f403, %f401, %f395, 0f3F800000;
	fma.rn.f32 	%f404, %f394, 0f40490FDB, %f402;
	and.b32  	%r381, %r380, 1;
	setp.eq.b32 	%p103, %r381, 1;
	selp.f32 	%f405, %f403, %f404, %p103;
	selp.f32 	%f406, %f404, %f403, %p103;
	and.b32  	%r382, %r380, 2;
	setp.eq.s32 	%p104, %r382, 0;
	neg.f32 	%f407, %f405;
	selp.f32 	%f408, %f405, %f407, %p104;
	add.s32 	%r383, %r380, 1;
	and.b32  	%r384, %r383, 2;
	setp.eq.s32 	%p105, %r384, 0;
	mov.f32 	%f409, 0f00000000;
	sub.f32 	%f410, %f409, %f406;
	selp.f32 	%f411, %f406, %f410, %p105;
	cvt.rzi.f32.f32 	%f412, %f744;
	setp.eq.f32 	%p106, %f412, %f744;
	mul.f32 	%f413, %f744, 0f00000000;
	selp.f32 	%f755, %f413, %f408, %p106;
	abs.f32 	%f414, %f744;
	setp.gt.f32 	%p107, %f414, 0f4B800000;
	add.f32 	%f415, %f755, 0f3F800000;
	selp.f32 	%f746, %f415, %f411, %p107;
$L__BB0_58:                             // %L637
	or.pred  	%p110, %p66, %p87;
	mov.f32 	%f752, %f250;
	mov.f32 	%f757, %f250;
	@%p110 bra 	$L__BB0_74;
// %bb.59:                              // %L645
	mul.lo.s32 	%r385, %r157, %r25;
	mul.hi.u32 	%r386, %r385, -1431655765;
	shr.u32 	%r387, %r386, 1;
	mul.lo.s32 	%r388, %r387, 3;
	sub.s32 	%r389, %r385, %r388;
	cvt.rn.f32.s32 	%f417, %r389;
	div.approx.f32 	%f60, %f417, %f731;
	abs.f32 	%f750, %f60;
	setp.lt.f32 	%p111, %f750, 0f40000000;
	@%p111 bra 	$L__BB0_71;
// %bb.60:
	setp.gtu.f32 	%p112, %f750, 0f4B800000;
	@%p112 bra 	$L__BB0_67;
	bra.uni 	$L__BB0_61;
$L__BB0_67:
	mov.b32 	%r35, %f750;
	and.b32  	%r390, %r35, 8388607;
	or.b32  	%r2989, %r390, 1065353216;
	mov.b32 	%f749, %r2989;
	add.s32 	%r391, %r35, -1073741824;
	and.b32  	%r2990, %r391, -8388608;
	setp.eq.s32 	%p118, %r2990, 0;
	@%p118 bra 	$L__BB0_70;
// %bb.68:                              // %__nv_fmaf_rn.exit4.i.i.i2081.preheader
	mov.f32 	%f428, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f427,%f428;
	// end inline asm
$L__BB0_69:                             // %__nv_fmaf_rn.exit4.i.i.i2081
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r392, %r2990, 192937984;
	add.s32 	%r393, %r2989, %r392;
	mov.b32 	%f429, %r393;
	mul.f32 	%f430, %f427, %f429;
	sub.f32 	%f431, %f429, %f430;
	fma.rn.f32 	%f432, %f431, %f427, %f430;
	sub.f32 	%f433, %f429, %f432;
	fma.rz.f32 	%f434, %f433, %f427, %f432;
	cvt.rzi.f32.f32 	%f435, %f434;
	sub.f32 	%f749, %f429, %f435;
	sub.s32 	%r2990, %r2990, %r392;
	mov.b32 	%r2989, %f749;
	setp.ne.s32 	%p119, %r2990, 0;
	setp.ne.s32 	%p120, %r2989, 0;
	and.pred  	%p121, %p119, %p120;
	@%p121 bra 	$L__BB0_69;
$L__BB0_70:                             // %__internal_fmodf_slowpath_mod.exit.i.i2083
	setp.gt.u32 	%p122, %r35, 2139095039;
	selp.f32 	%f436, 0f7FFFFFFF, 0f4B800000, %p122;
	mul.f32 	%f437, %f749, 0f34000000;
	mul.f32 	%f750, %f436, %f437;
	bra.uni 	$L__BB0_71;
$L__BB0_61:                             // %__nv_fast_fdividef.exit.i.i.i2060
	mov.f32 	%f419, 0f40000000;
	div.approx.f32 	%f420, %f750, %f419;
	cvt.rzi.f32.f32 	%f748, %f420;
	fma.rn.f32 	%f63, %f748, 0fC0000000, %f750;
	mov.b32 	%r34, %f63;
	setp.lt.u32 	%p113, %r34, 1073741824;
	@%p113 bra 	$L__BB0_66;
// %bb.62:
	setp.lt.u32 	%p114, %r34, -2147483647;
	@%p114 bra 	$L__BB0_64;
// %bb.63:
	add.f32 	%f425, %f748, 0fBF800000;
	setp.lt.f32 	%p117, %f63, 0fC0000000;
	add.f32 	%f426, %f425, 0fBF800000;
	selp.f32 	%f748, %f426, %f425, %p117;
	bra.uni 	$L__BB0_66;
$L__BB0_64:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p115, %f63, 0f40800000;
	@%p115 bra 	$L__BB0_66;
// %bb.65:                              // %__nv_fmaf_rn.exit.i.i.i2064
	add.f32 	%f421, %f748, 0f3F800000;
	fma.rn.f32 	%f423, %f419, 0fC0400000, %f63;
	setp.ge.f32 	%p116, %f423, 0f00000000;
	add.f32 	%f424, %f421, 0f3F800000;
	selp.f32 	%f748, %f424, %f421, %p116;
$L__BB0_66:                             // %__internal_fmodf_fastpath_quot.exit.i.i2067
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_71:                             // %__internal_fmodf_kernel.exit.i2086
	abs.f32 	%f438, %f750;
	setp.gtu.f32 	%p123, %f438, 0f7F800000;
	@%p123 bra 	$L__BB0_73;
// %bb.72:
	mov.b32 	%r394, %f60;
	and.b32  	%r395, %r394, -2147483648;
	mov.b32 	%r396, %f750;
	or.b32  	%r397, %r395, %r396;
	mov.b32 	%f750, %r397;
$L__BB0_73:                             // %__nv_fmodf.exit2087
	add.f32 	%f439, %f750, %f750;
	mov.b32 	%r398, %f439;
	and.b32  	%r399, %r398, -2147483648;
	or.b32  	%r400, %r399, 1056964608;
	mov.b32 	%f440, %r400;
	add.f32 	%f441, %f439, %f440;
	cvt.rzi.f32.f32 	%f442, %f441;
	abs.f32 	%f443, %f439;
	setp.gt.f32 	%p124, %f443, 0f4B000000;
	selp.f32 	%f444, %f439, %f442, %p124;
	cvt.rzi.f32.f32 	%f445, %f439;
	setp.lt.f32 	%p125, %f443, 0f3F000000;
	selp.f32 	%f446, %f445, %f444, %p125;
	cvt.rzi.s32.f32 	%r401, %f446;
	fma.rn.f32 	%f447, %f446, 0fBF000000, %f750;
	mul.f32 	%f448, %f447, %f447;
	fma.rn.f32 	%f449, %f448, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f450, %f448, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f451, %f449, %f448, 0fC0A55DF6;
	fma.rn.f32 	%f452, %f450, %f448, 0f4081E0CF;
	fma.rn.f32 	%f453, %f448, %f447, 0f00000000;
	fma.rn.f32 	%f454, %f452, %f448, 0fC09DE9E6;
	fma.rn.f32 	%f455, %f451, %f453, 0f00000000;
	fma.rn.f32 	%f456, %f454, %f448, 0f3F800000;
	fma.rn.f32 	%f457, %f447, 0f40490FDB, %f455;
	and.b32  	%r402, %r401, 1;
	setp.eq.b32 	%p126, %r402, 1;
	selp.f32 	%f458, %f456, %f457, %p126;
	selp.f32 	%f459, %f457, %f456, %p126;
	and.b32  	%r403, %r401, 2;
	setp.eq.s32 	%p127, %r403, 0;
	neg.f32 	%f460, %f458;
	selp.f32 	%f461, %f458, %f460, %p127;
	add.s32 	%r404, %r401, 1;
	and.b32  	%r405, %r404, 2;
	setp.eq.s32 	%p128, %r405, 0;
	mov.f32 	%f462, 0f00000000;
	sub.f32 	%f463, %f462, %f459;
	selp.f32 	%f464, %f459, %f463, %p128;
	cvt.rzi.f32.f32 	%f465, %f750;
	setp.eq.f32 	%p129, %f465, %f750;
	mul.f32 	%f466, %f750, 0f00000000;
	selp.f32 	%f757, %f466, %f461, %p129;
	abs.f32 	%f467, %f750;
	setp.gt.f32 	%p130, %f467, 0f4B800000;
	add.f32 	%f468, %f757, 0f3F800000;
	selp.f32 	%f752, %f468, %f464, %p130;
$L__BB0_74:                             // %L679
	and.b32  	%r42, %r288, 2;
	setp.eq.s32 	%p131, %r42, 0;
	mov.f32 	%f83, %f746;
	mov.f32 	%f85, %f752;
	@%p131 bra 	$L__BB0_76;
// %bb.75:                              // %L688
	neg.f32 	%f85, %f757;
	neg.f32 	%f83, %f755;
	mov.f32 	%f755, %f746;
	mov.f32 	%f757, %f752;
$L__BB0_76:                             // %L690
	@%p26 bra 	$L__BB0_196;
// %bb.77:
	@%p313 bra 	$L__BB0_192;
	bra.uni 	$L__BB0_78;
$L__BB0_192:
	mov.b32 	%r159, %f788;
	and.b32  	%r412, %r159, 8388607;
	or.b32  	%r3035, %r412, 1065353216;
	mov.b32 	%f787, %r3035;
	add.s32 	%r413, %r159, -1073741824;
	and.b32  	%r3036, %r413, -8388608;
	setp.eq.s32 	%p139, %r3036, 0;
	@%p139 bra 	$L__BB0_195;
// %bb.193:                             // %__nv_fmaf_rn.exit4.i.i.i2112.preheader
	mov.f32 	%f478, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f477,%f478;
	// end inline asm
$L__BB0_194:                            // %__nv_fmaf_rn.exit4.i.i.i2112
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r414, %r3036, 192937984;
	add.s32 	%r415, %r3035, %r414;
	mov.b32 	%f479, %r415;
	mul.f32 	%f480, %f477, %f479;
	sub.f32 	%f481, %f479, %f480;
	fma.rn.f32 	%f482, %f481, %f477, %f480;
	sub.f32 	%f483, %f479, %f482;
	fma.rz.f32 	%f484, %f483, %f477, %f482;
	cvt.rzi.f32.f32 	%f485, %f484;
	sub.f32 	%f787, %f479, %f485;
	sub.s32 	%r3036, %r3036, %r414;
	mov.b32 	%r3035, %f787;
	setp.ne.s32 	%p140, %r3036, 0;
	setp.ne.s32 	%p141, %r3035, 0;
	and.pred  	%p142, %p140, %p141;
	@%p142 bra 	$L__BB0_194;
$L__BB0_195:                            // %__internal_fmodf_slowpath_mod.exit.i.i2114
	setp.gt.u32 	%p143, %r159, 2139095039;
	selp.f32 	%f486, 0f7FFFFFFF, 0f4B800000, %p143;
	mul.f32 	%f487, %f787, 0f34000000;
	mul.f32 	%f788, %f486, %f487;
	bra.uni 	$L__BB0_196;
$L__BB0_78:                             // %__nv_fast_fdividef.exit.i.i.i2091
	mov.f32 	%f469, 0f40000000;
	div.approx.f32 	%f470, %f788, %f469;
	cvt.rzi.f32.f32 	%f786, %f470;
	fma.rn.f32 	%f189, %f786, 0fC0000000, %f788;
	mov.b32 	%r158, %f189;
	setp.lt.u32 	%p134, %r158, 1073741824;
	@%p134 bra 	$L__BB0_191;
// %bb.79:
	setp.lt.u32 	%p135, %r158, -2147483647;
	@%p135 bra 	$L__BB0_189;
// %bb.80:
	add.f32 	%f475, %f786, 0fBF800000;
	setp.lt.f32 	%p138, %f189, 0fC0000000;
	add.f32 	%f476, %f475, 0fBF800000;
	selp.f32 	%f786, %f476, %f475, %p138;
	bra.uni 	$L__BB0_191;
$L__BB0_189:
	add.f32 	%f786, %f786, 0f3F800000;
	setp.ltu.f32 	%p136, %f189, 0f40800000;
	@%p136 bra 	$L__BB0_191;
// %bb.190:                             // %__nv_fmaf_rn.exit.i.i.i2095
	add.f32 	%f471, %f786, 0f3F800000;
	fma.rn.f32 	%f473, %f469, 0fC0400000, %f189;
	setp.ge.f32 	%p137, %f473, 0f00000000;
	add.f32 	%f474, %f471, 0f3F800000;
	selp.f32 	%f786, %f474, %f471, %p137;
$L__BB0_191:                            // %__internal_fmodf_fastpath_quot.exit.i.i2098
	fma.rn.f32 	%f788, %f786, 0fC0000000, %f788;
$L__BB0_196:                            // %__internal_fmodf_kernel.exit.i2117
	abs.f32 	%f488, %f788;
	setp.gtu.f32 	%p144, %f488, 0f7F800000;
	@%p144 bra 	$L__BB0_198;
// %bb.197:
	mov.b32 	%r416, %f788;
	or.b32  	%r417, %r152, %r416;
	mov.b32 	%f788, %r417;
$L__BB0_198:                            // %__nv_fmodf.exit2118
	mov.f32 	%f512, 0f00000000;
	mov.f32 	%f521, 0f41000000;
	div.approx.f32 	%f203, %f512, %f521;
	abs.f32 	%f760, %f203;
	setp.lt.f32 	%p152, %f760, 0f40000000;
	@%p152 bra 	$L__BB0_92;
// %bb.81:
	setp.gtu.f32 	%p153, %f760, 0f4B800000;
	@%p153 bra 	$L__BB0_88;
	bra.uni 	$L__BB0_82;
$L__BB0_88:
	mov.b32 	%r46, %f760;
	and.b32  	%r432, %r46, 8388607;
	or.b32  	%r2991, %r432, 1065353216;
	mov.b32 	%f759, %r2991;
	add.s32 	%r433, %r46, -1073741824;
	and.b32  	%r2992, %r433, -8388608;
	setp.eq.s32 	%p159, %r2992, 0;
	@%p159 bra 	$L__BB0_91;
// %bb.89:                              // %__nv_fmaf_rn.exit4.i.i.i2143.preheader
	mov.f32 	%f531, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f530,%f531;
	// end inline asm
$L__BB0_90:                             // %__nv_fmaf_rn.exit4.i.i.i2143
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r434, %r2992, 192937984;
	add.s32 	%r435, %r2991, %r434;
	mov.b32 	%f532, %r435;
	mul.f32 	%f533, %f530, %f532;
	sub.f32 	%f534, %f532, %f533;
	fma.rn.f32 	%f535, %f534, %f530, %f533;
	sub.f32 	%f536, %f532, %f535;
	fma.rz.f32 	%f537, %f536, %f530, %f535;
	cvt.rzi.f32.f32 	%f538, %f537;
	sub.f32 	%f759, %f532, %f538;
	sub.s32 	%r2992, %r2992, %r434;
	mov.b32 	%r2991, %f759;
	setp.ne.s32 	%p160, %r2992, 0;
	setp.ne.s32 	%p161, %r2991, 0;
	and.pred  	%p162, %p160, %p161;
	@%p162 bra 	$L__BB0_90;
$L__BB0_91:                             // %__internal_fmodf_slowpath_mod.exit.i.i2145
	setp.gt.u32 	%p163, %r46, 2139095039;
	selp.f32 	%f539, 0f7FFFFFFF, 0f4B800000, %p163;
	mul.f32 	%f540, %f759, 0f34000000;
	mul.f32 	%f760, %f539, %f540;
	bra.uni 	$L__BB0_92;
$L__BB0_82:                             // %__nv_fast_fdividef.exit.i.i.i2122
	mov.f32 	%f522, 0f40000000;
	div.approx.f32 	%f523, %f760, %f522;
	cvt.rzi.f32.f32 	%f758, %f523;
	fma.rn.f32 	%f88, %f758, 0fC0000000, %f760;
	mov.b32 	%r45, %f88;
	setp.lt.u32 	%p154, %r45, 1073741824;
	@%p154 bra 	$L__BB0_87;
// %bb.83:
	setp.lt.u32 	%p155, %r45, -2147483647;
	@%p155 bra 	$L__BB0_85;
// %bb.84:
	add.f32 	%f528, %f758, 0fBF800000;
	setp.lt.f32 	%p158, %f88, 0fC0000000;
	add.f32 	%f529, %f528, 0fBF800000;
	selp.f32 	%f758, %f529, %f528, %p158;
	bra.uni 	$L__BB0_87;
$L__BB0_85:
	add.f32 	%f758, %f758, 0f3F800000;
	setp.ltu.f32 	%p156, %f88, 0f40800000;
	@%p156 bra 	$L__BB0_87;
// %bb.86:                              // %__nv_fmaf_rn.exit.i.i.i2126
	add.f32 	%f524, %f758, 0f3F800000;
	fma.rn.f32 	%f526, %f522, 0fC0400000, %f88;
	setp.ge.f32 	%p157, %f526, 0f00000000;
	add.f32 	%f527, %f524, 0f3F800000;
	selp.f32 	%f758, %f527, %f524, %p157;
$L__BB0_87:                             // %__internal_fmodf_fastpath_quot.exit.i.i2129
	fma.rn.f32 	%f760, %f758, 0fC0000000, %f760;
$L__BB0_92:                             // %__internal_fmodf_kernel.exit.i2148
	abs.f32 	%f541, %f760;
	setp.gtu.f32 	%p164, %f541, 0f7F800000;
	@%p164 bra 	$L__BB0_94;
// %bb.93:
	mov.b32 	%r436, %f203;
	and.b32  	%r437, %r436, -2147483648;
	mov.b32 	%r438, %f760;
	or.b32  	%r439, %r437, %r438;
	mov.b32 	%f760, %r439;
$L__BB0_94:                             // %__nv_fmodf.exit2149
	cvt.rn.f32.s32 	%f572, %r143;
	div.approx.f32 	%f104, %f572, %f521;
	abs.f32 	%f764, %f104;
	setp.lt.f32 	%p172, %f764, 0f40000000;
	@%p172 bra 	$L__BB0_106;
// %bb.95:
	setp.gtu.f32 	%p173, %f764, 0f4B800000;
	@%p173 bra 	$L__BB0_102;
	bra.uni 	$L__BB0_96;
$L__BB0_102:
	mov.b32 	%r54, %f764;
	and.b32  	%r448, %r54, 8388607;
	or.b32  	%r2993, %r448, 1065353216;
	mov.b32 	%f763, %r2993;
	add.s32 	%r449, %r54, -1073741824;
	and.b32  	%r2994, %r449, -8388608;
	setp.eq.s32 	%p179, %r2994, 0;
	@%p179 bra 	$L__BB0_105;
// %bb.103:                             // %__nv_fmaf_rn.exit4.i.i.i2174.preheader
	mov.f32 	%f583, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f582,%f583;
	// end inline asm
$L__BB0_104:                            // %__nv_fmaf_rn.exit4.i.i.i2174
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r450, %r2994, 192937984;
	add.s32 	%r451, %r2993, %r450;
	mov.b32 	%f584, %r451;
	mul.f32 	%f585, %f582, %f584;
	sub.f32 	%f586, %f584, %f585;
	fma.rn.f32 	%f587, %f586, %f582, %f585;
	sub.f32 	%f588, %f584, %f587;
	fma.rz.f32 	%f589, %f588, %f582, %f587;
	cvt.rzi.f32.f32 	%f590, %f589;
	sub.f32 	%f763, %f584, %f590;
	sub.s32 	%r2994, %r2994, %r450;
	mov.b32 	%r2993, %f763;
	setp.ne.s32 	%p180, %r2994, 0;
	setp.ne.s32 	%p181, %r2993, 0;
	and.pred  	%p182, %p180, %p181;
	@%p182 bra 	$L__BB0_104;
$L__BB0_105:                            // %__internal_fmodf_slowpath_mod.exit.i.i2176
	setp.gt.u32 	%p183, %r54, 2139095039;
	selp.f32 	%f591, 0f7FFFFFFF, 0f4B800000, %p183;
	mul.f32 	%f592, %f763, 0f34000000;
	mul.f32 	%f764, %f591, %f592;
	bra.uni 	$L__BB0_106;
$L__BB0_96:                             // %__nv_fast_fdividef.exit.i.i.i2153
	mov.f32 	%f574, 0f40000000;
	div.approx.f32 	%f575, %f764, %f574;
	cvt.rzi.f32.f32 	%f762, %f575;
	fma.rn.f32 	%f107, %f762, 0fC0000000, %f764;
	mov.b32 	%r53, %f107;
	setp.lt.u32 	%p174, %r53, 1073741824;
	@%p174 bra 	$L__BB0_101;
// %bb.97:
	setp.lt.u32 	%p175, %r53, -2147483647;
	@%p175 bra 	$L__BB0_99;
// %bb.98:
	add.f32 	%f580, %f762, 0fBF800000;
	setp.lt.f32 	%p178, %f107, 0fC0000000;
	add.f32 	%f581, %f580, 0fBF800000;
	selp.f32 	%f762, %f581, %f580, %p178;
	bra.uni 	$L__BB0_101;
$L__BB0_99:
	add.f32 	%f762, %f762, 0f3F800000;
	setp.ltu.f32 	%p176, %f107, 0f40800000;
	@%p176 bra 	$L__BB0_101;
// %bb.100:                             // %__nv_fmaf_rn.exit.i.i.i2157
	add.f32 	%f576, %f762, 0f3F800000;
	fma.rn.f32 	%f578, %f574, 0fC0400000, %f107;
	setp.ge.f32 	%p177, %f578, 0f00000000;
	add.f32 	%f579, %f576, 0f3F800000;
	selp.f32 	%f762, %f579, %f576, %p177;
$L__BB0_101:                            // %__internal_fmodf_fastpath_quot.exit.i.i2160
	fma.rn.f32 	%f764, %f762, 0fC0000000, %f764;
$L__BB0_106:                            // %__internal_fmodf_kernel.exit.i2179
	abs.f32 	%f593, %f764;
	setp.gtu.f32 	%p184, %f593, 0f7F800000;
	@%p184 bra 	$L__BB0_108;
// %bb.107:
	mov.b32 	%r452, %f104;
	and.b32  	%r453, %r452, -2147483648;
	mov.b32 	%r454, %f764;
	or.b32  	%r455, %r453, %r454;
	mov.b32 	%f764, %r455;
$L__BB0_108:                            // %__nv_fmodf.exit2180
	and.b32  	%r64, %r288, 1;
	shr.u32 	%r65, %r288, 4;
	setp.ne.s32 	%p192, %r64, %r65;
	mov.f32 	%f770, %f512;
	mov.f32 	%f779, %f512;
	@%p192 bra 	$L__BB0_124;
// %bb.109:                             // %L895
	mov.f32 	%f626, 0f3F800000;
	mov.f32 	%f627, 0f00000000;
	div.approx.f32 	%f121, %f627, %f626;
	abs.f32 	%f768, %f121;
	setp.lt.f32 	%p193, %f768, 0f40000000;
	@%p193 bra 	$L__BB0_121;
// %bb.110:
	setp.gtu.f32 	%p194, %f768, 0f4B800000;
	@%p194 bra 	$L__BB0_117;
	bra.uni 	$L__BB0_111;
$L__BB0_117:
	mov.b32 	%r67, %f768;
	and.b32  	%r470, %r67, 8388607;
	or.b32  	%r2995, %r470, 1065353216;
	mov.b32 	%f767, %r2995;
	add.s32 	%r471, %r67, -1073741824;
	and.b32  	%r2996, %r471, -8388608;
	setp.eq.s32 	%p200, %r2996, 0;
	@%p200 bra 	$L__BB0_120;
// %bb.118:                             // %__nv_fmaf_rn.exit4.i.i.i2205.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f636,%f626;
	// end inline asm
$L__BB0_119:                            // %__nv_fmaf_rn.exit4.i.i.i2205
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r472, %r2996, 192937984;
	add.s32 	%r473, %r2995, %r472;
	mov.b32 	%f638, %r473;
	mul.f32 	%f639, %f636, %f638;
	sub.f32 	%f640, %f638, %f639;
	fma.rn.f32 	%f641, %f640, %f636, %f639;
	sub.f32 	%f642, %f638, %f641;
	fma.rz.f32 	%f643, %f642, %f636, %f641;
	cvt.rzi.f32.f32 	%f644, %f643;
	sub.f32 	%f767, %f638, %f644;
	sub.s32 	%r2996, %r2996, %r472;
	mov.b32 	%r2995, %f767;
	setp.ne.s32 	%p201, %r2996, 0;
	setp.ne.s32 	%p202, %r2995, 0;
	and.pred  	%p203, %p201, %p202;
	@%p203 bra 	$L__BB0_119;
$L__BB0_120:                            // %__internal_fmodf_slowpath_mod.exit.i.i2207
	setp.gt.u32 	%p204, %r67, 2139095039;
	selp.f32 	%f645, 0f7FFFFFFF, 0f4B800000, %p204;
	mul.f32 	%f646, %f767, 0f34000000;
	mul.f32 	%f768, %f645, %f646;
	bra.uni 	$L__BB0_121;
$L__BB0_111:                            // %__nv_fast_fdividef.exit.i.i.i2184
	mov.f32 	%f628, 0f40000000;
	div.approx.f32 	%f629, %f768, %f628;
	cvt.rzi.f32.f32 	%f766, %f629;
	fma.rn.f32 	%f124, %f766, 0fC0000000, %f768;
	mov.b32 	%r66, %f124;
	setp.lt.u32 	%p195, %r66, 1073741824;
	@%p195 bra 	$L__BB0_116;
// %bb.112:
	setp.lt.u32 	%p196, %r66, -2147483647;
	@%p196 bra 	$L__BB0_114;
// %bb.113:
	add.f32 	%f634, %f766, 0fBF800000;
	setp.lt.f32 	%p199, %f124, 0fC0000000;
	add.f32 	%f635, %f634, 0fBF800000;
	selp.f32 	%f766, %f635, %f634, %p199;
	bra.uni 	$L__BB0_116;
$L__BB0_114:
	add.f32 	%f766, %f766, 0f3F800000;
	setp.ltu.f32 	%p197, %f124, 0f40800000;
	@%p197 bra 	$L__BB0_116;
// %bb.115:                             // %__nv_fmaf_rn.exit.i.i.i2188
	add.f32 	%f630, %f766, 0f3F800000;
	fma.rn.f32 	%f632, %f628, 0fC0400000, %f124;
	setp.ge.f32 	%p198, %f632, 0f00000000;
	add.f32 	%f633, %f630, 0f3F800000;
	selp.f32 	%f766, %f633, %f630, %p198;
$L__BB0_116:                            // %__internal_fmodf_fastpath_quot.exit.i.i2191
	fma.rn.f32 	%f768, %f766, 0fC0000000, %f768;
$L__BB0_121:                            // %__internal_fmodf_kernel.exit.i2210
	abs.f32 	%f647, %f768;
	setp.gtu.f32 	%p205, %f647, 0f7F800000;
	@%p205 bra 	$L__BB0_123;
// %bb.122:
	mov.b32 	%r474, %f121;
	and.b32  	%r475, %r474, -2147483648;
	mov.b32 	%r476, %f768;
	or.b32  	%r477, %r475, %r476;
	mov.b32 	%f768, %r477;
$L__BB0_123:                            // %__nv_fmodf.exit2211
	add.f32 	%f648, %f768, %f768;
	mov.b32 	%r478, %f648;
	and.b32  	%r479, %r478, -2147483648;
	or.b32  	%r480, %r479, 1056964608;
	mov.b32 	%f649, %r480;
	add.f32 	%f650, %f648, %f649;
	cvt.rzi.f32.f32 	%f651, %f650;
	abs.f32 	%f652, %f648;
	setp.gt.f32 	%p206, %f652, 0f4B000000;
	selp.f32 	%f653, %f648, %f651, %p206;
	cvt.rzi.f32.f32 	%f654, %f648;
	setp.lt.f32 	%p207, %f652, 0f3F000000;
	selp.f32 	%f655, %f654, %f653, %p207;
	cvt.rzi.s32.f32 	%r481, %f655;
	fma.rn.f32 	%f656, %f655, 0fBF000000, %f768;
	mul.f32 	%f657, %f656, %f656;
	fma.rn.f32 	%f658, %f657, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f659, %f657, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f660, %f658, %f657, 0fC0A55DF6;
	fma.rn.f32 	%f661, %f659, %f657, 0f4081E0CF;
	fma.rn.f32 	%f662, %f657, %f656, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f657, 0fC09DE9E6;
	fma.rn.f32 	%f664, %f660, %f662, 0f00000000;
	fma.rn.f32 	%f665, %f663, %f657, 0f3F800000;
	fma.rn.f32 	%f666, %f656, 0f40490FDB, %f664;
	and.b32  	%r482, %r481, 1;
	setp.eq.b32 	%p208, %r482, 1;
	selp.f32 	%f667, %f665, %f666, %p208;
	selp.f32 	%f668, %f666, %f665, %p208;
	and.b32  	%r483, %r481, 2;
	setp.eq.s32 	%p209, %r483, 0;
	neg.f32 	%f669, %f667;
	selp.f32 	%f670, %f667, %f669, %p209;
	add.s32 	%r484, %r481, 1;
	and.b32  	%r485, %r484, 2;
	setp.eq.s32 	%p210, %r485, 0;
	sub.f32 	%f672, %f627, %f668;
	selp.f32 	%f673, %f668, %f672, %p210;
	cvt.rzi.f32.f32 	%f674, %f768;
	setp.eq.f32 	%p211, %f674, %f768;
	mul.f32 	%f675, %f768, 0f00000000;
	selp.f32 	%f779, %f675, %f670, %p211;
	abs.f32 	%f676, %f768;
	setp.gt.f32 	%p212, %f676, 0f4B800000;
	add.f32 	%f677, %f779, 0f3F800000;
	selp.f32 	%f770, %f677, %f673, %p212;
$L__BB0_124:                            // %L934
	and.b32  	%r63, %r143, 1;
	mov.f32 	%f776, %f512;
	mov.f32 	%f781, %f512;
	@%p192 bra 	$L__BB0_140;
// %bb.125:                             // %L937
	cvt.rn.f32.s32 	%f679, %r63;
	mov.f32 	%f680, 0f3F800000;
	div.approx.f32 	%f142, %f679, %f680;
	abs.f32 	%f774, %f142;
	setp.lt.f32 	%p214, %f774, 0f40000000;
	@%p214 bra 	$L__BB0_137;
// %bb.126:
	setp.gtu.f32 	%p215, %f774, 0f4B800000;
	@%p215 bra 	$L__BB0_133;
	bra.uni 	$L__BB0_127;
$L__BB0_133:
	mov.b32 	%r75, %f774;
	and.b32  	%r486, %r75, 8388607;
	or.b32  	%r2997, %r486, 1065353216;
	mov.b32 	%f773, %r2997;
	add.s32 	%r487, %r75, -1073741824;
	and.b32  	%r2998, %r487, -8388608;
	setp.eq.s32 	%p221, %r2998, 0;
	@%p221 bra 	$L__BB0_136;
// %bb.134:                             // %__nv_fmaf_rn.exit4.i.i.i2236.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f689,%f680;
	// end inline asm
$L__BB0_135:                            // %__nv_fmaf_rn.exit4.i.i.i2236
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r488, %r2998, 192937984;
	add.s32 	%r489, %r2997, %r488;
	mov.b32 	%f691, %r489;
	mul.f32 	%f692, %f689, %f691;
	sub.f32 	%f693, %f691, %f692;
	fma.rn.f32 	%f694, %f693, %f689, %f692;
	sub.f32 	%f695, %f691, %f694;
	fma.rz.f32 	%f696, %f695, %f689, %f694;
	cvt.rzi.f32.f32 	%f697, %f696;
	sub.f32 	%f773, %f691, %f697;
	sub.s32 	%r2998, %r2998, %r488;
	mov.b32 	%r2997, %f773;
	setp.ne.s32 	%p222, %r2998, 0;
	setp.ne.s32 	%p223, %r2997, 0;
	and.pred  	%p224, %p222, %p223;
	@%p224 bra 	$L__BB0_135;
$L__BB0_136:                            // %__internal_fmodf_slowpath_mod.exit.i.i2238
	setp.gt.u32 	%p225, %r75, 2139095039;
	selp.f32 	%f698, 0f7FFFFFFF, 0f4B800000, %p225;
	mul.f32 	%f699, %f773, 0f34000000;
	mul.f32 	%f774, %f698, %f699;
	bra.uni 	$L__BB0_137;
$L__BB0_127:                            // %__nv_fast_fdividef.exit.i.i.i2215
	mov.f32 	%f681, 0f40000000;
	div.approx.f32 	%f682, %f774, %f681;
	cvt.rzi.f32.f32 	%f772, %f682;
	fma.rn.f32 	%f145, %f772, 0fC0000000, %f774;
	mov.b32 	%r74, %f145;
	setp.lt.u32 	%p216, %r74, 1073741824;
	@%p216 bra 	$L__BB0_132;
// %bb.128:
	setp.lt.u32 	%p217, %r74, -2147483647;
	@%p217 bra 	$L__BB0_130;
// %bb.129:
	add.f32 	%f687, %f772, 0fBF800000;
	setp.lt.f32 	%p220, %f145, 0fC0000000;
	add.f32 	%f688, %f687, 0fBF800000;
	selp.f32 	%f772, %f688, %f687, %p220;
	bra.uni 	$L__BB0_132;
$L__BB0_130:
	add.f32 	%f772, %f772, 0f3F800000;
	setp.ltu.f32 	%p218, %f145, 0f40800000;
	@%p218 bra 	$L__BB0_132;
// %bb.131:                             // %__nv_fmaf_rn.exit.i.i.i2219
	add.f32 	%f683, %f772, 0f3F800000;
	fma.rn.f32 	%f685, %f681, 0fC0400000, %f145;
	setp.ge.f32 	%p219, %f685, 0f00000000;
	add.f32 	%f686, %f683, 0f3F800000;
	selp.f32 	%f772, %f686, %f683, %p219;
$L__BB0_132:                            // %__internal_fmodf_fastpath_quot.exit.i.i2222
	fma.rn.f32 	%f774, %f772, 0fC0000000, %f774;
$L__BB0_137:                            // %__internal_fmodf_kernel.exit.i2241
	abs.f32 	%f700, %f774;
	setp.gtu.f32 	%p226, %f700, 0f7F800000;
	@%p226 bra 	$L__BB0_139;
// %bb.138:
	mov.b32 	%r490, %f142;
	and.b32  	%r491, %r490, -2147483648;
	mov.b32 	%r492, %f774;
	or.b32  	%r493, %r491, %r492;
	mov.b32 	%f774, %r493;
$L__BB0_139:                            // %__nv_fmodf.exit2242
	add.f32 	%f701, %f774, %f774;
	mov.b32 	%r494, %f701;
	and.b32  	%r495, %r494, -2147483648;
	or.b32  	%r496, %r495, 1056964608;
	mov.b32 	%f702, %r496;
	add.f32 	%f703, %f701, %f702;
	cvt.rzi.f32.f32 	%f704, %f703;
	abs.f32 	%f705, %f701;
	setp.gt.f32 	%p227, %f705, 0f4B000000;
	selp.f32 	%f706, %f701, %f704, %p227;
	cvt.rzi.f32.f32 	%f707, %f701;
	setp.lt.f32 	%p228, %f705, 0f3F000000;
	selp.f32 	%f708, %f707, %f706, %p228;
	cvt.rzi.s32.f32 	%r497, %f708;
	fma.rn.f32 	%f709, %f708, 0fBF000000, %f774;
	mul.f32 	%f710, %f709, %f709;
	fma.rn.f32 	%f711, %f710, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f712, %f710, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f713, %f711, %f710, 0fC0A55DF6;
	fma.rn.f32 	%f714, %f712, %f710, 0f4081E0CF;
	fma.rn.f32 	%f715, %f710, %f709, 0f00000000;
	fma.rn.f32 	%f716, %f714, %f710, 0fC09DE9E6;
	fma.rn.f32 	%f717, %f713, %f715, 0f00000000;
	fma.rn.f32 	%f718, %f716, %f710, 0f3F800000;
	fma.rn.f32 	%f719, %f709, 0f40490FDB, %f717;
	and.b32  	%r498, %r497, 1;
	setp.eq.b32 	%p229, %r498, 1;
	selp.f32 	%f720, %f718, %f719, %p229;
	selp.f32 	%f721, %f719, %f718, %p229;
	and.b32  	%r499, %r497, 2;
	setp.eq.s32 	%p230, %r499, 0;
	neg.f32 	%f722, %f720;
	selp.f32 	%f723, %f720, %f722, %p230;
	add.s32 	%r500, %r497, 1;
	and.b32  	%r501, %r500, 2;
	setp.eq.s32 	%p231, %r501, 0;
	mov.f32 	%f724, 0f00000000;
	sub.f32 	%f725, %f724, %f721;
	selp.f32 	%f726, %f721, %f725, %p231;
	cvt.rzi.f32.f32 	%f727, %f774;
	setp.eq.f32 	%p232, %f727, %f774;
	mul.f32 	%f728, %f774, 0f00000000;
	selp.f32 	%f781, %f728, %f723, %p232;
	abs.f32 	%f729, %f774;
	setp.gt.f32 	%p233, %f729, 0f4B800000;
	add.f32 	%f730, %f781, 0f3F800000;
	selp.f32 	%f776, %f730, %f726, %p233;
$L__BB0_140:                            // %L971
	mov.f32 	%f165, %f770;
	mov.f32 	%f167, %f776;
	@%p131 bra 	$L__BB0_142;
// %bb.141:                             // %L980
	neg.f32 	%f167, %f781;
	neg.f32 	%f165, %f779;
	mov.f32 	%f779, %f770;
	mov.f32 	%f781, %f776;
$L__BB0_142:                            // %L982
	setp.gt.u32 	%p235, %r288, 15;
	mov.u32 	%r168, 999999999;
	@%p235 bra 	$L__BB0_200;
// %bb.143:                             // %L1012
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	mad.lo.s32 	%r509, %r288, 6, %r3;
	cvt.u16.u32 	%rs15, %r509;
	and.b16  	%rs16, %rs15, 255;
	mul.lo.s16 	%rs17, %rs16, 171;
	shr.u16 	%rs18, %rs17, 14;
	mul.lo.s16 	%rs19, %rs18, 96;
	sub.s16 	%rs20, %rs15, %rs19;
	cvt.u32.u16 	%r510, %rs20;
	and.b32  	%r511, %r510, 255;
	mul.wide.u32 	%rd21, %r511, 4;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.u32 	%r512, [%rd22];
	shl.b32 	%r513, %r512, 16;
	cvt.s32.s16 	%r84, %r512;
	shr.s32 	%r85, %r512, 16;
	or.b32  	%r514, %r513, 65535;
	setp.lt.u32 	%p236, %r514, 589823;
	setp.lt.u32 	%p237, %r512, 786432;
	and.pred  	%p238, %p236, %p237;
	@%p238 bra 	$L__BB0_199;
	bra.uni 	$L__BB0_144;
$L__BB0_199:                            // %L1254
	mul.lo.s32 	%r518, %r85, 290;
	mad.lo.s32 	%r168, %r84, 33, %r518;
$L__BB0_200:                            // %pass533
	add.f32 	%f227, %f784, %f784;
	mov.b32 	%r316, %f227;
	add.f32 	%f489, %f788, %f788;
	and.b32  	%r317, %r316, -2147483648;
	add.f32 	%f282, %f734, %f734;
	mov.b32 	%r424, %f489;
	or.b32  	%r318, %r317, 1056964608;
	mov.b32 	%r333, %f282;
	and.b32  	%r425, %r424, -2147483648;
	add.f32 	%f542, %f760, %f760;
	add.f32 	%f595, %f764, %f764;
	mov.b32 	%f228, %r318;
	and.b32  	%r334, %r333, -2147483648;
	or.b32  	%r426, %r425, 1056964608;
	mov.b32 	%r440, %f542;
	mov.b32 	%r462, %f595;
	add.f32 	%f229, %f227, %f228;
	abs.f32 	%f231, %f227;
	or.b32  	%r335, %r334, 1056964608;
	mov.b32 	%f490, %r426;
	and.b32  	%r441, %r440, -2147483648;
	and.b32  	%r463, %r462, -2147483648;
	cvt.rzi.f32.f32 	%f230, %f229;
	setp.gt.f32 	%p39, %f231, 0f4B000000;
	mov.b32 	%f283, %r335;
	add.f32 	%f491, %f489, %f490;
	abs.f32 	%f493, %f489;
	or.b32  	%r442, %r441, 1056964608;
	or.b32  	%r464, %r463, 1056964608;
	selp.f32 	%f232, %f227, %f230, %p39;
	cvt.rzi.f32.f32 	%f233, %f227;
	setp.lt.f32 	%p40, %f231, 0f3F000000;
	add.f32 	%f284, %f282, %f283;
	abs.f32 	%f286, %f282;
	cvt.rzi.f32.f32 	%f492, %f491;
	setp.gt.f32 	%p145, %f493, 0f4B000000;
	mov.b32 	%f543, %r442;
	mov.b32 	%f596, %r464;
	selp.f32 	%f234, %f233, %f232, %p40;
	cvt.rzi.f32.f32 	%f285, %f284;
	setp.gt.f32 	%p59, %f286, 0f4B000000;
	selp.f32 	%f494, %f489, %f492, %p145;
	cvt.rzi.f32.f32 	%f495, %f489;
	setp.lt.f32 	%p146, %f493, 0f3F000000;
	add.f32 	%f544, %f542, %f543;
	abs.f32 	%f546, %f542;
	add.f32 	%f597, %f595, %f596;
	abs.f32 	%f599, %f595;
	fma.rn.f32 	%f235, %f234, 0fBF000000, %f784;
	selp.f32 	%f287, %f282, %f285, %p59;
	cvt.rzi.f32.f32 	%f288, %f282;
	setp.lt.f32 	%p60, %f286, 0f3F000000;
	selp.f32 	%f496, %f495, %f494, %p146;
	cvt.rzi.f32.f32 	%f545, %f544;
	setp.gt.f32 	%p165, %f546, 0f4B000000;
	cvt.rzi.f32.f32 	%f598, %f597;
	setp.gt.f32 	%p185, %f599, 0f4B000000;
	mul.f32 	%f236, %f235, %f235;
	selp.f32 	%f289, %f288, %f287, %p60;
	fma.rn.f32 	%f497, %f496, 0fBF000000, %f788;
	selp.f32 	%f547, %f542, %f545, %p165;
	cvt.rzi.f32.f32 	%f548, %f542;
	setp.lt.f32 	%p166, %f546, 0f3F000000;
	selp.f32 	%f600, %f595, %f598, %p185;
	cvt.rzi.f32.f32 	%f601, %f595;
	setp.lt.f32 	%p186, %f599, 0f3F000000;
	fma.rn.f32 	%f237, %f236, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f238, %f236, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f290, %f289, 0fBF000000, %f734;
	mul.f32 	%f498, %f497, %f497;
	selp.f32 	%f549, %f548, %f547, %p166;
	selp.f32 	%f602, %f601, %f600, %p186;
	cvt.rzi.s32.f32 	%r319, %f234;
	fma.rn.f32 	%f239, %f237, %f236, 0fC0A55DF6;
	fma.rn.f32 	%f240, %f238, %f236, 0f4081E0CF;
	fma.rn.f32 	%f241, %f236, %f235, 0f00000000;
	mul.f32 	%f291, %f290, %f290;
	fma.rn.f32 	%f499, %f498, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f500, %f498, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f550, %f549, 0fBF000000, %f760;
	fma.rn.f32 	%f603, %f602, 0fBF000000, %f764;
	fma.rn.f32 	%f242, %f240, %f236, 0fC09DE9E6;
	fma.rn.f32 	%f243, %f239, %f241, 0f00000000;
	and.b32  	%r320, %r319, 1;
	fma.rn.f32 	%f292, %f291, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f293, %f291, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r427, %f496;
	fma.rn.f32 	%f501, %f499, %f498, 0fC0A55DF6;
	fma.rn.f32 	%f502, %f500, %f498, 0f4081E0CF;
	fma.rn.f32 	%f503, %f498, %f497, 0f00000000;
	mul.f32 	%f551, %f550, %f550;
	mul.f32 	%f604, %f603, %f603;
	fma.rn.f32 	%f244, %f242, %f236, 0f3F800000;
	fma.rn.f32 	%f245, %f235, 0f40490FDB, %f243;
	setp.eq.b32 	%p41, %r320, 1;
	cvt.rzi.s32.f32 	%r336, %f289;
	fma.rn.f32 	%f294, %f292, %f291, 0fC0A55DF6;
	fma.rn.f32 	%f295, %f293, %f291, 0f4081E0CF;
	fma.rn.f32 	%f296, %f291, %f290, 0f00000000;
	fma.rn.f32 	%f504, %f502, %f498, 0fC09DE9E6;
	fma.rn.f32 	%f505, %f501, %f503, 0f00000000;
	and.b32  	%r428, %r427, 1;
	fma.rn.f32 	%f552, %f551, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f553, %f551, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f605, %f604, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f606, %f604, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f246, %f244, %f245, %p41;
	and.b32  	%r321, %r319, 2;
	fma.rn.f32 	%f297, %f295, %f291, 0fC09DE9E6;
	fma.rn.f32 	%f298, %f294, %f296, 0f00000000;
	and.b32  	%r337, %r336, 1;
	fma.rn.f32 	%f506, %f504, %f498, 0f3F800000;
	fma.rn.f32 	%f507, %f497, 0f40490FDB, %f505;
	setp.eq.b32 	%p147, %r428, 1;
	cvt.rzi.s32.f32 	%r443, %f549;
	fma.rn.f32 	%f554, %f552, %f551, 0fC0A55DF6;
	fma.rn.f32 	%f555, %f553, %f551, 0f4081E0CF;
	fma.rn.f32 	%f556, %f551, %f550, 0f00000000;
	cvt.rzi.s32.f32 	%r465, %f602;
	fma.rn.f32 	%f607, %f605, %f604, 0fC0A55DF6;
	fma.rn.f32 	%f608, %f606, %f604, 0f4081E0CF;
	fma.rn.f32 	%f609, %f604, %f603, 0f00000000;
	setp.eq.s32 	%p42, %r321, 0;
	neg.f32 	%f248, %f246;
	add.s32 	%r322, %r319, 1;
	cvt.rzi.f32.f32 	%f253, %f784;
	fma.rn.f32 	%f299, %f297, %f291, 0f3F800000;
	fma.rn.f32 	%f300, %f290, 0f40490FDB, %f298;
	setp.eq.b32 	%p61, %r337, 1;
	selp.f32 	%f508, %f506, %f507, %p147;
	and.b32  	%r429, %r427, 2;
	fma.rn.f32 	%f557, %f555, %f551, 0fC09DE9E6;
	fma.rn.f32 	%f558, %f554, %f556, 0f00000000;
	and.b32  	%r444, %r443, 1;
	fma.rn.f32 	%f610, %f608, %f604, 0fC09DE9E6;
	fma.rn.f32 	%f611, %f607, %f609, 0f00000000;
	and.b32  	%r466, %r465, 1;
	selp.f32 	%f247, %f245, %f244, %p41;
	selp.f32 	%f249, %f246, %f248, %p42;
	and.b32  	%r323, %r322, 2;
	setp.eq.f32 	%p44, %f253, %f784;
	mul.f32 	%f254, %f784, 0f00000000;
	selp.f32 	%f301, %f299, %f300, %p61;
	and.b32  	%r338, %r336, 2;
	setp.eq.s32 	%p148, %r429, 0;
	neg.f32 	%f510, %f508;
	add.s32 	%r430, %r427, 1;
	cvt.rzi.f32.f32 	%f515, %f788;
	fma.rn.f32 	%f559, %f557, %f551, 0f3F800000;
	fma.rn.f32 	%f560, %f550, 0f40490FDB, %f558;
	setp.eq.b32 	%p167, %r444, 1;
	fma.rn.f32 	%f612, %f610, %f604, 0f3F800000;
	fma.rn.f32 	%f613, %f603, 0f40490FDB, %f611;
	setp.eq.b32 	%p187, %r466, 1;
	setp.eq.s32 	%p43, %r323, 0;
	sub.f32 	%f251, %f250, %f247;
	selp.f32 	%f255, %f254, %f249, %p44;
	abs.f32 	%f256, %f784;
	setp.eq.s32 	%p62, %r338, 0;
	neg.f32 	%f303, %f301;
	add.s32 	%r339, %r336, 1;
	cvt.rzi.f32.f32 	%f307, %f734;
	selp.f32 	%f509, %f507, %f506, %p147;
	selp.f32 	%f511, %f508, %f510, %p148;
	and.b32  	%r431, %r430, 2;
	setp.eq.f32 	%p150, %f515, %f788;
	mul.f32 	%f516, %f788, 0f00000000;
	selp.f32 	%f561, %f559, %f560, %p167;
	and.b32  	%r445, %r443, 2;
	selp.f32 	%f614, %f612, %f613, %p187;
	and.b32  	%r467, %r465, 2;
	selp.f32 	%f252, %f247, %f251, %p43;
	setp.gt.f32 	%p45, %f256, 0f4B800000;
	add.f32 	%f257, %f255, 0f3F800000;
	selp.f32 	%f302, %f300, %f299, %p61;
	selp.f32 	%f304, %f301, %f303, %p62;
	and.b32  	%r340, %r339, 2;
	setp.eq.f32 	%p64, %f307, %f734;
	mul.f32 	%f308, %f734, 0f00000000;
	setp.eq.s32 	%p149, %r431, 0;
	sub.f32 	%f513, %f512, %f509;
	selp.f32 	%f517, %f516, %f511, %p150;
	abs.f32 	%f518, %f788;
	setp.eq.s32 	%p168, %r445, 0;
	neg.f32 	%f563, %f561;
	add.s32 	%r446, %r443, 1;
	cvt.rzi.f32.f32 	%f568, %f760;
	setp.eq.s32 	%p188, %r467, 0;
	neg.f32 	%f616, %f614;
	add.s32 	%r468, %r465, 1;
	cvt.rzi.f32.f32 	%f620, %f764;
	selp.f32 	%f258, %f257, %f252, %p45;
	setp.eq.s32 	%p63, %r340, 0;
	sub.f32 	%f305, %f250, %f302;
	selp.f32 	%f16, %f308, %f304, %p64;
	abs.f32 	%f309, %f734;
	selp.f32 	%f514, %f509, %f513, %p149;
	setp.gt.f32 	%p151, %f518, 0f4B800000;
	add.f32 	%f519, %f517, 0f3F800000;
	selp.f32 	%f562, %f560, %f559, %p167;
	selp.f32 	%f564, %f561, %f563, %p168;
	and.b32  	%r447, %r446, 2;
	setp.eq.f32 	%p170, %f568, %f760;
	mul.f32 	%f569, %f760, 0f00000000;
	selp.f32 	%f615, %f613, %f612, %p187;
	selp.f32 	%f617, %f614, %f616, %p188;
	and.b32  	%r469, %r468, 2;
	setp.eq.f32 	%p190, %f620, %f764;
	mul.f32 	%f621, %f764, 0f00000000;
	mov.b32 	%r312, %f258;
	mov.b32 	%r315, %f255;
	selp.f32 	%f306, %f302, %f305, %p63;
	setp.gt.f32 	%p65, %f309, 0f4B800000;
	add.f32 	%f310, %f16, 0f3F800000;
	selp.f32 	%f520, %f519, %f514, %p151;
	setp.eq.s32 	%p169, %r447, 0;
	sub.f32 	%f566, %f512, %f562;
	selp.f32 	%f102, %f569, %f564, %p170;
	abs.f32 	%f570, %f760;
	setp.eq.s32 	%p189, %r469, 0;
	sub.f32 	%f618, %f512, %f615;
	selp.f32 	%f622, %f621, %f617, %p190;
	abs.f32 	%f623, %f764;
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	xor.b32  	%r311, %r315, -2147483648;
	selp.f32 	%f17, %f310, %f306, %p65;
	mov.b32 	%r420, %f520;
	mov.b32 	%r423, %f517;
	selp.f32 	%f567, %f562, %f566, %p169;
	setp.gt.f32 	%p171, %f570, 0f4B800000;
	add.f32 	%f571, %f102, 0f3F800000;
	selp.f32 	%f619, %f615, %f618, %p189;
	setp.gt.f32 	%p191, %f623, 0f4B800000;
	add.f32 	%f624, %f622, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r310, %r312, %r311;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r313, %r315, %r312;
	// end inline asm
	mov.b32 	%r363, %f17;
	mov.b32 	%r364, %f37;
	mov.b32 	%r366, %f16;
	mov.b32 	%r367, %f38;
	mov.b32 	%r407, %f83;
	mov.b32 	%r408, %f85;
	mov.b32 	%r410, %f755;
	mov.b32 	%r411, %f757;
	xor.b32  	%r419, %r423, -2147483648;
	selp.f32 	%f103, %f571, %f567, %p171;
	selp.f32 	%f625, %f624, %f619, %p191;
	// begin inline asm
	cvt.rn.f16x2.f32 %r362, %r364, %r363;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r365, %r367, %r366;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r406, %r408, %r407;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r409, %r411, %r410;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r418, %r420, %r419;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r421, %r423, %r420;
	// end inline asm
	mov.b32 	%r458, %f625;
	mov.b32 	%r457, %f103;
	mov.b32 	%r461, %f622;
	mov.b32 	%r460, %f102;
	// begin inline asm
	cvt.rn.f16x2.f32 %r456, %r458, %r457;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r459, %r461, %r460;
	// end inline asm
	mov.b32 	%r503, %f165;
	mov.b32 	%r504, %f167;
	// begin inline asm
	cvt.rn.f16x2.f32 %r502, %r504, %r503;
	// end inline asm
	mov.b32 	%r506, %f779;
	mov.b32 	%r507, %f781;
	// begin inline asm
	cvt.rn.f16x2.f32 %r505, %r507, %r506;
	// end inline asm
	mul.lo.s32 	%r520, %r142, 24;
	shl.b32 	%r521, %r3, 1;
	and.b32  	%r522, %r521, 2;
	shr.u32 	%r169, %r288, 3;
	bfe.u32 	%r523, %r288, 3, 1;
	or.b32  	%r524, %r522, %r523;
	and.b32  	%r525, %r169, 2;
	or.b32  	%r170, %r63, %r525;
	cvt.u16.u32 	%rs23, %r170;
	mul.lo.s16 	%rs24, %rs23, 171;
	shr.u16 	%rs25, %rs24, 9;
	mul.lo.s16 	%rs26, %rs25, 3;
	sub.s16 	%rs27, %rs23, %rs26;
	cvt.u32.u16 	%r526, %rs27;
	and.b32  	%r527, %r526, 255;
	and.b16  	%rs28, %rs27, 255;
	mul.wide.u16 	%r528, %rs28, 8;
	add.s32 	%r529, %r520, %r2;
	or.b32  	%r530, %r529, %r524;
	add.s32 	%r531, %r530, %r528;
	mul.wide.u32 	%rd28, %r531, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.u32 	%r171, [%rd29];
	or.b32  	%r532, %r524, 4;
	cvt.u64.u32 	%rd30, %r528;
	cvt.u64.u32 	%rd31, %r529;
	cvt.u64.u32 	%rd32, %r524;
	add.s64 	%rd33, %rd31, %rd32;
	add.s64 	%rd34, %rd33, %rd30;
	shl.b64 	%rd35, %rd34, 2;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.u32 	%r172, [%rd36+16];
	cvt.u64.u32 	%rd37, %r520;
	cvt.u64.u32 	%rd38, %r2;
	add.s64 	%rd39, %rd38, %rd37;
	add.s64 	%rd40, %rd39, %rd32;
	add.s64 	%rd41, %rd40, %rd30;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd2, %rd42;
	ld.global.u32 	%r173, [%rd43+384];
	cvt.u64.u32 	%rd44, %r532;
	add.s64 	%rd45, %rd39, %rd44;
	add.s64 	%rd46, %rd45, %rd30;
	shl.b64 	%rd47, %rd46, 2;
	add.s64 	%rd48, %rd2, %rd47;
	ld.global.u32 	%r174, [%rd48+384];
	shl.b32 	%r175, %r3, 2;
	shl.b32 	%r533, %r288, 2;
	add.s32 	%r534, %r1, %r283;
	shl.b32 	%r535, %r534, 5;
	and.b32  	%r536, %r533, 28;
	or.b32  	%r176, %r536, %r535;
	and.b32  	%r177, %r288, 4;
	shl.b32 	%r537, %r288, 4;
	and.b32  	%r538, %r155, 8;
	or.b32  	%r539, %r538, %r537;
	bfe.u32 	%r540, %r539, 3, 3;
	mul.lo.s32 	%r178, %r540, 260;
	cvt.u16.u32 	%rs29, %r288;
	and.b16  	%rs30, %rs29, 255;
	mul.lo.s16 	%rs31, %rs30, 171;
	shr.u16 	%rs32, %rs31, 12;
	mul.lo.s16 	%rs33, %rs32, 24;
	sub.s16 	%rs34, %rs29, %rs33;
	cvt.u32.u16 	%r541, %rs34;
	and.b32  	%r179, %r541, 255;
	add.s32 	%r542, %r3, 6;
	shr.u32 	%r543, %r542, 3;
	add.s32 	%r544, %r4, 192;
	and.b32  	%r545, %r544, 224;
	mad.lo.s32 	%r180, %r543, 260, %r545;
	add.s32 	%r546, %r3, 12;
	shr.u32 	%r547, %r546, 3;
	add.s32 	%r548, %r4, 128;
	and.b32  	%r549, %r548, 224;
	mad.lo.s32 	%r181, %r547, 260, %r549;
	add.s32 	%r550, %r3, 18;
	shr.u32 	%r551, %r550, 3;
	add.s32 	%r552, %r4, 64;
	and.b32  	%r553, %r552, 224;
	mad.lo.s32 	%r182, %r551, 260, %r553;
	or.b32  	%r183, %r4, 780;
	add.s32 	%r554, %r3, 30;
	shr.u32 	%r555, %r554, 3;
	mad.lo.s32 	%r184, %r555, 260, %r545;
	add.s32 	%r556, %r3, 36;
	shr.u32 	%r557, %r556, 3;
	mad.lo.s32 	%r185, %r557, 260, %r549;
	add.s32 	%r558, %r3, 42;
	shr.u32 	%r559, %r558, 3;
	mad.lo.s32 	%r186, %r559, 260, %r553;
	or.b32  	%r187, %r4, 1560;
	add.s32 	%r560, %r3, 54;
	shr.u32 	%r561, %r560, 3;
	mad.lo.s32 	%r188, %r561, 260, %r545;
	add.s32 	%r562, %r3, 60;
	bfe.u32 	%r563, %r562, 3, 3;
	mad.lo.s32 	%r189, %r563, 260, %r549;
	shr.u32 	%r564, %r3, 1;
	cvt.u16.u32 	%rs35, %r564;
	and.b16  	%rs36, %rs35, 255;
	mul.lo.s16 	%rs37, %rs36, 171;
	shr.u16 	%rs38, %rs37, 9;
	mul.lo.s16 	%rs39, %rs38, 3;
	sub.s16 	%rs40, %rs35, %rs39;
	cvt.u32.u16 	%r565, %rs40;
	and.b32  	%r190, %r565, 255;
	mul.lo.s32 	%r566, %r142, 870;
	mad.lo.s32 	%r567, %r524, 33, %r566;
	mad.lo.s32 	%r191, %r527, 290, %r567;
	add.s32 	%r192, %r191, 132;
	setp.lt.u32 	%p239, %r288, 4;
	setp.eq.s32 	%p240, %r143, 1;
	setp.eq.s32 	%p241, %r143, 4;
	setp.eq.s32 	%p242, %r143, 5;
	shr.u32 	%r568, %r3, 2;
	mul.lo.s32 	%r569, %r65, 784;
	and.b32  	%r570, %r3, 1;
	neg.s32 	%r571, %r570;
	and.b32  	%r572, %r571, 392;
	and.b32  	%r573, %r155, 6;
	bfe.s32 	%r574, %r3, 1, 1;
	and.b32  	%r575, %r574, 196;
	bfe.s32 	%r576, %r288, 3, 1;
	and.b32  	%r577, %r576, 1576;
	mad.lo.s32 	%r578, %r568, 98, %r569;
	add.s32 	%r579, %r578, %r573;
	or.b32  	%r580, %r579, %r63;
	add.s32 	%r581, %r580, %r572;
	add.s32 	%r582, %r581, %r575;
	add.s32 	%r193, %r582, %r577;
	add.s32 	%r194, %r193, 8;
	mul.lo.s32 	%r583, %r281, 786432;
	mad.lo.s32 	%r584, %r285, 192, %r583;
	and.b32  	%r195, %r288, 7;
	or.b32  	%r585, %r175, %r169;
	cvt.u16.u32 	%rs41, %r585;
	and.b16  	%rs42, %rs41, 255;
	mul.lo.s16 	%rs43, %rs42, 171;
	shr.u16 	%rs44, %rs43, 9;
	and.b16  	%rs45, %rs44, 24;
	add.s16 	%rs46, %rs41, %rs45;
	shl.b16 	%rs47, %rs46, 3;
	cvt.u32.u16 	%r586, %rs47;
	and.b32  	%r196, %r586, 248;
	cvt.s64.s32 	%rd7, %r584;
	add.s32 	%r587, %r191, %r190;
	mul.wide.u32 	%rd49, %r587, 4;
	mov.u64 	%rd50, shmem;
	add.s64 	%rd8, %rd50, %rd49;
	add.s32 	%r588, %r192, %r190;
	mul.wide.u32 	%rd51, %r588, 4;
	add.s64 	%rd9, %rd50, %rd51;
	cvt.u64.u32 	%rd52, %r191;
	cvt.u64.u16 	%rd53, %rs40;
	and.b64  	%rd54, %rd53, 255;
	add.s64 	%rd55, %rd52, %rd54;
	shl.b64 	%rd56, %rd55, 2;
	add.s64 	%rd10, %rd50, %rd56;
	cvt.u64.u32 	%rd57, %r192;
	add.s64 	%rd58, %rd57, %rd54;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd11, %rd50, %rd59;
	or.pred  	%p243, %p239, %p240;
	and.b32  	%r589, %r288, 24;
	setp.eq.s32 	%p244, %r589, 8;
	or.pred  	%p245, %p243, %p244;
	or.pred  	%p246, %p245, %p241;
	setp.eq.s32 	%p247, %r589, 24;
	or.pred  	%p248, %p242, %p247;
	selp.b32 	%r197, 1145324612, -286331154, %p245;
	or.pred  	%p1, %p246, %p248;
	selp.b32 	%r198, 1145324612, -286331154, %p243;
	add.s32 	%r590, %r143, -1;
	setp.lt.u32 	%p249, %r590, 3;
	or.pred  	%p2, %p239, %p249;
	setp.eq.s32 	%p250, %r589, 16;
	or.pred  	%p3, %p250, %p247;
	selp.b32 	%r199, 1145324612, -286331154, %p250;
	mov.u32 	%r87, 0;
	mov.u16 	%rs2, 5;
	mov.u16 	%rs1, 29;
	selp.b32 	%r249, %r198, %r199, %p2;
	or.pred  	%p281, %p2, %p3;
	mov.u32 	%r107, %r87;
	mov.u32 	%r108, %r87;
	mov.u32 	%r109, %r87;
	bra.uni 	$L__BB0_201;
$L__BB0_172:                            // %L24444
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r141, %r87, 48;
	add.s16 	%rs2, %rs2, 48;
	add.s16 	%rs1, %rs1, 48;
	setp.ne.s32 	%p312, %r87, 32688;
	mov.u32 	%r87, %r141;
	@%p312 bra 	$L__BB0_201;
	bra.uni 	$L__BB0_173;
$L__BB0_201:                            // %L1937
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_162 Depth 2
                                        //     Child Loop BB0_166 Depth 2
	add.s32 	%r591, %r87, %r279;
	setp.lt.s32 	%p251, %r591, %r280;
	@%p251 bra 	$L__BB0_202;
	bra.uni 	$L__BB0_173;
$L__BB0_202:                            // %oksrem869
                                        //   in Loop: Header=BB0_201 Depth=1
	setp.eq.s32 	%p252, %r177, 0;
	mul.hi.u32 	%r688, %r87, -1431655765;
	shr.u32 	%r689, %r688, 5;
	mul.lo.s32 	%r200, %r689, 48;
	add.s32 	%r690, %r200, %r175;
	or.b32  	%r691, %r690, %r169;
	shr.s32 	%r692, %r690, 31;
	shr.u32 	%r693, %r692, 17;
	add.s32 	%r694, %r691, %r693;
	and.b32  	%r695, %r694, -32768;
	sub.s32 	%r696, %r691, %r695;
	add.s32 	%r697, %r696, %r279;
	mad.lo.s32 	%r698, %r697, 12288, %r176;
	mul.hi.s32 	%r699, %r698, 715827883;
	shr.u32 	%r700, %r699, 31;
	shr.s32 	%r701, %r699, 26;
	add.s32 	%r702, %r701, %r700;
	setp.lt.s32 	%p253, %r698, 0;
	mul.lo.s32 	%r703, %r702, 402653184;
	setp.ne.s32 	%p254, %r703, %r698;
	and.pred  	%p255, %p253, %p254;
	selp.s32 	%r704, -1, 0, %p255;
	add.s32 	%r705, %r702, %r704;
	mad.lo.s32 	%r706, %r705, -402653184, %r698;
	mul.wide.s32 	%rd60, %r706, 4;
	add.s64 	%rd61, %rd3, %rd60;
	ld.global.v4.u32 	{%r707, %r708, %r709, %r710}, [%rd61];
	add.s32 	%r711, %r690, 24;
	or.b32  	%r712, %r711, %r169;
	shr.s32 	%r713, %r711, 31;
	shr.u32 	%r714, %r713, 17;
	add.s32 	%r715, %r712, %r714;
	and.b32  	%r716, %r715, -32768;
	sub.s32 	%r717, %r712, %r716;
	add.s32 	%r718, %r717, %r279;
	mad.lo.s32 	%r719, %r718, 12288, %r176;
	mul.hi.s32 	%r720, %r719, 715827883;
	shr.u32 	%r721, %r720, 31;
	shr.s32 	%r722, %r720, 26;
	add.s32 	%r723, %r722, %r721;
	setp.lt.s32 	%p256, %r719, 0;
	mul.lo.s32 	%r724, %r723, 402653184;
	setp.ne.s32 	%p257, %r724, %r719;
	and.pred  	%p258, %p256, %p257;
	selp.s32 	%r725, -1, 0, %p258;
	add.s32 	%r726, %r723, %r725;
	mad.lo.s32 	%r727, %r726, -402653184, %r719;
	mul.wide.s32 	%rd62, %r727, 4;
	add.s64 	%rd63, %rd3, %rd62;
	ld.global.v4.u32 	{%r728, %r729, %r730, %r731}, [%rd63];
	selp.b32 	%r732, %r709, %r707, %p252;
	shfl.sync.bfly.b32	%r733, %r732, 4, 31, -1;
	selp.b32 	%r594, %r707, %r733, %p252;
	selp.b32 	%r599, %r733, %r709, %p252;
	selp.b32 	%r734, %r710, %r708, %p252;
	shfl.sync.bfly.b32	%r735, %r734, 4, 31, -1;
	selp.b32 	%r602, %r708, %r735, %p252;
	selp.b32 	%r607, %r735, %r710, %p252;
	selp.b32 	%r736, %r730, %r728, %p252;
	shfl.sync.bfly.b32	%r737, %r736, 4, 31, -1;
	selp.b32 	%r610, %r728, %r737, %p252;
	selp.b32 	%r615, %r737, %r730, %p252;
	selp.b32 	%r738, %r731, %r729, %p252;
	shfl.sync.bfly.b32	%r739, %r738, 4, 31, -1;
	selp.b32 	%r618, %r729, %r739, %p252;
	selp.b32 	%r623, %r739, %r731, %p252;
	shl.b32 	%r595, %r599, 4;
	mov.u32 	%r593, 252645135;
	// begin inline asm
	lop3.b32 %r625, %r593, %r594, %r595, 202;
	// end inline asm
	shr.u32 	%r598, %r594, 4;
	// begin inline asm
	lop3.b32 %r641, %r593, %r598, %r599, 202;
	// end inline asm
	shl.b32 	%r603, %r607, 4;
	// begin inline asm
	lop3.b32 %r633, %r593, %r602, %r603, 202;
	// end inline asm
	shr.u32 	%r606, %r602, 4;
	// begin inline asm
	lop3.b32 %r649, %r593, %r606, %r607, 202;
	// end inline asm
	shl.b32 	%r611, %r615, 4;
	// begin inline asm
	lop3.b32 %r626, %r593, %r610, %r611, 202;
	// end inline asm
	shr.u32 	%r614, %r610, 4;
	// begin inline asm
	lop3.b32 %r642, %r593, %r614, %r615, 202;
	// end inline asm
	shl.b32 	%r619, %r623, 4;
	// begin inline asm
	lop3.b32 %r634, %r593, %r618, %r619, 202;
	// end inline asm
	shr.u32 	%r622, %r618, 4;
	// begin inline asm
	lop3.b32 %r650, %r593, %r622, %r623, 202;
	// end inline asm
	mov.u32 	%r627, 25152;
	// begin inline asm
	prmt.b32 %r657, %r625, %r626, %r627;
	// end inline asm
	mov.u32 	%r631, 29521;
	// begin inline asm
	prmt.b32 %r673, %r625, %r626, %r631;
	// end inline asm
	// begin inline asm
	prmt.b32 %r665, %r633, %r634, %r627;
	// end inline asm
	// begin inline asm
	prmt.b32 %r681, %r633, %r634, %r631;
	// end inline asm
	// begin inline asm
	prmt.b32 %r658, %r641, %r642, %r627;
	// end inline asm
	// begin inline asm
	prmt.b32 %r674, %r641, %r642, %r631;
	// end inline asm
	// begin inline asm
	prmt.b32 %r666, %r649, %r650, %r627;
	// end inline asm
	// begin inline asm
	prmt.b32 %r682, %r649, %r650, %r631;
	// end inline asm
	mov.u32 	%r659, 21520;
	// begin inline asm
	prmt.b32 %r656, %r657, %r658, %r659;
	// end inline asm
	mov.u32 	%r663, 30258;
	// begin inline asm
	prmt.b32 %r660, %r657, %r658, %r663;
	// end inline asm
	// begin inline asm
	prmt.b32 %r664, %r665, %r666, %r659;
	// end inline asm
	// begin inline asm
	prmt.b32 %r668, %r665, %r666, %r663;
	// end inline asm
	// begin inline asm
	prmt.b32 %r672, %r673, %r674, %r659;
	// end inline asm
	// begin inline asm
	prmt.b32 %r676, %r673, %r674, %r663;
	// end inline asm
	// begin inline asm
	prmt.b32 %r680, %r681, %r682, %r659;
	// end inline asm
	// begin inline asm
	prmt.b32 %r684, %r681, %r682, %r663;
	// end inline asm
	mul.hi.s32 	%r740, %r691, 715827883;
	shr.u32 	%r741, %r740, 31;
	shr.s32 	%r742, %r740, 2;
	add.s32 	%r743, %r742, %r741;
	mul.lo.s32 	%r744, %r743, 24;
	sub.s32 	%r745, %r691, %r744;
	add.s32 	%r746, %r745, %r178;
	mul.wide.s32 	%rd64, %r746, 4;
	add.s64 	%rd66, %rd50, %rd64;
	st.shared.u32 	[%rd66], %r656;
	add.s32 	%r747, %r746, 128;
	mul.wide.u32 	%rd67, %r747, 4;
	add.s64 	%rd68, %rd50, %rd67;
	st.shared.u32 	[%rd68], %r664;
	add.s32 	%r748, %r746, 64;
	mul.wide.u32 	%rd69, %r748, 4;
	add.s64 	%rd70, %rd50, %rd69;
	st.shared.u32 	[%rd70], %r660;
	add.s32 	%r749, %r746, 192;
	mul.wide.u32 	%rd71, %r749, 4;
	add.s64 	%rd72, %rd50, %rd71;
	st.shared.u32 	[%rd72], %r668;
	add.s32 	%r750, %r746, 32;
	mul.wide.u32 	%rd73, %r750, 4;
	add.s64 	%rd74, %rd50, %rd73;
	st.shared.u32 	[%rd74], %r672;
	add.s32 	%r751, %r746, 160;
	mul.wide.u32 	%rd75, %r751, 4;
	add.s64 	%rd76, %rd50, %rd75;
	st.shared.u32 	[%rd76], %r680;
	add.s32 	%r752, %r746, 96;
	mul.wide.u32 	%rd77, %r752, 4;
	add.s64 	%rd78, %rd50, %rd77;
	st.shared.u32 	[%rd78], %r676;
	add.s32 	%r753, %r746, 224;
	mul.wide.u32 	%rd79, %r753, 4;
	add.s64 	%rd80, %rd50, %rd79;
	st.shared.u32 	[%rd80], %r684;
	bar.sync 	0;
	add.s32 	%r754, %r200, %r179;
	cvt.u16.u32 	%rs48, %r754;
	mul.hi.s16 	%rs49, %rs48, 10923;
	shr.u16 	%rs50, %rs49, 15;
	shr.s16 	%rs51, %rs49, 2;
	add.s16 	%rs52, %rs51, %rs50;
	mul.lo.s16 	%rs53, %rs52, 24;
	sub.s16 	%rs54, %rs48, %rs53;
	cvt.s32.s16 	%r201, %rs54;
	add.s32 	%r755, %r4, %r201;
	mul.wide.s32 	%rd81, %r755, 4;
	add.s64 	%rd82, %rd50, %rd81;
	ld.shared.u32 	%r202, [%rd82];
	add.s32 	%r756, %r180, %r201;
	mul.wide.s32 	%rd83, %r756, 4;
	add.s64 	%rd84, %rd50, %rd83;
	ld.shared.u32 	%r203, [%rd84];
	add.s32 	%r757, %r181, %r201;
	mul.wide.u32 	%rd85, %r757, 4;
	add.s64 	%rd86, %rd50, %rd85;
	ld.shared.u32 	%r204, [%rd86];
	add.s32 	%r758, %r182, %r201;
	mul.wide.u32 	%rd87, %r758, 4;
	add.s64 	%rd88, %rd50, %rd87;
	ld.shared.u32 	%r205, [%rd88];
	add.s32 	%r759, %r183, %r201;
	mul.wide.u32 	%rd89, %r759, 4;
	add.s64 	%rd90, %rd50, %rd89;
	ld.shared.u32 	%r206, [%rd90];
	add.s32 	%r760, %r184, %r201;
	mul.wide.u32 	%rd91, %r760, 4;
	add.s64 	%rd92, %rd50, %rd91;
	ld.shared.u32 	%r207, [%rd92];
	add.s32 	%r761, %r185, %r201;
	mul.wide.u32 	%rd93, %r761, 4;
	add.s64 	%rd94, %rd50, %rd93;
	ld.shared.u32 	%r208, [%rd94];
	add.s32 	%r762, %r186, %r201;
	mul.wide.u32 	%rd95, %r762, 4;
	add.s64 	%rd96, %rd50, %rd95;
	ld.shared.u32 	%r209, [%rd96];
	add.s32 	%r763, %r187, %r201;
	mul.wide.u32 	%rd97, %r763, 4;
	add.s64 	%rd98, %rd50, %rd97;
	ld.shared.u32 	%r210, [%rd98];
	add.s32 	%r764, %r188, %r201;
	mul.wide.u32 	%rd99, %r764, 4;
	add.s64 	%rd100, %rd50, %rd99;
	ld.shared.u32 	%r211, [%rd100];
	add.s32 	%r765, %r189, %r201;
	mul.wide.s32 	%rd101, %r765, 4;
	add.s64 	%rd102, %rd50, %rd101;
	ld.shared.u32 	%r212, [%rd102];
	bar.sync 	0;
	shfl.sync.idx.b32	%r213, %r168, 0, 31, -1;
	shfl.sync.idx.b32	%r214, %r168, 1, 31, -1;
	shfl.sync.idx.b32	%r215, %r168, 2, 31, -1;
	shfl.sync.idx.b32	%r216, %r168, 3, 31, -1;
	shfl.sync.idx.b32	%r217, %r168, 4, 31, -1;
	shfl.sync.idx.b32	%r218, %r168, 5, 31, -1;
	shfl.sync.idx.b32	%r219, %r168, 6, 31, -1;
	shfl.sync.idx.b32	%r220, %r168, 7, 31, -1;
	shfl.sync.idx.b32	%r221, %r168, 8, 31, -1;
	shfl.sync.idx.b32	%r222, %r168, 9, 31, -1;
	shfl.sync.idx.b32	%r223, %r168, 10, 31, -1;
	shfl.sync.idx.b32	%r224, %r168, 11, 31, -1;
	shfl.sync.idx.b32	%r225, %r168, 12, 31, -1;
	shfl.sync.idx.b32	%r226, %r168, 13, 31, -1;
	shfl.sync.idx.b32	%r227, %r168, 14, 31, -1;
	shfl.sync.idx.b32	%r228, %r168, 15, 31, -1;
	setp.eq.s32 	%p259, %r213, 999999999;
	@%p259 bra 	$L__BB0_145;
// %bb.203:                             // %oksrem2312
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r766, %r213, %r201;
	mul.wide.s32 	%rd103, %r766, 4;
	add.s64 	%rd105, %rd50, %rd103;
	st.shared.u32 	[%rd105], %r202;
	setp.eq.s32 	%p260, %r214, 999999999;
	@%p260 bra 	$L__BB0_146;
// %bb.204:                             // %oksrem2380
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r767, %r214, %r201;
	mul.wide.s32 	%rd106, %r767, 4;
	add.s64 	%rd108, %rd50, %rd106;
	st.shared.u32 	[%rd108], %r203;
	setp.eq.s32 	%p261, %r215, 999999999;
	@%p261 bra 	$L__BB0_147;
// %bb.205:                             // %oksrem2448
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r768, %r215, %r201;
	mul.wide.s32 	%rd109, %r768, 4;
	add.s64 	%rd111, %rd50, %rd109;
	st.shared.u32 	[%rd111], %r204;
	setp.eq.s32 	%p262, %r216, 999999999;
	@%p262 bra 	$L__BB0_148;
// %bb.206:                             // %oksrem2516
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r769, %r216, %r201;
	mul.wide.s32 	%rd112, %r769, 4;
	add.s64 	%rd114, %rd50, %rd112;
	st.shared.u32 	[%rd114], %r205;
	setp.eq.s32 	%p263, %r217, 999999999;
	@%p263 bra 	$L__BB0_149;
// %bb.207:                             // %oksrem2584
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r770, %r217, %r201;
	mul.wide.s32 	%rd115, %r770, 4;
	add.s64 	%rd117, %rd50, %rd115;
	st.shared.u32 	[%rd117], %r206;
	setp.eq.s32 	%p264, %r218, 999999999;
	@%p264 bra 	$L__BB0_150;
// %bb.208:                             // %oksrem2652
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r771, %r218, %r201;
	mul.wide.s32 	%rd118, %r771, 4;
	add.s64 	%rd120, %rd50, %rd118;
	st.shared.u32 	[%rd120], %r207;
	setp.eq.s32 	%p265, %r219, 999999999;
	@%p265 bra 	$L__BB0_151;
// %bb.209:                             // %oksrem2720
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r772, %r219, %r201;
	mul.wide.s32 	%rd121, %r772, 4;
	add.s64 	%rd123, %rd50, %rd121;
	st.shared.u32 	[%rd123], %r208;
	setp.eq.s32 	%p266, %r220, 999999999;
	@%p266 bra 	$L__BB0_152;
// %bb.210:                             // %oksrem2788
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r773, %r220, %r201;
	mul.wide.s32 	%rd124, %r773, 4;
	add.s64 	%rd126, %rd50, %rd124;
	st.shared.u32 	[%rd126], %r209;
	setp.eq.s32 	%p267, %r221, 999999999;
	@%p267 bra 	$L__BB0_153;
// %bb.211:                             // %oksrem2856
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r774, %r221, %r201;
	mul.wide.s32 	%rd127, %r774, 4;
	add.s64 	%rd129, %rd50, %rd127;
	st.shared.u32 	[%rd129], %r210;
	setp.eq.s32 	%p268, %r222, 999999999;
	@%p268 bra 	$L__BB0_154;
// %bb.212:                             // %oksrem2924
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r775, %r222, %r201;
	mul.wide.s32 	%rd130, %r775, 4;
	add.s64 	%rd132, %rd50, %rd130;
	st.shared.u32 	[%rd132], %r211;
	setp.eq.s32 	%p269, %r223, 999999999;
	@%p269 bra 	$L__BB0_155;
// %bb.213:                             // %oksrem2993
                                        //   in Loop: Header=BB0_201 Depth=1
	setp.gt.u32 	%p270, %r3, 3;
	selp.b32 	%r776, 0, %r212, %p270;
	add.s32 	%r777, %r223, %r201;
	mul.wide.s32 	%rd133, %r777, 4;
	add.s64 	%rd135, %rd50, %rd133;
	st.shared.u32 	[%rd135], %r776;
	setp.eq.s32 	%p271, %r224, 999999999;
	@%p271 bra 	$L__BB0_156;
// %bb.214:                             // %oksrem3061
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r778, %r224, %r201;
	mul.wide.s32 	%rd136, %r778, 4;
	add.s64 	%rd138, %rd50, %rd136;
	mov.u32 	%r779, 0;
	st.shared.u32 	[%rd138], %r779;
	setp.eq.s32 	%p272, %r225, 999999999;
	@%p272 bra 	$L__BB0_157;
// %bb.215:                             // %oksrem3128
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r780, %r225, %r201;
	mul.wide.s32 	%rd139, %r780, 4;
	add.s64 	%rd141, %rd50, %rd139;
	st.shared.u32 	[%rd141], %r779;
	setp.eq.s32 	%p273, %r226, 999999999;
	@%p273 bra 	$L__BB0_158;
// %bb.216:                             // %oksrem3195
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r782, %r226, %r201;
	mul.wide.s32 	%rd142, %r782, 4;
	add.s64 	%rd144, %rd50, %rd142;
	st.shared.u32 	[%rd144], %r779;
	setp.eq.s32 	%p274, %r227, 999999999;
	@%p274 bra 	$L__BB0_159;
// %bb.217:                             // %oksrem3262
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r784, %r227, %r201;
	mul.wide.s32 	%rd145, %r784, 4;
	add.s64 	%rd147, %rd50, %rd145;
	st.shared.u32 	[%rd147], %r779;
	setp.eq.s32 	%p275, %r228, 999999999;
	@%p275 bra 	$L__BB0_160;
// %bb.218:                             // %oksrem3329
                                        //   in Loop: Header=BB0_201 Depth=1
	setp.eq.s32 	%p276, %r170, 3;
	add.s32 	%r787, %r228, %r201;
	mul.wide.s32 	%rd148, %r787, 4;
	add.s64 	%rd150, %rd50, %rd148;
	st.shared.u32 	[%rd150], %r779;
	bar.sync 	0;
	mov.u32 	%r91, %r779;
	mov.u32 	%r92, %r779;
	mov.u32 	%r93, %r779;
	mov.u32 	%r94, %r779;
	mov.u32 	%r95, %r779;
	mov.u32 	%r96, %r779;
	mov.u32 	%r97, %r779;
	mov.u32 	%r98, %r779;
	mov.u32 	%r99, %r779;
	mov.u32 	%r100, %r779;
	mov.u32 	%r101, %r779;
	mov.u32 	%r102, %r779;
	mov.u32 	%r103, %r779;
	mov.u32 	%r104, %r779;
	mov.u32 	%r105, %r779;
	mov.u32 	%r106, %r779;
	@%p276 bra 	$L__BB0_161;
// %bb.219:                             // %oksrem3376
                                        //   in Loop: Header=BB0_201 Depth=1
	add.s32 	%r788, %r200, %r190;
	ld.shared.u32 	%r91, [%rd8];
	ld.shared.u32 	%r92, [%rd9];
	ld.shared.u32 	%r93, [%rd10+12];
	ld.shared.u32 	%r94, [%rd11+12];
	ld.shared.u32 	%r95, [%rd10+24];
	ld.shared.u32 	%r96, [%rd11+24];
	ld.shared.u32 	%r97, [%rd10+36];
	ld.shared.u32 	%r98, [%rd11+36];
	add.s32 	%r789, %r788, 12;
	mul.hi.u32 	%r790, %r789, -1431655765;
	shr.u32 	%r791, %r790, 4;
	mul.lo.s32 	%r792, %r791, 24;
	sub.s32 	%r793, %r789, %r792;
	add.s32 	%r794, %r191, %r793;
	mul.wide.u32 	%rd151, %r794, 4;
	add.s64 	%rd153, %rd50, %rd151;
	ld.shared.u32 	%r99, [%rd153];
	add.s32 	%r795, %r192, %r793;
	mul.wide.u32 	%rd154, %r795, 4;
	add.s64 	%rd155, %rd50, %rd154;
	ld.shared.u32 	%r100, [%rd155];
	ld.shared.u32 	%r101, [%rd10+60];
	ld.shared.u32 	%r102, [%rd11+60];
	ld.shared.u32 	%r103, [%rd10+72];
	ld.shared.u32 	%r104, [%rd11+72];
	ld.shared.u32 	%r105, [%rd10+84];
	ld.shared.u32 	%r106, [%rd11+84];
$L__BB0_161:                            // %L10647
                                        //   in Loop: Header=BB0_201 Depth=1
	bar.sync 	0;
	mov.u16 	%rs3, %rs2;
	mov.u32 	%r110, %r779;
	bra.uni 	$L__BB0_162;
$L__BB0_164:                            // %L17536
                                        //   in Loop: Header=BB0_162 Depth=2
	bar.sync 	0;
	add.s32 	%r110, %r110, 6;
	add.s16 	%rs3, %rs3, 6;
	setp.ne.s32 	%p294, %r110, 24;
	@%p294 bra 	$L__BB0_162;
	bra.uni 	$L__BB0_165;
$L__BB0_162:                            // %L10665
                                        //   Parent Loop BB0_201 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p277, %r110, 0;
	selp.b32 	%r1189, %r91, 0, %p277;
	setp.eq.s32 	%p278, %r110, 6;
	selp.b32 	%r1190, %r95, %r1189, %p278;
	setp.eq.s32 	%p279, %r110, 12;
	selp.b32 	%r1191, %r99, %r1190, %p279;
	setp.eq.s32 	%p280, %r110, 18;
	selp.b32 	%r1192, %r103, %r1191, %p280;
	selp.b32 	%r1193, %r92, 0, %p277;
	selp.b32 	%r1194, %r96, %r1193, %p278;
	selp.b32 	%r1195, %r100, %r1194, %p279;
	selp.b32 	%r1196, %r104, %r1195, %p280;
	selp.b32 	%r1197, %r93, 0, %p277;
	selp.b32 	%r1198, %r97, %r1197, %p278;
	selp.b32 	%r1199, %r101, %r1198, %p279;
	selp.b32 	%r1200, %r105, %r1199, %p280;
	selp.b32 	%r1201, %r94, 0, %p277;
	selp.b32 	%r1202, %r98, %r1201, %p278;
	selp.b32 	%r1203, %r102, %r1202, %p279;
	selp.b32 	%r1204, %r106, %r1203, %p280;
	mov.u16 	%rs92, 25600;
	// begin inline asm
	mov.b32 %r802, {%rs92, %rs92};
	// end inline asm
	mov.u16 	%rs94, 21504;
	// begin inline asm
	mov.b32 %r813, {%rs94, %rs94};
	// end inline asm
	xor.b32  	%r801, %r1192, -2004318072;
	mov.u32 	%r938, 983055;
	// begin inline asm
	lop3.b32 %r799, %r938, %r801, %r802, 202;
	// end inline asm
	mov.u16 	%rs98, 18432;
	// begin inline asm
	mov.b32 %r803, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r804, %r802, %r803;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r807, %r799, %r804;
	// end inline asm
	mov.u32 	%r949, 15728880;
	// begin inline asm
	lop3.b32 %r810, %r949, %r801, %r813, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r814, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r815, %r813, %r814;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r818, %r810, %r815;
	// end inline asm
	// begin inline asm
	mov.b32 %r848, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r859, {%rs94, %rs94};
	// end inline asm
	xor.b32  	%r847, %r1196, -2004318072;
	// begin inline asm
	lop3.b32 %r845, %r938, %r847, %r848, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r849, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r850, %r848, %r849;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r853, %r845, %r850;
	// end inline asm
	// begin inline asm
	lop3.b32 %r856, %r949, %r847, %r859, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r860, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r861, %r859, %r860;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r864, %r856, %r861;
	// end inline asm
	// begin inline asm
	mov.b32 %r894, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r905, {%rs94, %rs94};
	// end inline asm
	xor.b32  	%r893, %r1200, -2004318072;
	// begin inline asm
	lop3.b32 %r891, %r938, %r893, %r894, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r895, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r896, %r894, %r895;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r899, %r891, %r896;
	// end inline asm
	// begin inline asm
	lop3.b32 %r902, %r949, %r893, %r905, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r906, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r907, %r905, %r906;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r910, %r902, %r907;
	// end inline asm
	// begin inline asm
	mov.b32 %r940, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r951, {%rs94, %rs94};
	// end inline asm
	xor.b32  	%r939, %r1204, -2004318072;
	// begin inline asm
	lop3.b32 %r937, %r938, %r939, %r940, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r941, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r942, %r940, %r941;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r945, %r937, %r942;
	// end inline asm
	// begin inline asm
	lop3.b32 %r948, %r949, %r939, %r951, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r952, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r953, %r951, %r952;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r956, %r948, %r953;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r807;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r981, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r853;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r984, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r818;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r987, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r174;
    mov.b32 {%r2re, %r2im}, %r864;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r990, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r899;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r993, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r945;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r996, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r910;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r999, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r174;
    mov.b32 {%r2re, %r2im}, %r956;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1002, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1005, %r1006}, {%r310, %r313}, {%r981}, {%r779, %r779};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1012, %r1013}, {%r310, %r313}, {%r984}, {%r779, %r779};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1019, %r1020}, {%r310, %r313}, {%r987}, {%r779, %r779};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1026, %r1027}, {%r310, %r313}, {%r990}, {%r779, %r779};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1033, %r1034}, {%r310, %r313}, {%r993}, {%r779, %r779};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1040, %r1041}, {%r310, %r313}, {%r996}, {%r779, %r779};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1047, %r1048}, {%r310, %r313}, {%r999}, {%r779, %r779};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1054, %r1055}, {%r310, %r313}, {%r1002}, {%r779, %r779};
	// end inline asm
	@%p1 bra 	$L__BB0_220;
	bra.uni 	$L__BB0_163;
$L__BB0_220:                            // %pass4747
                                        //   in Loop: Header=BB0_162 Depth=2
	// begin inline asm
	neg.f16x2 %r1061, %r365;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1063, %r1061, %r1006;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1066, %r362, %r1005, %r1063;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1070, %r365;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1072, %r1070, %r1013;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1075, %r362, %r1012, %r1072;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1079, %r365;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1081, %r1079, %r1020;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1084, %r362, %r1019, %r1081;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1088, %r365;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1090, %r1088, %r1027;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1093, %r362, %r1026, %r1090;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1097, %r365;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1099, %r1097, %r1034;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1102, %r362, %r1033, %r1099;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1106, %r365;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1108, %r1106, %r1041;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1111, %r362, %r1040, %r1108;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1115, %r365;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1117, %r1115, %r1048;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1120, %r362, %r1047, %r1117;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1124, %r365;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1126, %r1124, %r1055;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1129, %r362, %r1054, %r1126;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1133, %r365, %r1005;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1136, %r362, %r1006, %r1133;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1140, %r365, %r1012;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1143, %r362, %r1013, %r1140;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1147, %r365, %r1019;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1150, %r362, %r1020, %r1147;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1154, %r365, %r1026;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1157, %r362, %r1027, %r1154;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1161, %r365, %r1033;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1164, %r362, %r1034, %r1161;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1168, %r365, %r1040;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1171, %r362, %r1041, %r1168;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1175, %r365, %r1047;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1178, %r362, %r1048, %r1175;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1182, %r365, %r1054;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1185, %r362, %r1055, %r1182;
	// end inline asm
	mov.u32 	%r1354, 0;
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1205, %r1206}, {%r406, %r409}, {%r1066, %r1136}, {%r1354, %r1354}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1214, %r1215}, {%r406, %r409}, {%r1075, %r1143}, {%r1354, %r1354}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1223, %r1224}, {%r406, %r409}, {%r1084, %r1150}, {%r1354, %r1354}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1232, %r1233}, {%r406, %r409}, {%r1093, %r1157}, {%r1354, %r1354}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1241, %r1242}, {%r406, %r409}, {%r1102, %r1164}, {%r1354, %r1354}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1250, %r1251}, {%r406, %r409}, {%r1111, %r1171}, {%r1354, %r1354}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1259, %r1260}, {%r406, %r409}, {%r1120, %r1178}, {%r1354, %r1354}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1268, %r1269}, {%r406, %r409}, {%r1129, %r1185}, {%r1354, %r1354}, %r197, 0;
	// end inline asm
	bar.sync 	0;
	add.s16 	%rs103, %rs3, -5;
	mul.hi.s16 	%rs104, %rs103, 10923;
	shr.u16 	%rs105, %rs104, 15;
	add.s16 	%rs106, %rs104, %rs105;
	mul.lo.s16 	%rs107, %rs106, 6;
	sub.s16 	%rs108, %rs103, %rs107;
	mul.wide.s16 	%r1387, %rs108, 16;
	add.s32 	%r1388, %r193, %r1387;
	mul.wide.s32 	%rd158, %r1388, 4;
	add.s64 	%rd160, %rd50, %rd158;
	ld.shared.u32 	%r1345, [%rd160];
	add.s32 	%r1389, %r194, %r1387;
	mul.wide.s32 	%rd161, %r1389, 4;
	add.s64 	%rd162, %rd50, %rd161;
	ld.shared.u32 	%r1352, [%rd162];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1341, %r1342}, {%r418, %r421}, {%r1345}, {%r1354, %r1354};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1348, %r1349}, {%r418, %r421}, {%r1352}, {%r1354, %r1354};
	// end inline asm
	@%p281 bra 	$L__BB0_222;
	bra.uni 	$L__BB0_221;
$L__BB0_222:                            // %pass5243
                                        //   in Loop: Header=BB0_162 Depth=2
	// begin inline asm
	neg.f16x2 %r1355, %r459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1357, %r1355, %r1342;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1360, %r456, %r1341, %r1357;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1364, %r459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1366, %r1364, %r1349;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1369, %r456, %r1348, %r1366;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1373, %r459, %r1341;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1376, %r456, %r1342, %r1373;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1380, %r459, %r1348;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1383, %r456, %r1349, %r1380;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1409, %r1412}, {%r502, %r505}, {%r1360, %r1376}, {%r1354, %r1354}, %r249, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1416, %r1420}, {%r502, %r505}, {%r1369, %r1383}, {%r1354, %r1354}, %r249, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1408, %r1409, %r1409;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1411, %r1412, %r1412, %r1408;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1415, %r1416, %r1416, %r1411;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1419, %r1420, %r1420, %r1415;
	// end inline asm
	mov.u32 	%r1507, 268439552;
	// begin inline asm
	fma.rn.f16x2 %r1423, %r1507, %r1419, %r109;
	// end inline asm
	add.s32 	%r1510, %r87, %r110;
	add.s32 	%r1511, %r1510, 1;
	mul.hi.u32 	%r1512, %r1511, -1431655765;
	shr.u32 	%r1513, %r1512, 2;
	mul.lo.s32 	%r1514, %r1513, 6;
	sub.s32 	%r1515, %r1511, %r1514;
	shl.b32 	%r1516, %r1515, 4;
	add.s32 	%r1517, %r193, %r1516;
	mul.wide.u32 	%rd165, %r1517, 4;
	add.s64 	%rd167, %rd50, %rd165;
	ld.shared.u32 	%r1431, [%rd167];
	add.s32 	%r1518, %r194, %r1516;
	mul.wide.u32 	%rd168, %r1518, 4;
	add.s64 	%rd169, %rd50, %rd168;
	ld.shared.u32 	%r1438, [%rd169];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1448, %r1445}, {%r418, %r421}, {%r1431}, {%r1354, %r1354};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1457, %r1454}, {%r418, %r421}, {%r1438}, {%r1354, %r1354};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1441, %r459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1443, %r1441, %r1445;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1446, %r456, %r1448, %r1443;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1450, %r459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1452, %r1450, %r1454;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1455, %r456, %r1457, %r1452;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1459, %r459, %r1448;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1462, %r456, %r1445, %r1459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1466, %r459, %r1457;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1469, %r456, %r1454, %r1466;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1492, %r1495}, {%r502, %r505}, {%r1446, %r1462}, {%r1354, %r1354}, %r249, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1499, %r1503}, {%r502, %r505}, {%r1455, %r1469}, {%r1354, %r1354}, %r249, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1491, %r1492, %r1492;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1494, %r1495, %r1495, %r1491;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1498, %r1499, %r1499, %r1494;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1502, %r1503, %r1503, %r1498;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3040, %r1507, %r1502, %r1423;
	// end inline asm
	add.s32 	%r3038, %r107, 2;
	setp.ne.s32 	%p282, %r3038, 256;
	@%p282 bra 	$L__BB0_224;
// %bb.223:                             // %pass5675
                                        //   in Loop: Header=BB0_162 Depth=2
	mul.lo.s32 	%r1520, %r108, 786432;
	or.b32  	%r1521, %r1520, %r195;
	or.b32  	%r1522, %r1521, %r2;
	add.s32 	%r1523, %r1522, %r196;
	cvt.u64.u32 	%rd170, %r1523;
	add.s64 	%rd171, %rd170, %rd7;
	mul.hi.s64 	%rd172, %rd171, 3074457345618258603;
	shr.u64 	%rd173, %rd172, 63;
	shr.s64 	%rd174, %rd172, 26;
	add.s64 	%rd175, %rd174, %rd173;
	setp.lt.s64 	%p283, %rd171, 0;
	mul.lo.s64 	%rd176, %rd175, 402653184;
	setp.ne.s64 	%p284, %rd176, %rd171;
	and.pred  	%p285, %p283, %p284;
	selp.s64 	%rd177, -1, 0, %p285;
	add.s64 	%rd178, %rd175, %rd177;
	mul.lo.s64 	%rd179, %rd178, -402653184;
	add.s64 	%rd180, %rd179, %rd171;
	shl.b64 	%rd181, %rd180, 2;
	add.s64 	%rd182, %rd4, %rd181;
	st.global.u32 	[%rd182], %r3040;
	add.s32 	%r108, %r108, 1;
	mov.u32 	%r3038, 0;
	mov.u32 	%r3040, %r3038;
$L__BB0_224:                            // %oksrem5829
                                        //   in Loop: Header=BB0_162 Depth=2
	add.s16 	%rs109, %rs3, -3;
	mul.hi.s16 	%rs110, %rs109, 10923;
	shr.u16 	%rs111, %rs110, 15;
	add.s16 	%rs112, %rs110, %rs111;
	mul.lo.s16 	%rs113, %rs112, 6;
	sub.s16 	%rs114, %rs109, %rs113;
	mul.wide.s16 	%r1690, %rs114, 16;
	add.s32 	%r1691, %r193, %r1690;
	mul.wide.s32 	%rd183, %r1691, 4;
	add.s64 	%rd185, %rd50, %rd183;
	ld.shared.u32 	%r1528, [%rd185];
	add.s32 	%r1692, %r194, %r1690;
	mul.wide.s32 	%rd186, %r1692, 4;
	add.s64 	%rd187, %rd50, %rd186;
	ld.shared.u32 	%r1535, [%rd187];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1545, %r1542}, {%r418, %r421}, {%r1528}, {%r1354, %r1354};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1554, %r1551}, {%r418, %r421}, {%r1535}, {%r1354, %r1354};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1538, %r459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1540, %r1538, %r1542;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1543, %r456, %r1545, %r1540;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1547, %r459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1549, %r1547, %r1551;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1552, %r456, %r1554, %r1549;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1556, %r459, %r1545;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1559, %r456, %r1542, %r1556;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1563, %r459, %r1554;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1566, %r456, %r1551, %r1563;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1589, %r1592}, {%r502, %r505}, {%r1543, %r1559}, {%r1354, %r1354}, %r249, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1596, %r1600}, {%r502, %r505}, {%r1552, %r1566}, {%r1354, %r1354}, %r249, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1588, %r1589, %r1589;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1591, %r1592, %r1592, %r1588;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1595, %r1596, %r1596, %r1591;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1599, %r1600, %r1600, %r1595;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1603, %r1507, %r1599, %r3040;
	// end inline asm
	add.s16 	%rs115, %rs3, -2;
	mul.hi.s16 	%rs116, %rs115, 10923;
	shr.u16 	%rs117, %rs116, 15;
	add.s16 	%rs118, %rs116, %rs117;
	mul.lo.s16 	%rs119, %rs118, 6;
	sub.s16 	%rs120, %rs115, %rs119;
	mul.wide.s16 	%r1693, %rs120, 16;
	add.s32 	%r1694, %r193, %r1693;
	mul.wide.s32 	%rd188, %r1694, 4;
	add.s64 	%rd189, %rd50, %rd188;
	ld.shared.u32 	%r1611, [%rd189];
	add.s32 	%r1695, %r194, %r1693;
	mul.wide.s32 	%rd190, %r1695, 4;
	add.s64 	%rd191, %rd50, %rd190;
	ld.shared.u32 	%r1618, [%rd191];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1628, %r1625}, {%r418, %r421}, {%r1611}, {%r1354, %r1354};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1637, %r1634}, {%r418, %r421}, {%r1618}, {%r1354, %r1354};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1621, %r459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1623, %r1621, %r1625;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1626, %r456, %r1628, %r1623;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1630, %r459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1632, %r1630, %r1634;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1635, %r456, %r1637, %r1632;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1639, %r459, %r1628;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1642, %r456, %r1625, %r1639;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1646, %r459, %r1637;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1649, %r456, %r1634, %r1646;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1672, %r1675}, {%r502, %r505}, {%r1626, %r1642}, {%r1354, %r1354}, %r249, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1679, %r1683}, {%r502, %r505}, {%r1635, %r1649}, {%r1354, %r1354}, %r249, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1671, %r1672, %r1672;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1674, %r1675, %r1675, %r1671;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1678, %r1679, %r1679, %r1674;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1682, %r1683, %r1683, %r1678;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3043, %r1507, %r1682, %r1603;
	// end inline asm
	add.s32 	%r3041, %r3038, 2;
	setp.ne.s32 	%p286, %r3041, 256;
	@%p286 bra 	$L__BB0_226;
// %bb.225:                             // %pass6555
                                        //   in Loop: Header=BB0_162 Depth=2
	mul.lo.s32 	%r1697, %r108, 786432;
	or.b32  	%r1698, %r1697, %r195;
	or.b32  	%r1699, %r1698, %r2;
	add.s32 	%r1700, %r1699, %r196;
	cvt.u64.u32 	%rd192, %r1700;
	add.s64 	%rd193, %rd192, %rd7;
	mul.hi.s64 	%rd194, %rd193, 3074457345618258603;
	shr.u64 	%rd195, %rd194, 63;
	shr.s64 	%rd196, %rd194, 26;
	add.s64 	%rd197, %rd196, %rd195;
	setp.lt.s64 	%p287, %rd193, 0;
	mul.lo.s64 	%rd198, %rd197, 402653184;
	setp.ne.s64 	%p288, %rd198, %rd193;
	and.pred  	%p289, %p287, %p288;
	selp.s64 	%rd199, -1, 0, %p289;
	add.s64 	%rd200, %rd197, %rd199;
	mul.lo.s64 	%rd201, %rd200, -402653184;
	add.s64 	%rd202, %rd201, %rd193;
	shl.b64 	%rd203, %rd202, 2;
	add.s64 	%rd204, %rd4, %rd203;
	st.global.u32 	[%rd204], %r3043;
	add.s32 	%r108, %r108, 1;
	mov.u32 	%r3041, 0;
	mov.u32 	%r3043, %r3041;
$L__BB0_226:                            // %oksrem6709
                                        //   in Loop: Header=BB0_162 Depth=2
	add.s16 	%rs121, %rs3, -1;
	mul.hi.s16 	%rs122, %rs121, 10923;
	shr.u16 	%rs123, %rs122, 15;
	add.s16 	%rs124, %rs122, %rs123;
	mul.lo.s16 	%rs125, %rs124, 6;
	sub.s16 	%rs126, %rs121, %rs125;
	mul.wide.s16 	%r1867, %rs126, 16;
	add.s32 	%r1868, %r193, %r1867;
	mul.wide.s32 	%rd205, %r1868, 4;
	add.s64 	%rd207, %rd50, %rd205;
	ld.shared.u32 	%r1705, [%rd207];
	add.s32 	%r1869, %r194, %r1867;
	mul.wide.s32 	%rd208, %r1869, 4;
	add.s64 	%rd209, %rd50, %rd208;
	ld.shared.u32 	%r1712, [%rd209];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1722, %r1719}, {%r418, %r421}, {%r1705}, {%r1354, %r1354};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1731, %r1728}, {%r418, %r421}, {%r1712}, {%r1354, %r1354};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1715, %r459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1717, %r1715, %r1719;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1720, %r456, %r1722, %r1717;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1724, %r459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1726, %r1724, %r1728;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1729, %r456, %r1731, %r1726;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1733, %r459, %r1722;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1736, %r456, %r1719, %r1733;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1740, %r459, %r1731;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1743, %r456, %r1728, %r1740;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1766, %r1769}, {%r502, %r505}, {%r1720, %r1736}, {%r1354, %r1354}, %r249, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1773, %r1777}, {%r502, %r505}, {%r1729, %r1743}, {%r1354, %r1354}, %r249, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1765, %r1766, %r1766;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1768, %r1769, %r1769, %r1765;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1772, %r1773, %r1773, %r1768;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1776, %r1777, %r1777, %r1772;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1780, %r1507, %r1776, %r3043;
	// end inline asm
	mul.hi.s16 	%rs127, %rs3, 10923;
	shr.u16 	%rs128, %rs127, 15;
	add.s16 	%rs129, %rs127, %rs128;
	mul.lo.s16 	%rs130, %rs129, 6;
	sub.s16 	%rs131, %rs3, %rs130;
	mul.wide.s16 	%r1870, %rs131, 16;
	add.s32 	%r1871, %r193, %r1870;
	mul.wide.s32 	%rd210, %r1871, 4;
	add.s64 	%rd211, %rd50, %rd210;
	ld.shared.u32 	%r1788, [%rd211];
	add.s32 	%r1872, %r194, %r1870;
	mul.wide.s32 	%rd212, %r1872, 4;
	add.s64 	%rd213, %rd50, %rd212;
	ld.shared.u32 	%r1795, [%rd213];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1805, %r1802}, {%r418, %r421}, {%r1788}, {%r1354, %r1354};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1814, %r1811}, {%r418, %r421}, {%r1795}, {%r1354, %r1354};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1798, %r459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1800, %r1798, %r1802;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1803, %r456, %r1805, %r1800;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1807, %r459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1809, %r1807, %r1811;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1812, %r456, %r1814, %r1809;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1816, %r459, %r1805;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1819, %r456, %r1802, %r1816;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1823, %r459, %r1814;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1826, %r456, %r1811, %r1823;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1849, %r1852}, {%r502, %r505}, {%r1803, %r1819}, {%r1354, %r1354}, %r249, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1856, %r1860}, {%r502, %r505}, {%r1812, %r1826}, {%r1354, %r1354}, %r249, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1848, %r1849, %r1849;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1851, %r1852, %r1852, %r1848;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1855, %r1856, %r1856, %r1851;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1859, %r1860, %r1860, %r1855;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r109, %r1507, %r1859, %r1780;
	// end inline asm
	add.s32 	%r107, %r3041, 2;
	setp.ne.s32 	%p290, %r107, 256;
	@%p290 bra 	$L__BB0_164;
// %bb.227:                             // %pass7435
                                        //   in Loop: Header=BB0_162 Depth=2
	mul.lo.s32 	%r1874, %r108, 786432;
	or.b32  	%r1875, %r1874, %r195;
	or.b32  	%r1876, %r1875, %r2;
	add.s32 	%r1877, %r1876, %r196;
	cvt.u64.u32 	%rd214, %r1877;
	add.s64 	%rd215, %rd214, %rd7;
	mul.hi.s64 	%rd216, %rd215, 3074457345618258603;
	shr.u64 	%rd217, %rd216, 63;
	shr.s64 	%rd218, %rd216, 26;
	add.s64 	%rd219, %rd218, %rd217;
	setp.lt.s64 	%p291, %rd215, 0;
	mul.lo.s64 	%rd220, %rd219, 402653184;
	setp.ne.s64 	%p292, %rd220, %rd215;
	and.pred  	%p293, %p291, %p292;
	selp.s64 	%rd221, -1, 0, %p293;
	add.s64 	%rd222, %rd219, %rd221;
	mul.lo.s64 	%rd223, %rd222, -402653184;
	add.s64 	%rd224, %rd223, %rd215;
	shl.b64 	%rd225, %rd224, 2;
	add.s64 	%rd226, %rd4, %rd225;
	st.global.u32 	[%rd226], %r109;
	add.s32 	%r108, %r108, 1;
	mov.u32 	%r107, 0;
	mov.u32 	%r109, %r107;
	bra.uni 	$L__BB0_164;
$L__BB0_165:                            // %L17557.preheader
                                        //   in Loop: Header=BB0_201 Depth=1
	mov.u16 	%rs212, %rs1;
	mov.u32 	%r3029, %r1354;
	bra.uni 	$L__BB0_166;
$L__BB0_171:                            // %L24428
                                        //   in Loop: Header=BB0_166 Depth=2
	bar.sync 	0;
	add.s32 	%r3029, %r3029, 6;
	add.s16 	%rs212, %rs212, 6;
	setp.ne.s32 	%p311, %r3029, 24;
	@%p311 bra 	$L__BB0_166;
	bra.uni 	$L__BB0_172;
$L__BB0_166:                            // %L17557
                                        //   Parent Loop BB0_201 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p295, %r3029, 0;
	selp.b32 	%r2573, %r91, 0, %p295;
	setp.eq.s32 	%p296, %r3029, 6;
	selp.b32 	%r2574, %r95, %r2573, %p296;
	setp.eq.s32 	%p297, %r3029, 12;
	selp.b32 	%r2575, %r99, %r2574, %p297;
	setp.eq.s32 	%p298, %r3029, 18;
	selp.b32 	%r2576, %r103, %r2575, %p298;
	selp.b32 	%r2577, %r92, 0, %p295;
	selp.b32 	%r2578, %r96, %r2577, %p296;
	selp.b32 	%r2579, %r100, %r2578, %p297;
	selp.b32 	%r2580, %r104, %r2579, %p298;
	selp.b32 	%r2581, %r93, 0, %p295;
	selp.b32 	%r2582, %r97, %r2581, %p296;
	selp.b32 	%r2583, %r101, %r2582, %p297;
	selp.b32 	%r2584, %r105, %r2583, %p298;
	selp.b32 	%r2585, %r94, 0, %p295;
	selp.b32 	%r2586, %r98, %r2585, %p296;
	selp.b32 	%r2587, %r102, %r2586, %p297;
	selp.b32 	%r2588, %r106, %r2587, %p298;
	// begin inline asm
	mov.b32 %r1906, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r1917, {%rs94, %rs94};
	// end inline asm
	shr.u32 	%r2589, %r2576, 8;
	xor.b32  	%r1916, %r2589, 8947848;
	// begin inline asm
	lop3.b32 %r1903, %r938, %r1916, %r1906, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1907, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1908, %r1906, %r1907;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1911, %r1903, %r1908;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1914, %r949, %r1916, %r1917, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1918, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1919, %r1917, %r1918;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1922, %r1914, %r1919;
	// end inline asm
	// begin inline asm
	mov.b32 %r1952, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r1963, {%rs94, %rs94};
	// end inline asm
	shr.u32 	%r2590, %r2580, 8;
	xor.b32  	%r1962, %r2590, 8947848;
	// begin inline asm
	lop3.b32 %r1949, %r938, %r1962, %r1952, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1953, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1954, %r1952, %r1953;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1957, %r1949, %r1954;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1960, %r949, %r1962, %r1963, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1964, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1965, %r1963, %r1964;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1968, %r1960, %r1965;
	// end inline asm
	// begin inline asm
	mov.b32 %r1998, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r2009, {%rs94, %rs94};
	// end inline asm
	shr.u32 	%r2591, %r2584, 8;
	xor.b32  	%r2008, %r2591, 8947848;
	// begin inline asm
	lop3.b32 %r1995, %r938, %r2008, %r1998, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1999, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2000, %r1998, %r1999;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2003, %r1995, %r2000;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2006, %r949, %r2008, %r2009, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2010, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2011, %r2009, %r2010;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2014, %r2006, %r2011;
	// end inline asm
	// begin inline asm
	mov.b32 %r2044, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r2055, {%rs94, %rs94};
	// end inline asm
	shr.u32 	%r2592, %r2588, 8;
	xor.b32  	%r2054, %r2592, 8947848;
	// begin inline asm
	lop3.b32 %r2041, %r938, %r2054, %r2044, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2045, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2046, %r2044, %r2045;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2049, %r2041, %r2046;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2052, %r949, %r2054, %r2055, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2056, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2057, %r2055, %r2056;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2060, %r2052, %r2057;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r1911;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2063, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r1957;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2066, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r1922;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2069, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r174;
    mov.b32 {%r2re, %r2im}, %r1968;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2072, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r2003;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2075, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r2049;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2078, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r2014;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2081, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r174;
    mov.b32 {%r2re, %r2im}, %r2060;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2084, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2150, %r2147}, {%r310, %r313}, {%r2063}, {%r1354, %r1354};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2159, %r2156}, {%r310, %r313}, {%r2066}, {%r1354, %r1354};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2168, %r2165}, {%r310, %r313}, {%r2069}, {%r1354, %r1354};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2177, %r2174}, {%r310, %r313}, {%r2072}, {%r1354, %r1354};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2186, %r2183}, {%r310, %r313}, {%r2075}, {%r1354, %r1354};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2195, %r2192}, {%r310, %r313}, {%r2078}, {%r1354, %r1354};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2204, %r2201}, {%r310, %r313}, {%r2081}, {%r1354, %r1354};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2213, %r2210}, {%r310, %r313}, {%r2084}, {%r1354, %r1354};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2143, %r365;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2145, %r2143, %r2147;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2148, %r362, %r2150, %r2145;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2152, %r365;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2154, %r2152, %r2156;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2157, %r362, %r2159, %r2154;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2161, %r365;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2163, %r2161, %r2165;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2166, %r362, %r2168, %r2163;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2170, %r365;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2172, %r2170, %r2174;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2175, %r362, %r2177, %r2172;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2179, %r365;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2181, %r2179, %r2183;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2184, %r362, %r2186, %r2181;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2188, %r365;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2190, %r2188, %r2192;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2193, %r362, %r2195, %r2190;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2197, %r365;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2199, %r2197, %r2201;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2202, %r362, %r2204, %r2199;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2206, %r365;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2208, %r2206, %r2210;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2211, %r362, %r2213, %r2208;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2215, %r365, %r2150;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2218, %r362, %r2147, %r2215;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2222, %r365, %r2159;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2225, %r362, %r2156, %r2222;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2229, %r365, %r2168;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2232, %r362, %r2165, %r2229;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2236, %r365, %r2177;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2239, %r362, %r2174, %r2236;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2243, %r365, %r2186;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2246, %r362, %r2183, %r2243;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2250, %r365, %r2195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2253, %r362, %r2192, %r2250;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2257, %r365, %r2204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2260, %r362, %r2201, %r2257;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2264, %r365, %r2213;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2267, %r362, %r2210, %r2264;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2271, %r2272}, {%r406, %r409}, {%r2148, %r2218}, {%r1354, %r1354}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2280, %r2281}, {%r406, %r409}, {%r2157, %r2225}, {%r1354, %r1354}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2289, %r2290}, {%r406, %r409}, {%r2166, %r2232}, {%r1354, %r1354}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2298, %r2299}, {%r406, %r409}, {%r2175, %r2239}, {%r1354, %r1354}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2307, %r2308}, {%r406, %r409}, {%r2184, %r2246}, {%r1354, %r1354}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2316, %r2317}, {%r406, %r409}, {%r2193, %r2253}, {%r1354, %r1354}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2325, %r2326}, {%r406, %r409}, {%r2202, %r2260}, {%r1354, %r1354}, %r197, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2334, %r2335}, {%r406, %r409}, {%r2211, %r2267}, {%r1354, %r1354}, %r197, 0;
	// end inline asm
	bar.sync 	0;
	add.s16 	%rs180, %rs212, -5;
	mul.hi.s16 	%rs181, %rs180, 10923;
	shr.u16 	%rs182, %rs181, 15;
	add.s16 	%rs183, %rs181, %rs182;
	mul.lo.s16 	%rs184, %rs183, 6;
	sub.s16 	%rs185, %rs180, %rs184;
	mul.wide.s16 	%r2593, %rs185, 16;
	add.s32 	%r2594, %r193, %r2593;
	mul.wide.s32 	%rd227, %r2594, 4;
	add.s64 	%rd229, %rd50, %rd227;
	ld.shared.u32 	%r2411, [%rd229];
	add.s32 	%r2595, %r194, %r2593;
	mul.wide.s32 	%rd230, %r2595, 4;
	add.s64 	%rd231, %rd50, %rd230;
	ld.shared.u32 	%r2418, [%rd231];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2428, %r2425}, {%r418, %r421}, {%r2411}, {%r1354, %r1354};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2437, %r2434}, {%r418, %r421}, {%r2418}, {%r1354, %r1354};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2421, %r459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2423, %r2421, %r2425;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2426, %r456, %r2428, %r2423;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2430, %r459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2432, %r2430, %r2434;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2435, %r456, %r2437, %r2432;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2439, %r459, %r2428;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2442, %r456, %r2425, %r2439;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2446, %r459, %r2437;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2449, %r456, %r2434, %r2446;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2472, %r2475}, {%r502, %r505}, {%r2426, %r2442}, {%r1354, %r1354}, %r249, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2479, %r2483}, {%r502, %r505}, {%r2435, %r2449}, {%r1354, %r1354}, %r249, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2471, %r2472, %r2472;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2474, %r2475, %r2475, %r2471;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2478, %r2479, %r2479, %r2474;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2482, %r2483, %r2483, %r2478;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2486, %r1507, %r2482, %r109;
	// end inline asm
	add.s32 	%r2596, %r87, %r3029;
	add.s32 	%r2597, %r2596, 25;
	mul.hi.u32 	%r2598, %r2597, -1431655765;
	shr.u32 	%r2599, %r2598, 2;
	mul.lo.s32 	%r2600, %r2599, 6;
	sub.s32 	%r2601, %r2597, %r2600;
	shl.b32 	%r2602, %r2601, 4;
	add.s32 	%r2603, %r193, %r2602;
	mul.wide.u32 	%rd232, %r2603, 4;
	add.s64 	%rd233, %rd50, %rd232;
	ld.shared.u32 	%r2494, [%rd233];
	add.s32 	%r2604, %r194, %r2602;
	mul.wide.u32 	%rd234, %r2604, 4;
	add.s64 	%rd235, %rd50, %rd234;
	ld.shared.u32 	%r2501, [%rd235];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2511, %r2508}, {%r418, %r421}, {%r2494}, {%r1354, %r1354};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2520, %r2517}, {%r418, %r421}, {%r2501}, {%r1354, %r1354};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2504, %r459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2506, %r2504, %r2508;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2509, %r456, %r2511, %r2506;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2513, %r459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2515, %r2513, %r2517;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2518, %r456, %r2520, %r2515;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2522, %r459, %r2511;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2525, %r456, %r2508, %r2522;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2529, %r459, %r2520;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2532, %r456, %r2517, %r2529;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2555, %r2558}, {%r502, %r505}, {%r2509, %r2525}, {%r1354, %r1354}, %r249, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2562, %r2566}, {%r502, %r505}, {%r2518, %r2532}, {%r1354, %r1354}, %r249, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2554, %r2555, %r2555;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2557, %r2558, %r2558, %r2554;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2561, %r2562, %r2562, %r2557;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2565, %r2566, %r2566, %r2561;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3046, %r1507, %r2565, %r2486;
	// end inline asm
	add.s32 	%r3044, %r107, 2;
	setp.eq.s32 	%p299, %r3044, 256;
	@%p299 bra 	$L__BB0_167;
	bra.uni 	$L__BB0_168;
$L__BB0_167:                            // %pass8500
                                        //   in Loop: Header=BB0_166 Depth=2
	mul.lo.s32 	%r2606, %r108, 786432;
	or.b32  	%r2607, %r2606, %r195;
	or.b32  	%r2608, %r2607, %r2;
	add.s32 	%r2609, %r2608, %r196;
	cvt.u64.u32 	%rd236, %r2609;
	add.s64 	%rd237, %rd236, %rd7;
	mul.hi.s64 	%rd238, %rd237, 3074457345618258603;
	shr.u64 	%rd239, %rd238, 63;
	shr.s64 	%rd240, %rd238, 26;
	add.s64 	%rd241, %rd240, %rd239;
	setp.lt.s64 	%p300, %rd237, 0;
	mul.lo.s64 	%rd242, %rd241, 402653184;
	setp.ne.s64 	%p301, %rd242, %rd237;
	and.pred  	%p302, %p300, %p301;
	selp.s64 	%rd243, -1, 0, %p302;
	add.s64 	%rd244, %rd241, %rd243;
	mul.lo.s64 	%rd245, %rd244, -402653184;
	add.s64 	%rd246, %rd245, %rd237;
	shl.b64 	%rd247, %rd246, 2;
	add.s64 	%rd248, %rd4, %rd247;
	st.global.u32 	[%rd248], %r3046;
	add.s32 	%r108, %r108, 1;
	mov.u32 	%r3044, 0;
	mov.u32 	%r3046, %r3044;
$L__BB0_168:                            // %oksrem8654
                                        //   in Loop: Header=BB0_166 Depth=2
	add.s16 	%rs186, %rs212, -3;
	mul.hi.s16 	%rs187, %rs186, 10923;
	shr.u16 	%rs188, %rs187, 15;
	add.s16 	%rs189, %rs187, %rs188;
	mul.lo.s16 	%rs190, %rs189, 6;
	sub.s16 	%rs191, %rs186, %rs190;
	mul.wide.s16 	%r2776, %rs191, 16;
	add.s32 	%r2777, %r193, %r2776;
	mul.wide.s32 	%rd249, %r2777, 4;
	add.s64 	%rd251, %rd50, %rd249;
	ld.shared.u32 	%r2614, [%rd251];
	add.s32 	%r2778, %r194, %r2776;
	mul.wide.s32 	%rd252, %r2778, 4;
	add.s64 	%rd253, %rd50, %rd252;
	ld.shared.u32 	%r2621, [%rd253];
	mov.u32 	%r2792, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2631, %r2628}, {%r418, %r421}, {%r2614}, {%r2792, %r2792};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2640, %r2637}, {%r418, %r421}, {%r2621}, {%r2792, %r2792};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2624, %r459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2626, %r2624, %r2628;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2629, %r456, %r2631, %r2626;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2633, %r459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2635, %r2633, %r2637;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2638, %r456, %r2640, %r2635;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2642, %r459, %r2631;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2645, %r456, %r2628, %r2642;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2649, %r459, %r2640;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2652, %r456, %r2637, %r2649;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2675, %r2678}, {%r502, %r505}, {%r2629, %r2645}, {%r2792, %r2792}, %r249, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2682, %r2686}, {%r502, %r505}, {%r2638, %r2652}, {%r2792, %r2792}, %r249, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2674, %r2675, %r2675;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2677, %r2678, %r2678, %r2674;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2681, %r2682, %r2682, %r2677;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2685, %r2686, %r2686, %r2681;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2689, %r1507, %r2685, %r3046;
	// end inline asm
	add.s16 	%rs192, %rs212, -2;
	mul.hi.s16 	%rs193, %rs192, 10923;
	shr.u16 	%rs194, %rs193, 15;
	add.s16 	%rs195, %rs193, %rs194;
	mul.lo.s16 	%rs196, %rs195, 6;
	sub.s16 	%rs197, %rs192, %rs196;
	mul.wide.s16 	%r2779, %rs197, 16;
	add.s32 	%r2780, %r193, %r2779;
	mul.wide.s32 	%rd254, %r2780, 4;
	add.s64 	%rd255, %rd50, %rd254;
	ld.shared.u32 	%r2697, [%rd255];
	add.s32 	%r2781, %r194, %r2779;
	mul.wide.s32 	%rd256, %r2781, 4;
	add.s64 	%rd257, %rd50, %rd256;
	ld.shared.u32 	%r2704, [%rd257];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2714, %r2711}, {%r418, %r421}, {%r2697}, {%r2792, %r2792};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2723, %r2720}, {%r418, %r421}, {%r2704}, {%r2792, %r2792};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2707, %r459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2709, %r2707, %r2711;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2712, %r456, %r2714, %r2709;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2716, %r459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2718, %r2716, %r2720;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2721, %r456, %r2723, %r2718;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2725, %r459, %r2714;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2728, %r456, %r2711, %r2725;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2732, %r459, %r2723;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2735, %r456, %r2720, %r2732;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2758, %r2761}, {%r502, %r505}, {%r2712, %r2728}, {%r2792, %r2792}, %r249, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2765, %r2769}, {%r502, %r505}, {%r2721, %r2735}, {%r2792, %r2792}, %r249, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2757, %r2758, %r2758;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2760, %r2761, %r2761, %r2757;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2764, %r2765, %r2765, %r2760;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2768, %r2769, %r2769, %r2764;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3049, %r1507, %r2768, %r2689;
	// end inline asm
	add.s32 	%r3047, %r3044, 2;
	setp.ne.s32 	%p303, %r3047, 256;
	@%p303 bra 	$L__BB0_170;
// %bb.169:                             // %pass9380
                                        //   in Loop: Header=BB0_166 Depth=2
	mul.lo.s32 	%r2783, %r108, 786432;
	or.b32  	%r2784, %r2783, %r195;
	or.b32  	%r2785, %r2784, %r2;
	add.s32 	%r2786, %r2785, %r196;
	cvt.u64.u32 	%rd258, %r2786;
	add.s64 	%rd259, %rd258, %rd7;
	mul.hi.s64 	%rd260, %rd259, 3074457345618258603;
	shr.u64 	%rd261, %rd260, 63;
	shr.s64 	%rd262, %rd260, 26;
	add.s64 	%rd263, %rd262, %rd261;
	setp.lt.s64 	%p304, %rd259, 0;
	mul.lo.s64 	%rd264, %rd263, 402653184;
	setp.ne.s64 	%p305, %rd264, %rd259;
	and.pred  	%p306, %p304, %p305;
	selp.s64 	%rd265, -1, 0, %p306;
	add.s64 	%rd266, %rd263, %rd265;
	mul.lo.s64 	%rd267, %rd266, -402653184;
	add.s64 	%rd268, %rd267, %rd259;
	shl.b64 	%rd269, %rd268, 2;
	add.s64 	%rd270, %rd4, %rd269;
	st.global.u32 	[%rd270], %r3049;
	add.s32 	%r108, %r108, 1;
	mov.u32 	%r3047, 0;
	mov.u32 	%r3049, %r3047;
$L__BB0_170:                            // %oksrem9534
                                        //   in Loop: Header=BB0_166 Depth=2
	add.s16 	%rs198, %rs212, -1;
	mul.hi.s16 	%rs199, %rs198, 10923;
	shr.u16 	%rs200, %rs199, 15;
	add.s16 	%rs201, %rs199, %rs200;
	mul.lo.s16 	%rs202, %rs201, 6;
	sub.s16 	%rs203, %rs198, %rs202;
	mul.wide.s16 	%r2953, %rs203, 16;
	add.s32 	%r2954, %r193, %r2953;
	mul.wide.s32 	%rd271, %r2954, 4;
	add.s64 	%rd273, %rd50, %rd271;
	ld.shared.u32 	%r2791, [%rd273];
	add.s32 	%r2955, %r194, %r2953;
	mul.wide.s32 	%rd274, %r2955, 4;
	add.s64 	%rd275, %rd50, %rd274;
	ld.shared.u32 	%r2798, [%rd275];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2808, %r2805}, {%r418, %r421}, {%r2791}, {%r2792, %r2792};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2817, %r2814}, {%r418, %r421}, {%r2798}, {%r2792, %r2792};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2801, %r459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2803, %r2801, %r2805;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2806, %r456, %r2808, %r2803;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2810, %r459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2812, %r2810, %r2814;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2815, %r456, %r2817, %r2812;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2819, %r459, %r2808;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2822, %r456, %r2805, %r2819;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2826, %r459, %r2817;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2829, %r456, %r2814, %r2826;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2852, %r2855}, {%r502, %r505}, {%r2806, %r2822}, {%r2792, %r2792}, %r249, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2859, %r2863}, {%r502, %r505}, {%r2815, %r2829}, {%r2792, %r2792}, %r249, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2851, %r2852, %r2852;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2854, %r2855, %r2855, %r2851;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2858, %r2859, %r2859, %r2854;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2862, %r2863, %r2863, %r2858;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2866, %r1507, %r2862, %r3049;
	// end inline asm
	mul.hi.s16 	%rs204, %rs212, 10923;
	shr.u16 	%rs205, %rs204, 15;
	add.s16 	%rs206, %rs204, %rs205;
	mul.lo.s16 	%rs207, %rs206, 6;
	sub.s16 	%rs208, %rs212, %rs207;
	mul.wide.s16 	%r2956, %rs208, 16;
	add.s32 	%r2957, %r193, %r2956;
	mul.wide.s32 	%rd276, %r2957, 4;
	add.s64 	%rd277, %rd50, %rd276;
	ld.shared.u32 	%r2874, [%rd277];
	add.s32 	%r2958, %r194, %r2956;
	mul.wide.s32 	%rd278, %r2958, 4;
	add.s64 	%rd279, %rd50, %rd278;
	ld.shared.u32 	%r2881, [%rd279];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2891, %r2888}, {%r418, %r421}, {%r2874}, {%r2792, %r2792};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2900, %r2897}, {%r418, %r421}, {%r2881}, {%r2792, %r2792};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2884, %r459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2886, %r2884, %r2888;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2889, %r456, %r2891, %r2886;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2893, %r459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2895, %r2893, %r2897;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2898, %r456, %r2900, %r2895;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2902, %r459, %r2891;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2905, %r456, %r2888, %r2902;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2909, %r459, %r2900;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2912, %r456, %r2897, %r2909;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2935, %r2938}, {%r502, %r505}, {%r2889, %r2905}, {%r2792, %r2792}, %r249, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2942, %r2946}, {%r502, %r505}, {%r2898, %r2912}, {%r2792, %r2792}, %r249, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2934, %r2935, %r2935;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2937, %r2938, %r2938, %r2934;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2941, %r2942, %r2942, %r2937;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2945, %r2946, %r2946, %r2941;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r109, %r1507, %r2945, %r2866;
	// end inline asm
	add.s32 	%r107, %r3047, 2;
	setp.ne.s32 	%p307, %r107, 256;
	@%p307 bra 	$L__BB0_171;
// %bb.228:                             // %pass10260
                                        //   in Loop: Header=BB0_166 Depth=2
	mul.lo.s32 	%r2960, %r108, 786432;
	or.b32  	%r2961, %r2960, %r195;
	or.b32  	%r2962, %r2961, %r2;
	add.s32 	%r2963, %r2962, %r196;
	cvt.u64.u32 	%rd280, %r2963;
	add.s64 	%rd281, %rd280, %rd7;
	mul.hi.s64 	%rd282, %rd281, 3074457345618258603;
	shr.u64 	%rd283, %rd282, 63;
	shr.s64 	%rd284, %rd282, 26;
	add.s64 	%rd285, %rd284, %rd283;
	setp.lt.s64 	%p308, %rd281, 0;
	mul.lo.s64 	%rd286, %rd285, 402653184;
	setp.ne.s64 	%p309, %rd286, %rd281;
	and.pred  	%p310, %p308, %p309;
	selp.s64 	%rd287, -1, 0, %p310;
	add.s64 	%rd288, %rd285, %rd287;
	mul.lo.s64 	%rd289, %rd288, -402653184;
	add.s64 	%rd290, %rd289, %rd281;
	shl.b64 	%rd291, %rd290, 2;
	add.s64 	%rd292, %rd4, %rd291;
	st.global.u32 	[%rd292], %r109;
	add.s32 	%r108, %r108, 1;
	mov.u32 	%r107, %r2792;
	mov.u32 	%r109, %r2792;
	bra.uni 	$L__BB0_171;
$L__BB0_173:                            // %L24459
	mov.u32 	%r2964, 0;
	st.global.u32 	[%rd6], %r2964;
	ret;
$L__BB0_163:                            // %post_box_union
	mov.u64 	%rd156, exception1951;
	cvta.global.u64 	%rd157, %rd156;
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd157;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 52
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r278;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 53
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_221:                            // %post_box_union5238
	mov.u64 	%rd163, exception1951;
	cvta.global.u64 	%rd164, %rd163;
	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd164;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 54
	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r278;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 55
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_145:                            // %L5153
	mov.u32 	%r2980, 5;
	st.global.u32 	[%rd6], %r2980;
	mov.u64 	%rd323, exception1911;
	cvta.global.u64 	%rd324, %rd323;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd324;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r278;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L5313
	mov.u32 	%r2979, 5;
	st.global.u32 	[%rd6], %r2979;
	mov.u64 	%rd321, exception1911;
	cvta.global.u64 	%rd322, %rd321;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd322;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r278;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L5473
	mov.u32 	%r2978, 5;
	st.global.u32 	[%rd6], %r2978;
	mov.u64 	%rd319, exception1911;
	cvta.global.u64 	%rd320, %rd319;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd320;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r278;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_148:                            // %L5633
	mov.u32 	%r2977, 5;
	st.global.u32 	[%rd6], %r2977;
	mov.u64 	%rd317, exception1911;
	cvta.global.u64 	%rd318, %rd317;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd318;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r278;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_149:                            // %L5793
	mov.u32 	%r2976, 5;
	st.global.u32 	[%rd6], %r2976;
	mov.u64 	%rd315, exception1911;
	cvta.global.u64 	%rd316, %rd315;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd316;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r278;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_150:                            // %L5953
	mov.u32 	%r2975, 5;
	st.global.u32 	[%rd6], %r2975;
	mov.u64 	%rd313, exception1911;
	cvta.global.u64 	%rd314, %rd313;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd314;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r278;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_151:                            // %L6113
	mov.u32 	%r2974, 5;
	st.global.u32 	[%rd6], %r2974;
	mov.u64 	%rd311, exception1911;
	cvta.global.u64 	%rd312, %rd311;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd312;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r278;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_152:                            // %L6273
	mov.u32 	%r2973, 5;
	st.global.u32 	[%rd6], %r2973;
	mov.u64 	%rd309, exception1911;
	cvta.global.u64 	%rd310, %rd309;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd310;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r278;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_153:                            // %L6433
	mov.u32 	%r2972, 5;
	st.global.u32 	[%rd6], %r2972;
	mov.u64 	%rd307, exception1911;
	cvta.global.u64 	%rd308, %rd307;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd308;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r278;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_154:                            // %L6593
	mov.u32 	%r2971, 5;
	st.global.u32 	[%rd6], %r2971;
	mov.u64 	%rd305, exception1911;
	cvta.global.u64 	%rd306, %rd305;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd306;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r278;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_155:                            // %L6779
	mov.u32 	%r2970, 5;
	st.global.u32 	[%rd6], %r2970;
	mov.u64 	%rd303, exception1911;
	cvta.global.u64 	%rd304, %rd303;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd304;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r278;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_156:                            // %L6939
	mov.u32 	%r2969, 5;
	st.global.u32 	[%rd6], %r2969;
	mov.u64 	%rd301, exception1911;
	cvta.global.u64 	%rd302, %rd301;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd302;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r278;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_157:                            // %L7099
	mov.u32 	%r2968, 5;
	st.global.u32 	[%rd6], %r2968;
	mov.u64 	%rd299, exception1911;
	cvta.global.u64 	%rd300, %rd299;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd300;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r278;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_158:                            // %L7259
	mov.u32 	%r2967, 5;
	st.global.u32 	[%rd6], %r2967;
	mov.u64 	%rd297, exception1911;
	cvta.global.u64 	%rd298, %rd297;
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd298;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 60
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r278;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 61
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_159:                            // %L7419
	mov.u32 	%r2966, 5;
	st.global.u32 	[%rd6], %r2966;
	mov.u64 	%rd295, exception1911;
	cvta.global.u64 	%rd296, %rd295;
	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd296;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 58
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r278;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 59
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_160:                            // %L7579
	mov.u32 	%r2965, 5;
	st.global.u32 	[%rd6], %r2965;
	mov.u64 	%rd293, exception1911;
	cvta.global.u64 	%rd294, %rd293;
	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd294;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 56
	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r278;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 57
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L169
	mov.u32 	%r2982, 2;
	st.global.u32 	[%rd6], %r2982;
	mov.u64 	%rd327, exception1911;
	cvta.global.u64 	%rd328, %rd327;
	{ // callseq 90, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd328;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 90
	{ // callseq 91, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r278;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 91
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_12:                             // %L312
	mov.u32 	%r2981, 3;
	st.global.u32 	[%rd6], %r2981;
	mov.u64 	%rd325, exception1911;
	cvta.global.u64 	%rd326, %rd325;
	{ // callseq 88, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd326;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 88
	{ // callseq 89, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r278;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 89
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd18, exception1;
	cvta.global.u64 	%rd19, %rd18;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd19;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 47
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r278;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 48
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_144:                            // %L1158
	add.u64 	%rd17, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r288, %r3};
	st.local.v2.u32 	[%rd5+8], {%r1, %r84};
	st.local.u32 	[%rd5+16], %r85;
	mov.u64 	%rd23, __unnamed_1;
	cvta.global.u64 	%rd24, %rd23;
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd24;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd17;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r515, [retval0+0];
	} // callseq 49
	mov.u32 	%r517, 4;
	st.global.u32 	[%rd6], %r517;
	mov.u64 	%rd26, exception1911;
	cvta.global.u64 	%rd27, %rd26;
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd27;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 50
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd12;
	st.param.b32 	[param0+8], %r278;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 51
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
