===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 24.9421 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.7761 (  8.6%)    3.7761 ( 15.1%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    2.9952 (  6.8%)    2.9952 ( 12.0%)    Parse modules
    0.7242 (  1.6%)    0.7242 (  2.9%)    Verify circuit
   36.0860 ( 82.2%)   18.1865 ( 72.9%)  'firrtl.circuit' Pipeline
    0.7001 (  1.6%)    0.7001 (  2.8%)    LowerFIRRTLAnnotations
    3.4531 (  7.9%)    1.8746 (  7.5%)    'firrtl.module' Pipeline
    1.0950 (  2.5%)    0.5957 (  2.4%)      DropName
    2.3580 (  5.4%)    1.2789 (  5.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1570 (  0.4%)    0.0853 (  0.3%)    'firrtl.module' Pipeline
    0.1570 (  0.4%)    0.0853 (  0.3%)      LowerCHIRRTLPass
    0.2266 (  0.5%)    0.2266 (  0.9%)    InferWidths
    0.6819 (  1.6%)    0.6819 (  2.7%)    MemToRegOfVec
    1.1389 (  2.6%)    1.1389 (  4.6%)    InferResets
    0.1312 (  0.3%)    0.1312 (  0.5%)      (A) circt::firrtl::InstanceGraph
    0.1924 (  0.4%)    0.1924 (  0.8%)    WireDFT
    1.4728 (  3.4%)    1.4728 (  5.9%)    LowerFIRRTLTypes
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    4.8376 ( 11.0%)    2.6427 ( 10.6%)    'firrtl.module' Pipeline
    3.8094 (  8.7%)    2.0447 (  8.2%)      ExpandWhens
    1.0272 (  2.3%)    0.5976 (  2.4%)      SFCCompat
    1.1299 (  2.6%)    1.1299 (  4.5%)    CheckCombCycles
    0.2340 (  0.5%)    0.2340 (  0.9%)      (A) circt::firrtl::InstanceGraph
    6.7529 ( 15.4%)    3.6737 ( 14.7%)    'firrtl.module' Pipeline
    6.4403 ( 14.7%)    3.4981 ( 14.0%)      Canonicalizer
    0.3125 (  0.7%)    0.1755 (  0.7%)      InferReadWrite
    0.1674 (  0.4%)    0.1674 (  0.7%)    PrefixModules
    0.0625 (  0.1%)    0.0625 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.3585 (  0.8%)    0.3585 (  1.4%)    Inliner
    0.8024 (  1.8%)    0.8024 (  3.2%)    IMConstProp
    0.0606 (  0.1%)    0.0606 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0489 (  0.1%)    0.0489 (  0.2%)    AddSeqMemPorts
    0.0489 (  0.1%)    0.0489 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1759 (  0.4%)    0.1759 (  0.7%)    CreateSiFiveMetadata
    0.0255 (  0.1%)    0.0255 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    2.6989 (  6.1%)    1.4067 (  5.6%)    'firrtl.module' Pipeline
    0.2413 (  0.5%)    0.1249 (  0.5%)      DropName
    2.4576 (  5.6%)    1.2818 (  5.1%)      Canonicalizer
    0.5261 (  1.2%)    0.5261 (  2.1%)    IMDeadCodeElim
    0.0491 (  0.1%)    0.0491 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.6176 (  1.4%)    0.6176 (  2.5%)  LowerFIRRTLToHW
    0.0236 (  0.1%)    0.0236 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.5280 (  1.2%)    0.5280 (  2.1%)  HWMemSimImpl
    0.8812 (  2.0%)    0.5518 (  2.2%)  'hw.module' Pipeline
    0.3031 (  0.7%)    0.1919 (  0.8%)    CSE
    0.0086 (  0.0%)    0.0045 (  0.0%)      (A) DominanceInfo
    0.3096 (  0.7%)    0.2040 (  0.8%)    Canonicalizer
    0.1533 (  0.3%)    0.0964 (  0.4%)    CSE
    0.0050 (  0.0%)    0.0026 (  0.0%)      (A) DominanceInfo
    0.0622 (  0.1%)    0.0325 (  0.1%)    HWCleanup
    0.1897 (  0.4%)    0.1069 (  0.4%)  'hw.module' Pipeline
    0.0279 (  0.1%)    0.0160 (  0.1%)    HWLegalizeModules
    0.1206 (  0.3%)    0.0702 (  0.3%)    PrettifyVerilog
    0.1917 (  0.4%)    0.1917 (  0.8%)  StripDebugInfoWithPred
    0.8915 (  2.0%)    0.8915 (  3.6%)  ExportVerilog
    0.0070 (  0.0%)    0.0070 (  0.0%)  Rest
   43.9127 (100.0%)   24.9421 (100.0%)  Total

{
  totalTime: 24.983,
  maxMemory: 1096650752
}
