#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2742a60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2742770 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x27500e0 .functor NOT 1, L_0x27881e0, C4<0>, C4<0>, C4<0>;
L_0x2787f70 .functor XOR 25, L_0x2787e30, L_0x2787ed0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x27880d0 .functor XOR 25, L_0x2787f70, L_0x2788030, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x2784c30_0 .net *"_ivl_10", 24 0, L_0x2788030;  1 drivers
v0x2784d30_0 .net *"_ivl_12", 24 0, L_0x27880d0;  1 drivers
v0x2784e10_0 .net *"_ivl_2", 24 0, L_0x2787d90;  1 drivers
v0x2784ed0_0 .net *"_ivl_4", 24 0, L_0x2787e30;  1 drivers
v0x2784fb0_0 .net *"_ivl_6", 24 0, L_0x2787ed0;  1 drivers
v0x27850e0_0 .net *"_ivl_8", 24 0, L_0x2787f70;  1 drivers
v0x27851c0_0 .net "a", 0 0, v0x27834f0_0;  1 drivers
v0x2785260_0 .net "b", 0 0, v0x27835b0_0;  1 drivers
v0x2785300_0 .net "c", 0 0, v0x2783650_0;  1 drivers
v0x2785430_0 .var "clk", 0 0;
v0x27854d0_0 .net "d", 0 0, v0x2783790_0;  1 drivers
v0x2785570_0 .net "e", 0 0, v0x2783880_0;  1 drivers
v0x2785610_0 .net "out_dut", 24 0, L_0x2787c30;  1 drivers
v0x27856b0_0 .net "out_ref", 24 0, L_0x27509a0;  1 drivers
v0x2785750_0 .var/2u "stats1", 159 0;
v0x2785810_0 .var/2u "strobe", 0 0;
v0x27858d0_0 .net "tb_match", 0 0, L_0x27881e0;  1 drivers
v0x2785990_0 .net "tb_mismatch", 0 0, L_0x27500e0;  1 drivers
L_0x2787d90 .concat [ 25 0 0 0], L_0x27509a0;
L_0x2787e30 .concat [ 25 0 0 0], L_0x27509a0;
L_0x2787ed0 .concat [ 25 0 0 0], L_0x2787c30;
L_0x2788030 .concat [ 25 0 0 0], L_0x27509a0;
L_0x27881e0 .cmp/eeq 25, L_0x2787d90, L_0x27880d0;
S_0x2759400 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x2742770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x2759ea0 .functor NOT 25, L_0x27864d0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x27509a0 .functor XOR 25, L_0x2759ea0, L_0x2786620, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x2750350_0 .net *"_ivl_0", 4 0, L_0x2785a70;  1 drivers
v0x27503f0_0 .net *"_ivl_10", 24 0, L_0x27864d0;  1 drivers
v0x2782780_0 .net *"_ivl_12", 24 0, L_0x2759ea0;  1 drivers
v0x2782840_0 .net *"_ivl_14", 24 0, L_0x2786620;  1 drivers
v0x2782920_0 .net *"_ivl_2", 4 0, L_0x2785c20;  1 drivers
v0x2782a50_0 .net *"_ivl_4", 4 0, L_0x2785e40;  1 drivers
v0x2782b30_0 .net *"_ivl_6", 4 0, L_0x2786060;  1 drivers
v0x2782c10_0 .net *"_ivl_8", 4 0, L_0x27862b0;  1 drivers
v0x2782cf0_0 .net "a", 0 0, v0x27834f0_0;  alias, 1 drivers
v0x2782db0_0 .net "b", 0 0, v0x27835b0_0;  alias, 1 drivers
v0x2782e70_0 .net "c", 0 0, v0x2783650_0;  alias, 1 drivers
v0x2782f30_0 .net "d", 0 0, v0x2783790_0;  alias, 1 drivers
v0x2782ff0_0 .net "e", 0 0, v0x2783880_0;  alias, 1 drivers
v0x27830b0_0 .net "out", 24 0, L_0x27509a0;  alias, 1 drivers
LS_0x2785a70_0_0 .concat [ 1 1 1 1], v0x27834f0_0, v0x27834f0_0, v0x27834f0_0, v0x27834f0_0;
LS_0x2785a70_0_4 .concat [ 1 0 0 0], v0x27834f0_0;
L_0x2785a70 .concat [ 4 1 0 0], LS_0x2785a70_0_0, LS_0x2785a70_0_4;
LS_0x2785c20_0_0 .concat [ 1 1 1 1], v0x27835b0_0, v0x27835b0_0, v0x27835b0_0, v0x27835b0_0;
LS_0x2785c20_0_4 .concat [ 1 0 0 0], v0x27835b0_0;
L_0x2785c20 .concat [ 4 1 0 0], LS_0x2785c20_0_0, LS_0x2785c20_0_4;
LS_0x2785e40_0_0 .concat [ 1 1 1 1], v0x2783650_0, v0x2783650_0, v0x2783650_0, v0x2783650_0;
LS_0x2785e40_0_4 .concat [ 1 0 0 0], v0x2783650_0;
L_0x2785e40 .concat [ 4 1 0 0], LS_0x2785e40_0_0, LS_0x2785e40_0_4;
LS_0x2786060_0_0 .concat [ 1 1 1 1], v0x2783790_0, v0x2783790_0, v0x2783790_0, v0x2783790_0;
LS_0x2786060_0_4 .concat [ 1 0 0 0], v0x2783790_0;
L_0x2786060 .concat [ 4 1 0 0], LS_0x2786060_0_0, LS_0x2786060_0_4;
LS_0x27862b0_0_0 .concat [ 1 1 1 1], v0x2783880_0, v0x2783880_0, v0x2783880_0, v0x2783880_0;
LS_0x27862b0_0_4 .concat [ 1 0 0 0], v0x2783880_0;
L_0x27862b0 .concat [ 4 1 0 0], LS_0x27862b0_0_0, LS_0x27862b0_0_4;
LS_0x27864d0_0_0 .concat [ 5 5 5 5], L_0x27862b0, L_0x2786060, L_0x2785e40, L_0x2785c20;
LS_0x27864d0_0_4 .concat [ 5 0 0 0], L_0x2785a70;
L_0x27864d0 .concat [ 20 5 0 0], LS_0x27864d0_0_0, LS_0x27864d0_0_4;
LS_0x2786620_0_0 .concat [ 1 1 1 1], v0x2783880_0, v0x2783790_0, v0x2783650_0, v0x27835b0_0;
LS_0x2786620_0_4 .concat [ 1 1 1 1], v0x27834f0_0, v0x2783880_0, v0x2783790_0, v0x2783650_0;
LS_0x2786620_0_8 .concat [ 1 1 1 1], v0x27835b0_0, v0x27834f0_0, v0x2783880_0, v0x2783790_0;
LS_0x2786620_0_12 .concat [ 1 1 1 1], v0x2783650_0, v0x27835b0_0, v0x27834f0_0, v0x2783880_0;
LS_0x2786620_0_16 .concat [ 1 1 1 1], v0x2783790_0, v0x2783650_0, v0x27835b0_0, v0x27834f0_0;
LS_0x2786620_0_20 .concat [ 1 1 1 1], v0x2783880_0, v0x2783790_0, v0x2783650_0, v0x27835b0_0;
LS_0x2786620_0_24 .concat [ 1 0 0 0], v0x27834f0_0;
LS_0x2786620_1_0 .concat [ 4 4 4 4], LS_0x2786620_0_0, LS_0x2786620_0_4, LS_0x2786620_0_8, LS_0x2786620_0_12;
LS_0x2786620_1_4 .concat [ 4 4 1 0], LS_0x2786620_0_16, LS_0x2786620_0_20, LS_0x2786620_0_24;
L_0x2786620 .concat [ 16 9 0 0], LS_0x2786620_1_0, LS_0x2786620_1_4;
S_0x2783250 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x2742770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x27834f0_0 .var "a", 0 0;
v0x27835b0_0 .var "b", 0 0;
v0x2783650_0 .var "c", 0 0;
v0x27836f0_0 .net "clk", 0 0, v0x2785430_0;  1 drivers
v0x2783790_0 .var "d", 0 0;
v0x2783880_0 .var "e", 0 0;
E_0x27563c0/0 .event negedge, v0x27836f0_0;
E_0x27563c0/1 .event posedge, v0x27836f0_0;
E_0x27563c0 .event/or E_0x27563c0/0, E_0x27563c0/1;
S_0x2783940 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x2742770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x27879f0 .functor NOT 25, L_0x2787740, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x2787c30 .functor XOR 25, L_0x27879f0, L_0x2787ab0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x2783c20_0 .net *"_ivl_0", 4 0, L_0x2786890;  1 drivers
v0x2783d00_0 .net *"_ivl_10", 24 0, L_0x2787740;  1 drivers
v0x2783de0_0 .net *"_ivl_2", 4 0, L_0x2786b80;  1 drivers
v0x2783ed0_0 .net *"_ivl_4", 4 0, L_0x2786e70;  1 drivers
v0x2783fb0_0 .net *"_ivl_6", 4 0, L_0x2787160;  1 drivers
v0x27840e0_0 .net *"_ivl_8", 4 0, L_0x2787450;  1 drivers
v0x27841c0_0 .net "a", 0 0, v0x27834f0_0;  alias, 1 drivers
v0x27842b0_0 .net "b", 0 0, v0x27835b0_0;  alias, 1 drivers
v0x27843a0_0 .net "c", 0 0, v0x2783650_0;  alias, 1 drivers
v0x27844d0_0 .net "d", 0 0, v0x2783790_0;  alias, 1 drivers
v0x27845c0_0 .net "e", 0 0, v0x2783880_0;  alias, 1 drivers
v0x27846b0_0 .net "out", 24 0, L_0x2787c30;  alias, 1 drivers
v0x2784790_0 .net "vec1", 24 0, L_0x27879f0;  1 drivers
v0x2784870_0 .net "vec2", 24 0, L_0x2787ab0;  1 drivers
LS_0x2786890_0_0 .concat [ 1 1 1 1], v0x27834f0_0, v0x27834f0_0, v0x27834f0_0, v0x27834f0_0;
LS_0x2786890_0_4 .concat [ 1 0 0 0], v0x27834f0_0;
L_0x2786890 .concat [ 4 1 0 0], LS_0x2786890_0_0, LS_0x2786890_0_4;
LS_0x2786b80_0_0 .concat [ 1 1 1 1], v0x27835b0_0, v0x27835b0_0, v0x27835b0_0, v0x27835b0_0;
LS_0x2786b80_0_4 .concat [ 1 0 0 0], v0x27835b0_0;
L_0x2786b80 .concat [ 4 1 0 0], LS_0x2786b80_0_0, LS_0x2786b80_0_4;
LS_0x2786e70_0_0 .concat [ 1 1 1 1], v0x2783650_0, v0x2783650_0, v0x2783650_0, v0x2783650_0;
LS_0x2786e70_0_4 .concat [ 1 0 0 0], v0x2783650_0;
L_0x2786e70 .concat [ 4 1 0 0], LS_0x2786e70_0_0, LS_0x2786e70_0_4;
LS_0x2787160_0_0 .concat [ 1 1 1 1], v0x2783790_0, v0x2783790_0, v0x2783790_0, v0x2783790_0;
LS_0x2787160_0_4 .concat [ 1 0 0 0], v0x2783790_0;
L_0x2787160 .concat [ 4 1 0 0], LS_0x2787160_0_0, LS_0x2787160_0_4;
LS_0x2787450_0_0 .concat [ 1 1 1 1], v0x2783880_0, v0x2783880_0, v0x2783880_0, v0x2783880_0;
LS_0x2787450_0_4 .concat [ 1 0 0 0], v0x2783880_0;
L_0x2787450 .concat [ 4 1 0 0], LS_0x2787450_0_0, LS_0x2787450_0_4;
LS_0x2787740_0_0 .concat [ 5 5 5 5], L_0x2787450, L_0x2787160, L_0x2786e70, L_0x2786b80;
LS_0x2787740_0_4 .concat [ 5 0 0 0], L_0x2786890;
L_0x2787740 .concat [ 20 5 0 0], LS_0x2787740_0_0, LS_0x2787740_0_4;
LS_0x2787ab0_0_0 .concat [ 1 1 1 1], v0x2783880_0, v0x2783790_0, v0x2783650_0, v0x27835b0_0;
LS_0x2787ab0_0_4 .concat [ 1 1 1 1], v0x27834f0_0, v0x2783880_0, v0x2783790_0, v0x2783650_0;
LS_0x2787ab0_0_8 .concat [ 1 1 1 1], v0x27835b0_0, v0x27834f0_0, v0x2783880_0, v0x2783790_0;
LS_0x2787ab0_0_12 .concat [ 1 1 1 1], v0x2783650_0, v0x27835b0_0, v0x27834f0_0, v0x2783880_0;
LS_0x2787ab0_0_16 .concat [ 1 1 1 1], v0x2783790_0, v0x2783650_0, v0x27835b0_0, v0x27834f0_0;
LS_0x2787ab0_0_20 .concat [ 1 1 1 1], v0x2783880_0, v0x2783790_0, v0x2783650_0, v0x27835b0_0;
LS_0x2787ab0_0_24 .concat [ 1 0 0 0], v0x27834f0_0;
LS_0x2787ab0_1_0 .concat [ 4 4 4 4], LS_0x2787ab0_0_0, LS_0x2787ab0_0_4, LS_0x2787ab0_0_8, LS_0x2787ab0_0_12;
LS_0x2787ab0_1_4 .concat [ 4 4 1 0], LS_0x2787ab0_0_16, LS_0x2787ab0_0_20, LS_0x2787ab0_0_24;
L_0x2787ab0 .concat [ 16 9 0 0], LS_0x2787ab0_1_0, LS_0x2787ab0_1_4;
S_0x2784a10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x2742770;
 .timescale -12 -12;
E_0x2755f40 .event anyedge, v0x2785810_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2785810_0;
    %nor/r;
    %assign/vec4 v0x2785810_0, 0;
    %wait E_0x2755f40;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2783250;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27563c0;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x2783880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2783790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2783650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27835b0_0, 0;
    %assign/vec4 v0x27834f0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2742770;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2785430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2785810_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x2742770;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x2785430_0;
    %inv;
    %store/vec4 v0x2785430_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x2742770;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27836f0_0, v0x2785990_0, v0x27851c0_0, v0x2785260_0, v0x2785300_0, v0x27854d0_0, v0x2785570_0, v0x27856b0_0, v0x2785610_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2742770;
T_5 ;
    %load/vec4 v0x2785750_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x2785750_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2785750_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x2785750_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2785750_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2785750_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2785750_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x2742770;
T_6 ;
    %wait E_0x27563c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2785750_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2785750_0, 4, 32;
    %load/vec4 v0x27858d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x2785750_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2785750_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2785750_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2785750_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x27856b0_0;
    %load/vec4 v0x27856b0_0;
    %load/vec4 v0x2785610_0;
    %xor;
    %load/vec4 v0x27856b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x2785750_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2785750_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x2785750_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2785750_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/machine/vector5/iter0/response20/top_module.sv";
