<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o optohybrid_top.twr
optohybrid_top.pcf

</twCmdLine><twDesign>optohybrid_top.ncd</twDesign><twDesignPath>optohybrid_top.ncd</twDesignPath><twPCF>optohybrid_top.pcf</twPCF><twPcfPath>optohybrid_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx150t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_fpga_clk = PERIOD TIMEGRP &quot;fpga_clk&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>924</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>69</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.276</twMinPer></twConstHead><twPathRptBanner iPaths="107" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_control_inst/cdce_count_10 (SLICE_X42Y81.CIN), 107 paths
</twPathRptBanner><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.724</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_5</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_10</twDest><twTotPathDel>3.131</twTotPathDel><twClkSkew dest = "0.154" src = "0.164">0.010</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_5</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/cdce_count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>clock_control_inst/cdce_count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>clock_control_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y79.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y79.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;3&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y81.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>clock_control_inst/cdce_count&lt;10&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_xor&lt;10&gt;</twBEL><twBEL>clock_control_inst/cdce_count_10</twBEL></twPathDel><twLogDel>1.603</twLogDel><twRouteDel>1.528</twRouteDel><twTotDel>3.131</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>51.2</twPctLog><twPctRoute>48.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.726</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_5</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_10</twDest><twTotPathDel>3.129</twTotPathDel><twClkSkew dest = "0.154" src = "0.164">0.010</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_5</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/cdce_count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>clock_control_inst/cdce_count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>clock_control_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y79.C2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y79.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;2&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y81.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>clock_control_inst/cdce_count&lt;10&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_xor&lt;10&gt;</twBEL><twBEL>clock_control_inst/cdce_count_10</twBEL></twPathDel><twLogDel>1.638</twLogDel><twRouteDel>1.491</twRouteDel><twTotDel>3.129</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.729</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_5</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_10</twDest><twTotPathDel>3.126</twTotPathDel><twClkSkew dest = "0.154" src = "0.164">0.010</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_5</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/cdce_count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>clock_control_inst/cdce_count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>clock_control_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y79.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y79.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;1&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y81.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>clock_control_inst/cdce_count&lt;10&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_xor&lt;10&gt;</twBEL><twBEL>clock_control_inst/cdce_count_10</twBEL></twPathDel><twLogDel>1.718</twLogDel><twRouteDel>1.408</twRouteDel><twTotDel>3.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="107" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_control_inst/cdce_count_9 (SLICE_X42Y81.CIN), 107 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.736</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_5</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_9</twDest><twTotPathDel>3.119</twTotPathDel><twClkSkew dest = "0.154" src = "0.164">0.010</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_5</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/cdce_count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>clock_control_inst/cdce_count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>clock_control_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y79.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y79.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;3&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y81.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>clock_control_inst/cdce_count&lt;10&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_xor&lt;10&gt;</twBEL><twBEL>clock_control_inst/cdce_count_9</twBEL></twPathDel><twLogDel>1.591</twLogDel><twRouteDel>1.528</twRouteDel><twTotDel>3.119</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.738</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_5</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_9</twDest><twTotPathDel>3.117</twTotPathDel><twClkSkew dest = "0.154" src = "0.164">0.010</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_5</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/cdce_count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>clock_control_inst/cdce_count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>clock_control_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y79.C2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y79.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;2&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y81.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>clock_control_inst/cdce_count&lt;10&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_xor&lt;10&gt;</twBEL><twBEL>clock_control_inst/cdce_count_9</twBEL></twPathDel><twLogDel>1.626</twLogDel><twRouteDel>1.491</twRouteDel><twTotDel>3.117</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.741</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_5</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_9</twDest><twTotPathDel>3.114</twTotPathDel><twClkSkew dest = "0.154" src = "0.164">0.010</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_5</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/cdce_count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>clock_control_inst/cdce_count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>clock_control_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y79.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y79.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;1&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y81.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>clock_control_inst/cdce_count&lt;10&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_xor&lt;10&gt;</twBEL><twBEL>clock_control_inst/cdce_count_9</twBEL></twPathDel><twLogDel>1.706</twLogDel><twRouteDel>1.408</twRouteDel><twTotDel>3.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>54.8</twPctLog><twPctRoute>45.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="59" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_control_inst/cdce_count_6 (SLICE_X42Y80.CIN), 59 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.813</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_5</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_6</twDest><twTotPathDel>3.052</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_5</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X42Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/cdce_count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>clock_control_inst/cdce_count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>clock_control_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y79.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y79.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;3&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twBEL><twBEL>clock_control_inst/cdce_count_6</twBEL></twPathDel><twLogDel>1.527</twLogDel><twRouteDel>1.525</twRouteDel><twTotDel>3.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.815</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_5</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_6</twDest><twTotPathDel>3.050</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_5</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X42Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/cdce_count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>clock_control_inst/cdce_count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>clock_control_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y79.C2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y79.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;2&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twBEL><twBEL>clock_control_inst/cdce_count_6</twBEL></twPathDel><twLogDel>1.562</twLogDel><twRouteDel>1.488</twRouteDel><twTotDel>3.050</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>51.2</twPctLog><twPctRoute>48.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.818</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_5</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_6</twDest><twTotPathDel>3.047</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_5</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X42Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/cdce_count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>clock_control_inst/cdce_count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>clock_control_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y79.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y79.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;1&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twBEL><twBEL>clock_control_inst/cdce_count_6</twBEL></twPathDel><twLogDel>1.642</twLogDel><twRouteDel>1.405</twRouteDel><twTotDel>3.047</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>53.9</twPctLog><twPctRoute>46.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_fpga_clk = PERIOD TIMEGRP &quot;fpga_clk&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_control_inst/cdce_count_1 (SLICE_X42Y79.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.509</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_1</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_1</twDest><twTotPathDel>0.509</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_1</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y79.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/cdce_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y79.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.075</twDelInfo><twComp>clock_control_inst/cdce_count&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;1&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twBEL><twBEL>clock_control_inst/cdce_count_1</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.075</twRouteDel><twTotDel>0.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>85.3</twPctLog><twPctRoute>14.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="59" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_control_inst/cdce_count_4 (SLICE_X42Y80.CIN), 59 paths
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.520</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_2</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_4</twDest><twTotPathDel>0.582</twTotPathDel><twClkSkew dest = "0.659" src = "0.597">-0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_2</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/cdce_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y79.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>clock_control_inst/cdce_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y79.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twFalling">0.195</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;2&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y80.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twBEL><twBEL>clock_control_inst/cdce_count_4</twBEL></twPathDel><twLogDel>0.516</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>88.7</twPctLog><twPctRoute>11.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.594</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_1</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_4</twDest><twTotPathDel>0.656</twTotPathDel><twClkSkew dest = "0.659" src = "0.597">-0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_1</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y79.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/cdce_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y79.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>clock_control_inst/cdce_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y79.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;1&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y80.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twBEL><twBEL>clock_control_inst/cdce_count_4</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>0.076</twRouteDel><twTotDel>0.656</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>88.4</twPctLog><twPctRoute>11.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.637</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_3</twSrc><twDest BELType="FF">clock_control_inst/cdce_count_4</twDest><twTotPathDel>0.699</twTotPathDel><twClkSkew dest = "0.659" src = "0.597">-0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_3</twSrc><twDest BELType='FF'>clock_control_inst/cdce_count_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/cdce_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y79.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y79.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>clock_control_inst/cdce_count&lt;3&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_lut&lt;3&gt;</twBEL><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>clock_control_inst/Mcount_cdce_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y80.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/Mcount_cdce_count_cy&lt;7&gt;</twBEL><twBEL>clock_control_inst/cdce_count_4</twBEL></twPathDel><twLogDel>0.502</twLogDel><twRouteDel>0.197</twRouteDel><twTotDel>0.699</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>71.8</twPctLog><twPctRoute>28.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_control_inst/cdce_reset_src (SLICE_X43Y80.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.530</twSlack><twSrc BELType="FF">clock_control_inst/cdce_count_6</twSrc><twDest BELType="FF">clock_control_inst/cdce_reset_src</twDest><twTotPathDel>0.532</twTotPathDel><twClkSkew dest = "0.044" src = "0.042">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clock_control_inst/cdce_count_6</twSrc><twDest BELType='FF'>clock_control_inst/cdce_reset_src</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y80.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>clock_control_inst/cdce_count&lt;7&gt;</twComp><twBEL>clock_control_inst/cdce_count_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.117</twDelInfo><twComp>clock_control_inst/cdce_count&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y80.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>cdce_reset_src</twComp><twBEL>clock_control_inst/PWR_12_o_cdce_count[10]_equal_10_o&lt;10&gt;</twBEL><twBEL>clock_control_inst/cdce_reset_src</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.117</twRouteDel><twTotDel>0.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fpga_clk</twDestClk><twPctLog>78.0</twPctLog><twPctRoute>22.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_fpga_clk = PERIOD TIMEGRP &quot;fpga_clk&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="clock_control_inst/cdce_count&lt;3&gt;/CLK" logResource="clock_control_inst/cdce_count_0/CK" locationPin="SLICE_X42Y79.CLK" clockNet="fpga_clk"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="clock_control_inst/cdce_count&lt;3&gt;/CLK" logResource="clock_control_inst/cdce_count_1/CK" locationPin="SLICE_X42Y79.CLK" clockNet="fpga_clk"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="clock_control_inst/cdce_count&lt;3&gt;/CLK" logResource="clock_control_inst/cdce_count_2/CK" locationPin="SLICE_X42Y79.CLK" clockNet="fpga_clk"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_vfat2_clk_ext = PERIOD TIMEGRP &quot;vfat2_clk_ext&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>9</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.124</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_control_inst/vfat2_count_1 (SLICE_X37Y66.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.686</twSlack><twSrc BELType="FF">clock_control_inst/last_vfat2</twSrc><twDest BELType="FF">clock_control_inst/vfat2_count_1</twDest><twTotPathDel>1.171</twTotPathDel><twClkSkew dest = "0.153" src = "0.161">0.008</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_control_inst/last_vfat2</twSrc><twDest BELType='FF'>clock_control_inst/vfat2_count_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X37Y67.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>clock_control_inst/last_vfat2</twComp><twBEL>clock_control_inst/last_vfat2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>clock_control_inst/last_vfat2</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>clock_control_inst/vfat2_count&lt;1&gt;</twComp><twBEL>clock_control_inst/Mcount_vfat2_count_xor&lt;1&gt;11</twBEL><twBEL>clock_control_inst/vfat2_count_1</twBEL></twPathDel><twLogDel>0.713</twLogDel><twRouteDel>0.458</twRouteDel><twTotDel>1.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">fpga_clk</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_control_inst/vfat2_count_0 (SLICE_X36Y66.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.715</twSlack><twSrc BELType="FF">clock_control_inst/vfat2_count_0</twSrc><twDest BELType="FF">clock_control_inst/vfat2_count_0</twDest><twTotPathDel>1.150</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_control_inst/vfat2_count_0</twSrc><twDest BELType='FF'>clock_control_inst/vfat2_count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X36Y66.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>vfat2_reset_src</twComp><twBEL>clock_control_inst/vfat2_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y66.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>clock_control_inst/vfat2_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>vfat2_reset_src</twComp><twBEL>clock_control_inst/Mcount_vfat2_count_xor&lt;0&gt;11</twBEL><twBEL>clock_control_inst/vfat2_count_0</twBEL></twPathDel><twLogDel>0.642</twLogDel><twRouteDel>0.508</twRouteDel><twTotDel>1.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">fpga_clk</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_control_inst/vfat2_count_2 (SLICE_X37Y66.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.731</twSlack><twSrc BELType="FF">clock_control_inst/vfat2_count_2</twSrc><twDest BELType="FF">clock_control_inst/vfat2_count_2</twDest><twTotPathDel>1.134</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clock_control_inst/vfat2_count_2</twSrc><twDest BELType='FF'>clock_control_inst/vfat2_count_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X37Y66.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>clock_control_inst/vfat2_count&lt;1&gt;</twComp><twBEL>clock_control_inst/vfat2_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y66.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>clock_control_inst/vfat2_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>clock_control_inst/vfat2_count&lt;1&gt;</twComp><twBEL>clock_control_inst/Mcount_vfat2_count_xor&lt;2&gt;11</twBEL><twBEL>clock_control_inst/vfat2_count_2</twBEL></twPathDel><twLogDel>0.688</twLogDel><twRouteDel>0.446</twRouteDel><twTotDel>1.134</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">fpga_clk</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_vfat2_clk_ext = PERIOD TIMEGRP &quot;vfat2_clk_ext&quot; 25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_control_inst/vfat2_count_2 (SLICE_X37Y66.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.534</twSlack><twSrc BELType="FF">clock_control_inst/vfat2_count_0</twSrc><twDest BELType="FF">clock_control_inst/vfat2_count_2</twDest><twTotPathDel>0.536</twTotPathDel><twClkSkew dest = "0.042" src = "0.040">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clock_control_inst/vfat2_count_0</twSrc><twDest BELType='FF'>clock_control_inst/vfat2_count_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X36Y66.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>vfat2_reset_src</twComp><twBEL>clock_control_inst/vfat2_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y66.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>clock_control_inst/vfat2_count&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y66.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>clock_control_inst/vfat2_count&lt;1&gt;</twComp><twBEL>clock_control_inst/Mcount_vfat2_count_xor&lt;2&gt;11</twBEL><twBEL>clock_control_inst/vfat2_count_2</twBEL></twPathDel><twLogDel>0.421</twLogDel><twRouteDel>0.115</twRouteDel><twTotDel>0.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">fpga_clk</twDestClk><twPctLog>78.5</twPctLog><twPctRoute>21.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_control_inst/vfat2_count_2 (SLICE_X37Y66.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.554</twSlack><twSrc BELType="FF">clock_control_inst/vfat2_count_1</twSrc><twDest BELType="FF">clock_control_inst/vfat2_count_2</twDest><twTotPathDel>0.554</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clock_control_inst/vfat2_count_1</twSrc><twDest BELType='FF'>clock_control_inst/vfat2_count_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X37Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>clock_control_inst/vfat2_count&lt;1&gt;</twComp><twBEL>clock_control_inst/vfat2_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y66.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>clock_control_inst/vfat2_count&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y66.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>clock_control_inst/vfat2_count&lt;1&gt;</twComp><twBEL>clock_control_inst/Mcount_vfat2_count_xor&lt;2&gt;11</twBEL><twBEL>clock_control_inst/vfat2_count_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.201</twRouteDel><twTotDel>0.554</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">fpga_clk</twDestClk><twPctLog>63.7</twPctLog><twPctRoute>36.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_control_inst/vfat2_count_0 (SLICE_X36Y66.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.577</twSlack><twSrc BELType="FF">clock_control_inst/last_vfat2</twSrc><twDest BELType="FF">clock_control_inst/vfat2_count_0</twDest><twTotPathDel>0.580</twTotPathDel><twClkSkew dest = "0.042" src = "0.039">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clock_control_inst/last_vfat2</twSrc><twDest BELType='FF'>clock_control_inst/vfat2_count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">fpga_clk</twSrcClk><twPathDel><twSite>SLICE_X37Y67.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>clock_control_inst/last_vfat2</twComp><twBEL>clock_control_inst/last_vfat2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.251</twDelInfo><twComp>clock_control_inst/last_vfat2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y66.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>vfat2_reset_src</twComp><twBEL>clock_control_inst/Mcount_vfat2_count_xor&lt;0&gt;11</twBEL><twBEL>clock_control_inst/vfat2_count_0</twBEL></twPathDel><twLogDel>0.329</twLogDel><twRouteDel>0.251</twRouteDel><twTotDel>0.580</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">fpga_clk</twDestClk><twPctLog>56.7</twPctLog><twPctRoute>43.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: TS_vfat2_clk_ext = PERIOD TIMEGRP &quot;vfat2_clk_ext&quot; 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y36.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="54" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y47.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="55" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y34.CLKAWRCLK" clockNet="vfat2_clk"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_vfat2_clk_fpga = PERIOD TIMEGRP &quot;vfat2_clk_fpga&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.124</twMinPer></twConstHead><twPinLimitRpt anchorID="57"><twPinLimitBanner>Component Switching Limit Checks: TS_vfat2_clk_fpga = PERIOD TIMEGRP &quot;vfat2_clk_fpga&quot; 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="58" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y36.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="59" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y47.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="60" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y34.CLKAWRCLK" clockNet="vfat2_clk"/></twPinLimitRpt></twConst><twConst anchorID="61" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_vfat2_clk_muxed = PERIOD TIMEGRP &quot;vfat2_clk_muxed&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.124</twMinPer></twConstHead><twPinLimitRpt anchorID="62"><twPinLimitBanner>Component Switching Limit Checks: TS_vfat2_clk_muxed = PERIOD TIMEGRP &quot;vfat2_clk_muxed&quot; 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="63" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y36.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="64" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y47.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="65" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y34.CLKAWRCLK" clockNet="vfat2_clk"/></twPinLimitRpt></twConst><twConst anchorID="66" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_rec_clk = PERIOD TIMEGRP &quot;rec_clk&quot; 3.125 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.300</twMinPer></twConstHead><twPinLimitRpt anchorID="67"><twPinLimitBanner>Component Switching Limit Checks: TS_rec_clk = PERIOD TIMEGRP &quot;rec_clk&quot; 3.125 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="68" type="MINPERIOD" name="Tdcmper_CLKIN" slack="1.335" period="3.125" constraintValue="3.125" deviceLimit="1.790" freqLimit="558.659" physResource="rec_clk_pll_inst/dcm_sp_inst/CLKIN" logResource="rec_clk_pll_inst/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="rec_clk_pll_inst/clkin1"/><twPinLimit anchorID="69" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="rec_clk_pll_inst/clkin1_buf/I0" logResource="rec_clk_pll_inst/clkin1_buf/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="rec_clk"/><twPinLimit anchorID="70" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="2.680" period="6.250" constraintValue="6.250" deviceLimit="3.570" freqLimit="280.112" physResource="rec_clk_pll_inst/dcm_sp_inst/CLK0" logResource="rec_clk_pll_inst/dcm_sp_inst/CLK0" locationPin="DCM_X0Y0.CLK0" clockNet="rec_clk_pll_inst/clk0"/></twPinLimitRpt></twConst><twConst anchorID="71" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_cdce_clk_rec = PERIOD TIMEGRP &quot;cdce_clk_rec&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="72"><twPinLimitBanner>Component Switching Limit Checks: TS_cdce_clk_rec = PERIOD TIMEGRP &quot;cdce_clk_rec&quot; 25 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="73" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_cdce_clk_muxed = PERIOD TIMEGRP &quot;cdce_clk_muxed&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="74"><twPinLimitBanner>Component Switching Limit Checks: TS_cdce_clk_muxed = PERIOD TIMEGRP &quot;cdce_clk_muxed&quot; 25 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="75" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_gtp_clk = PERIOD TIMEGRP &quot;gtp_clk&quot; 6.25 ns HIGH 50%;</twConstName><twItemCnt>33618</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10143</twEndPtCnt><twPathErrCnt>4</twPathErrCnt><twMinPer>8.256</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="4" sType="EndPoint">Paths for end point chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/USER_REG (SLICE_X33Y179.AX), 4 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.006</twSlack><twSrc BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE</twSrc><twDest BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/USER_REG</twDest><twTotPathDel>8.105</twTotPathDel><twClkSkew dest = "0.240" src = "0.256">0.016</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE</twSrc><twDest BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/USER_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y178.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/addr&lt;3&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y186.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">4.325</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/out_temp</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/I_SRL_T2.U_SRL</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y179.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.106</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/out_temp</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y179.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>cs_sync_out&lt;3&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twLogDel>0.674</twLogDel><twRouteDel>7.431</twRouteDel><twTotDel>8.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.887</twSlack><twSrc BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE</twSrc><twDest BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/USER_REG</twDest><twTotPathDel>7.986</twTotPathDel><twClkSkew dest = "0.240" src = "0.256">0.016</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE</twSrc><twDest BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/USER_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y178.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/addr&lt;3&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y186.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/out_temp</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/I_SRL_T2.U_SRL</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y179.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.106</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/out_temp</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y179.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>cs_sync_out&lt;3&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twLogDel>0.674</twLogDel><twRouteDel>7.312</twRouteDel><twTotDel>7.986</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.879</twSlack><twSrc BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[2].U_FDRE</twSrc><twDest BELType="FF">chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/USER_REG</twDest><twTotPathDel>7.978</twTotPathDel><twClkSkew dest = "0.240" src = "0.256">0.016</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[2].U_FDRE</twSrc><twDest BELType='FF'>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/USER_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y178.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/addr&lt;3&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[2].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y186.A4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">4.198</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y186.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/out_temp</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/I_SRL_T2.U_SRL</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y179.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.106</twDelInfo><twComp>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/out_temp</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y179.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>cs_sync_out&lt;3&gt;</twComp><twBEL>chipscope_vio_inst/U0/I_VIO/GEN_SYNC_OUT[19].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twLogDel>0.674</twLogDel><twRouteDel>7.304</twRouteDel><twTotDel>7.978</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (GTPA1_DUAL_X0Y1.TXDATA114), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.086</twSlack><twSrc BELType="FF">link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_14</twSrc><twDest BELType="HSIO">gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i</twDest><twTotPathDel>6.200</twTotPathDel><twClkSkew dest = "0.988" src = "0.817">-0.171</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_14</twSrc><twDest BELType='HSIO'>gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X65Y129.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>tx_data&lt;30&gt;</twComp><twBEL>link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_14</twBEL></twPathDel><twPathDel><twSite>GTPA1_DUAL_X0Y1.TXDATA114</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.359</twDelInfo><twComp>tx_data&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>GTPA1_DUAL_X0Y1.TXUSRCLK21</twSite><twDelType>Tgtpcck_TXDATA</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i</twComp><twBEL>gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i</twBEL></twPathDel><twLogDel>0.841</twLogDel><twRouteDel>5.359</twRouteDel><twTotDel>6.200</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/rx_error_counter_inst/counter_8 (SLICE_X32Y148.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.153</twSlack><twSrc BELType="HSIO">gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i</twSrc><twDest BELType="FF">link_tracking_1_inst/rx_error_counter_inst/counter_8</twDest><twTotPathDel>5.732</twTotPathDel><twClkSkew dest = "0.791" src = "1.021">0.230</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="30" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i</twSrc><twDest BELType='FF'>link_tracking_1_inst/rx_error_counter_inst/counter_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>GTPA1_DUAL_X0Y1.RXUSRCLK21</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>GTPA1_DUAL_X0Y1.RXNOTINTABLE11</twSite><twDelType>Tgtpcko_RXNOTINTABLE</twDelType><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i</twComp><twBEL>gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y152.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.862</twDelInfo><twComp>gtp_wrapper_inst/rx_notintable&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y152.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>rx_error&lt;1&gt;</twComp><twBEL>gtp_wrapper_inst/rx_error_o&lt;1&gt;&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y148.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>rx_error&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y148.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>link_tracking_1_inst/rx_error_counter&lt;11&gt;</twComp><twBEL>link_tracking_1_inst/rx_error_counter_inst/counter_8</twBEL></twPathDel><twLogDel>1.640</twLogDel><twRouteDel>4.092</twRouteDel><twTotDel>5.732</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.584</twSlack><twSrc BELType="HSIO">gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i</twSrc><twDest BELType="FF">link_tracking_1_inst/rx_error_counter_inst/counter_8</twDest><twTotPathDel>5.301</twTotPathDel><twClkSkew dest = "0.791" src = "1.021">0.230</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="30" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i</twSrc><twDest BELType='FF'>link_tracking_1_inst/rx_error_counter_inst/counter_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>GTPA1_DUAL_X0Y1.RXUSRCLK21</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>GTPA1_DUAL_X0Y1.RXNOTINTABLE10</twSite><twDelType>Tgtpcko_RXNOTINTABLE</twDelType><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i</twComp><twBEL>gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y152.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.431</twDelInfo><twComp>gtp_wrapper_inst/rx_notintable&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y152.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>rx_error&lt;1&gt;</twComp><twBEL>gtp_wrapper_inst/rx_error_o&lt;1&gt;&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y148.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>rx_error&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y148.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>link_tracking_1_inst/rx_error_counter&lt;11&gt;</twComp><twBEL>link_tracking_1_inst/rx_error_counter_inst/counter_8</twBEL></twPathDel><twLogDel>1.640</twLogDel><twRouteDel>3.661</twRouteDel><twTotDel>5.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.648</twSlack><twSrc BELType="HSIO">gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i</twSrc><twDest BELType="FF">link_tracking_1_inst/rx_error_counter_inst/counter_8</twDest><twTotPathDel>5.237</twTotPathDel><twClkSkew dest = "0.791" src = "1.021">0.230</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i</twSrc><twDest BELType='FF'>link_tracking_1_inst/rx_error_counter_inst/counter_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>GTPA1_DUAL_X0Y1.RXUSRCLK21</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gtp_clk</twSrcClk><twPathDel><twSite>GTPA1_DUAL_X0Y1.RXDISPERR11</twSite><twDelType>Tgtpcko_RXDISPERR</twDelType><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i</twComp><twBEL>gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y152.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.367</twDelInfo><twComp>gtp_wrapper_inst/rx_disperr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y152.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>rx_error&lt;1&gt;</twComp><twBEL>gtp_wrapper_inst/rx_error_o&lt;1&gt;&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y148.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>rx_error&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y148.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>link_tracking_1_inst/rx_error_counter&lt;11&gt;</twComp><twBEL>link_tracking_1_inst/rx_error_counter_inst/counter_8</twBEL></twPathDel><twLogDel>1.640</twLogDel><twRouteDel>3.597</twRouteDel><twTotDel>5.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gtp_clk = PERIOD TIMEGRP &quot;gtp_clk&quot; 6.25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X14Y102.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.255</twSlack><twSrc BELType="FF">chipscope_ila_inst/U0/I_TQ3.G_TW[23].U_TQ</twSrc><twDest BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.257</twTotPathDel><twClkSkew dest = "0.033" src = "0.031">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_TQ3.G_TW[23].U_TQ</twSrc><twDest BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>chipscope_ila_inst/U0/iTRIG_IN&lt;119&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_TQ3.G_TW[23].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y102.DI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>chipscope_ila_inst/U0/iTRIG_IN&lt;119&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y102.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.033</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA&lt;119&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.231</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.257</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>89.9</twPctLog><twPctRoute>10.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (SLICE_X72Y154.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.261</twSlack><twSrc BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twSrc><twDest BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twDest><twTotPathDel>0.260</twTotPathDel><twClkSkew dest = "0.036" src = "0.037">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twSrc><twDest BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X72Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X72Y155.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y154.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y154.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly&lt;0&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twBEL></twPathDel><twLogDel>0.142</twLogDel><twRouteDel>0.118</twRouteDel><twTotDel>0.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAMB16_X1Y74.DIB11), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.301</twSlack><twSrc BELType="FF">chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twDest><twTotPathDel>0.304</twTotPathDel><twClkSkew dest = "0.071" src = "0.068">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y149.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA&lt;29&gt;</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y74.DIB11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y74.CLKB</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twComp><twBEL>chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twBEL></twPathDel><twLogDel>0.181</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">gtp_clk</twDestClk><twPctLog>59.5</twPctLog><twPctRoute>40.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="96"><twPinLimitBanner>Component Switching Limit Checks: TS_gtp_clk = PERIOD TIMEGRP &quot;gtp_clk&quot; 6.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="97" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.000" period="6.250" constraintValue="6.250" deviceLimit="6.250" freqLimit="160.000" physResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK20" logResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK20" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK20" clockNet="gtp_clk"/><twPinLimit anchorID="98" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.000" period="6.250" constraintValue="6.250" deviceLimit="6.250" freqLimit="160.000" physResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK21" logResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK21" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK21" clockNet="gtp_clk"/><twPinLimit anchorID="99" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="0.000" period="6.250" constraintValue="6.250" deviceLimit="6.250" freqLimit="160.000" physResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK20" logResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK20" locationPin="GTPA1_DUAL_X0Y1.TXUSRCLK20" clockNet="gtp_clk"/></twPinLimitRpt></twConst><twConst anchorID="100" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_vfat2_clk = PERIOD TIMEGRP &quot;vfat2_clk&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>57152</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>20752</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.707</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/tracking_core_inst/track_2_inst/data_156 (SLICE_X73Y53.A5), 5 paths
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.293</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_3</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/track_2_inst/data_156</twDest><twTotPathDel>10.219</twTotPathDel><twClkSkew dest = "0.604" src = "0.707">0.103</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_3</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_2_inst/data_156</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X105Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X105Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt&lt;3&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y78.B3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_2_inst/data&lt;190&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0267&lt;108&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">7.995</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0267&lt;108&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_2_inst/data&lt;159&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0267&lt;156&gt;1</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/track_2_inst/data_156</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>9.301</twRouteDel><twTotDel>10.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>9.0</twPctLog><twPctRoute>91.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.347</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_2</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/track_2_inst/data_156</twDest><twTotPathDel>10.165</twTotPathDel><twClkSkew dest = "0.604" src = "0.707">0.103</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_2</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_2_inst/data_156</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X105Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X105Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt&lt;3&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y78.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_2_inst/data&lt;190&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0267&lt;108&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">7.995</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0267&lt;108&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_2_inst/data&lt;159&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0267&lt;156&gt;1</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/track_2_inst/data_156</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>9.247</twRouteDel><twTotDel>10.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>9.0</twPctLog><twPctRoute>91.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.433</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_1</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/track_2_inst/data_156</twDest><twTotPathDel>10.079</twTotPathDel><twClkSkew dest = "0.604" src = "0.707">0.103</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_1</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_2_inst/data_156</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X105Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X105Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt&lt;3&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y78.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_2_inst/data&lt;190&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0267&lt;108&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">7.995</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0267&lt;108&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_2_inst/data&lt;159&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0267&lt;156&gt;1</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/track_2_inst/data_156</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>9.161</twRouteDel><twTotDel>10.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>9.1</twPctLog><twPctRoute>90.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173 (SLICE_X108Y42.CE), 15 paths
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.325</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173</twDest><twTotPathDel>10.132</twTotPathDel><twClkSkew dest = "0.612" src = "0.770">0.158</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X70Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X70Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;2&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y78.C3</twSite><twDelType>net</twDelType><twFanCnt>386</twFanCnt><twDelInfo twEdge="twRising">1.314</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_3</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y78.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>197</twFanCnt><twDelInfo twEdge="twRising">6.593</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_din&lt;173&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173</twBEL></twPathDel><twLogDel>1.251</twLogDel><twRouteDel>8.881</twRouteDel><twTotDel>10.132</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.367</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173</twDest><twTotPathDel>10.090</twTotPathDel><twClkSkew dest = "0.612" src = "0.770">0.158</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X70Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X70Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;2&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y78.D3</twSite><twDelType>net</twDelType><twFanCnt>386</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y78.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_4</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y78.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>197</twFanCnt><twDelInfo twEdge="twRising">6.593</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_din&lt;173&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173</twBEL></twPathDel><twLogDel>1.246</twLogDel><twRouteDel>8.844</twRouteDel><twTotDel>10.090</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.434</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173</twDest><twTotPathDel>10.023</twTotPathDel><twClkSkew dest = "0.612" src = "0.770">0.158</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X70Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X70Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;2&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y78.CX</twSite><twDelType>net</twDelType><twFanCnt>194</twFanCnt><twDelInfo twEdge="twRising">1.385</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y78.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y78.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>197</twFanCnt><twDelInfo twEdge="twRising">6.593</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_din&lt;173&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_173</twBEL></twPathDel><twLogDel>1.071</twLogDel><twRouteDel>8.952</twRouteDel><twTotDel>10.023</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_172 (SLICE_X106Y42.CE), 15 paths
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.522</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_172</twDest><twTotPathDel>9.934</twTotPathDel><twClkSkew dest = "0.611" src = "0.770">0.159</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_172</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X70Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X70Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;2&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y78.C3</twSite><twDelType>net</twDelType><twFanCnt>386</twFanCnt><twDelInfo twEdge="twRising">1.314</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_3</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y78.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>197</twFanCnt><twDelInfo twEdge="twRising">6.376</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_din&lt;172&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_172</twBEL></twPathDel><twLogDel>1.270</twLogDel><twRouteDel>8.664</twRouteDel><twTotDel>9.934</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.564</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_172</twDest><twTotPathDel>9.892</twTotPathDel><twClkSkew dest = "0.611" src = "0.770">0.159</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_172</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X70Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X70Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;2&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y78.D3</twSite><twDelType>net</twDelType><twFanCnt>386</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y78.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_4</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y78.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>197</twFanCnt><twDelInfo twEdge="twRising">6.376</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_din&lt;172&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_172</twBEL></twPathDel><twLogDel>1.265</twLogDel><twRouteDel>8.627</twRouteDel><twTotDel>9.892</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.631</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_172</twDest><twTotPathDel>9.825</twTotPathDel><twClkSkew dest = "0.611" src = "0.770">0.159</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.700" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_172</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X70Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X70Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;2&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y78.CX</twSite><twDelType>net</twDelType><twFanCnt>194</twFanCnt><twDelInfo twEdge="twRising">1.385</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y78.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_cnt[2]_en[7]_Mux_20_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y78.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt[2]_en[7]_Mux_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>197</twFanCnt><twDelInfo twEdge="twRising">6.376</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0248_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/data_fifo_din&lt;172&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_172</twBEL></twPathDel><twLogDel>1.090</twLogDel><twRouteDel>8.735</twRouteDel><twTotDel>9.825</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_vfat2_clk = PERIOD TIMEGRP &quot;vfat2_clk&quot; 25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_183 (SLICE_X97Y64.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.378</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_7_inst/data_183</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_183</twDest><twTotPathDel>0.470</twTotPathDel><twClkSkew dest = "0.429" src = "0.337">-0.092</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_183</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_183</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X97Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data&lt;184&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_183</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y64.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.213</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_7_inst/data&lt;183&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X97Y64.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_data&lt;7&gt;&lt;183&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_7_inst/data_o_183</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.213</twRouteDel><twTotDel>0.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>54.7</twPctLog><twPctRoute>45.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (SLICE_X58Y106.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.381</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2</twDest><twTotPathDel>0.381</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X58Y106.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.060</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;2&gt;_rt</twBEL><twBEL>link_tracking_1_inst/tracking_core_inst/tracking_bx_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.060</twRouteDel><twTotDel>0.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>84.3</twPctLog><twPctRoute>15.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point link_tracking_1_inst/tracking_core_inst/track_6_inst/data_o_104 (SLICE_X38Y55.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.388</twSlack><twSrc BELType="FF">link_tracking_1_inst/tracking_core_inst/track_6_inst/data_104</twSrc><twDest BELType="FF">link_tracking_1_inst/tracking_core_inst/track_6_inst/data_o_104</twDest><twTotPathDel>0.390</twTotPathDel><twClkSkew dest = "0.032" src = "0.030">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_6_inst/data_104</twSrc><twDest BELType='FF'>link_tracking_1_inst/tracking_core_inst/track_6_inst/data_o_104</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_6_inst/data&lt;107&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_6_inst/data_104</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y55.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_6_inst/data&lt;104&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y55.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>link_tracking_1_inst/tracking_core_inst/track_data&lt;6&gt;&lt;107&gt;</twComp><twBEL>link_tracking_1_inst/tracking_core_inst/track_6_inst/data_o_104</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.390</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">vfat2_clk</twDestClk><twPctLog>63.1</twPctLog><twPctRoute>36.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="125"><twPinLimitBanner>Component Switching Limit Checks: TS_vfat2_clk = PERIOD TIMEGRP &quot;vfat2_clk&quot; 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="126" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y36.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="127" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y47.CLKAWRCLK" clockNet="vfat2_clk"/><twPinLimit anchorID="128" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.876" period="25.000" constraintValue="25.000" deviceLimit="3.124" freqLimit="320.102" physResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y34.CLKAWRCLK" clockNet="vfat2_clk"/></twPinLimitRpt></twConst><twConst anchorID="129" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_gtp_userclk00 = PERIOD TIMEGRP &quot;gtp_userclk00&quot; 3.125 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.125</twMinPer></twConstHead><twPinLimitRpt anchorID="130"><twPinLimitBanner>Component Switching Limit Checks: TS_gtp_userclk00 = PERIOD TIMEGRP &quot;gtp_userclk00&quot; 3.125 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="131" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.000" period="3.125" constraintValue="3.125" deviceLimit="3.125" freqLimit="320.000" physResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK0" logResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK0" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK0" clockNet="gtp_wrapper_inst/gtp_userclk&lt;0&gt;"/><twPinLimit anchorID="132" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.000" period="3.125" constraintValue="3.125" deviceLimit="3.125" freqLimit="320.000" physResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK1" logResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK1" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK1" clockNet="gtp_wrapper_inst/gtp_userclk&lt;0&gt;"/><twPinLimit anchorID="133" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="0.000" period="3.125" constraintValue="3.125" deviceLimit="3.125" freqLimit="320.000" physResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK0" logResource="gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK0" locationPin="GTPA1_DUAL_X0Y1.TXUSRCLK0" clockNet="gtp_wrapper_inst/gtp_userclk&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="134" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_gtp_userclk01 = PERIOD TIMEGRP &quot;gtp_userclk01&quot; 3.125 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.125</twMinPer></twConstHead><twPinLimitRpt anchorID="135"><twPinLimitBanner>Component Switching Limit Checks: TS_gtp_userclk01 = PERIOD TIMEGRP &quot;gtp_userclk01&quot; 3.125 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="136" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.000" period="3.125" constraintValue="3.125" deviceLimit="3.125" freqLimit="320.000" physResource="gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK0" logResource="gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK0" locationPin="GTPA1_DUAL_X1Y1.RXUSRCLK0" clockNet="gtp_wrapper_inst/gtp_userclk&lt;1&gt;"/><twPinLimit anchorID="137" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="0.000" period="3.125" constraintValue="3.125" deviceLimit="3.125" freqLimit="320.000" physResource="gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK1" logResource="gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK1" locationPin="GTPA1_DUAL_X1Y1.RXUSRCLK1" clockNet="gtp_wrapper_inst/gtp_userclk&lt;1&gt;"/><twPinLimit anchorID="138" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="0.000" period="3.125" constraintValue="3.125" deviceLimit="3.125" freqLimit="320.000" physResource="gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/TXUSRCLK0" logResource="gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/TXUSRCLK0" locationPin="GTPA1_DUAL_X1Y1.TXUSRCLK0" clockNet="gtp_wrapper_inst/gtp_userclk&lt;1&gt;"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="139">1</twUnmetConstCnt><twDataSheet anchorID="140" twNameLen="15"><twClk2SUList anchorID="141" twDestWidth="15"><twDest>fpga_clk_i</twDest><twClk2SU><twSrc>fpga_clk_i</twSrc><twRiseRise>10.707</twRiseRise></twClk2SU><twClk2SU><twSrc>fpga_test_io&lt;1&gt;</twSrc><twRiseRise>10.707</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="142" twDestWidth="15"><twDest>fpga_test_io&lt;1&gt;</twDest><twClk2SU><twSrc>fpga_clk_i</twSrc><twRiseRise>10.707</twRiseRise></twClk2SU><twClk2SU><twSrc>fpga_test_io&lt;1&gt;</twSrc><twRiseRise>10.707</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="143"><twErrCnt>1</twErrCnt><twScore>2006</twScore><twSetupScore>2006</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>91703</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>31034</twConnCnt></twConstCov><twStats anchorID="144"><twMinPer>10.707</twMinPer><twFootnote number="1" /><twMaxFreq>93.397</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Nov 22 14:00:48 2014 </twTimestamp></twFoot><twClientInfo anchorID="145"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 383 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
