// Seed: 835229297
module module_0 (
    input tri1 id_0
);
  logic [-1 : -1] id_2;
  ;
  assign module_2.id_0 = 0;
  wire id_3, id_4;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input tri0 id_2,
    input uwire id_3
    , id_6,
    output supply0 id_4
);
  parameter id_7 = 1;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    input tri1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output uwire id_3,
    input supply0 id_4,
    output tri1 id_5,
    input supply0 id_6
);
  logic id_8 = -1'd0 - 1;
  logic id_9 = id_0;
  assign id_5 = 1;
  assign id_8 = 1;
  module_0 modCall_1 (id_0);
endmodule
