Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Mar 14 00:12:23 2025
| Host         : JuanPa running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_Control[1]
                            (input port)
  Destination:            Result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.155ns  (logic 4.072ns (30.950%)  route 9.084ns (69.050%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  btn_Control[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_Control[1]
    E16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  btn_Control_IBUF[1]_inst/O
                         net (fo=4, routed)           5.627     6.603    btn_Control_IBUF[1]
    SLICE_X89Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.727 r  Result_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.451     8.178    mux_deco[0]
    SLICE_X89Y87         LUT4 (Prop_lut4_I2_O)        0.153     8.331 r  Result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.006    10.337    Result_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         2.818    13.155 r  Result_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.155    Result[6]
    L3                                                                r  Result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_Control[1]
                            (input port)
  Destination:            Result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.038ns  (logic 4.079ns (31.286%)  route 8.959ns (68.714%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  btn_Control[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_Control[1]
    E16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  btn_Control_IBUF[1]_inst/O
                         net (fo=4, routed)           5.627     6.603    btn_Control_IBUF[1]
    SLICE_X89Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.727 r  Result_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.616     8.343    mux_deco[0]
    SLICE_X89Y87         LUT4 (Prop_lut4_I2_O)        0.152     8.495 r  Result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.716    10.211    Result_OBUF[1]
    M2                   OBUF (Prop_obuf_I_O)         2.827    13.038 r  Result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.038    Result[1]
    M2                                                                r  Result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_Control[1]
                            (input port)
  Destination:            Result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.992ns  (logic 3.840ns (29.558%)  route 9.152ns (70.442%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  btn_Control[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_Control[1]
    E16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  btn_Control_IBUF[1]_inst/O
                         net (fo=4, routed)           5.627     6.603    btn_Control_IBUF[1]
    SLICE_X89Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.727 r  Result_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.616     8.343    mux_deco[0]
    SLICE_X89Y87         LUT4 (Prop_lut4_I3_O)        0.124     8.467 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.909    10.376    Result_OBUF[2]
    K3                   OBUF (Prop_obuf_I_O)         2.616    12.992 r  Result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.992    Result[2]
    K3                                                                r  Result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_Control[1]
                            (input port)
  Destination:            Result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.971ns  (logic 4.064ns (31.328%)  route 8.907ns (68.672%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  btn_Control[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_Control[1]
    E16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  btn_Control_IBUF[1]_inst/O
                         net (fo=4, routed)           5.627     6.603    btn_Control_IBUF[1]
    SLICE_X89Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.727 f  Result_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.618     8.345    mux_deco[0]
    SLICE_X89Y87         LUT4 (Prop_lut4_I1_O)        0.152     8.497 r  Result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.663    10.160    Result_OBUF[4]
    L5                   OBUF (Prop_obuf_I_O)         2.811    12.971 r  Result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.971    Result[4]
    L5                                                                r  Result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_Control[1]
                            (input port)
  Destination:            Result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.789ns  (logic 3.850ns (30.107%)  route 8.939ns (69.893%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  btn_Control[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_Control[1]
    E16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  btn_Control_IBUF[1]_inst/O
                         net (fo=4, routed)           5.627     6.603    btn_Control_IBUF[1]
    SLICE_X89Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.727 r  Result_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.451     8.178    mux_deco[0]
    SLICE_X89Y87         LUT4 (Prop_lut4_I2_O)        0.124     8.302 r  Result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.861    10.163    Result_OBUF[5]
    N1                   OBUF (Prop_obuf_I_O)         2.626    12.789 r  Result_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.789    Result[5]
    N1                                                                r  Result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_Control[1]
                            (input port)
  Destination:            Result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.754ns  (logic 3.841ns (30.120%)  route 8.912ns (69.880%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  btn_Control[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_Control[1]
    E16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  btn_Control_IBUF[1]_inst/O
                         net (fo=4, routed)           5.627     6.603    btn_Control_IBUF[1]
    SLICE_X89Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.727 r  Result_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.618     8.345    mux_deco[0]
    SLICE_X89Y87         LUT4 (Prop_lut4_I2_O)        0.124     8.469 r  Result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.668    10.137    Result_OBUF[3]
    L4                   OBUF (Prop_obuf_I_O)         2.617    12.754 r  Result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.754    Result[3]
    L4                                                                r  Result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_Control[1]
                            (input port)
  Destination:            Result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.513ns  (logic 3.840ns (30.689%)  route 8.673ns (69.311%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  btn_Control[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_Control[1]
    E16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  btn_Control_IBUF[1]_inst/O
                         net (fo=4, routed)           5.627     6.603    btn_Control_IBUF[1]
    SLICE_X89Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.727 r  Result_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.384     8.111    mux_deco[0]
    SLICE_X89Y87         LUT4 (Prop_lut4_I2_O)        0.124     8.235 r  Result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.663     9.897    Result_OBUF[0]
    L6                   OBUF (Prop_obuf_I_O)         2.616    12.513 r  Result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.513    Result[0]
    L6                                                                r  Result[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_mux_1[1]
                            (input port)
  Destination:            Result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.433ns (58.334%)  route 1.024ns (41.666%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  input_mux_1[1] (IN)
                         net (fo=0)                   0.000     0.000    input_mux_1[1]
    R3                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  input_mux_1_IBUF[1]_inst/O
                         net (fo=1, routed)           0.375     0.584    input_mux_1_IBUF[1]
    SLICE_X89Y78         LUT6 (Prop_lut6_I1_O)        0.045     0.629 r  Result_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.308     0.938    mux_deco[1]
    SLICE_X89Y87         LUT4 (Prop_lut4_I3_O)        0.045     0.983 r  Result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.341     1.323    Result_OBUF[3]
    L4                   OBUF (Prop_obuf_I_O)         1.134     2.457 r  Result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.457    Result[3]
    L4                                                                r  Result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_mux_1[1]
                            (input port)
  Destination:            Result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.504ns  (logic 1.491ns (59.546%)  route 1.013ns (40.454%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  input_mux_1[1] (IN)
                         net (fo=0)                   0.000     0.000    input_mux_1[1]
    R3                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  input_mux_1_IBUF[1]_inst/O
                         net (fo=1, routed)           0.375     0.584    input_mux_1_IBUF[1]
    SLICE_X89Y78         LUT6 (Prop_lut6_I1_O)        0.045     0.629 r  Result_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.308     0.938    mux_deco[1]
    SLICE_X89Y87         LUT4 (Prop_lut4_I2_O)        0.049     0.987 r  Result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.330     1.316    Result_OBUF[4]
    L5                   OBUF (Prop_obuf_I_O)         1.187     2.504 r  Result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.504    Result[4]
    L5                                                                r  Result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_mux_2[3]
                            (input port)
  Destination:            Result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.504ns  (logic 1.433ns (57.237%)  route 1.071ns (42.763%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  input_mux_2[3] (IN)
                         net (fo=0)                   0.000     0.000    input_mux_2[3]
    T3                   IBUF (Prop_ibuf_I_O)         0.211     0.211 f  input_mux_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.375     0.586    input_mux_2_IBUF[3]
    SLICE_X89Y77         LUT6 (Prop_lut6_I0_O)        0.045     0.631 f  Result_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.365     0.996    mux_deco[3]
    SLICE_X89Y87         LUT4 (Prop_lut4_I3_O)        0.045     1.041 r  Result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.372    Result_OBUF[0]
    L6                   OBUF (Prop_obuf_I_O)         1.133     2.504 r  Result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.504    Result[0]
    L6                                                                r  Result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_mux_2[3]
                            (input port)
  Destination:            Result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.544ns  (logic 1.507ns (59.246%)  route 1.037ns (40.754%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  input_mux_2[3] (IN)
                         net (fo=0)                   0.000     0.000    input_mux_2[3]
    T3                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  input_mux_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.375     0.586    input_mux_2_IBUF[3]
    SLICE_X89Y77         LUT6 (Prop_lut6_I0_O)        0.045     0.631 r  Result_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.303     0.934    mux_deco[3]
    SLICE_X89Y87         LUT4 (Prop_lut4_I0_O)        0.048     0.982 r  Result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.340    Result_OBUF[1]
    M2                   OBUF (Prop_obuf_I_O)         1.204     2.544 r  Result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.544    Result[1]
    M2                                                                r  Result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_mux_2[3]
                            (input port)
  Destination:            Result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.433ns (56.171%)  route 1.118ns (43.829%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  input_mux_2[3] (IN)
                         net (fo=0)                   0.000     0.000    input_mux_2[3]
    T3                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  input_mux_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.375     0.586    input_mux_2_IBUF[3]
    SLICE_X89Y77         LUT6 (Prop_lut6_I0_O)        0.045     0.631 r  Result_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.303     0.934    mux_deco[3]
    SLICE_X89Y87         LUT4 (Prop_lut4_I0_O)        0.045     0.979 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.440     1.419    Result_OBUF[2]
    K3                   OBUF (Prop_obuf_I_O)         1.133     2.552 r  Result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.552    Result[2]
    K3                                                                r  Result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_mux_2[3]
                            (input port)
  Destination:            Result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.443ns (55.517%)  route 1.157ns (44.483%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  input_mux_2[3] (IN)
                         net (fo=0)                   0.000     0.000    input_mux_2[3]
    T3                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  input_mux_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.375     0.586    input_mux_2_IBUF[3]
    SLICE_X89Y77         LUT6 (Prop_lut6_I0_O)        0.045     0.631 r  Result_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.365     0.996    mux_deco[3]
    SLICE_X89Y87         LUT4 (Prop_lut4_I0_O)        0.045     1.041 r  Result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.416     1.457    Result_OBUF[5]
    N1                   OBUF (Prop_obuf_I_O)         1.143     2.600 r  Result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.600    Result[5]
    N1                                                                r  Result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_mux_2[3]
                            (input port)
  Destination:            Result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.722ns  (logic 1.504ns (55.239%)  route 1.218ns (44.761%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  input_mux_2[3] (IN)
                         net (fo=0)                   0.000     0.000    input_mux_2[3]
    T3                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  input_mux_2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.375     0.586    input_mux_2_IBUF[3]
    SLICE_X89Y77         LUT6 (Prop_lut6_I0_O)        0.045     0.631 r  Result_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.365     0.996    mux_deco[3]
    SLICE_X89Y87         LUT4 (Prop_lut4_I0_O)        0.051     1.047 r  Result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.478     1.525    Result_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.197     2.722 r  Result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.722    Result[6]
    L3                                                                r  Result[6] (OUT)
  -------------------------------------------------------------------    -------------------





