// Copyright (C) 2021  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition"

// DATE "03/13/2024 17:48:19"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE10_LITE (
	ADC_CLK_10,
	MAX10_CLK1_50,
	MAX10_CLK2_50,
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	DRAM_CLK,
	DRAM_CKE,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_DQ,
	DRAM_LDQM,
	DRAM_UDQM,
	DRAM_CS_N,
	DRAM_WE_N,
	DRAM_CAS_N,
	DRAM_RAS_N,
	VGA_HS,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B,
	CLK_I2C_SCL,
	CLK_I2C_SDA,
	GSENSOR_SCLK,
	GSENSOR_SDO,
	GSENSOR_SDI,
	GSENSOR_INT,
	GSENSOR_CS_N,
	GPIO,
	ARDUINO_IO,
	ARDUINO_RESET_N);
input 	ADC_CLK_10;
input 	MAX10_CLK1_50;
input 	MAX10_CLK2_50;
input 	[1:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[7:0] HEX0;
output 	[7:0] HEX1;
output 	[7:0] HEX2;
output 	[7:0] HEX3;
output 	[7:0] HEX4;
output 	[7:0] HEX5;
output 	DRAM_CLK;
output 	DRAM_CKE;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	[15:0] DRAM_DQ;
output 	DRAM_LDQM;
output 	DRAM_UDQM;
output 	DRAM_CS_N;
output 	DRAM_WE_N;
output 	DRAM_CAS_N;
output 	DRAM_RAS_N;
output 	VGA_HS;
output 	VGA_VS;
output 	[3:0] VGA_R;
output 	[3:0] VGA_G;
output 	[3:0] VGA_B;
output 	CLK_I2C_SCL;
inout 	CLK_I2C_SDA;
output 	GSENSOR_SCLK;
inout 	GSENSOR_SDO;
input 	GSENSOR_SDI;
output 	[2:1] GSENSOR_INT;
output 	GSENSOR_CS_N;
inout 	[35:0] GPIO;
inout 	[15:0] ARDUINO_IO;
inout 	ARDUINO_RESET_N;

// Design Ports Information
// ADC_CLK_10	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MAX10_CLK2_50	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[7]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[7]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[7]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[7]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[7]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[7]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CLK	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[0]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_P19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[12]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[0]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[1]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[0]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_P21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_LDQM	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_UDQM	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[0]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLK_I2C_SCL	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_SCLK	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_SDI	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GSENSOR_INT[1]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_INT[2]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_CS_N	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLK_I2C_SDA	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_SDO	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[5]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[6]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[7]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[8]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[9]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[10]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[11]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[12]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[13]	=>  Location: PIN_W13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[14]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[15]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[16]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[17]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[18]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[19]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[20]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[21]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[22]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[23]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[24]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[25]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[26]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[27]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[28]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[29]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[30]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[31]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[32]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[33]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[34]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[35]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[0]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[1]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[2]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[3]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[4]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[5]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[7]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[8]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[9]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[10]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[11]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[12]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[13]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_RESET_N	=>  Location: PIN_F16,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: 8mA
// GPIO[0]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[1]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[2]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[3]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[4]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[14]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[15]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MAX10_CLK1_50	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ADC_CLK_10~input_o ;
wire \MAX10_CLK2_50~input_o ;
wire \KEY[1]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \GSENSOR_SDI~input_o ;
wire \CLK_I2C_SDA~input_o ;
wire \GSENSOR_SDO~input_o ;
wire \GPIO[5]~input_o ;
wire \GPIO[6]~input_o ;
wire \GPIO[7]~input_o ;
wire \GPIO[8]~input_o ;
wire \GPIO[9]~input_o ;
wire \GPIO[10]~input_o ;
wire \GPIO[11]~input_o ;
wire \GPIO[12]~input_o ;
wire \GPIO[13]~input_o ;
wire \GPIO[14]~input_o ;
wire \GPIO[15]~input_o ;
wire \GPIO[16]~input_o ;
wire \GPIO[17]~input_o ;
wire \GPIO[18]~input_o ;
wire \GPIO[19]~input_o ;
wire \GPIO[20]~input_o ;
wire \GPIO[21]~input_o ;
wire \GPIO[22]~input_o ;
wire \GPIO[23]~input_o ;
wire \GPIO[24]~input_o ;
wire \GPIO[25]~input_o ;
wire \GPIO[26]~input_o ;
wire \GPIO[27]~input_o ;
wire \GPIO[28]~input_o ;
wire \GPIO[29]~input_o ;
wire \GPIO[30]~input_o ;
wire \GPIO[31]~input_o ;
wire \GPIO[32]~input_o ;
wire \GPIO[33]~input_o ;
wire \GPIO[34]~input_o ;
wire \GPIO[35]~input_o ;
wire \ARDUINO_IO[0]~input_o ;
wire \ARDUINO_IO[1]~input_o ;
wire \ARDUINO_IO[2]~input_o ;
wire \ARDUINO_IO[3]~input_o ;
wire \ARDUINO_IO[4]~input_o ;
wire \ARDUINO_IO[5]~input_o ;
wire \ARDUINO_IO[6]~input_o ;
wire \ARDUINO_IO[7]~input_o ;
wire \ARDUINO_IO[8]~input_o ;
wire \ARDUINO_IO[9]~input_o ;
wire \ARDUINO_IO[10]~input_o ;
wire \ARDUINO_IO[11]~input_o ;
wire \ARDUINO_IO[12]~input_o ;
wire \ARDUINO_IO[13]~input_o ;
wire \ARDUINO_RESET_N~input_o ;
wire \GPIO[0]~input_o ;
wire \GPIO[1]~input_o ;
wire \GPIO[2]~input_o ;
wire \GPIO[3]~input_o ;
wire \GPIO[4]~input_o ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TDO~~padout ;
wire \~ALTERA_ADC1IN1~~ibuf_o ;
wire \~ALTERA_ADC1IN1~~padout ;
wire \~ALTERA_ADC2IN1~~ibuf_o ;
wire \~ALTERA_ADC2IN1~~padout ;
wire \~ALTERA_ADC1IN2~~ibuf_o ;
wire \~ALTERA_ADC1IN2~~padout ;
wire \~ALTERA_ADC2IN8~~ibuf_o ;
wire \~ALTERA_ADC2IN8~~padout ;
wire \~ALTERA_ADC1IN3~~ibuf_o ;
wire \~ALTERA_ADC1IN3~~padout ;
wire \~ALTERA_ADC2IN3~~ibuf_o ;
wire \~ALTERA_ADC2IN3~~padout ;
wire \~ALTERA_ADC1IN4~~ibuf_o ;
wire \~ALTERA_ADC1IN4~~padout ;
wire \~ALTERA_ADC2IN4~~ibuf_o ;
wire \~ALTERA_ADC2IN4~~padout ;
wire \~ALTERA_ADC1IN5~~ibuf_o ;
wire \~ALTERA_ADC1IN5~~padout ;
wire \~ALTERA_ADC2IN5~~ibuf_o ;
wire \~ALTERA_ADC2IN5~~padout ;
wire \~ALTERA_ADC1IN6~~ibuf_o ;
wire \~ALTERA_ADC1IN6~~padout ;
wire \~ALTERA_ADC2IN6~~ibuf_o ;
wire \~ALTERA_ADC2IN6~~padout ;
wire \~ALTERA_ADC1IN7~~ibuf_o ;
wire \~ALTERA_ADC1IN7~~padout ;
wire \~ALTERA_ADC2IN7~~ibuf_o ;
wire \~ALTERA_ADC2IN7~~padout ;
wire \~ALTERA_ADC1IN8~~ibuf_o ;
wire \~ALTERA_ADC1IN8~~padout ;
wire \~ALTERA_ADC2IN2~~ibuf_o ;
wire \~ALTERA_ADC2IN2~~padout ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \~ALTERA_TDO~~obuf_o ;
wire \ARDUINO_IO[15]~input_o ;
wire \ARDUINO_IO[14]~input_o ;
wire \MAX10_CLK1_50~input_o ;
wire \u0|altpll_sys|sd1|wire_pll7_fbout ;
wire \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[0]~input_o ;
wire \Add0~0_combout ;
wire \SW[4]~input_o ;
wire \SW[3]~input_o ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~0_combout ;
wire \Add0~1_combout ;
wire \Add0~2_combout ;
wire \Add0~3_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~21 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22_combout ;
wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q ;
wire \u0|altpll_sys|sd1|wire_pll7_locked ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector0~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~2_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~2_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|WideOr18~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector19~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|tsen~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~2_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~3_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~3_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~1_combout ;
wire \Add0~4_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~1_combout ;
wire \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout ;
wire \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1_combout ;
wire \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2_combout ;
wire \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0_combout ;
wire \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1_combout ;
wire \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0_combout ;
wire \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1_combout ;
wire \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0_combout ;
wire \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1_combout ;
wire \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0_combout ;
wire \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1_combout ;
wire \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|clkout_adccore ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~2_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|always12~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|always12~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|incr_int_timer~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|soc~q ;
wire \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|eoc ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|pend~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|pend~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ;
wire \MAX10_CLK1_50~inputclkctrl_outclk ;
wire \frequencesortie|Add0~0_RTM043_combout ;
wire \KEY[0]~input_o ;
wire \frequencesortie|Add0~0_OTERM41 ;
wire \frequencesortie|Add0~1 ;
wire \frequencesortie|Add0~2_combout ;
wire \frequencesortie|Add0~2_OTERM39 ;
wire \frequencesortie|Add0~3 ;
wire \frequencesortie|Add0~4_combout ;
wire \frequencesortie|Add0~4_OTERM37 ;
wire \frequencesortie|Add0~5 ;
wire \frequencesortie|Add0~6_combout ;
wire \frequencesortie|Add0~6_OTERM35 ;
wire \frequencesortie|compteur~1_combout ;
wire \frequencesortie|Add0~7 ;
wire \frequencesortie|Add0~8_combout ;
wire \frequencesortie|Add0~8_OTERM33 ;
wire \frequencesortie|Add0~9 ;
wire \frequencesortie|Add0~10_combout ;
wire \frequencesortie|Add0~10_OTERM31 ;
wire \frequencesortie|Add0~11 ;
wire \frequencesortie|Add0~12_combout ;
wire \frequencesortie|Add0~12_OTERM29 ;
wire \frequencesortie|Add0~13 ;
wire \frequencesortie|Add0~14_combout ;
wire \frequencesortie|Add0~14_OTERM27 ;
wire \frequencesortie|compteur~3_combout ;
wire \frequencesortie|Add0~15 ;
wire \frequencesortie|Add0~16_combout ;
wire \frequencesortie|Add0~16_OTERM25 ;
wire \frequencesortie|compteur~2_combout ;
wire \frequencesortie|Add0~17 ;
wire \frequencesortie|Add0~18_combout ;
wire \frequencesortie|Add0~18_OTERM23 ;
wire \frequencesortie|compteur~0_combout ;
wire \frequencesortie|Add0~19 ;
wire \frequencesortie|Add0~20_combout ;
wire \frequencesortie|Add0~20_OTERM21 ;
wire \frequencesortie|Equal0~1_combout ;
wire \frequencesortie|Equal0~1_OTERM53 ;
wire \frequencesortie|Equal0~2_RTM051_combout ;
wire \frequencesortie|Equal0~2_OTERM49 ;
wire \frequencesortie|cpt_fs:compteur[2]~q ;
wire \frequencesortie|Add0~21 ;
wire \frequencesortie|Add0~22_combout ;
wire \frequencesortie|Add0~22_OTERM19 ;
wire \frequencesortie|Equal0~0_combout ;
wire \frequencesortie|Equal0~0_OTERM45 ;
wire \frequencesortie|Equal0~3_combout ;
wire \frequencesortie|compteur~4_combout ;
wire \frequencesortie|Add0~23 ;
wire \frequencesortie|Add0~24_combout ;
wire \frequencesortie|Add0~24_OTERM17 ;
wire \frequencesortie|Equal1~2_combout ;
wire \frequencesortie|Equal1~3_combout ;
wire \frequencesortie|sena~0_combout ;
wire \frequencesortie|sena~1_combout ;
wire \frequencesortie|Equal1~4_combout ;
wire \frequencesortie|Equal1~6_combout ;
wire \frequencesortie|Equal1~5_combout ;
wire \frequencesortie|sena~2_combout ;
wire \frequencesortie|sena~q ;
wire \interface_DAC|Add0~1 ;
wire \interface_DAC|Add0~3 ;
wire \interface_DAC|Add0~4_combout ;
wire \interface_DAC|Add0~4_OTERM9 ;
wire \interface_DAC|count~0_combout ;
wire \interface_DAC|Add0~5 ;
wire \interface_DAC|Add0~6_combout ;
wire \interface_DAC|Add0~6_OTERM7 ;
wire \interface_DAC|count~3_combout ;
wire \interface_DAC|Add0~7 ;
wire \interface_DAC|Add0~8_combout ;
wire \interface_DAC|Add0~8_OTERM5 ;
wire \interface_DAC|count~2_combout ;
wire \interface_DAC|Add0~9 ;
wire \interface_DAC|Add0~11 ;
wire \interface_DAC|Add0~12_combout ;
wire \interface_DAC|Add0~12_OTERM1 ;
wire \interface_DAC|count~1_combout ;
wire \interface_DAC|Equal0~0_combout ;
wire \interface_DAC|Equal0~0_OTERM47 ;
wire \interface_DAC|Equal0~1_combout ;
wire \interface_DAC|count~4_combout ;
wire \interface_DAC|Add0~10_combout ;
wire \interface_DAC|Add0~10_OTERM3 ;
wire \interface_DAC|Add0~2_combout ;
wire \interface_DAC|Add0~2_OTERM11 ;
wire \interface_DAC|LessThan2~0_combout ;
wire \interface_DAC|Add0~0_RTM015_combout ;
wire \interface_DAC|Add0~0_OTERM13 ;
wire \interface_DAC|LessThan1~0_combout ;
wire \interface_DAC|data_clk~4_combout ;
wire \interface_DAC|data_clk~5_combout ;
wire \interface_DAC|data_clk~6_combout ;
wire \interface_DAC|data_clk~2_combout ;
wire \interface_DAC|data_clk~0_combout ;
wire \interface_DAC|data_clk~1_combout ;
wire \interface_DAC|data_clk~3_combout ;
wire \interface_DAC|data_clk~7_combout ;
wire \interface_DAC|data_clk~q ;
wire \interface_DAC|data_clk~clkctrl_outclk ;
wire \interface_DAC|bit_cnt[0]~1_combout ;
wire \interface_DAC|bit_cnt~0_combout ;
wire \interface_DAC|Equal1~0_combout ;
wire \interface_DAC|Selector8~0_combout ;
wire \interface_DAC|state.ready~q ;
wire \interface_DAC|Selector9~0_combout ;
wire \interface_DAC|state.start~q ;
wire \interface_DAC|Selector10~0_combout ;
wire \interface_DAC|state.command~q ;
wire \interface_DAC|state~16_combout ;
wire \interface_DAC|state.slv_ack1~q ;
wire \interface_DAC|Selector11~0_combout ;
wire \interface_DAC|state.wr1~q ;
wire \interface_DAC|state~15_combout ;
wire \interface_DAC|state.slv_ack2~q ;
wire \interface_DAC|Selector12~0_combout ;
wire \interface_DAC|Selector12~1_combout ;
wire \interface_DAC|state.wr2~q ;
wire \interface_DAC|WideOr8~0_combout ;
wire \interface_DAC|Add1~0_combout ;
wire \interface_DAC|state~14_combout ;
wire \interface_DAC|state.slv_ack3~q ;
wire \interface_DAC|Selector13~0_combout ;
wire \interface_DAC|state.stop~q ;
wire \interface_DAC|Selector15~8_combout ;
wire \interface_DAC|Selector15~9_combout ;
wire \interface_DAC|Selector15~6_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~2_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~2_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~3_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \~GND~combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~6_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~7_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~18_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~53_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~1 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~2_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~19 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~20_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~1 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~2_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~52_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~3 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~4_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~21 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~22_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~3 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~4_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~51_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~5 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~6_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~23 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~24_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~5 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~6_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~50_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~7 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~8_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~25 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~26_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~7 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~8_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~49_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~9 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~10_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~27 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~28_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~9 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~10_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~48_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~11 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~12_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~29 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~30_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~11 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~12_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~47_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~13 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~14_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~31 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~32_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~13 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~14_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~46_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~15 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~16_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~33 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~34_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~15 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~16_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~45_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~17 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~18_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~35 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~36_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~17 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~18_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~20_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~19 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~20_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~37 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~38_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~19 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~21_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~23_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~21 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~22_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~39 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~40_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~22 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~24_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~26_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~23 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~24_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~41 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~42_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~25 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~27_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~29_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~25 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~26_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~43 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~44_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~28 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~30_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~32_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~27 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~28_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~45 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~46_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~31 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~33_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~35_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~29 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~30_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~47 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~48_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~34 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~36_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~38_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6_combout ;
wire \coeur|sdataDAC_1Mhz[9]~feeder_combout ;
wire \coeur|Add0~0_combout ;
wire \coeur|Add0~1 ;
wire \coeur|Add0~2_combout ;
wire \coeur|Equal0~1_combout ;
wire \coeur|Add0~3 ;
wire \coeur|Add0~4_combout ;
wire \coeur|cpt~2_combout ;
wire \coeur|Add0~5 ;
wire \coeur|Add0~6_combout ;
wire \coeur|Add0~7 ;
wire \coeur|Add0~8_combout ;
wire \coeur|Add0~9 ;
wire \coeur|Add0~10_combout ;
wire \coeur|cpt~1_combout ;
wire \coeur|Add0~11 ;
wire \coeur|Add0~12_combout ;
wire \coeur|cpt~0_combout ;
wire \coeur|Add0~13 ;
wire \coeur|Add0~14_combout ;
wire \coeur|Equal0~0_combout ;
wire \coeur|process_2~0_combout ;
wire \coeur|sechant~q ;
wire \interface_DAC|data_tx[9]~33_combout ;
wire \interface_DAC|data_tx[9]~35_combout ;
wire \interface_DAC|data_tx[9]~_emulated_q ;
wire \interface_DAC|data_tx[9]~34_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~31 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~32_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~49 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]~50_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~37 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~39_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~41_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~33 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add1~34_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]~51 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[17]~52_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~40 ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~42_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|Add3~44_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8_combout ;
wire \coeur|sdataDAC_1Mhz[11]~feeder_combout ;
wire \interface_DAC|data_tx[11]~37_combout ;
wire \interface_DAC|data_tx[11]~39_combout ;
wire \interface_DAC|data_tx[11]~_emulated_q ;
wire \interface_DAC|data_tx[11]~38_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7_combout ;
wire \coeur|sdataDAC_1Mhz[10]~feeder_combout ;
wire \interface_DAC|data_tx[10]~41_combout ;
wire \interface_DAC|data_tx[10]~43_combout ;
wire \interface_DAC|data_tx[10]~_emulated_q ;
wire \interface_DAC|data_tx[10]~42_combout ;
wire \interface_DAC|Mux3~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5_combout ;
wire \interface_DAC|data_tx[8]~45_combout ;
wire \interface_DAC|data_tx[8]~47_combout ;
wire \interface_DAC|data_tx[8]~_emulated_q ;
wire \interface_DAC|data_tx[8]~46_combout ;
wire \interface_DAC|Mux3~1_combout ;
wire \interface_DAC|Selector15~4_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3_combout ;
wire \coeur|sdataDAC_1Mhz[6]~feeder_combout ;
wire \interface_DAC|data_tx[6]~1_combout ;
wire \interface_DAC|data_tx[6]~3_combout ;
wire \interface_DAC|data_tx[6]~_emulated_q ;
wire \interface_DAC|data_tx[6]~2_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4_combout ;
wire \coeur|sdataDAC[7]~feeder_combout ;
wire \interface_DAC|data_tx[7]~29_combout ;
wire \interface_DAC|data_tx[7]~31_combout ;
wire \interface_DAC|data_tx[7]~_emulated_q ;
wire \interface_DAC|data_tx[7]~30_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2_combout ;
wire \interface_DAC|data_tx[5]~5_combout ;
wire \interface_DAC|data_tx[5]~7_combout ;
wire \interface_DAC|data_tx[5]~_emulated_q ;
wire \interface_DAC|data_tx[5]~6_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1_combout ;
wire \interface_DAC|data_tx[4]~9_combout ;
wire \interface_DAC|data_tx[4]~11_combout ;
wire \interface_DAC|data_tx[4]~_emulated_q ;
wire \interface_DAC|data_tx[4]~10_combout ;
wire \interface_DAC|Mux4~2_combout ;
wire \interface_DAC|Mux4~3_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9_combout ;
wire \coeur|sdataDAC_1Mhz[1]~feeder_combout ;
wire \coeur|sdataDAC[1]~feeder_combout ;
wire \interface_DAC|data_tx[1]~13_combout ;
wire \interface_DAC|data_tx[1]~15_combout ;
wire \interface_DAC|data_tx[1]~_emulated_q ;
wire \interface_DAC|data_tx[1]~14_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10_combout ;
wire \coeur|sdataDAC_1Mhz[0]~feeder_combout ;
wire \interface_DAC|data_tx[0]~25_combout ;
wire \interface_DAC|data_tx[0]~27_combout ;
wire \interface_DAC|data_tx[0]~_emulated_q ;
wire \interface_DAC|data_tx[0]~26_combout ;
wire \interface_DAC|Mux4~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0_combout ;
wire \coeur|sdataDAC_1Mhz[3]~feeder_combout ;
wire \coeur|sdataDAC[3]~feeder_combout ;
wire \interface_DAC|data_tx[3]~17_combout ;
wire \interface_DAC|data_tx[3]~19_combout ;
wire \interface_DAC|data_tx[3]~_emulated_q ;
wire \interface_DAC|data_tx[3]~18_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11_combout ;
wire \interface_DAC|data_tx[2]~21_combout ;
wire \interface_DAC|data_tx[2]~23_combout ;
wire \interface_DAC|data_tx[2]~_emulated_q ;
wire \interface_DAC|data_tx[2]~22_combout ;
wire \interface_DAC|Mux4~1_combout ;
wire \interface_DAC|Selector15~5_combout ;
wire \interface_DAC|Selector15~7_combout ;
wire \interface_DAC|Selector15~10_combout ;
wire \interface_DAC|Mux2~0_combout ;
wire \interface_DAC|Mux2~1_combout ;
wire \interface_DAC|Selector15~11_combout ;
wire \interface_DAC|Mux5~0_combout ;
wire \interface_DAC|Mux5~1_combout ;
wire \interface_DAC|Selector15~2_combout ;
wire \interface_DAC|Selector15~13_combout ;
wire \interface_DAC|Selector15~3_combout ;
wire \interface_DAC|Selector15~12_combout ;
wire \interface_DAC|sda_int~q ;
wire \interface_DAC|Selector19~0_combout ;
wire \interface_DAC|Selector14~0_combout ;
wire \interface_DAC|Selector14~1_combout ;
wire \interface_DAC|scl_ena~q ;
wire \interface_DAC|scl_clk~2_combout ;
wire \interface_DAC|scl_clk~q ;
wire \interface_DAC|scl~1_combout ;
wire \afficher|Mult0|mult_core|romout[1][12]~17_combout ;
wire \afficher|Mult0|mult_core|romout[1][11]~18_combout ;
wire \afficher|Mult0|mult_core|_~2_combout ;
wire \afficher|Mult0|mult_core|romout[0][14]~combout ;
wire \afficher|Mult0|mult_core|romout[1][10]~19_combout ;
wire \afficher|Mult0|mult_core|romout[0][13]~6_combout ;
wire \afficher|Mult0|mult_core|romout[1][9]~5_combout ;
wire \afficher|Mult0|mult_core|romout[1][8]~0_combout ;
wire \afficher|Mult0|mult_core|romout[0][12]~combout ;
wire \afficher|Mult0|mult_core|romout[1][7]~1_combout ;
wire \afficher|Mult0|mult_core|romout[0][11]~combout ;
wire \afficher|Mult0|mult_core|romout[0][10]~2_combout ;
wire \afficher|Mult0|mult_core|romout[0][9]~3_combout ;
wire \afficher|Mult0|mult_core|romout[0][8]~4_combout ;
wire \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout ;
wire \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout ;
wire \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout ;
wire \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ;
wire \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ;
wire \afficher|Mult0|mult_core|romout[2][8]~13_combout ;
wire \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ;
wire \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ;
wire \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ;
wire \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ;
wire \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ;
wire \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \afficher|volt[0]~13_cout ;
wire \afficher|volt[0]~15_cout ;
wire \afficher|volt[0]~17 ;
wire \afficher|volt[1]~19 ;
wire \afficher|volt[2]~21 ;
wire \afficher|volt[3]~23 ;
wire \afficher|volt[4]~24_combout ;
wire \afficher|Mult0|mult_core|romout[2][14]~7_combout ;
wire \afficher|Mult0|mult_core|romout[2][13]~8_combout ;
wire \afficher|Mult0|mult_core|romout[2][12]~9_combout ;
wire \afficher|Mult0|mult_core|romout[2][11]~10_combout ;
wire \afficher|Mult0|mult_core|romout[2][10]~11_combout ;
wire \afficher|Mult0|mult_core|romout[2][9]~12_combout ;
wire \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ;
wire \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ;
wire \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ;
wire \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ;
wire \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ;
wire \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15 ;
wire \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout ;
wire \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout ;
wire \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout ;
wire \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout ;
wire \afficher|Mult0|mult_core|_~0_combout ;
wire \afficher|Mult0|mult_core|_~1_combout ;
wire \afficher|Mult0|mult_core|romout[1][14]~15_combout ;
wire \afficher|Mult0|mult_core|romout[1][13]~16_combout ;
wire \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ;
wire \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ;
wire \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23 ;
wire \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout ;
wire \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout ;
wire \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ;
wire \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout ;
wire \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ;
wire \afficher|volt[4]~25 ;
wire \afficher|volt[5]~27 ;
wire \afficher|volt[6]~29 ;
wire \afficher|volt[7]~31 ;
wire \afficher|volt[8]~33 ;
wire \afficher|volt[9]~35 ;
wire \afficher|volt[10]~36_combout ;
wire \afficher|Mult0|mult_core|romout[2][15]~combout ;
wire \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ;
wire \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout ;
wire \afficher|volt[10]~37 ;
wire \afficher|volt[11]~38_combout ;
wire \afficher|volt[9]~34_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[17]~78_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[17]~79_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[16]~81_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[16]~80_combout ;
wire \afficher|volt[8]~32_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[15]~83_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[15]~82_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[18]~76_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[18]~77_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[23]~84_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[23]~131_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[22]~85_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[22]~132_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[21]~86_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[21]~87_combout ;
wire \afficher|volt[7]~30_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[20]~89_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[20]~88_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[28]~90_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[28]~125_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[27]~133_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[27]~91_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[26]~93_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[26]~92_combout ;
wire \afficher|volt[6]~28_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[25]~94_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[25]~95_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[32]~134_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[32]~97_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[31]~99_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[31]~98_combout ;
wire \afficher|volt[5]~26_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[30]~100_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[30]~101_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[33]~96_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[33]~126_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[38]~102_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[38]~127_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[37]~103_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[37]~135_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[36]~104_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[36]~105_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[35]~107_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[35]~106_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[41]~110_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[41]~111_combout ;
wire \afficher|volt[3]~22_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[40]~113_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[40]~112_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[43]~128_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[43]~108_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[42]~136_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[42]~109_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[47]~115_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[47]~137_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[46]~117_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[46]~116_combout ;
wire \afficher|volt[2]~20_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[45]~119_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[45]~118_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[48]~129_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[48]~114_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[53]~120_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[53]~130_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[52]~138_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[52]~121_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[51]~122_combout ;
wire \afficher|Add5~0_combout ;
wire \afficher|volt[1]~18_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[50]~123_combout ;
wire \afficher|Div6|auto_generated|divider|divider|StageOut[50]~124_combout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ;
wire \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ;
wire \afficher|Add5~1_combout ;
wire \afficher|Add5~2_combout ;
wire \afficher|volt[0]~16_combout ;
wire \afficher|Add5~3_combout ;
wire \afficher|Add5~4_combout ;
wire \afficher|Affichemillieme|Mux6~0_combout ;
wire \afficher|Affichemillieme|Mux5~0_combout ;
wire \afficher|Affichemillieme|Mux4~0_combout ;
wire \afficher|Affichemillieme|Mux3~0_combout ;
wire \afficher|Affichemillieme|Mux2~0_combout ;
wire \afficher|Affichemillieme|Mux1~0_combout ;
wire \afficher|Affichemillieme|Mux0~0_wirecell_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[54]~87_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[54]~86_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[53]~89_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[53]~88_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[52]~91_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[52]~90_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[51]~93_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[51]~92_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[50]~95_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[50]~94_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[49]~97_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[49]~96_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[61]~147_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[62]~146_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[62]~98_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[61]~99_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[60]~100_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[60]~148_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[59]~149_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[59]~101_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[58]~102_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[58]~103_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[57]~107_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[57]~104_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~9 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[70]~135_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[70]~108_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[69]~109_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[69]~136_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[68]~137_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[68]~110_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[67]~111_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[67]~150_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[66]~112_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[66]~151_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[65]~113_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[65]~116_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~1 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~3 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~5 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~7 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~9 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[77]~139_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[78]~117_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[78]~138_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[77]~118_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[76]~140_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[76]~119_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[75]~120_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[75]~141_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[74]~121_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[74]~152_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[73]~125_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[73]~122_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[2]~1 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~3 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~5 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~7 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~9 ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[86]~142_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[86]~126_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[85]~143_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[85]~127_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[84]~128_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[84]~144_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[83]~145_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[83]~129_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[82]~153_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[82]~130_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[81]~134_combout ;
wire \afficher|Div5|auto_generated|divider|divider|StageOut[81]~131_combout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[2]~1_cout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[3]~3_cout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[4]~5_cout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[5]~7_cout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout ;
wire \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ;
wire \afficher|Add3~2_combout ;
wire \afficher|Add3~3_combout ;
wire \afficher|Add3~0_combout ;
wire \afficher|Add3~1_combout ;
wire \afficher|Affichecentieme|Mux6~0_combout ;
wire \afficher|Affichecentieme|Mux5~0_combout ;
wire \afficher|Affichecentieme|Mux4~0_combout ;
wire \afficher|Affichecentieme|Mux3~0_combout ;
wire \afficher|Affichecentieme|Mux2~0_combout ;
wire \afficher|Affichecentieme|Mux1~0_combout ;
wire \afficher|Affichecentieme|Mux0~0_wirecell_combout ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~1 ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~3 ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~5 ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7 ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9 ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~11 ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~13 ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[107]~51_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[107]~50_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[106]~52_combout ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[106]~53_combout ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[105]~55_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[105]~54_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[104]~56_combout ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[104]~57_combout ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[103]~59_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[103]~58_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[102]~61_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[102]~60_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[101]~63_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[101]~62_combout ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~1 ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~3 ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~5 ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~7 ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~9 ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~11 ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[108]~48_combout ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[108]~49_combout ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~13 ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[119]~64_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[119]~76_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[118]~77_combout ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[118]~65_combout ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[117]~66_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[117]~78_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[116]~79_combout ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[116]~67_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[115]~80_combout ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[115]~68_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[114]~81_combout ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[114]~69_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[113]~71_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[113]~70_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[112]~75_combout ;
wire \afficher|Div3|auto_generated|divider|divider|StageOut[112]~72_combout ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~1_cout ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~3_cout ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~5_cout ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~7_cout ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~9_cout ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~11_cout ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~13_cout ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout ;
wire \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ;
wire \afficher|Add1~0_combout ;
wire \afficher|Add1~2_combout ;
wire \afficher|Add1~3_combout ;
wire \afficher|Add1~1_combout ;
wire \afficher|Affichedizieme|Mux6~0_combout ;
wire \afficher|Affichedizieme|Mux5~0_combout ;
wire \afficher|Affichedizieme|Mux4~0_combout ;
wire \afficher|Affichedizieme|Mux3~0_combout ;
wire \afficher|Affichedizieme|Mux2~0_combout ;
wire \afficher|Affichedizieme|Mux1~0_combout ;
wire \afficher|Affichedizieme|Mux0~0_wirecell_combout ;
wire \afficher|Afficheunite|Mux6~0_combout ;
wire \afficher|Afficheunite|Mux5~0_combout ;
wire \afficher|Afficheunite|Mux4~0_combout ;
wire \afficher|Afficheunite|Mux3~0_combout ;
wire \afficher|Afficheunite|Mux2~0_combout ;
wire \afficher|Afficheunite|Mux1~0_combout ;
wire \afficher|Afficheunite|Mux0~0_wirecell_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~1_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~3_combout ;
wire \afficher|cur_adc_chanel[3]~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0]~0_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~0_combout ;
wire \afficher|cur_adc_chanel[0]~feeder_combout ;
wire \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~2_combout ;
wire \afficher|cur_adc_chanel[2]~feeder_combout ;
wire \afficher|Affichecanal|Mux6~0_combout ;
wire \afficher|Affichecanal|Mux5~0_combout ;
wire \afficher|Affichecanal|Mux4~0_combout ;
wire \afficher|Affichecanal|Mux3~0_combout ;
wire \afficher|Affichecanal|Mux2~0_combout ;
wire \afficher|Affichecanal|Mux1~0_combout ;
wire \afficher|Affichecanal|Mux0~0_wirecell_combout ;
wire [11:0] \afficher|volt ;
wire [17:0] \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum ;
wire [5:0] \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [7:0] \u0|modular_adc_0|control_internal|u_control_fsm|int_timer ;
wire [4:0] \u0|altpll_sys|sd1|wire_pll7_clk ;
wire [11:0] \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout ;
wire [11:0] \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [11:0] \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp ;
wire [5:0] \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [5:0] \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [11:0] \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data ;
wire [4:0] \afficher|cur_adc_chanel ;
wire [11:0] \coeur|sdataDAC ;
wire [4:0] \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel ;
wire [0:0] \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg ;
wire [1:0] \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [2:0] \interface_DAC|bit_cnt ;
wire [11:0] \coeur|sdataDAC_1Mhz ;
wire [4:0] \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly ;
wire [0:0] \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg ;
wire [4:0] \u0|modular_adc_0|control_internal|u_control_fsm|chsel ;
wire [7:0] \coeur|cpt ;
wire [6:0] \interface_DAC|count ;

wire [4:0] \u0|altpll_sys|sd1|pll7_CLK_bus ;
wire [35:0] \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [11:0] \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus ;

assign \u0|altpll_sys|sd1|wire_pll7_clk [0] = \u0|altpll_sys|sd1|pll7_CLK_bus [0];
assign \u0|altpll_sys|sd1|wire_pll7_clk [1] = \u0|altpll_sys|sd1|pll7_CLK_bus [1];
assign \u0|altpll_sys|sd1|wire_pll7_clk [2] = \u0|altpll_sys|sd1|pll7_CLK_bus [2];
assign \u0|altpll_sys|sd1|wire_pll7_clk [3] = \u0|altpll_sys|sd1|pll7_CLK_bus [3];
assign \u0|altpll_sys|sd1|wire_pll7_clk [4] = \u0|altpll_sys|sd1|pll7_CLK_bus [4];

assign \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] = \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] = \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] = \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] = \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];

assign \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [0] = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [0];
assign \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [1] = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [1];
assign \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [2] = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [2];
assign \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [3] = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [3];
assign \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [4] = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [4];
assign \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [5] = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [5];
assign \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [6] = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [6];
assign \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [7] = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [7];
assign \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [8] = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [8];
assign \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [9] = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [9];
assign \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [10] = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [10];
assign \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [11] = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [11];

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\afficher|Affichemillieme|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\afficher|Affichemillieme|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\afficher|Affichemillieme|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\afficher|Affichemillieme|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\afficher|Affichemillieme|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\afficher|Affichemillieme|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(\afficher|Affichemillieme|Mux0~0_wirecell_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \HEX0[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[7]),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\afficher|Affichecentieme|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\afficher|Affichecentieme|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\afficher|Affichecentieme|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\afficher|Affichecentieme|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\afficher|Affichecentieme|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\afficher|Affichecentieme|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(\afficher|Affichecentieme|Mux0~0_wirecell_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \HEX1[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[7]),
	.obar());
// synopsys translate_off
defparam \HEX1[7]~output .bus_hold = "false";
defparam \HEX1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\afficher|Affichedizieme|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\afficher|Affichedizieme|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\afficher|Affichedizieme|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\afficher|Affichedizieme|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\afficher|Affichedizieme|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\afficher|Affichedizieme|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(\afficher|Affichedizieme|Mux0~0_wirecell_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HEX2[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[7]),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\afficher|Afficheunite|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(\afficher|Afficheunite|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\afficher|Afficheunite|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\afficher|Afficheunite|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\afficher|Afficheunite|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\afficher|Afficheunite|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(\afficher|Afficheunite|Mux0~0_wirecell_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \HEX3[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[7]),
	.obar());
// synopsys translate_off
defparam \HEX3[7]~output .bus_hold = "false";
defparam \HEX3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \HEX4[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[7]),
	.obar());
// synopsys translate_off
defparam \HEX4[7]~output .bus_hold = "false";
defparam \HEX4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(\afficher|Affichecanal|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(\afficher|Affichecanal|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(\afficher|Affichecanal|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(\afficher|Affichecanal|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(\afficher|Affichecanal|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(\afficher|Affichecanal|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(\afficher|Affichecanal|Mux0~0_wirecell_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \HEX5[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[7]),
	.obar());
// synopsys translate_off
defparam \HEX5[7]~output .bus_hold = "false";
defparam \HEX5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N24
fiftyfivenm_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N2
fiftyfivenm_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N16
fiftyfivenm_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N24
fiftyfivenm_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N23
fiftyfivenm_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N23
fiftyfivenm_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N16
fiftyfivenm_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N16
fiftyfivenm_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N24
fiftyfivenm_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N24
fiftyfivenm_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N16
fiftyfivenm_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N9
fiftyfivenm_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N9
fiftyfivenm_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N2
fiftyfivenm_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N2
fiftyfivenm_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N9
fiftyfivenm_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N2
fiftyfivenm_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N2
fiftyfivenm_io_obuf \DRAM_DQ[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N9
fiftyfivenm_io_obuf \DRAM_DQ[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N2
fiftyfivenm_io_obuf \DRAM_DQ[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N9
fiftyfivenm_io_obuf \DRAM_DQ[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N9
fiftyfivenm_io_obuf \DRAM_DQ[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N2
fiftyfivenm_io_obuf \DRAM_DQ[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N16
fiftyfivenm_io_obuf \DRAM_DQ[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N9
fiftyfivenm_io_obuf \DRAM_DQ[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N9
fiftyfivenm_io_obuf \DRAM_DQ[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N9
fiftyfivenm_io_obuf \DRAM_DQ[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N2
fiftyfivenm_io_obuf \DRAM_DQ[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N9
fiftyfivenm_io_obuf \DRAM_DQ[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N9
fiftyfivenm_io_obuf \DRAM_DQ[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N23
fiftyfivenm_io_obuf \DRAM_DQ[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N16
fiftyfivenm_io_obuf \DRAM_DQ[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N2
fiftyfivenm_io_obuf \DRAM_DQ[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N2
fiftyfivenm_io_obuf \DRAM_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N2
fiftyfivenm_io_obuf \DRAM_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N16
fiftyfivenm_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N23
fiftyfivenm_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N23
fiftyfivenm_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N16
fiftyfivenm_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
fiftyfivenm_io_obuf \VGA_HS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
fiftyfivenm_io_obuf \VGA_VS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N30
fiftyfivenm_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
fiftyfivenm_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
fiftyfivenm_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
fiftyfivenm_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
fiftyfivenm_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
fiftyfivenm_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N9
fiftyfivenm_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
fiftyfivenm_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
fiftyfivenm_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
fiftyfivenm_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
fiftyfivenm_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
fiftyfivenm_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
fiftyfivenm_io_obuf \CLK_I2C_SCL~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CLK_I2C_SCL),
	.obar());
// synopsys translate_off
defparam \CLK_I2C_SCL~output .bus_hold = "false";
defparam \CLK_I2C_SCL~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N16
fiftyfivenm_io_obuf \GSENSOR_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_SCLK),
	.obar());
// synopsys translate_off
defparam \GSENSOR_SCLK~output .bus_hold = "false";
defparam \GSENSOR_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
fiftyfivenm_io_obuf \GSENSOR_INT[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_INT[1]),
	.obar());
// synopsys translate_off
defparam \GSENSOR_INT[1]~output .bus_hold = "false";
defparam \GSENSOR_INT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N9
fiftyfivenm_io_obuf \GSENSOR_INT[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_INT[2]),
	.obar());
// synopsys translate_off
defparam \GSENSOR_INT[2]~output .bus_hold = "false";
defparam \GSENSOR_INT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
fiftyfivenm_io_obuf \GSENSOR_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_CS_N),
	.obar());
// synopsys translate_off
defparam \GSENSOR_CS_N~output .bus_hold = "false";
defparam \GSENSOR_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
fiftyfivenm_io_obuf \CLK_I2C_SDA~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CLK_I2C_SDA),
	.obar());
// synopsys translate_off
defparam \CLK_I2C_SDA~output .bus_hold = "false";
defparam \CLK_I2C_SDA~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
fiftyfivenm_io_obuf \GSENSOR_SDO~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_SDO),
	.obar());
// synopsys translate_off
defparam \GSENSOR_SDO~output .bus_hold = "false";
defparam \GSENSOR_SDO~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \GPIO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[5]),
	.obar());
// synopsys translate_off
defparam \GPIO[5]~output .bus_hold = "false";
defparam \GPIO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
fiftyfivenm_io_obuf \GPIO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[6]),
	.obar());
// synopsys translate_off
defparam \GPIO[6]~output .bus_hold = "false";
defparam \GPIO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N9
fiftyfivenm_io_obuf \GPIO[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[7]),
	.obar());
// synopsys translate_off
defparam \GPIO[7]~output .bus_hold = "false";
defparam \GPIO[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
fiftyfivenm_io_obuf \GPIO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[8]),
	.obar());
// synopsys translate_off
defparam \GPIO[8]~output .bus_hold = "false";
defparam \GPIO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
fiftyfivenm_io_obuf \GPIO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[9]),
	.obar());
// synopsys translate_off
defparam \GPIO[9]~output .bus_hold = "false";
defparam \GPIO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
fiftyfivenm_io_obuf \GPIO[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[10]),
	.obar());
// synopsys translate_off
defparam \GPIO[10]~output .bus_hold = "false";
defparam \GPIO[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
fiftyfivenm_io_obuf \GPIO[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[11]),
	.obar());
// synopsys translate_off
defparam \GPIO[11]~output .bus_hold = "false";
defparam \GPIO[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N23
fiftyfivenm_io_obuf \GPIO[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[12]),
	.obar());
// synopsys translate_off
defparam \GPIO[12]~output .bus_hold = "false";
defparam \GPIO[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
fiftyfivenm_io_obuf \GPIO[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[13]),
	.obar());
// synopsys translate_off
defparam \GPIO[13]~output .bus_hold = "false";
defparam \GPIO[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
fiftyfivenm_io_obuf \GPIO[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[14]),
	.obar());
// synopsys translate_off
defparam \GPIO[14]~output .bus_hold = "false";
defparam \GPIO[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
fiftyfivenm_io_obuf \GPIO[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[15]),
	.obar());
// synopsys translate_off
defparam \GPIO[15]~output .bus_hold = "false";
defparam \GPIO[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
fiftyfivenm_io_obuf \GPIO[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[16]),
	.obar());
// synopsys translate_off
defparam \GPIO[16]~output .bus_hold = "false";
defparam \GPIO[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
fiftyfivenm_io_obuf \GPIO[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[17]),
	.obar());
// synopsys translate_off
defparam \GPIO[17]~output .bus_hold = "false";
defparam \GPIO[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
fiftyfivenm_io_obuf \GPIO[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[18]),
	.obar());
// synopsys translate_off
defparam \GPIO[18]~output .bus_hold = "false";
defparam \GPIO[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
fiftyfivenm_io_obuf \GPIO[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[19]),
	.obar());
// synopsys translate_off
defparam \GPIO[19]~output .bus_hold = "false";
defparam \GPIO[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
fiftyfivenm_io_obuf \GPIO[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[20]),
	.obar());
// synopsys translate_off
defparam \GPIO[20]~output .bus_hold = "false";
defparam \GPIO[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
fiftyfivenm_io_obuf \GPIO[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[21]),
	.obar());
// synopsys translate_off
defparam \GPIO[21]~output .bus_hold = "false";
defparam \GPIO[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
fiftyfivenm_io_obuf \GPIO[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[22]),
	.obar());
// synopsys translate_off
defparam \GPIO[22]~output .bus_hold = "false";
defparam \GPIO[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
fiftyfivenm_io_obuf \GPIO[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[23]),
	.obar());
// synopsys translate_off
defparam \GPIO[23]~output .bus_hold = "false";
defparam \GPIO[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
fiftyfivenm_io_obuf \GPIO[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[24]),
	.obar());
// synopsys translate_off
defparam \GPIO[24]~output .bus_hold = "false";
defparam \GPIO[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
fiftyfivenm_io_obuf \GPIO[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[25]),
	.obar());
// synopsys translate_off
defparam \GPIO[25]~output .bus_hold = "false";
defparam \GPIO[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
fiftyfivenm_io_obuf \GPIO[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[26]),
	.obar());
// synopsys translate_off
defparam \GPIO[26]~output .bus_hold = "false";
defparam \GPIO[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N30
fiftyfivenm_io_obuf \GPIO[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[27]),
	.obar());
// synopsys translate_off
defparam \GPIO[27]~output .bus_hold = "false";
defparam \GPIO[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
fiftyfivenm_io_obuf \GPIO[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[28]),
	.obar());
// synopsys translate_off
defparam \GPIO[28]~output .bus_hold = "false";
defparam \GPIO[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
fiftyfivenm_io_obuf \GPIO[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[29]),
	.obar());
// synopsys translate_off
defparam \GPIO[29]~output .bus_hold = "false";
defparam \GPIO[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
fiftyfivenm_io_obuf \GPIO[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[30]),
	.obar());
// synopsys translate_off
defparam \GPIO[30]~output .bus_hold = "false";
defparam \GPIO[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N16
fiftyfivenm_io_obuf \GPIO[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[31]),
	.obar());
// synopsys translate_off
defparam \GPIO[31]~output .bus_hold = "false";
defparam \GPIO[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
fiftyfivenm_io_obuf \GPIO[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[32]),
	.obar());
// synopsys translate_off
defparam \GPIO[32]~output .bus_hold = "false";
defparam \GPIO[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N23
fiftyfivenm_io_obuf \GPIO[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[33]),
	.obar());
// synopsys translate_off
defparam \GPIO[33]~output .bus_hold = "false";
defparam \GPIO[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
fiftyfivenm_io_obuf \GPIO[34]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[34]),
	.obar());
// synopsys translate_off
defparam \GPIO[34]~output .bus_hold = "false";
defparam \GPIO[34]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
fiftyfivenm_io_obuf \GPIO[35]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[35]),
	.obar());
// synopsys translate_off
defparam \GPIO[35]~output .bus_hold = "false";
defparam \GPIO[35]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[0]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[0]~output .bus_hold = "false";
defparam \ARDUINO_IO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[1]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[1]~output .bus_hold = "false";
defparam \ARDUINO_IO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[2]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[2]~output .bus_hold = "false";
defparam \ARDUINO_IO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[3]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[3]~output .bus_hold = "false";
defparam \ARDUINO_IO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[4]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[4]~output .bus_hold = "false";
defparam \ARDUINO_IO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[5]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[5]~output .bus_hold = "false";
defparam \ARDUINO_IO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[6]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[6]~output .bus_hold = "false";
defparam \ARDUINO_IO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[7]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[7]~output .bus_hold = "false";
defparam \ARDUINO_IO[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N23
fiftyfivenm_io_obuf \ARDUINO_IO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[8]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[8]~output .bus_hold = "false";
defparam \ARDUINO_IO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[9]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[9]~output .bus_hold = "false";
defparam \ARDUINO_IO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[10]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[10]~output .bus_hold = "false";
defparam \ARDUINO_IO[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[11]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[11]~output .bus_hold = "false";
defparam \ARDUINO_IO[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[12]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[12]~output .bus_hold = "false";
defparam \ARDUINO_IO[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[13]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[13]~output .bus_hold = "false";
defparam \ARDUINO_IO[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X71_Y54_N30
fiftyfivenm_io_obuf \ARDUINO_RESET_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_RESET_N),
	.obar());
// synopsys translate_off
defparam \ARDUINO_RESET_N~output .bus_hold = "false";
defparam \ARDUINO_RESET_N~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
fiftyfivenm_io_obuf \GPIO[0]~output (
	.i(\ARDUINO_IO[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[0]),
	.obar());
// synopsys translate_off
defparam \GPIO[0]~output .bus_hold = "false";
defparam \GPIO[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N30
fiftyfivenm_io_obuf \GPIO[1]~output (
	.i(\ARDUINO_IO[14]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[1]),
	.obar());
// synopsys translate_off
defparam \GPIO[1]~output .bus_hold = "false";
defparam \GPIO[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N30
fiftyfivenm_io_obuf \GPIO[2]~output (
	.i(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[2]),
	.obar());
// synopsys translate_off
defparam \GPIO[2]~output .bus_hold = "false";
defparam \GPIO[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \GPIO[3]~output (
	.i(\frequencesortie|sena~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[3]),
	.obar());
// synopsys translate_off
defparam \GPIO[3]~output .bus_hold = "false";
defparam \GPIO[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
fiftyfivenm_io_obuf \GPIO[4]~output (
	.i(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[4]),
	.obar());
// synopsys translate_off
defparam \GPIO[4]~output .bus_hold = "false";
defparam \GPIO[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[14]~output (
	.i(\interface_DAC|Selector19~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[14]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[14]~output .bus_hold = "false";
defparam \ARDUINO_IO[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
fiftyfivenm_io_obuf \ARDUINO_IO[15]~output (
	.i(\interface_DAC|scl~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[15]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[15]~output .bus_hold = "false";
defparam \ARDUINO_IO[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N22
fiftyfivenm_io_ibuf \ARDUINO_IO[15]~input (
	.i(ARDUINO_IO[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[15]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[15]~input .bus_hold = "false";
defparam \ARDUINO_IO[15]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[14]~input (
	.i(ARDUINO_IO[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[14]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[14]~input .bus_hold = "false";
defparam \ARDUINO_IO[14]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \MAX10_CLK1_50~input (
	.i(MAX10_CLK1_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK1_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK1_50~input .bus_hold = "false";
defparam \MAX10_CLK1_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \u0|altpll_sys|sd1|pll7 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\u0|altpll_sys|sd1|wire_pll7_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\MAX10_CLK1_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\u0|altpll_sys|sd1|wire_pll7_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\u0|altpll_sys|sd1|wire_pll7_fbout ),
	.clk(\u0|altpll_sys|sd1|pll7_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \u0|altpll_sys|sd1|pll7 .auto_settings = "false";
defparam \u0|altpll_sys|sd1|pll7 .bandwidth_type = "medium";
defparam \u0|altpll_sys|sd1|pll7 .c0_high = 30;
defparam \u0|altpll_sys|sd1|pll7 .c0_initial = 1;
defparam \u0|altpll_sys|sd1|pll7 .c0_low = 30;
defparam \u0|altpll_sys|sd1|pll7 .c0_mode = "even";
defparam \u0|altpll_sys|sd1|pll7 .c0_ph = 0;
defparam \u0|altpll_sys|sd1|pll7 .c1_high = 12;
defparam \u0|altpll_sys|sd1|pll7 .c1_initial = 1;
defparam \u0|altpll_sys|sd1|pll7 .c1_low = 12;
defparam \u0|altpll_sys|sd1|pll7 .c1_mode = "even";
defparam \u0|altpll_sys|sd1|pll7 .c1_ph = 0;
defparam \u0|altpll_sys|sd1|pll7 .c1_use_casc_in = "off";
defparam \u0|altpll_sys|sd1|pll7 .c2_high = 0;
defparam \u0|altpll_sys|sd1|pll7 .c2_initial = 0;
defparam \u0|altpll_sys|sd1|pll7 .c2_low = 0;
defparam \u0|altpll_sys|sd1|pll7 .c2_mode = "bypass";
defparam \u0|altpll_sys|sd1|pll7 .c2_ph = 0;
defparam \u0|altpll_sys|sd1|pll7 .c2_use_casc_in = "off";
defparam \u0|altpll_sys|sd1|pll7 .c3_high = 0;
defparam \u0|altpll_sys|sd1|pll7 .c3_initial = 0;
defparam \u0|altpll_sys|sd1|pll7 .c3_low = 0;
defparam \u0|altpll_sys|sd1|pll7 .c3_mode = "bypass";
defparam \u0|altpll_sys|sd1|pll7 .c3_ph = 0;
defparam \u0|altpll_sys|sd1|pll7 .c3_use_casc_in = "off";
defparam \u0|altpll_sys|sd1|pll7 .c4_high = 0;
defparam \u0|altpll_sys|sd1|pll7 .c4_initial = 0;
defparam \u0|altpll_sys|sd1|pll7 .c4_low = 0;
defparam \u0|altpll_sys|sd1|pll7 .c4_mode = "bypass";
defparam \u0|altpll_sys|sd1|pll7 .c4_ph = 0;
defparam \u0|altpll_sys|sd1|pll7 .c4_use_casc_in = "off";
defparam \u0|altpll_sys|sd1|pll7 .charge_pump_current_bits = 1;
defparam \u0|altpll_sys|sd1|pll7 .clk0_counter = "c1";
defparam \u0|altpll_sys|sd1|pll7 .clk0_divide_by = 2;
defparam \u0|altpll_sys|sd1|pll7 .clk0_duty_cycle = 50;
defparam \u0|altpll_sys|sd1|pll7 .clk0_multiply_by = 1;
defparam \u0|altpll_sys|sd1|pll7 .clk0_phase_shift = "0";
defparam \u0|altpll_sys|sd1|pll7 .clk1_counter = "c0";
defparam \u0|altpll_sys|sd1|pll7 .clk1_divide_by = 5;
defparam \u0|altpll_sys|sd1|pll7 .clk1_duty_cycle = 50;
defparam \u0|altpll_sys|sd1|pll7 .clk1_multiply_by = 1;
defparam \u0|altpll_sys|sd1|pll7 .clk1_phase_shift = "0";
defparam \u0|altpll_sys|sd1|pll7 .clk2_counter = "unused";
defparam \u0|altpll_sys|sd1|pll7 .clk2_divide_by = 0;
defparam \u0|altpll_sys|sd1|pll7 .clk2_duty_cycle = 50;
defparam \u0|altpll_sys|sd1|pll7 .clk2_multiply_by = 0;
defparam \u0|altpll_sys|sd1|pll7 .clk2_phase_shift = "0";
defparam \u0|altpll_sys|sd1|pll7 .clk3_counter = "unused";
defparam \u0|altpll_sys|sd1|pll7 .clk3_divide_by = 0;
defparam \u0|altpll_sys|sd1|pll7 .clk3_duty_cycle = 50;
defparam \u0|altpll_sys|sd1|pll7 .clk3_multiply_by = 0;
defparam \u0|altpll_sys|sd1|pll7 .clk3_phase_shift = "0";
defparam \u0|altpll_sys|sd1|pll7 .clk4_counter = "unused";
defparam \u0|altpll_sys|sd1|pll7 .clk4_divide_by = 0;
defparam \u0|altpll_sys|sd1|pll7 .clk4_duty_cycle = 50;
defparam \u0|altpll_sys|sd1|pll7 .clk4_multiply_by = 0;
defparam \u0|altpll_sys|sd1|pll7 .clk4_phase_shift = "0";
defparam \u0|altpll_sys|sd1|pll7 .compensate_clock = "clock0";
defparam \u0|altpll_sys|sd1|pll7 .inclk0_input_frequency = 20000;
defparam \u0|altpll_sys|sd1|pll7 .inclk1_input_frequency = 0;
defparam \u0|altpll_sys|sd1|pll7 .loop_filter_c_bits = 0;
defparam \u0|altpll_sys|sd1|pll7 .loop_filter_r_bits = 27;
defparam \u0|altpll_sys|sd1|pll7 .m = 12;
defparam \u0|altpll_sys|sd1|pll7 .m_initial = 1;
defparam \u0|altpll_sys|sd1|pll7 .m_ph = 0;
defparam \u0|altpll_sys|sd1|pll7 .n = 1;
defparam \u0|altpll_sys|sd1|pll7 .operation_mode = "normal";
defparam \u0|altpll_sys|sd1|pll7 .pfd_max = 200000;
defparam \u0|altpll_sys|sd1|pll7 .pfd_min = 3076;
defparam \u0|altpll_sys|sd1|pll7 .self_reset_on_loss_lock = "off";
defparam \u0|altpll_sys|sd1|pll7 .simulation_type = "functional";
defparam \u0|altpll_sys|sd1|pll7 .switch_over_type = "auto";
defparam \u0|altpll_sys|sd1|pll7 .vco_center = 1538;
defparam \u0|altpll_sys|sd1|pll7 .vco_divide_by = 0;
defparam \u0|altpll_sys|sd1|pll7 .vco_frequency_control = "auto";
defparam \u0|altpll_sys|sd1|pll7 .vco_max = 3333;
defparam \u0|altpll_sys|sd1|pll7 .vco_min = 1538;
defparam \u0|altpll_sys|sd1|pll7 .vco_multiply_by = 0;
defparam \u0|altpll_sys|sd1|pll7 .vco_phase_shift_step = 208;
defparam \u0|altpll_sys|sd1|pll7 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u0|altpll_sys|sd1|wire_pll7_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl .clock_type = "global clock";
defparam \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N10
fiftyfivenm_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (\SW[1]~input_o  & (\SW[2]~input_o  & \SW[0]~input_o ))

	.dataa(\SW[1]~input_o ),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'hA000;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N16
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~0_combout  = (!\SW[0]~input_o  & (\SW[4]~input_o  $ (((\Add0~0_combout  & \SW[3]~input_o )))))

	.dataa(\Add0~0_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~0 .lut_mask = 16'h1230;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N14
fiftyfivenm_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_combout  = \SW[3]~input_o  $ (((\SW[1]~input_o  & (\SW[0]~input_o  & \SW[2]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~1 .lut_mask = 16'h7F80;
defparam \Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N26
fiftyfivenm_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = \SW[1]~input_o  $ (\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[1]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h0FF0;
defparam \Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N30
fiftyfivenm_lcell_comb \Add0~3 (
// Equation(s):
// \Add0~3_combout  = \SW[2]~input_o  $ (((\SW[1]~input_o  & \SW[0]~input_o )))

	.dataa(\SW[1]~input_o ),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~3 .lut_mask = 16'h5AF0;
defparam \Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N6
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~0_combout  & (!\Add0~1_combout  & (!\Add0~2_combout  & !\Add0~3_combout )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~0_combout ),
	.datab(\Add0~1_combout ),
	.datac(\Add0~2_combout ),
	.datad(\Add0~3_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0 .lut_mask = 16'h0002;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N26
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6] & (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19  $ (GND))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6] & (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19  & VCC))
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~21  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6] & !\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19 ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~21 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20 .lut_mask = 16'hA50A;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N28
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~21  $ (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7]),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~21 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22 .lut_mask = 16'h0FF0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N4
fiftyfivenm_lcell_comb \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y52_N5
dffeas \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y52_N15
dffeas \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N28
fiftyfivenm_lcell_comb \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y52_N29
dffeas \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N28
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~0_combout  & (\Add0~1_combout  & (\Add0~2_combout  & \Add0~3_combout )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~0_combout ),
	.datab(\Add0~1_combout ),
	.datac(\Add0~2_combout ),
	.datad(\Add0~3_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1 .lut_mask = 16'h8000;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N30
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT~q ) # ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q  & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]) # (!\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0 .lut_mask = 16'hFFC4;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N2
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~feeder (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~feeder .lut_mask = 16'hFF00;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y52_N3
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1 (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1 .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y52_N27
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2 (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2 .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y52_N13
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3 (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3 .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y52_N31
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y52_N23
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N22
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector0~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector0~0_combout  = (\u0|altpll_sys|sd1|wire_pll7_locked ) # (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q )

	.dataa(gnd),
	.datab(\u0|altpll_sys|sd1|wire_pll7_locked ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector0~0 .lut_mask = 16'hFCFC;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N27
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N10
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6] & (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q  & (\u0|altpll_sys|sd1|wire_pll7_locked ))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6] & ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ) # ((!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q  & \u0|altpll_sys|sd1|wire_pll7_locked ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q ),
	.datac(\u0|altpll_sys|sd1|wire_pll7_locked ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~1 .lut_mask = 16'h7530;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N26
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~2 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~2_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector1~1_combout ) # ((!\u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~0_combout ))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|Selector1~1_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~2 .lut_mask = 16'hF3F0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N26
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0_combout  = (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q  & (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q  & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q ))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0 .lut_mask = 16'h0003;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N2
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q  & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0_combout  & !\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~2_combout )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~2_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~1 .lut_mask = 16'h0002;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N1
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N28
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout  = (!\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0] & \u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q )

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0 .lut_mask = 16'h3030;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N0
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & ((\u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~0_combout ) # 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q  & !\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout )))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & 
// (((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q  & !\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~0_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0 .lut_mask = 16'h88F8;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N24
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~0_combout  = (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout  & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout ),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~0 .lut_mask = 16'h0005;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N16
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~2 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~2_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~1_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0_combout  & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector10~1_combout  & \u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~0_combout )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~1_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|Selector10~1_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~2 .lut_mask = 16'h0200;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N2
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0_combout  = (!\u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~q  & ((\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout ) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~2_combout )))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~2_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0 .lut_mask = 16'h3033;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N28
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector0~0_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout  & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector1~2_combout  & !\u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0_combout )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Selector0~0_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|Selector1~2_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1 .lut_mask = 16'h0002;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N29
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N0
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell_combout  = !\u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell .lut_mask = 16'h00FF;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N20
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout ) # ((\u0|modular_adc_0|control_internal|u_control_fsm|tsen~q  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout ),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|tsen~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0 .lut_mask = 16'hFAAA;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N18
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~1_combout ) # ((\u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q  & 
// ((!\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~1_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~0 .lut_mask = 16'hBAFA;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N19
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N0
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q ))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1 .lut_mask = 16'hC000;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N14
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|WideOr18~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|WideOr18~0_combout  = (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector1~2_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout  & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout  & !\u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1_combout )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Selector1~2_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|WideOr18~0 .lut_mask = 16'h0001;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N4
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector19~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector19~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout ) # ((\u0|modular_adc_0|control_internal|u_control_fsm|tsen~q  & 
// ((!\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~2_combout ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|WideOr18~0_combout ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr18~0_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|tsen~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~2_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector19~0 .lut_mask = 16'hBAFA;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N5
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|tsen (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|tsen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|tsen .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|tsen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N4
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~2 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~2_combout  = (!\SW[0]~input_o  & ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout ) # ((\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout ) 
// # (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~2 .lut_mask = 16'h3332;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N24
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q  & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0] & \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~0 .lut_mask = 16'h0800;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N22
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~3 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~3_combout  = (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~1_combout  & 
// ((!\u0|modular_adc_0|control_internal|u_control_fsm|Selector10~0_combout ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|Selector10~0_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~1_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~3 .lut_mask = 16'h1300;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N14
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~3_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|WideOr18~0_combout  & 
// ((!\u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0_combout ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|tsen~q ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|tsen~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~3_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr18~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0 .lut_mask = 16'h7000;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N16
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~3 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~3_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout ) # ((\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~2_combout ) # 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & !\u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~2_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~3 .lut_mask = 16'hEEFE;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y52_N17
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|chsel[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|chsel[0] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|chsel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N22
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0_combout  = (\Add0~3_combout ) # ((!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout  & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout  & !\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout )))

	.dataa(\Add0~3_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0 .lut_mask = 16'hAAAB;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N10
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout ) # (((\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2] & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0_combout ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~1 .lut_mask = 16'hBBFB;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N11
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|chsel[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|chsel[2] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|chsel[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N28
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0_combout  = (\Add0~1_combout ) # ((!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout  
// & !\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout ),
	.datab(\Add0~1_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0 .lut_mask = 16'hCCCD;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N6
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout ) # (((\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3] & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0_combout ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~1 .lut_mask = 16'hBBFB;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y52_N7
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|chsel[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|chsel[3] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|chsel[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N18
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0_combout  = (\Add0~2_combout ) # ((!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout  & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout  & !\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout )))

	.dataa(\Add0~2_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0 .lut_mask = 16'hAAAB;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N0
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout ) # (((\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1] & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0_combout ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~1 .lut_mask = 16'hBBFB;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y52_N1
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|chsel[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|chsel[1] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|chsel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N20
fiftyfivenm_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = \SW[4]~input_o  $ (((\SW[3]~input_o  & \Add0~0_combout )))

	.dataa(gnd),
	.datab(\SW[3]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\Add0~0_combout ),
	.cin(gnd),
	.combout(\Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h3CF0;
defparam \Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N2
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~1_combout  = (\Add0~4_combout  & (((\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4] & !\u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout )))) # (!\Add0~4_combout  & 
// (((\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4] & !\u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~0_combout )))

	.dataa(\Add0~4_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~0_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~1 .lut_mask = 16'h11F1;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y52_N3
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|chsel[4] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|chsel[4] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|chsel[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N24
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2] & (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3] & (\u0|modular_adc_0|control_internal|u_control_fsm|chsel 
// [1] & !\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4])))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0 .lut_mask = 16'h0080;
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N8
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3] & ((\u0|modular_adc_0|control_internal|u_control_fsm|chsel 
// [1]) # (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2])))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3] $ (((\u0|modular_adc_0|control_internal|u_control_fsm|chsel 
// [1] & \u0|modular_adc_0|control_internal|u_control_fsm|chsel [2])))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1 .lut_mask = 16'h9CC4;
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N0
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2 (
// Equation(s):
// \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & (!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout  & 
// ((!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4]) # (!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1_combout )))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & 
// (((!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4]) # (!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1_combout ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]),
	.datab(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout ),
	.datac(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2 .lut_mask = 16'h0777;
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N14
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2] & (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & (\u0|modular_adc_0|control_internal|u_control_fsm|chsel 
// [1]))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2] & (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4] & ((\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]) # (\u0|modular_adc_0|control_internal|u_control_fsm|chsel 
// [1]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0 .lut_mask = 16'hB280;
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N22
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1_combout  = (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3]) # (!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0_combout )

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1 .lut_mask = 16'h3F3F;
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N30
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & ((\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1] $ (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel 
// [2])) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3]))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & (((!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2]) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0 .lut_mask = 16'hA77F;
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N20
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & (!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout  & 
// ((\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0_combout ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4])))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & 
// (((\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0_combout ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]),
	.datab(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout ),
	.datac(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1 .lut_mask = 16'h7077;
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N4
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & (((!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1])) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3]))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & (((!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3] & !\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1])) 
// # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2])))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0 .lut_mask = 16'h2B7F;
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N2
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & (!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout  & 
// ((\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0_combout ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4])))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & 
// (((\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0_combout ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]),
	.datab(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout ),
	.datac(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1 .lut_mask = 16'h7077;
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N26
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & (((\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1] & !\u0|modular_adc_0|control_internal|u_control_fsm|chsel 
// [2])) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3]))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3] & 
// ((!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2]) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [3]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [1]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [2]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0 .lut_mask = 16'h23B3;
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N16
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & (!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout  & 
// ((\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0_combout ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4])))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0] & 
// (((\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0_combout ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [0]),
	.datab(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout ),
	.datac(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|chsel [4]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1 .lut_mask = 16'h7077;
defparam \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance (
	.soc(\u0|modular_adc_0|control_internal|u_control_fsm|soc~q ),
	.usr_pwd(\u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell_combout ),
	.tsen(\u0|modular_adc_0|control_internal|u_control_fsm|tsen~q ),
	.clkin_from_pll_c0(\u0|altpll_sys|sd1|wire_pll7_clk [1]),
	.chsel({\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1_combout ,\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1_combout ,\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1_combout ,
\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1_combout ,\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2_combout }),
	.eoc(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|eoc ),
	.dout(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .analog_input_pin_mask = 64;
defparam \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .clkdiv = 2;
defparam \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .device_partname_fivechar_prefix = "10m50";
defparam \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .is_this_first_or_second_adc = 1;
defparam \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .prescalar = 0;
defparam \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .pwd = 0;
defparam \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .refsel = 0;
defparam \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .reserve_block = "false";
defparam \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .testbits = 66;
defparam \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .tsclkdiv = 1;
defparam \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance .tsclksel = 1;
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N2
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder_combout  = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|clkout_adccore 

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|clkout_adccore ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder .lut_mask = 16'hCCCC;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y52_N3
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1 (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N6
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N7
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N24
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder .lut_mask = 16'hFF00;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N25
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N20
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q  & ((\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q ),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0 .lut_mask = 16'hCC44;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N8
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0_combout ) # ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q  & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q  & !\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0])))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1 .lut_mask = 16'hF0F8;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N9
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N4
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~1_combout  = ((\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q  & (!\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0] & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q ))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q )

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~1 .lut_mask = 16'h333B;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N14
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~feeder (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~feeder .lut_mask = 16'hFF00;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y52_N15
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N16
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~2 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~2_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~1_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q ) # 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q ) # (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~1_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~2 .lut_mask = 16'hF0E0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N17
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N20
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector10~0_combout ) # ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q  & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout  $ (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector10~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1 .lut_mask = 16'hFF90;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N14
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout ) # ((!\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1_combout ))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2 .lut_mask = 16'hF3F0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y52_N15
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N26
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout  & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0 .lut_mask = 16'hD000;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y52_N27
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1 (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1 .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N12
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q ) # ((\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~0_combout ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q ),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector10~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~1 .lut_mask = 16'hEECC;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N21
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|Selector10~1_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N10
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q  & ((\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout  & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout ))))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q  & (((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~0 .lut_mask = 16'hF2D0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N11
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N6
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q  & ((\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout ) # 
// (\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  $ (\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~0 .lut_mask = 16'hBE00;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N12
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~1_combout  = (!\u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~0_combout )

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~1 .lut_mask = 16'h3300;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N0
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~1_combout ) # ((!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q  & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT~q  & \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~1_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer .lut_mask = 16'hABAA;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N29
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N14
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|incr_int_timer~0_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [0] $ (VCC))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|incr_int_timer~0_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [0] & VCC))
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|incr_int_timer~0_combout  & \u0|modular_adc_0|control_internal|u_control_fsm|int_timer [0]))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|incr_int_timer~0_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8 .lut_mask = 16'h6688;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N15
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N6
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|always12~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|always12~0_combout  = (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6] & (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7] & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [0] & \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [0]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|always12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|always12~0 .lut_mask = 16'h1000;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|always12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N2
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|always12~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|always12~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [2] & (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [1] & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [4] & \u0|modular_adc_0|control_internal|u_control_fsm|int_timer [3])))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [2]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [1]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [4]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [3]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|always12~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|always12~1 .lut_mask = 16'h8000;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|always12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N12
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ) # ((\u0|modular_adc_0|control_internal|u_control_fsm|always12~0_combout  & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [5] & \u0|modular_adc_0|control_internal|u_control_fsm|always12~1_combout )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|always12~0_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [5]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|always12~1_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~0 .lut_mask = 16'hF8F0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N13
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N10
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q  & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q  & \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0 .lut_mask = 16'h2000;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y52_N11
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N10
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|incr_int_timer~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|incr_int_timer~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT~q ) # ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ) # 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|incr_int_timer~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|incr_int_timer~0 .lut_mask = 16'hFFFC;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|incr_int_timer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N16
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [1] & (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9 )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [1] & ((\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9 ) # (GND)))
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11  = CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9 ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [1]))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10 .lut_mask = 16'h3C3F;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y53_N17
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N18
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [2] & (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11  $ (GND))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [2] & (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11  & VCC))
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [2] & !\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11 ))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12 .lut_mask = 16'hC30C;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y53_N19
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N20
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [3] & (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13 )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [3] & ((\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13 ) # (GND)))
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15  = CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13 ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [3]))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14 .lut_mask = 16'h3C3F;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y53_N21
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N22
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [4] & (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15  $ (GND))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [4] & (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15  & VCC))
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [4] & !\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15 ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16 .lut_mask = 16'hA50A;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y53_N23
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N24
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [5] & (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17 )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [5] & ((\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17 ) # (GND)))
// \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19  = CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17 ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [5]))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18 .lut_mask = 16'h3C3F;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y53_N25
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y53_N27
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N8
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6] & ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ) # 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q  & !\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7])))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6] & 
// (((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q  & !\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0 .lut_mask = 16'h88F8;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N9
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N30
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q  & \u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0 .lut_mask = 16'hF000;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N20
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0_combout ) # ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q  & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1 .lut_mask = 16'hEAFA;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N21
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N30
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q  & (((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0])))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q  & ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q ) # 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q  & \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0 .lut_mask = 16'hF230;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N18
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout ) # ((\u0|modular_adc_0|control_internal|u_control_fsm|soc~q  & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~2_combout ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|soc~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~2_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0 .lut_mask = 16'hECFC;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N19
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|soc (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|soc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|soc .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|soc .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y52_N9
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1 (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|eoc ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y52_N5
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1~q ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y52_N29
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N30
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q  & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0 .lut_mask = 16'h0808;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N31
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1 (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1 .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y52_N13
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N22
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|pend~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|pend~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ) # ((!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|pend~q ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q ),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|pend~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|pend~0 .lut_mask = 16'hFF50;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|pend~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y52_N23
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|pend (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|pend~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|pend .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|pend .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N16
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ) # ((\u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout  & \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp .lut_mask = 16'hF2F0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N24
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~feeder (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~feeder .lut_mask = 16'hFF00;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N25
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G18
fiftyfivenm_clkctrl \MAX10_CLK1_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MAX10_CLK1_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MAX10_CLK1_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \MAX10_CLK1_50~inputclkctrl .clock_type = "global clock";
defparam \MAX10_CLK1_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N6
fiftyfivenm_lcell_comb \frequencesortie|Add0~0_RTM043 (
// Equation(s):
// \frequencesortie|Add0~0_RTM043_combout  = !\frequencesortie|Add0~0_OTERM41 

	.dataa(gnd),
	.datab(gnd),
	.datac(\frequencesortie|Add0~0_OTERM41 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\frequencesortie|Add0~0_RTM043_combout ),
	.cout());
// synopsys translate_off
defparam \frequencesortie|Add0~0_RTM043 .lut_mask = 16'h0F0F;
defparam \frequencesortie|Add0~0_RTM043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y49_N7
dffeas \frequencesortie|Add0~0_NEW_REG40 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\frequencesortie|Add0~0_RTM043_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frequencesortie|Add0~0_OTERM41 ),
	.prn(vcc));
// synopsys translate_off
defparam \frequencesortie|Add0~0_NEW_REG40 .is_wysiwyg = "true";
defparam \frequencesortie|Add0~0_NEW_REG40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N6
fiftyfivenm_lcell_comb \frequencesortie|Add0~0 (
// Equation(s):
// \frequencesortie|Add0~1  = CARRY(!\frequencesortie|Add0~0_OTERM41 )

	.dataa(gnd),
	.datab(\frequencesortie|Add0~0_OTERM41 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\frequencesortie|Add0~1 ));
// synopsys translate_off
defparam \frequencesortie|Add0~0 .lut_mask = 16'hFF33;
defparam \frequencesortie|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N8
fiftyfivenm_lcell_comb \frequencesortie|Add0~2 (
// Equation(s):
// \frequencesortie|Add0~2_combout  = (\frequencesortie|Add0~2_OTERM39  & (!\frequencesortie|Add0~1 )) # (!\frequencesortie|Add0~2_OTERM39  & ((\frequencesortie|Add0~1 ) # (GND)))
// \frequencesortie|Add0~3  = CARRY((!\frequencesortie|Add0~1 ) # (!\frequencesortie|Add0~2_OTERM39 ))

	.dataa(gnd),
	.datab(\frequencesortie|Add0~2_OTERM39 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\frequencesortie|Add0~1 ),
	.combout(\frequencesortie|Add0~2_combout ),
	.cout(\frequencesortie|Add0~3 ));
// synopsys translate_off
defparam \frequencesortie|Add0~2 .lut_mask = 16'h3C3F;
defparam \frequencesortie|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y49_N9
dffeas \frequencesortie|Add0~2_NEW_REG38 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\frequencesortie|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frequencesortie|Add0~2_OTERM39 ),
	.prn(vcc));
// synopsys translate_off
defparam \frequencesortie|Add0~2_NEW_REG38 .is_wysiwyg = "true";
defparam \frequencesortie|Add0~2_NEW_REG38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N10
fiftyfivenm_lcell_comb \frequencesortie|Add0~4 (
// Equation(s):
// \frequencesortie|Add0~4_combout  = (\frequencesortie|Add0~4_OTERM37  & (\frequencesortie|Add0~3  $ (GND))) # (!\frequencesortie|Add0~4_OTERM37  & (!\frequencesortie|Add0~3  & VCC))
// \frequencesortie|Add0~5  = CARRY((\frequencesortie|Add0~4_OTERM37  & !\frequencesortie|Add0~3 ))

	.dataa(\frequencesortie|Add0~4_OTERM37 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\frequencesortie|Add0~3 ),
	.combout(\frequencesortie|Add0~4_combout ),
	.cout(\frequencesortie|Add0~5 ));
// synopsys translate_off
defparam \frequencesortie|Add0~4 .lut_mask = 16'hA50A;
defparam \frequencesortie|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y49_N11
dffeas \frequencesortie|Add0~4_NEW_REG36 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\frequencesortie|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frequencesortie|Add0~4_OTERM37 ),
	.prn(vcc));
// synopsys translate_off
defparam \frequencesortie|Add0~4_NEW_REG36 .is_wysiwyg = "true";
defparam \frequencesortie|Add0~4_NEW_REG36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N12
fiftyfivenm_lcell_comb \frequencesortie|Add0~6 (
// Equation(s):
// \frequencesortie|Add0~6_combout  = (\frequencesortie|compteur~1_combout  & (!\frequencesortie|Add0~5 )) # (!\frequencesortie|compteur~1_combout  & ((\frequencesortie|Add0~5 ) # (GND)))
// \frequencesortie|Add0~7  = CARRY((!\frequencesortie|Add0~5 ) # (!\frequencesortie|compteur~1_combout ))

	.dataa(gnd),
	.datab(\frequencesortie|compteur~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\frequencesortie|Add0~5 ),
	.combout(\frequencesortie|Add0~6_combout ),
	.cout(\frequencesortie|Add0~7 ));
// synopsys translate_off
defparam \frequencesortie|Add0~6 .lut_mask = 16'h3C3F;
defparam \frequencesortie|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y49_N13
dffeas \frequencesortie|Add0~6_NEW_REG34 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\frequencesortie|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frequencesortie|Add0~6_OTERM35 ),
	.prn(vcc));
// synopsys translate_off
defparam \frequencesortie|Add0~6_NEW_REG34 .is_wysiwyg = "true";
defparam \frequencesortie|Add0~6_NEW_REG34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N18
fiftyfivenm_lcell_comb \frequencesortie|compteur~1 (
// Equation(s):
// \frequencesortie|compteur~1_combout  = (!\frequencesortie|Equal0~3_combout  & \frequencesortie|Add0~6_OTERM35 )

	.dataa(\frequencesortie|Equal0~3_combout ),
	.datab(gnd),
	.datac(\frequencesortie|Add0~6_OTERM35 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\frequencesortie|compteur~1_combout ),
	.cout());
// synopsys translate_off
defparam \frequencesortie|compteur~1 .lut_mask = 16'h5050;
defparam \frequencesortie|compteur~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N14
fiftyfivenm_lcell_comb \frequencesortie|Add0~8 (
// Equation(s):
// \frequencesortie|Add0~8_combout  = (\frequencesortie|Add0~8_OTERM33  & (\frequencesortie|Add0~7  $ (GND))) # (!\frequencesortie|Add0~8_OTERM33  & (!\frequencesortie|Add0~7  & VCC))
// \frequencesortie|Add0~9  = CARRY((\frequencesortie|Add0~8_OTERM33  & !\frequencesortie|Add0~7 ))

	.dataa(gnd),
	.datab(\frequencesortie|Add0~8_OTERM33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\frequencesortie|Add0~7 ),
	.combout(\frequencesortie|Add0~8_combout ),
	.cout(\frequencesortie|Add0~9 ));
// synopsys translate_off
defparam \frequencesortie|Add0~8 .lut_mask = 16'hC30C;
defparam \frequencesortie|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y49_N15
dffeas \frequencesortie|Add0~8_NEW_REG32 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\frequencesortie|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frequencesortie|Add0~8_OTERM33 ),
	.prn(vcc));
// synopsys translate_off
defparam \frequencesortie|Add0~8_NEW_REG32 .is_wysiwyg = "true";
defparam \frequencesortie|Add0~8_NEW_REG32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N16
fiftyfivenm_lcell_comb \frequencesortie|Add0~10 (
// Equation(s):
// \frequencesortie|Add0~10_combout  = (\frequencesortie|Add0~10_OTERM31  & (!\frequencesortie|Add0~9 )) # (!\frequencesortie|Add0~10_OTERM31  & ((\frequencesortie|Add0~9 ) # (GND)))
// \frequencesortie|Add0~11  = CARRY((!\frequencesortie|Add0~9 ) # (!\frequencesortie|Add0~10_OTERM31 ))

	.dataa(gnd),
	.datab(\frequencesortie|Add0~10_OTERM31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\frequencesortie|Add0~9 ),
	.combout(\frequencesortie|Add0~10_combout ),
	.cout(\frequencesortie|Add0~11 ));
// synopsys translate_off
defparam \frequencesortie|Add0~10 .lut_mask = 16'h3C3F;
defparam \frequencesortie|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y49_N17
dffeas \frequencesortie|Add0~10_NEW_REG30 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\frequencesortie|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frequencesortie|Add0~10_OTERM31 ),
	.prn(vcc));
// synopsys translate_off
defparam \frequencesortie|Add0~10_NEW_REG30 .is_wysiwyg = "true";
defparam \frequencesortie|Add0~10_NEW_REG30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N18
fiftyfivenm_lcell_comb \frequencesortie|Add0~12 (
// Equation(s):
// \frequencesortie|Add0~12_combout  = (\frequencesortie|Add0~12_OTERM29  & (\frequencesortie|Add0~11  $ (GND))) # (!\frequencesortie|Add0~12_OTERM29  & (!\frequencesortie|Add0~11  & VCC))
// \frequencesortie|Add0~13  = CARRY((\frequencesortie|Add0~12_OTERM29  & !\frequencesortie|Add0~11 ))

	.dataa(gnd),
	.datab(\frequencesortie|Add0~12_OTERM29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\frequencesortie|Add0~11 ),
	.combout(\frequencesortie|Add0~12_combout ),
	.cout(\frequencesortie|Add0~13 ));
// synopsys translate_off
defparam \frequencesortie|Add0~12 .lut_mask = 16'hC30C;
defparam \frequencesortie|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y49_N19
dffeas \frequencesortie|Add0~12_NEW_REG28 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\frequencesortie|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frequencesortie|Add0~12_OTERM29 ),
	.prn(vcc));
// synopsys translate_off
defparam \frequencesortie|Add0~12_NEW_REG28 .is_wysiwyg = "true";
defparam \frequencesortie|Add0~12_NEW_REG28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N20
fiftyfivenm_lcell_comb \frequencesortie|Add0~14 (
// Equation(s):
// \frequencesortie|Add0~14_combout  = (\frequencesortie|compteur~3_combout  & (!\frequencesortie|Add0~13 )) # (!\frequencesortie|compteur~3_combout  & ((\frequencesortie|Add0~13 ) # (GND)))
// \frequencesortie|Add0~15  = CARRY((!\frequencesortie|Add0~13 ) # (!\frequencesortie|compteur~3_combout ))

	.dataa(gnd),
	.datab(\frequencesortie|compteur~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\frequencesortie|Add0~13 ),
	.combout(\frequencesortie|Add0~14_combout ),
	.cout(\frequencesortie|Add0~15 ));
// synopsys translate_off
defparam \frequencesortie|Add0~14 .lut_mask = 16'h3C3F;
defparam \frequencesortie|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y49_N21
dffeas \frequencesortie|Add0~14_NEW_REG26 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\frequencesortie|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frequencesortie|Add0~14_OTERM27 ),
	.prn(vcc));
// synopsys translate_off
defparam \frequencesortie|Add0~14_NEW_REG26 .is_wysiwyg = "true";
defparam \frequencesortie|Add0~14_NEW_REG26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N2
fiftyfivenm_lcell_comb \frequencesortie|compteur~3 (
// Equation(s):
// \frequencesortie|compteur~3_combout  = (!\frequencesortie|Equal0~3_combout  & \frequencesortie|Add0~14_OTERM27 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\frequencesortie|Equal0~3_combout ),
	.datad(\frequencesortie|Add0~14_OTERM27 ),
	.cin(gnd),
	.combout(\frequencesortie|compteur~3_combout ),
	.cout());
// synopsys translate_off
defparam \frequencesortie|compteur~3 .lut_mask = 16'h0F00;
defparam \frequencesortie|compteur~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N22
fiftyfivenm_lcell_comb \frequencesortie|Add0~16 (
// Equation(s):
// \frequencesortie|Add0~16_combout  = (\frequencesortie|compteur~2_combout  & (\frequencesortie|Add0~15  $ (GND))) # (!\frequencesortie|compteur~2_combout  & (!\frequencesortie|Add0~15  & VCC))
// \frequencesortie|Add0~17  = CARRY((\frequencesortie|compteur~2_combout  & !\frequencesortie|Add0~15 ))

	.dataa(gnd),
	.datab(\frequencesortie|compteur~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\frequencesortie|Add0~15 ),
	.combout(\frequencesortie|Add0~16_combout ),
	.cout(\frequencesortie|Add0~17 ));
// synopsys translate_off
defparam \frequencesortie|Add0~16 .lut_mask = 16'hC30C;
defparam \frequencesortie|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y49_N23
dffeas \frequencesortie|Add0~16_NEW_REG24 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\frequencesortie|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frequencesortie|Add0~16_OTERM25 ),
	.prn(vcc));
// synopsys translate_off
defparam \frequencesortie|Add0~16_NEW_REG24 .is_wysiwyg = "true";
defparam \frequencesortie|Add0~16_NEW_REG24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N0
fiftyfivenm_lcell_comb \frequencesortie|compteur~2 (
// Equation(s):
// \frequencesortie|compteur~2_combout  = (!\frequencesortie|Equal0~3_combout  & \frequencesortie|Add0~16_OTERM25 )

	.dataa(\frequencesortie|Equal0~3_combout ),
	.datab(gnd),
	.datac(\frequencesortie|Add0~16_OTERM25 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\frequencesortie|compteur~2_combout ),
	.cout());
// synopsys translate_off
defparam \frequencesortie|compteur~2 .lut_mask = 16'h5050;
defparam \frequencesortie|compteur~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N24
fiftyfivenm_lcell_comb \frequencesortie|Add0~18 (
// Equation(s):
// \frequencesortie|Add0~18_combout  = (\frequencesortie|compteur~0_combout  & (!\frequencesortie|Add0~17 )) # (!\frequencesortie|compteur~0_combout  & ((\frequencesortie|Add0~17 ) # (GND)))
// \frequencesortie|Add0~19  = CARRY((!\frequencesortie|Add0~17 ) # (!\frequencesortie|compteur~0_combout ))

	.dataa(\frequencesortie|compteur~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\frequencesortie|Add0~17 ),
	.combout(\frequencesortie|Add0~18_combout ),
	.cout(\frequencesortie|Add0~19 ));
// synopsys translate_off
defparam \frequencesortie|Add0~18 .lut_mask = 16'h5A5F;
defparam \frequencesortie|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y49_N25
dffeas \frequencesortie|Add0~18_NEW_REG22 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\frequencesortie|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frequencesortie|Add0~18_OTERM23 ),
	.prn(vcc));
// synopsys translate_off
defparam \frequencesortie|Add0~18_NEW_REG22 .is_wysiwyg = "true";
defparam \frequencesortie|Add0~18_NEW_REG22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N14
fiftyfivenm_lcell_comb \frequencesortie|compteur~0 (
// Equation(s):
// \frequencesortie|compteur~0_combout  = (!\frequencesortie|Equal0~3_combout  & \frequencesortie|Add0~18_OTERM23 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\frequencesortie|Equal0~3_combout ),
	.datad(\frequencesortie|Add0~18_OTERM23 ),
	.cin(gnd),
	.combout(\frequencesortie|compteur~0_combout ),
	.cout());
// synopsys translate_off
defparam \frequencesortie|compteur~0 .lut_mask = 16'h0F00;
defparam \frequencesortie|compteur~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N26
fiftyfivenm_lcell_comb \frequencesortie|Add0~20 (
// Equation(s):
// \frequencesortie|Add0~20_combout  = (\frequencesortie|Add0~20_OTERM21  & (\frequencesortie|Add0~19  $ (GND))) # (!\frequencesortie|Add0~20_OTERM21  & (!\frequencesortie|Add0~19  & VCC))
// \frequencesortie|Add0~21  = CARRY((\frequencesortie|Add0~20_OTERM21  & !\frequencesortie|Add0~19 ))

	.dataa(\frequencesortie|Add0~20_OTERM21 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\frequencesortie|Add0~19 ),
	.combout(\frequencesortie|Add0~20_combout ),
	.cout(\frequencesortie|Add0~21 ));
// synopsys translate_off
defparam \frequencesortie|Add0~20 .lut_mask = 16'hA50A;
defparam \frequencesortie|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y49_N27
dffeas \frequencesortie|Add0~20_NEW_REG20 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\frequencesortie|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frequencesortie|Add0~20_OTERM21 ),
	.prn(vcc));
// synopsys translate_off
defparam \frequencesortie|Add0~20_NEW_REG20 .is_wysiwyg = "true";
defparam \frequencesortie|Add0~20_NEW_REG20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N4
fiftyfivenm_lcell_comb \frequencesortie|Equal0~1 (
// Equation(s):
// \frequencesortie|Equal0~1_combout  = (\frequencesortie|compteur~0_combout  & (\frequencesortie|compteur~2_combout  & (!\frequencesortie|Add0~20_OTERM21  & \frequencesortie|compteur~3_combout )))

	.dataa(\frequencesortie|compteur~0_combout ),
	.datab(\frequencesortie|compteur~2_combout ),
	.datac(\frequencesortie|Add0~20_OTERM21 ),
	.datad(\frequencesortie|compteur~3_combout ),
	.cin(gnd),
	.combout(\frequencesortie|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \frequencesortie|Equal0~1 .lut_mask = 16'h0800;
defparam \frequencesortie|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N5
dffeas \frequencesortie|Equal0~1_NEW_REG52 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\frequencesortie|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frequencesortie|Equal0~1_OTERM53 ),
	.prn(vcc));
// synopsys translate_off
defparam \frequencesortie|Equal0~1_NEW_REG52 .is_wysiwyg = "true";
defparam \frequencesortie|Equal0~1_NEW_REG52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N20
fiftyfivenm_lcell_comb \frequencesortie|Equal0~2_RTM051 (
// Equation(s):
// \frequencesortie|Equal0~2_RTM051_combout  = (\frequencesortie|compteur~1_combout ) # ((\frequencesortie|Add0~10_OTERM31 ) # ((\frequencesortie|Add0~8_OTERM33 ) # (\frequencesortie|Add0~12_OTERM29 )))

	.dataa(\frequencesortie|compteur~1_combout ),
	.datab(\frequencesortie|Add0~10_OTERM31 ),
	.datac(\frequencesortie|Add0~8_OTERM33 ),
	.datad(\frequencesortie|Add0~12_OTERM29 ),
	.cin(gnd),
	.combout(\frequencesortie|Equal0~2_RTM051_combout ),
	.cout());
// synopsys translate_off
defparam \frequencesortie|Equal0~2_RTM051 .lut_mask = 16'hFFFE;
defparam \frequencesortie|Equal0~2_RTM051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N21
dffeas \frequencesortie|Equal0~2_NEW_REG48 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\frequencesortie|Equal0~2_RTM051_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frequencesortie|Equal0~2_OTERM49 ),
	.prn(vcc));
// synopsys translate_off
defparam \frequencesortie|Equal0~2_NEW_REG48 .is_wysiwyg = "true";
defparam \frequencesortie|Equal0~2_NEW_REG48 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N27
dffeas \frequencesortie|cpt_fs:compteur[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\frequencesortie|Add0~4_OTERM37 ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frequencesortie|cpt_fs:compteur[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \frequencesortie|cpt_fs:compteur[2] .is_wysiwyg = "true";
defparam \frequencesortie|cpt_fs:compteur[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N28
fiftyfivenm_lcell_comb \frequencesortie|Add0~22 (
// Equation(s):
// \frequencesortie|Add0~22_combout  = (\frequencesortie|Add0~22_OTERM19  & (!\frequencesortie|Add0~21 )) # (!\frequencesortie|Add0~22_OTERM19  & ((\frequencesortie|Add0~21 ) # (GND)))
// \frequencesortie|Add0~23  = CARRY((!\frequencesortie|Add0~21 ) # (!\frequencesortie|Add0~22_OTERM19 ))

	.dataa(gnd),
	.datab(\frequencesortie|Add0~22_OTERM19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\frequencesortie|Add0~21 ),
	.combout(\frequencesortie|Add0~22_combout ),
	.cout(\frequencesortie|Add0~23 ));
// synopsys translate_off
defparam \frequencesortie|Add0~22 .lut_mask = 16'h3C3F;
defparam \frequencesortie|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y49_N29
dffeas \frequencesortie|Add0~22_NEW_REG18 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\frequencesortie|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frequencesortie|Add0~22_OTERM19 ),
	.prn(vcc));
// synopsys translate_off
defparam \frequencesortie|Add0~22_NEW_REG18 .is_wysiwyg = "true";
defparam \frequencesortie|Add0~22_NEW_REG18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N24
fiftyfivenm_lcell_comb \frequencesortie|Equal0~0 (
// Equation(s):
// \frequencesortie|Equal0~0_combout  = (\frequencesortie|compteur~4_combout  & (!\frequencesortie|Add0~22_OTERM19  & (\frequencesortie|Add0~2_OTERM39  & !\frequencesortie|Add0~0_OTERM41 )))

	.dataa(\frequencesortie|compteur~4_combout ),
	.datab(\frequencesortie|Add0~22_OTERM19 ),
	.datac(\frequencesortie|Add0~2_OTERM39 ),
	.datad(\frequencesortie|Add0~0_OTERM41 ),
	.cin(gnd),
	.combout(\frequencesortie|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \frequencesortie|Equal0~0 .lut_mask = 16'h0020;
defparam \frequencesortie|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N25
dffeas \frequencesortie|Equal0~0_NEW_REG44 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\frequencesortie|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frequencesortie|Equal0~0_OTERM45 ),
	.prn(vcc));
// synopsys translate_off
defparam \frequencesortie|Equal0~0_NEW_REG44 .is_wysiwyg = "true";
defparam \frequencesortie|Equal0~0_NEW_REG44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N26
fiftyfivenm_lcell_comb \frequencesortie|Equal0~3 (
// Equation(s):
// \frequencesortie|Equal0~3_combout  = (\frequencesortie|Equal0~1_OTERM53  & (!\frequencesortie|Equal0~2_OTERM49  & (\frequencesortie|cpt_fs:compteur[2]~q  & \frequencesortie|Equal0~0_OTERM45 )))

	.dataa(\frequencesortie|Equal0~1_OTERM53 ),
	.datab(\frequencesortie|Equal0~2_OTERM49 ),
	.datac(\frequencesortie|cpt_fs:compteur[2]~q ),
	.datad(\frequencesortie|Equal0~0_OTERM45 ),
	.cin(gnd),
	.combout(\frequencesortie|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \frequencesortie|Equal0~3 .lut_mask = 16'h2000;
defparam \frequencesortie|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N22
fiftyfivenm_lcell_comb \frequencesortie|compteur~4 (
// Equation(s):
// \frequencesortie|compteur~4_combout  = (!\frequencesortie|Equal0~3_combout  & \frequencesortie|Add0~24_OTERM17 )

	.dataa(\frequencesortie|Equal0~3_combout ),
	.datab(gnd),
	.datac(\frequencesortie|Add0~24_OTERM17 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\frequencesortie|compteur~4_combout ),
	.cout());
// synopsys translate_off
defparam \frequencesortie|compteur~4 .lut_mask = 16'h5050;
defparam \frequencesortie|compteur~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N30
fiftyfivenm_lcell_comb \frequencesortie|Add0~24 (
// Equation(s):
// \frequencesortie|Add0~24_combout  = \frequencesortie|Add0~23  $ (!\frequencesortie|compteur~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\frequencesortie|compteur~4_combout ),
	.cin(\frequencesortie|Add0~23 ),
	.combout(\frequencesortie|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \frequencesortie|Add0~24 .lut_mask = 16'hF00F;
defparam \frequencesortie|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y49_N31
dffeas \frequencesortie|Add0~24_NEW_REG16 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\frequencesortie|Add0~24_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frequencesortie|Add0~24_OTERM17 ),
	.prn(vcc));
// synopsys translate_off
defparam \frequencesortie|Add0~24_NEW_REG16 .is_wysiwyg = "true";
defparam \frequencesortie|Add0~24_NEW_REG16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N10
fiftyfivenm_lcell_comb \frequencesortie|Equal1~2 (
// Equation(s):
// \frequencesortie|Equal1~2_combout  = (!\frequencesortie|Equal0~3_combout  & ((\frequencesortie|Add0~24_OTERM17 ) # ((\frequencesortie|Add0~14_OTERM27 ) # (\frequencesortie|Add0~16_OTERM25 ))))

	.dataa(\frequencesortie|Add0~24_OTERM17 ),
	.datab(\frequencesortie|Add0~14_OTERM27 ),
	.datac(\frequencesortie|Equal0~3_combout ),
	.datad(\frequencesortie|Add0~16_OTERM25 ),
	.cin(gnd),
	.combout(\frequencesortie|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \frequencesortie|Equal1~2 .lut_mask = 16'h0F0E;
defparam \frequencesortie|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N12
fiftyfivenm_lcell_comb \frequencesortie|Equal1~3 (
// Equation(s):
// \frequencesortie|Equal1~3_combout  = (!\frequencesortie|Equal1~2_combout  & (!\frequencesortie|Add0~8_OTERM33  & (!\frequencesortie|Add0~4_OTERM37  & !\frequencesortie|Add0~12_OTERM29 )))

	.dataa(\frequencesortie|Equal1~2_combout ),
	.datab(\frequencesortie|Add0~8_OTERM33 ),
	.datac(\frequencesortie|Add0~4_OTERM37 ),
	.datad(\frequencesortie|Add0~12_OTERM29 ),
	.cin(gnd),
	.combout(\frequencesortie|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \frequencesortie|Equal1~3 .lut_mask = 16'h0001;
defparam \frequencesortie|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N8
fiftyfivenm_lcell_comb \frequencesortie|sena~0 (
// Equation(s):
// \frequencesortie|sena~0_combout  = (!\frequencesortie|compteur~1_combout  & (!\frequencesortie|Add0~10_OTERM31  & (\frequencesortie|Add0~2_OTERM39  & \frequencesortie|Add0~0_OTERM41 )))

	.dataa(\frequencesortie|compteur~1_combout ),
	.datab(\frequencesortie|Add0~10_OTERM31 ),
	.datac(\frequencesortie|Add0~2_OTERM39 ),
	.datad(\frequencesortie|Add0~0_OTERM41 ),
	.cin(gnd),
	.combout(\frequencesortie|sena~0_combout ),
	.cout());
// synopsys translate_off
defparam \frequencesortie|sena~0 .lut_mask = 16'h1000;
defparam \frequencesortie|sena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N16
fiftyfivenm_lcell_comb \frequencesortie|sena~1 (
// Equation(s):
// \frequencesortie|sena~1_combout  = (!\frequencesortie|Add0~20_OTERM21  & (!\frequencesortie|compteur~0_combout  & (\frequencesortie|sena~0_combout  & !\frequencesortie|Add0~22_OTERM19 )))

	.dataa(\frequencesortie|Add0~20_OTERM21 ),
	.datab(\frequencesortie|compteur~0_combout ),
	.datac(\frequencesortie|sena~0_combout ),
	.datad(\frequencesortie|Add0~22_OTERM19 ),
	.cin(gnd),
	.combout(\frequencesortie|sena~1_combout ),
	.cout());
// synopsys translate_off
defparam \frequencesortie|sena~1 .lut_mask = 16'h0010;
defparam \frequencesortie|sena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N0
fiftyfivenm_lcell_comb \frequencesortie|Equal1~4 (
// Equation(s):
// \frequencesortie|Equal1~4_combout  = (!\frequencesortie|Equal0~3_combout  & (\frequencesortie|Add0~10_OTERM31  & (!\frequencesortie|Add0~2_OTERM39  & !\frequencesortie|Add0~0_OTERM41 )))

	.dataa(\frequencesortie|Equal0~3_combout ),
	.datab(\frequencesortie|Add0~10_OTERM31 ),
	.datac(\frequencesortie|Add0~2_OTERM39 ),
	.datad(\frequencesortie|Add0~0_OTERM41 ),
	.cin(gnd),
	.combout(\frequencesortie|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \frequencesortie|Equal1~4 .lut_mask = 16'h0004;
defparam \frequencesortie|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N4
fiftyfivenm_lcell_comb \frequencesortie|Equal1~6 (
// Equation(s):
// \frequencesortie|Equal1~6_combout  = (\frequencesortie|Add0~6_OTERM35  & (!\frequencesortie|Equal0~3_combout  & \frequencesortie|Equal1~4_combout ))

	.dataa(gnd),
	.datab(\frequencesortie|Add0~6_OTERM35 ),
	.datac(\frequencesortie|Equal0~3_combout ),
	.datad(\frequencesortie|Equal1~4_combout ),
	.cin(gnd),
	.combout(\frequencesortie|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \frequencesortie|Equal1~6 .lut_mask = 16'h0C00;
defparam \frequencesortie|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N2
fiftyfivenm_lcell_comb \frequencesortie|Equal1~5 (
// Equation(s):
// \frequencesortie|Equal1~5_combout  = (\frequencesortie|Add0~20_OTERM21  & (\frequencesortie|Add0~18_OTERM23  & (\frequencesortie|Equal1~6_combout  & \frequencesortie|Add0~22_OTERM19 )))

	.dataa(\frequencesortie|Add0~20_OTERM21 ),
	.datab(\frequencesortie|Add0~18_OTERM23 ),
	.datac(\frequencesortie|Equal1~6_combout ),
	.datad(\frequencesortie|Add0~22_OTERM19 ),
	.cin(gnd),
	.combout(\frequencesortie|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \frequencesortie|Equal1~5 .lut_mask = 16'h8000;
defparam \frequencesortie|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N30
fiftyfivenm_lcell_comb \frequencesortie|sena~2 (
// Equation(s):
// \frequencesortie|sena~2_combout  = (\frequencesortie|Equal1~3_combout  & (!\frequencesortie|Equal1~5_combout  & ((\frequencesortie|sena~1_combout ) # (\frequencesortie|sena~q )))) # (!\frequencesortie|Equal1~3_combout  & (((\frequencesortie|sena~q ))))

	.dataa(\frequencesortie|Equal1~3_combout ),
	.datab(\frequencesortie|sena~1_combout ),
	.datac(\frequencesortie|sena~q ),
	.datad(\frequencesortie|Equal1~5_combout ),
	.cin(gnd),
	.combout(\frequencesortie|sena~2_combout ),
	.cout());
// synopsys translate_off
defparam \frequencesortie|sena~2 .lut_mask = 16'h50F8;
defparam \frequencesortie|sena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N31
dffeas \frequencesortie|sena (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\frequencesortie|sena~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frequencesortie|sena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \frequencesortie|sena .is_wysiwyg = "true";
defparam \frequencesortie|sena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N14
fiftyfivenm_lcell_comb \interface_DAC|Add0~0 (
// Equation(s):
// \interface_DAC|Add0~1  = CARRY(!\frequencesortie|Add0~0_OTERM41 )

	.dataa(gnd),
	.datab(\frequencesortie|Add0~0_OTERM41 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\interface_DAC|Add0~1 ));
// synopsys translate_off
defparam \interface_DAC|Add0~0 .lut_mask = 16'hFF33;
defparam \interface_DAC|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N16
fiftyfivenm_lcell_comb \interface_DAC|Add0~2 (
// Equation(s):
// \interface_DAC|Add0~2_combout  = (\frequencesortie|Add0~2_OTERM39  & (!\interface_DAC|Add0~1 )) # (!\frequencesortie|Add0~2_OTERM39  & ((\interface_DAC|Add0~1 ) # (GND)))
// \interface_DAC|Add0~3  = CARRY((!\interface_DAC|Add0~1 ) # (!\frequencesortie|Add0~2_OTERM39 ))

	.dataa(\frequencesortie|Add0~2_OTERM39 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface_DAC|Add0~1 ),
	.combout(\interface_DAC|Add0~2_combout ),
	.cout(\interface_DAC|Add0~3 ));
// synopsys translate_off
defparam \interface_DAC|Add0~2 .lut_mask = 16'h5A5F;
defparam \interface_DAC|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N18
fiftyfivenm_lcell_comb \interface_DAC|Add0~4 (
// Equation(s):
// \interface_DAC|Add0~4_combout  = (\interface_DAC|count~0_combout  & (\interface_DAC|Add0~3  $ (GND))) # (!\interface_DAC|count~0_combout  & (!\interface_DAC|Add0~3  & VCC))
// \interface_DAC|Add0~5  = CARRY((\interface_DAC|count~0_combout  & !\interface_DAC|Add0~3 ))

	.dataa(\interface_DAC|count~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface_DAC|Add0~3 ),
	.combout(\interface_DAC|Add0~4_combout ),
	.cout(\interface_DAC|Add0~5 ));
// synopsys translate_off
defparam \interface_DAC|Add0~4 .lut_mask = 16'hA50A;
defparam \interface_DAC|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y49_N19
dffeas \interface_DAC|Add0~4_NEW_REG8 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\interface_DAC|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|Add0~4_OTERM9 ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|Add0~4_NEW_REG8 .is_wysiwyg = "true";
defparam \interface_DAC|Add0~4_NEW_REG8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N20
fiftyfivenm_lcell_comb \interface_DAC|count~0 (
// Equation(s):
// \interface_DAC|count~0_combout  = (!\interface_DAC|Equal0~1_combout  & \interface_DAC|Add0~4_OTERM9 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface_DAC|Equal0~1_combout ),
	.datad(\interface_DAC|Add0~4_OTERM9 ),
	.cin(gnd),
	.combout(\interface_DAC|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|count~0 .lut_mask = 16'h0F00;
defparam \interface_DAC|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N20
fiftyfivenm_lcell_comb \interface_DAC|Add0~6 (
// Equation(s):
// \interface_DAC|Add0~6_combout  = (\interface_DAC|count~3_combout  & (!\interface_DAC|Add0~5 )) # (!\interface_DAC|count~3_combout  & ((\interface_DAC|Add0~5 ) # (GND)))
// \interface_DAC|Add0~7  = CARRY((!\interface_DAC|Add0~5 ) # (!\interface_DAC|count~3_combout ))

	.dataa(\interface_DAC|count~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface_DAC|Add0~5 ),
	.combout(\interface_DAC|Add0~6_combout ),
	.cout(\interface_DAC|Add0~7 ));
// synopsys translate_off
defparam \interface_DAC|Add0~6 .lut_mask = 16'h5A5F;
defparam \interface_DAC|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y49_N21
dffeas \interface_DAC|Add0~6_NEW_REG6 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\interface_DAC|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|Add0~6_OTERM7 ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|Add0~6_NEW_REG6 .is_wysiwyg = "true";
defparam \interface_DAC|Add0~6_NEW_REG6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N12
fiftyfivenm_lcell_comb \interface_DAC|count~3 (
// Equation(s):
// \interface_DAC|count~3_combout  = (!\interface_DAC|Equal0~1_combout  & \interface_DAC|Add0~6_OTERM7 )

	.dataa(\interface_DAC|Equal0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface_DAC|Add0~6_OTERM7 ),
	.cin(gnd),
	.combout(\interface_DAC|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|count~3 .lut_mask = 16'h5500;
defparam \interface_DAC|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y49_N13
dffeas \interface_DAC|count[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\interface_DAC|count~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|count[3] .is_wysiwyg = "true";
defparam \interface_DAC|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N22
fiftyfivenm_lcell_comb \interface_DAC|Add0~8 (
// Equation(s):
// \interface_DAC|Add0~8_combout  = (\interface_DAC|count~2_combout  & (\interface_DAC|Add0~7  $ (GND))) # (!\interface_DAC|count~2_combout  & (!\interface_DAC|Add0~7  & VCC))
// \interface_DAC|Add0~9  = CARRY((\interface_DAC|count~2_combout  & !\interface_DAC|Add0~7 ))

	.dataa(\interface_DAC|count~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface_DAC|Add0~7 ),
	.combout(\interface_DAC|Add0~8_combout ),
	.cout(\interface_DAC|Add0~9 ));
// synopsys translate_off
defparam \interface_DAC|Add0~8 .lut_mask = 16'hA50A;
defparam \interface_DAC|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y49_N23
dffeas \interface_DAC|Add0~8_NEW_REG4 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\interface_DAC|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|Add0~8_OTERM5 ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|Add0~8_NEW_REG4 .is_wysiwyg = "true";
defparam \interface_DAC|Add0~8_NEW_REG4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N10
fiftyfivenm_lcell_comb \interface_DAC|count~2 (
// Equation(s):
// \interface_DAC|count~2_combout  = (\interface_DAC|Add0~8_OTERM5  & !\interface_DAC|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface_DAC|Add0~8_OTERM5 ),
	.datad(\interface_DAC|Equal0~1_combout ),
	.cin(gnd),
	.combout(\interface_DAC|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|count~2 .lut_mask = 16'h00F0;
defparam \interface_DAC|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N24
fiftyfivenm_lcell_comb \interface_DAC|Add0~10 (
// Equation(s):
// \interface_DAC|Add0~10_combout  = (\interface_DAC|count~4_combout  & (!\interface_DAC|Add0~9 )) # (!\interface_DAC|count~4_combout  & ((\interface_DAC|Add0~9 ) # (GND)))
// \interface_DAC|Add0~11  = CARRY((!\interface_DAC|Add0~9 ) # (!\interface_DAC|count~4_combout ))

	.dataa(\interface_DAC|count~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface_DAC|Add0~9 ),
	.combout(\interface_DAC|Add0~10_combout ),
	.cout(\interface_DAC|Add0~11 ));
// synopsys translate_off
defparam \interface_DAC|Add0~10 .lut_mask = 16'h5A5F;
defparam \interface_DAC|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N26
fiftyfivenm_lcell_comb \interface_DAC|Add0~12 (
// Equation(s):
// \interface_DAC|Add0~12_combout  = \interface_DAC|Add0~11  $ (!\interface_DAC|count~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface_DAC|count~1_combout ),
	.cin(\interface_DAC|Add0~11 ),
	.combout(\interface_DAC|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Add0~12 .lut_mask = 16'hF00F;
defparam \interface_DAC|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y49_N27
dffeas \interface_DAC|Add0~12_NEW_REG0 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\interface_DAC|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|Add0~12_OTERM1 ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|Add0~12_NEW_REG0 .is_wysiwyg = "true";
defparam \interface_DAC|Add0~12_NEW_REG0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N30
fiftyfivenm_lcell_comb \interface_DAC|count~1 (
// Equation(s):
// \interface_DAC|count~1_combout  = (\interface_DAC|Add0~12_OTERM1  & !\interface_DAC|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface_DAC|Add0~12_OTERM1 ),
	.datad(\interface_DAC|Equal0~1_combout ),
	.cin(gnd),
	.combout(\interface_DAC|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|count~1 .lut_mask = 16'h00F0;
defparam \interface_DAC|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N8
fiftyfivenm_lcell_comb \interface_DAC|Equal0~0 (
// Equation(s):
// \interface_DAC|Equal0~0_combout  = (\interface_DAC|count~4_combout  & (\interface_DAC|count~1_combout  & (!\frequencesortie|Add0~0_OTERM41  & \frequencesortie|Add0~2_OTERM39 )))

	.dataa(\interface_DAC|count~4_combout ),
	.datab(\interface_DAC|count~1_combout ),
	.datac(\frequencesortie|Add0~0_OTERM41 ),
	.datad(\frequencesortie|Add0~2_OTERM39 ),
	.cin(gnd),
	.combout(\interface_DAC|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Equal0~0 .lut_mask = 16'h0800;
defparam \interface_DAC|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y49_N9
dffeas \interface_DAC|Equal0~0_NEW_REG46 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\interface_DAC|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|Equal0~0_OTERM47 ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|Equal0~0_NEW_REG46 .is_wysiwyg = "true";
defparam \interface_DAC|Equal0~0_NEW_REG46 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y49_N5
dffeas \interface_DAC|count[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\interface_DAC|count~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|count[2] .is_wysiwyg = "true";
defparam \interface_DAC|count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y49_N11
dffeas \interface_DAC|count[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\interface_DAC|count~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|count[4] .is_wysiwyg = "true";
defparam \interface_DAC|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N4
fiftyfivenm_lcell_comb \interface_DAC|Equal0~1 (
// Equation(s):
// \interface_DAC|Equal0~1_combout  = (\interface_DAC|count [3] & (\interface_DAC|Equal0~0_OTERM47  & (!\interface_DAC|count [2] & \interface_DAC|count [4])))

	.dataa(\interface_DAC|count [3]),
	.datab(\interface_DAC|Equal0~0_OTERM47 ),
	.datac(\interface_DAC|count [2]),
	.datad(\interface_DAC|count [4]),
	.cin(gnd),
	.combout(\interface_DAC|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Equal0~1 .lut_mask = 16'h0800;
defparam \interface_DAC|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N4
fiftyfivenm_lcell_comb \interface_DAC|count~4 (
// Equation(s):
// \interface_DAC|count~4_combout  = (!\interface_DAC|Equal0~1_combout  & \interface_DAC|Add0~10_OTERM3 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface_DAC|Equal0~1_combout ),
	.datad(\interface_DAC|Add0~10_OTERM3 ),
	.cin(gnd),
	.combout(\interface_DAC|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|count~4 .lut_mask = 16'h0F00;
defparam \interface_DAC|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y49_N25
dffeas \interface_DAC|Add0~10_NEW_REG2 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\interface_DAC|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|Add0~10_OTERM3 ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|Add0~10_NEW_REG2 .is_wysiwyg = "true";
defparam \interface_DAC|Add0~10_NEW_REG2 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y49_N17
dffeas \interface_DAC|Add0~2_NEW_REG10 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\interface_DAC|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|Add0~2_OTERM11 ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|Add0~2_NEW_REG10 .is_wysiwyg = "true";
defparam \interface_DAC|Add0~2_NEW_REG10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N14
fiftyfivenm_lcell_comb \interface_DAC|LessThan2~0 (
// Equation(s):
// \interface_DAC|LessThan2~0_combout  = (((!\interface_DAC|Add0~4_OTERM9 ) # (!\interface_DAC|Add0~2_OTERM11 )) # (!\interface_DAC|Add0~6_OTERM7 )) # (!\interface_DAC|Add0~8_OTERM5 )

	.dataa(\interface_DAC|Add0~8_OTERM5 ),
	.datab(\interface_DAC|Add0~6_OTERM7 ),
	.datac(\interface_DAC|Add0~2_OTERM11 ),
	.datad(\interface_DAC|Add0~4_OTERM9 ),
	.cin(gnd),
	.combout(\interface_DAC|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|LessThan2~0 .lut_mask = 16'h7FFF;
defparam \interface_DAC|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N30
fiftyfivenm_lcell_comb \interface_DAC|Add0~0_RTM015 (
// Equation(s):
// \interface_DAC|Add0~0_RTM015_combout  = !\frequencesortie|Add0~0_OTERM41 

	.dataa(gnd),
	.datab(gnd),
	.datac(\frequencesortie|Add0~0_OTERM41 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface_DAC|Add0~0_RTM015_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Add0~0_RTM015 .lut_mask = 16'h0F0F;
defparam \interface_DAC|Add0~0_RTM015 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y49_N31
dffeas \interface_DAC|Add0~0_NEW_REG12 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\interface_DAC|Add0~0_RTM015_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|Add0~0_OTERM13 ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|Add0~0_NEW_REG12 .is_wysiwyg = "true";
defparam \interface_DAC|Add0~0_NEW_REG12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N0
fiftyfivenm_lcell_comb \interface_DAC|LessThan1~0 (
// Equation(s):
// \interface_DAC|LessThan1~0_combout  = (!\interface_DAC|Equal0~1_combout  & ((\interface_DAC|Add0~10_OTERM3 ) # ((!\interface_DAC|LessThan2~0_combout  & !\interface_DAC|Add0~0_OTERM13 ))))

	.dataa(\interface_DAC|Add0~10_OTERM3 ),
	.datab(\interface_DAC|Equal0~1_combout ),
	.datac(\interface_DAC|LessThan2~0_combout ),
	.datad(\interface_DAC|Add0~0_OTERM13 ),
	.cin(gnd),
	.combout(\interface_DAC|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|LessThan1~0 .lut_mask = 16'h2223;
defparam \interface_DAC|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N10
fiftyfivenm_lcell_comb \interface_DAC|data_clk~4 (
// Equation(s):
// \interface_DAC|data_clk~4_combout  = (\interface_DAC|Add0~8_OTERM5  & (\interface_DAC|Add0~6_OTERM7  & ((\interface_DAC|Add0~2_OTERM11 ) # (!\interface_DAC|Add0~0_OTERM13 ))))

	.dataa(\interface_DAC|Add0~8_OTERM5 ),
	.datab(\interface_DAC|Add0~6_OTERM7 ),
	.datac(\interface_DAC|Add0~2_OTERM11 ),
	.datad(\interface_DAC|Add0~0_OTERM13 ),
	.cin(gnd),
	.combout(\interface_DAC|data_clk~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_clk~4 .lut_mask = 16'h8088;
defparam \interface_DAC|data_clk~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N28
fiftyfivenm_lcell_comb \interface_DAC|data_clk~5 (
// Equation(s):
// \interface_DAC|data_clk~5_combout  = (\interface_DAC|data_clk~4_combout  & ((\interface_DAC|Add0~10_OTERM3  & ((\interface_DAC|Add0~2_OTERM11 ))) # (!\interface_DAC|Add0~10_OTERM3  & (\interface_DAC|Add0~4_OTERM9 ))))

	.dataa(\interface_DAC|Add0~10_OTERM3 ),
	.datab(\interface_DAC|Add0~4_OTERM9 ),
	.datac(\interface_DAC|data_clk~4_combout ),
	.datad(\interface_DAC|Add0~2_OTERM11 ),
	.cin(gnd),
	.combout(\interface_DAC|data_clk~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_clk~5 .lut_mask = 16'hE040;
defparam \interface_DAC|data_clk~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N0
fiftyfivenm_lcell_comb \interface_DAC|data_clk~6 (
// Equation(s):
// \interface_DAC|data_clk~6_combout  = (\interface_DAC|data_clk~5_combout  & ((\interface_DAC|count~1_combout ) # ((\interface_DAC|count~0_combout  & \interface_DAC|Add0~10_OTERM3 )))) # (!\interface_DAC|data_clk~5_combout  & 
// (((\interface_DAC|Add0~10_OTERM3  & \interface_DAC|count~1_combout ))))

	.dataa(\interface_DAC|count~0_combout ),
	.datab(\interface_DAC|data_clk~5_combout ),
	.datac(\interface_DAC|Add0~10_OTERM3 ),
	.datad(\interface_DAC|count~1_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_clk~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_clk~6 .lut_mask = 16'hFC80;
defparam \interface_DAC|data_clk~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N8
fiftyfivenm_lcell_comb \interface_DAC|data_clk~2 (
// Equation(s):
// \interface_DAC|data_clk~2_combout  = (\interface_DAC|Add0~10_OTERM3  & (\interface_DAC|Add0~6_OTERM7  & (!\interface_DAC|Equal0~1_combout  & \interface_DAC|Add0~8_OTERM5 )))

	.dataa(\interface_DAC|Add0~10_OTERM3 ),
	.datab(\interface_DAC|Add0~6_OTERM7 ),
	.datac(\interface_DAC|Equal0~1_combout ),
	.datad(\interface_DAC|Add0~8_OTERM5 ),
	.cin(gnd),
	.combout(\interface_DAC|data_clk~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_clk~2 .lut_mask = 16'h0800;
defparam \interface_DAC|data_clk~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N26
fiftyfivenm_lcell_comb \interface_DAC|data_clk~0 (
// Equation(s):
// \interface_DAC|data_clk~0_combout  = (((\interface_DAC|Add0~0_OTERM13 ) # (!\interface_DAC|Add0~2_OTERM11 )) # (!\interface_DAC|Add0~4_OTERM9 )) # (!\interface_DAC|Add0~6_OTERM7 )

	.dataa(\interface_DAC|Add0~6_OTERM7 ),
	.datab(\interface_DAC|Add0~4_OTERM9 ),
	.datac(\interface_DAC|Add0~2_OTERM11 ),
	.datad(\interface_DAC|Add0~0_OTERM13 ),
	.cin(gnd),
	.combout(\interface_DAC|data_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_clk~0 .lut_mask = 16'hFF7F;
defparam \interface_DAC|data_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N18
fiftyfivenm_lcell_comb \interface_DAC|data_clk~1 (
// Equation(s):
// \interface_DAC|data_clk~1_combout  = (\interface_DAC|data_clk~0_combout  & (((\interface_DAC|Equal0~1_combout )) # (!\interface_DAC|Add0~10_OTERM3 ))) # (!\interface_DAC|data_clk~0_combout  & (!\interface_DAC|Add0~8_OTERM5  & 
// ((\interface_DAC|Equal0~1_combout ) # (!\interface_DAC|Add0~10_OTERM3 ))))

	.dataa(\interface_DAC|data_clk~0_combout ),
	.datab(\interface_DAC|Add0~10_OTERM3 ),
	.datac(\interface_DAC|Equal0~1_combout ),
	.datad(\interface_DAC|Add0~8_OTERM5 ),
	.cin(gnd),
	.combout(\interface_DAC|data_clk~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_clk~1 .lut_mask = 16'hA2F3;
defparam \interface_DAC|data_clk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N2
fiftyfivenm_lcell_comb \interface_DAC|data_clk~3 (
// Equation(s):
// \interface_DAC|data_clk~3_combout  = (\interface_DAC|data_clk~1_combout ) # ((\interface_DAC|count~0_combout  & (\interface_DAC|Add0~2_OTERM11  & \interface_DAC|data_clk~2_combout )))

	.dataa(\interface_DAC|count~0_combout ),
	.datab(\interface_DAC|Add0~2_OTERM11 ),
	.datac(\interface_DAC|data_clk~2_combout ),
	.datad(\interface_DAC|data_clk~1_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_clk~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_clk~3 .lut_mask = 16'hFF80;
defparam \interface_DAC|data_clk~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N2
fiftyfivenm_lcell_comb \interface_DAC|data_clk~7 (
// Equation(s):
// \interface_DAC|data_clk~7_combout  = (\interface_DAC|count~1_combout  & (((!\interface_DAC|data_clk~6_combout )))) # (!\interface_DAC|count~1_combout  & (\interface_DAC|LessThan1~0_combout  & ((\interface_DAC|data_clk~6_combout ) # 
// (!\interface_DAC|data_clk~3_combout ))))

	.dataa(\interface_DAC|LessThan1~0_combout ),
	.datab(\interface_DAC|data_clk~6_combout ),
	.datac(\interface_DAC|data_clk~3_combout ),
	.datad(\interface_DAC|count~1_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_clk~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_clk~7 .lut_mask = 16'h338A;
defparam \interface_DAC|data_clk~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y50_N3
dffeas \interface_DAC|data_clk (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\interface_DAC|data_clk~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|data_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|data_clk .is_wysiwyg = "true";
defparam \interface_DAC|data_clk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G10
fiftyfivenm_clkctrl \interface_DAC|data_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\interface_DAC|data_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\interface_DAC|data_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \interface_DAC|data_clk~clkctrl .clock_type = "global clock";
defparam \interface_DAC|data_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N20
fiftyfivenm_lcell_comb \interface_DAC|bit_cnt[0]~1 (
// Equation(s):
// \interface_DAC|bit_cnt[0]~1_combout  = !\interface_DAC|bit_cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface_DAC|bit_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface_DAC|bit_cnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|bit_cnt[0]~1 .lut_mask = 16'h0F0F;
defparam \interface_DAC|bit_cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N22
fiftyfivenm_lcell_comb \interface_DAC|bit_cnt~0 (
// Equation(s):
// \interface_DAC|bit_cnt~0_combout  = \interface_DAC|bit_cnt [1] $ (\interface_DAC|bit_cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface_DAC|bit_cnt [1]),
	.datad(\interface_DAC|bit_cnt [0]),
	.cin(gnd),
	.combout(\interface_DAC|bit_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|bit_cnt~0 .lut_mask = 16'h0FF0;
defparam \interface_DAC|bit_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N23
dffeas \interface_DAC|bit_cnt[1] (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|bit_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface_DAC|WideOr8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|bit_cnt[1] .is_wysiwyg = "true";
defparam \interface_DAC|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N16
fiftyfivenm_lcell_comb \interface_DAC|Equal1~0 (
// Equation(s):
// \interface_DAC|Equal1~0_combout  = (\interface_DAC|bit_cnt [1] & (\interface_DAC|bit_cnt [0] & \interface_DAC|bit_cnt [2]))

	.dataa(gnd),
	.datab(\interface_DAC|bit_cnt [1]),
	.datac(\interface_DAC|bit_cnt [0]),
	.datad(\interface_DAC|bit_cnt [2]),
	.cin(gnd),
	.combout(\interface_DAC|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Equal1~0 .lut_mask = 16'hC000;
defparam \interface_DAC|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N16
fiftyfivenm_lcell_comb \interface_DAC|Selector8~0 (
// Equation(s):
// \interface_DAC|Selector8~0_combout  = (!\interface_DAC|state.stop~q  & ((\interface_DAC|state.ready~q ) # (\frequencesortie|sena~q )))

	.dataa(\interface_DAC|state.stop~q ),
	.datab(gnd),
	.datac(\interface_DAC|state.ready~q ),
	.datad(\frequencesortie|sena~q ),
	.cin(gnd),
	.combout(\interface_DAC|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Selector8~0 .lut_mask = 16'h5550;
defparam \interface_DAC|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N17
dffeas \interface_DAC|state.ready (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|state.ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|state.ready .is_wysiwyg = "true";
defparam \interface_DAC|state.ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N24
fiftyfivenm_lcell_comb \interface_DAC|Selector9~0 (
// Equation(s):
// \interface_DAC|Selector9~0_combout  = (\frequencesortie|sena~q  & !\interface_DAC|state.ready~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\frequencesortie|sena~q ),
	.datad(\interface_DAC|state.ready~q ),
	.cin(gnd),
	.combout(\interface_DAC|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Selector9~0 .lut_mask = 16'h00F0;
defparam \interface_DAC|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N25
dffeas \interface_DAC|state.start (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|state.start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|state.start .is_wysiwyg = "true";
defparam \interface_DAC|state.start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N24
fiftyfivenm_lcell_comb \interface_DAC|Selector10~0 (
// Equation(s):
// \interface_DAC|Selector10~0_combout  = (\interface_DAC|state.start~q ) # ((\interface_DAC|state.command~q  & !\interface_DAC|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\interface_DAC|state.start~q ),
	.datac(\interface_DAC|state.command~q ),
	.datad(\interface_DAC|Equal1~0_combout ),
	.cin(gnd),
	.combout(\interface_DAC|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Selector10~0 .lut_mask = 16'hCCFC;
defparam \interface_DAC|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N25
dffeas \interface_DAC|state.command (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|state.command~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|state.command .is_wysiwyg = "true";
defparam \interface_DAC|state.command .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N12
fiftyfivenm_lcell_comb \interface_DAC|state~16 (
// Equation(s):
// \interface_DAC|state~16_combout  = (\interface_DAC|bit_cnt [2] & (\interface_DAC|bit_cnt [0] & (\interface_DAC|bit_cnt [1] & \interface_DAC|state.command~q )))

	.dataa(\interface_DAC|bit_cnt [2]),
	.datab(\interface_DAC|bit_cnt [0]),
	.datac(\interface_DAC|bit_cnt [1]),
	.datad(\interface_DAC|state.command~q ),
	.cin(gnd),
	.combout(\interface_DAC|state~16_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|state~16 .lut_mask = 16'h8000;
defparam \interface_DAC|state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N13
dffeas \interface_DAC|state.slv_ack1 (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|state~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|state.slv_ack1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|state.slv_ack1 .is_wysiwyg = "true";
defparam \interface_DAC|state.slv_ack1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N30
fiftyfivenm_lcell_comb \interface_DAC|Selector11~0 (
// Equation(s):
// \interface_DAC|Selector11~0_combout  = (\interface_DAC|state.slv_ack1~q ) # ((!\interface_DAC|Equal1~0_combout  & \interface_DAC|state.wr1~q ))

	.dataa(gnd),
	.datab(\interface_DAC|Equal1~0_combout ),
	.datac(\interface_DAC|state.wr1~q ),
	.datad(\interface_DAC|state.slv_ack1~q ),
	.cin(gnd),
	.combout(\interface_DAC|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Selector11~0 .lut_mask = 16'hFF30;
defparam \interface_DAC|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N31
dffeas \interface_DAC|state.wr1 (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|state.wr1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|state.wr1 .is_wysiwyg = "true";
defparam \interface_DAC|state.wr1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N4
fiftyfivenm_lcell_comb \interface_DAC|state~15 (
// Equation(s):
// \interface_DAC|state~15_combout  = (\interface_DAC|bit_cnt [0] & (\interface_DAC|bit_cnt [1] & (\interface_DAC|bit_cnt [2] & \interface_DAC|state.wr1~q )))

	.dataa(\interface_DAC|bit_cnt [0]),
	.datab(\interface_DAC|bit_cnt [1]),
	.datac(\interface_DAC|bit_cnt [2]),
	.datad(\interface_DAC|state.wr1~q ),
	.cin(gnd),
	.combout(\interface_DAC|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|state~15 .lut_mask = 16'h8000;
defparam \interface_DAC|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N5
dffeas \interface_DAC|state.slv_ack2 (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|state~15_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|state.slv_ack2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|state.slv_ack2 .is_wysiwyg = "true";
defparam \interface_DAC|state.slv_ack2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N10
fiftyfivenm_lcell_comb \interface_DAC|Selector12~0 (
// Equation(s):
// \interface_DAC|Selector12~0_combout  = (\interface_DAC|state.wr2~q  & (((!\interface_DAC|bit_cnt [0]) # (!\interface_DAC|bit_cnt [1])) # (!\interface_DAC|bit_cnt [2])))

	.dataa(\interface_DAC|bit_cnt [2]),
	.datab(\interface_DAC|bit_cnt [1]),
	.datac(\interface_DAC|bit_cnt [0]),
	.datad(\interface_DAC|state.wr2~q ),
	.cin(gnd),
	.combout(\interface_DAC|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Selector12~0 .lut_mask = 16'h7F00;
defparam \interface_DAC|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N18
fiftyfivenm_lcell_comb \interface_DAC|Selector12~1 (
// Equation(s):
// \interface_DAC|Selector12~1_combout  = (\interface_DAC|Selector12~0_combout ) # ((\interface_DAC|state.slv_ack2~q  & \frequencesortie|sena~q ))

	.dataa(gnd),
	.datab(\interface_DAC|state.slv_ack2~q ),
	.datac(\frequencesortie|sena~q ),
	.datad(\interface_DAC|Selector12~0_combout ),
	.cin(gnd),
	.combout(\interface_DAC|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Selector12~1 .lut_mask = 16'hFFC0;
defparam \interface_DAC|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N19
dffeas \interface_DAC|state.wr2 (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|state.wr2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|state.wr2 .is_wysiwyg = "true";
defparam \interface_DAC|state.wr2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N2
fiftyfivenm_lcell_comb \interface_DAC|WideOr8~0 (
// Equation(s):
// \interface_DAC|WideOr8~0_combout  = (\interface_DAC|state.wr2~q ) # ((\interface_DAC|state.command~q ) # (\interface_DAC|state.wr1~q ))

	.dataa(gnd),
	.datab(\interface_DAC|state.wr2~q ),
	.datac(\interface_DAC|state.command~q ),
	.datad(\interface_DAC|state.wr1~q ),
	.cin(gnd),
	.combout(\interface_DAC|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|WideOr8~0 .lut_mask = 16'hFFFC;
defparam \interface_DAC|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N21
dffeas \interface_DAC|bit_cnt[0] (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|bit_cnt[0]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface_DAC|WideOr8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|bit_cnt[0] .is_wysiwyg = "true";
defparam \interface_DAC|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N30
fiftyfivenm_lcell_comb \interface_DAC|Add1~0 (
// Equation(s):
// \interface_DAC|Add1~0_combout  = \interface_DAC|bit_cnt [2] $ (((\interface_DAC|bit_cnt [0] & \interface_DAC|bit_cnt [1])))

	.dataa(gnd),
	.datab(\interface_DAC|bit_cnt [0]),
	.datac(\interface_DAC|bit_cnt [2]),
	.datad(\interface_DAC|bit_cnt [1]),
	.cin(gnd),
	.combout(\interface_DAC|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Add1~0 .lut_mask = 16'h3CF0;
defparam \interface_DAC|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N31
dffeas \interface_DAC|bit_cnt[2] (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface_DAC|WideOr8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|bit_cnt[2] .is_wysiwyg = "true";
defparam \interface_DAC|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N30
fiftyfivenm_lcell_comb \interface_DAC|state~14 (
// Equation(s):
// \interface_DAC|state~14_combout  = (\interface_DAC|bit_cnt [2] & (\interface_DAC|bit_cnt [1] & (\interface_DAC|bit_cnt [0] & \interface_DAC|state.wr2~q )))

	.dataa(\interface_DAC|bit_cnt [2]),
	.datab(\interface_DAC|bit_cnt [1]),
	.datac(\interface_DAC|bit_cnt [0]),
	.datad(\interface_DAC|state.wr2~q ),
	.cin(gnd),
	.combout(\interface_DAC|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|state~14 .lut_mask = 16'h8000;
defparam \interface_DAC|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N31
dffeas \interface_DAC|state.slv_ack3 (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|state~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|state.slv_ack3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|state.slv_ack3 .is_wysiwyg = "true";
defparam \interface_DAC|state.slv_ack3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N26
fiftyfivenm_lcell_comb \interface_DAC|Selector13~0 (
// Equation(s):
// \interface_DAC|Selector13~0_combout  = (\interface_DAC|state.slv_ack3~q ) # ((\interface_DAC|state.slv_ack2~q  & !\frequencesortie|sena~q ))

	.dataa(\interface_DAC|state.slv_ack3~q ),
	.datab(\interface_DAC|state.slv_ack2~q ),
	.datac(\frequencesortie|sena~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface_DAC|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Selector13~0 .lut_mask = 16'hAEAE;
defparam \interface_DAC|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N27
dffeas \interface_DAC|state.stop (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|state.stop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|state.stop .is_wysiwyg = "true";
defparam \interface_DAC|state.stop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N12
fiftyfivenm_lcell_comb \interface_DAC|Selector15~8 (
// Equation(s):
// \interface_DAC|Selector15~8_combout  = ((!\interface_DAC|state.stop~q  & (!\interface_DAC|state.slv_ack3~q  & \interface_DAC|state.ready~q ))) # (!\interface_DAC|sda_int~q )

	.dataa(\interface_DAC|state.stop~q ),
	.datab(\interface_DAC|sda_int~q ),
	.datac(\interface_DAC|state.slv_ack3~q ),
	.datad(\interface_DAC|state.ready~q ),
	.cin(gnd),
	.combout(\interface_DAC|Selector15~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Selector15~8 .lut_mask = 16'h3733;
defparam \interface_DAC|Selector15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N24
fiftyfivenm_lcell_comb \interface_DAC|Selector15~9 (
// Equation(s):
// \interface_DAC|Selector15~9_combout  = (\interface_DAC|Selector15~8_combout  & (((!\interface_DAC|bit_cnt~0_combout  & !\interface_DAC|Add1~0_combout )) # (!\interface_DAC|state.command~q )))

	.dataa(\interface_DAC|bit_cnt~0_combout ),
	.datab(\interface_DAC|state.command~q ),
	.datac(\interface_DAC|Add1~0_combout ),
	.datad(\interface_DAC|Selector15~8_combout ),
	.cin(gnd),
	.combout(\interface_DAC|Selector15~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Selector15~9 .lut_mask = 16'h3700;
defparam \interface_DAC|Selector15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N12
fiftyfivenm_lcell_comb \interface_DAC|Selector15~6 (
// Equation(s):
// \interface_DAC|Selector15~6_combout  = ((!\frequencesortie|sena~q  & !\interface_DAC|sda_int~q )) # (!\interface_DAC|state.slv_ack2~q )

	.dataa(\frequencesortie|sena~q ),
	.datab(gnd),
	.datac(\interface_DAC|state.slv_ack2~q ),
	.datad(\interface_DAC|sda_int~q ),
	.cin(gnd),
	.combout(\interface_DAC|Selector15~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Selector15~6 .lut_mask = 16'h0F5F;
defparam \interface_DAC|Selector15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N10
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder_combout  = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [9]

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder .lut_mask = 16'hCCCC;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N4
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~0_combout  = (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6] & (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [1] & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [0] & !\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7])))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [6]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [1]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [0]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [7]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~0 .lut_mask = 16'h0001;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N30
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~1_combout  = (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [5] & (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [3] & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [4] & !\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [2])))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [5]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [3]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [4]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|int_timer [2]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~1 .lut_mask = 16'h0001;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N8
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~2 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~2_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Equal0~0_combout  & \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~1_combout )

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~2 .lut_mask = 16'hAA00;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N12
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|pend~q ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0 .lut_mask = 16'h2020;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N8
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0_combout ) # ((\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ) # 
// ((!\u0|modular_adc_0|control_internal|u_control_fsm|Equal0~2_combout  & \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Equal0~2_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1 .lut_mask = 16'hFFBA;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y52_N11
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N24
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout  & \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q )

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout ),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum~0 .lut_mask = 16'hA0A0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N18
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~2 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~2_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q  & 
// ((!\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum~0_combout )))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & 
// (((!\u0|modular_adc_0|control_internal|u_control_fsm|pend~q )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum~0_combout )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum~0_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~2 .lut_mask = 16'h153F;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N26
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~3 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~3_combout  = ((\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~q  & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q )))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~2_combout )

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~2_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~3 .lut_mask = 16'hB0FF;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y52_N27
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N10
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q  & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q ) # 
// ((!\u0|modular_adc_0|control_internal|u_control_fsm|Equal0~2_combout  & \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT~q )))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q  & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Equal0~2_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT~q )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Equal0~2_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~0 .lut_mask = 16'hBA30;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N30
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~0_combout ) # ((\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum~0_combout  & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~q ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum~0_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1 .lut_mask = 16'hFF8C;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N18
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = 
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = 
// CARRY(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N18
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N6
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout  = (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q  & \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q )

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr .lut_mask = 16'h5050;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N20
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ 
// (((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (GND))))
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = 
// CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y51_N21
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N22
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & VCC)))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = 
// CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y51_N23
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N24
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((GND))))
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = 
// CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y51_N25
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N26
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & VCC)))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = 
// CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y51_N27
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N28
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = 
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  $ 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y51_N29
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N10
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2])))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFFFE;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N28
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFF33;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N8
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|pend~q  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|pend~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~0 .lut_mask = 16'h8080;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N2
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~q  & ((\u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~0_combout ) # 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0_combout ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~0_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1 .lut_mask = 16'hCC80;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N12
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1_combout ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hC8CC;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N30
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout  = (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout  & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ) # ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .lut_mask = 16'h0F0E;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N31
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N14
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ) # 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1_combout ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0 .lut_mask = 16'hBEFA;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N19
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N16
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  = 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .lut_mask = 16'h8800;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N8
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  = 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h8000;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N4
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) 
// # ((\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  & 
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .lut_mask = 16'hFF80;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N0
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout  = 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1_combout  & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5 .lut_mask = 16'h00D0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N1
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N16
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h00F0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N6
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q  & 
// (((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1_combout )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q  & 
// (((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1_combout ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8 .lut_mask = 16'hF222;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N6
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder_combout  = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [0]

	.dataa(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder .lut_mask = 16'hAAAA;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y52_N7
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N18
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = 
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = 
// CARRY(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N8
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q  & 
// (((\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & !\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q  & (((\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2 .lut_mask = 16'h22F2;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N19
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N20
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = 
// CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y51_N21
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N22
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = 
// CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y51_N23
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N24
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = 
// CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y51_N25
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N26
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = 
// CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y51_N27
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N28
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = 
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  $ 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y51_N29
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N6
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = 
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = 
// CARRY(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y51_N7
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N10
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~2_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 16'hF050;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N8
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = 
// CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y51_N9
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N4
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~3_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 16'hDD00;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N10
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = 
// CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y51_N11
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N12
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~4_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 16'hDD00;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N12
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = 
// CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y51_N13
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N14
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~5_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 16'hDD00;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N14
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = 
// CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y51_N15
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N30
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~6 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~6_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~6 .lut_mask = 16'hDD00;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N16
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = 
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  $ 
// (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y51_N17
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N0
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~7 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~7_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q ),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~7 .lut_mask = 16'hF050;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y52_N1
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [1]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y52_N19
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [2]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y52_N21
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [3]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y52_N23
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [4]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y52_N25
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [5]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y52_N27
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [6]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y52_N29
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [7]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y52_N31
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [8]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y52_N17
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [10]),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N12
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder_combout  = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [11]

	.dataa(\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder .lut_mask = 16'hAAAA;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y52_N13
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y51_N0
fiftyfivenm_ram_block \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.ena0(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [11],\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [10],\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [9],
\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [8],\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [7],\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [6],\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [5],
\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [4],\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [3],\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [2],\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [1],
\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [0]}),
	.portaaddr({\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~7_combout ,\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~6_combout ,
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~5_combout ,\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~4_combout ,
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~3_combout ,\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ALTSYNCRAM";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 12;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N14
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add1~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [0] & ((GND) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b 
// [0]))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [0] & (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] $ (GND)))
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~1  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [0]) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [0]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~0_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~1 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~0 .lut_mask = 16'h66BB;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N14
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~18 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~18_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [0] & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~0_combout  $ (VCC))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [0] & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~0_combout  & VCC))
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~19  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [0] & \u0|modular_adc_0|control_internal|u_control_fsm|Add1~0_combout ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [0]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~18_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~19 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~18 .lut_mask = 16'h6688;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N0
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~53 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~53_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [0] $ (((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [0] & 
// \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [0]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [0]),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~53_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~53 .lut_mask = 16'h66CC;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N8
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~2_combout ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~2_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0 .lut_mask = 16'hFF0F;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y52_N15
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~18_combout ),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~53_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N16
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add1~2 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~2_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [1] & ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~1 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~1  & VCC)))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [1] & ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~1 ) # 
// (GND))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~1 ))))
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~3  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [1] & (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~1 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [1] & ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~1 ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [1]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~1 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~2_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~3 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~2 .lut_mask = 16'h694D;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N16
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~20 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~20_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [1] & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~2_combout  & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~19  & VCC)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~2_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~19 )))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [1] & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~2_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~19 )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~2_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~19 ) # (GND)))))
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~21  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [1] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~2_combout  & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~19 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [1] & ((!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~19 ) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~2_combout ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [1]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~19 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~20_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~21 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~20 .lut_mask = 16'h9617;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N14
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~1  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [0] & \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [0]))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [0]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~1 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~0 .lut_mask = 16'h6688;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N16
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~2 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~2_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [1] & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [1] & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~1  
// & VCC)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [1] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~1 )))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [1] & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [1] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~1 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [1] & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~1 ) 
// # (GND)))))
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~3  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [1] & (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [1] & !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~1 )) 
// # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [1] & ((!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~1 ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [1]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [1]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~1 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~2_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~3 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~2 .lut_mask = 16'h9617;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N8
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~52 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~52_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~2_combout )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [1])))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~2_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [1]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~52 .lut_mask = 16'hF3C0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y52_N17
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~20_combout ),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~52_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N18
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add1~4 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~4_combout  = ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] $ (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [2] $ 
// (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~3 )))) # (GND)
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~5  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [2] & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~3 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [2]) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~3 ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~3 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~4_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~5 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~4 .lut_mask = 16'h964D;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N18
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~22 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~22_combout  = ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [2] $ (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~4_combout  $ 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~21 )))) # (GND)
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~23  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [2] & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~4_combout ) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~21 ))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [2] & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~4_combout  & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~21 )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [2]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~21 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~22_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~23 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~22 .lut_mask = 16'h698E;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N18
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~4 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~4_combout  = ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [2] $ (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [2] $ (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~3 
// )))) # (GND)
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~5  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [2] & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [2]) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~3 
// ))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [2] & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [2] & !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~3 )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [2]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~3 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~4_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~5 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~4 .lut_mask = 16'h698E;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N2
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~51 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~51_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~4_combout ))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [2]))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [2]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~4_combout ),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~51 .lut_mask = 16'hCCAA;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y52_N19
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~22_combout ),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~51_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N20
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add1~6 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~6_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [3] & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~5 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [3] & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~5 ) # (GND))))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [3] & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~5  & VCC)) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [3] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~5 ))))
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~7  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ((!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~5 ) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [3]))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [3] & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~5 )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~5 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~6_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~7 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~6 .lut_mask = 16'h692B;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N20
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~24 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~24_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~6_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [3] & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~23  & VCC)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [3] & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~23 )))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~6_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [3] & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~23 )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [3] & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~23 ) # (GND)))))
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~25  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~6_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [3] & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~23 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~6_combout  & ((!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~23 ) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [3]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~6_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~23 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~24_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~25 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~24 .lut_mask = 16'h9617;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N20
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~6 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~6_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [3] & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [3] & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~5  
// & VCC)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [3] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~5 )))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [3] & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [3] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~5 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [3] & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~5 ) 
// # (GND)))))
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~7  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [3] & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [3] & !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~5 )) 
// # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [3] & ((!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~5 ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [3]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [3]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~5 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~6_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~7 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~6 .lut_mask = 16'h9617;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N4
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~50 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~50_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~6_combout )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [3])))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~6_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [3]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~50 .lut_mask = 16'hCCF0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y52_N21
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~24_combout ),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~50_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N22
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add1~8 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~8_combout  = ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] $ (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [4] $ 
// (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~7 )))) # (GND)
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~9  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [4] & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~7 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [4]) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~7 ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~7 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~8_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~9 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~8 .lut_mask = 16'h964D;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N22
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~26 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~26_combout  = ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [4] $ (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~8_combout  $ 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~25 )))) # (GND)
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~27  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [4] & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~8_combout ) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~25 ))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [4] & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~8_combout  & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~25 )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [4]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~25 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~26_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~27 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~26 .lut_mask = 16'h698E;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N22
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~8 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~8_combout  = ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [4] $ (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [4] $ (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~7 
// )))) # (GND)
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~9  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [4] & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [4]) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~7 
// ))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [4] & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [4] & !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~7 )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [4]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~7 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~8_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~9 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~8 .lut_mask = 16'h698E;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N12
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~49 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~49_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~8_combout ))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [4]))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [4]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~8_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~49_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~49 .lut_mask = 16'hEE22;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y52_N23
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~26_combout ),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~49_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N24
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add1~10 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~10_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [5] & ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~9 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~9  & VCC)))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [5] & ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~9 ) # 
// (GND))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~9 ))))
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~11  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [5] & (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~9 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [5] & ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~9 ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [5]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~9 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~10_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~11 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~10 .lut_mask = 16'h694D;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N24
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~28 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~28_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [5] & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~10_combout  & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~27  & VCC)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~10_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~27 )))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [5] & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~10_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~27 )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~10_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~27 ) # (GND)))))
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~29  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [5] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~10_combout  & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~27 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [5] & ((!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~27 ) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~10_combout ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [5]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~27 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~28_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~29 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~28 .lut_mask = 16'h9617;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N24
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~10 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~10_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [5] & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [5] & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~9 
//  & VCC)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [5] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~9 )))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [5] & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [5] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~9 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [5] & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~9 ) 
// # (GND)))))
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~11  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [5] & (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [5] & !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~9 
// )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [5] & ((!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~9 ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [5]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [5]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~9 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~10_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~11 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~10 .lut_mask = 16'h9617;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N10
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~48 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~48_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~10_combout )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [5])))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~10_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [5]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~48 .lut_mask = 16'hCCF0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y52_N25
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~28_combout ),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~48_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N26
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add1~12 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~12_combout  = ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [6] $ (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] $ 
// (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~11 )))) # (GND)
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~13  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [6] & ((!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~11 ) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [6] & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~11 )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [6]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~11 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~12_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~13 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~12 .lut_mask = 16'h962B;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N26
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~30 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~30_combout  = ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~12_combout  $ (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [6] $ 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~29 )))) # (GND)
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~31  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~12_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [6]) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~29 ))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~12_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [6] & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~29 )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~12_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~29 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~30_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~31 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~30 .lut_mask = 16'h698E;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N26
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~12 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~12_combout  = ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [6] $ (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [6] $ 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~11 )))) # (GND)
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~13  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [6] & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [6]) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~11 ))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [6] & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [6] & !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~11 
// )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [6]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~11 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~12_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~13 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~12 .lut_mask = 16'h698E;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N0
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~47 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~47_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~12_combout ))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [6]))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [6]),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~12_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~47 .lut_mask = 16'hF0AA;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y52_N27
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~30_combout ),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~47_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N28
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add1~14 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~14_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [7] & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~13 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [7] & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~13 ) # (GND))))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [7] & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~13  & VCC)) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [7] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~13 ))))
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~15  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ((!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~13 ) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [7]))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [7] & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~13 )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~13 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~14_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~15 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~14 .lut_mask = 16'h692B;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N28
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~32 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~32_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [7] & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~14_combout  & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~31  & VCC)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~14_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~31 )))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [7] & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~14_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~31 )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~14_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~31 ) # (GND)))))
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~33  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [7] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~14_combout  & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~31 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [7] & ((!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~31 ) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~14_combout ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [7]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~31 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~32_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~33 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~32 .lut_mask = 16'h9617;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N28
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~14 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~14_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [7] & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [7] & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~13  & VCC)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [7] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~13 )))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [7] & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [7] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~13 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum 
// [7] & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~13 ) # (GND)))))
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~15  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [7] & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [7] & !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~13 
// )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [7] & ((!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~13 ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [7]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [7]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~13 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~14_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~15 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~14 .lut_mask = 16'h9617;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N8
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~46 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~46_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~14_combout ))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [7]))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [7]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~14_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~46 .lut_mask = 16'hF0CC;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y52_N29
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~32_combout ),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~46_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N30
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add1~16 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~16_combout  = ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] $ (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [8] $ 
// (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~15 )))) # (GND)
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~17  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [8] & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~15 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [8]) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~15 ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~15 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~16_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~17 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~16 .lut_mask = 16'h964D;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N30
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~34 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~34_combout  = ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~16_combout  $ (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [8] $ 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~33 )))) # (GND)
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~35  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~16_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [8]) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~33 ))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~16_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [8] & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~33 )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~16_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~33 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~34_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~35 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~34 .lut_mask = 16'h698E;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y52_N30
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~16 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~16_combout  = ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [8] $ (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [8] $ 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~15 )))) # (GND)
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~17  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [8] & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [8]) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~15 ))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [8] & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [8] & !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~15 
// )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [8]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~15 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~16_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~17 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~16 .lut_mask = 16'h698E;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N6
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~45 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~45_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~16_combout ))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [8]))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [8]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~16_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~45 .lut_mask = 16'hFC30;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y52_N31
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~34_combout ),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~45_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N0
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add1~18 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~18_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [9] & ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~17 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~17  & VCC)))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [9] & ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~17 ) # 
// (GND))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~17 ))))
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~19  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [9] & (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~17 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [9] & ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~17 ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [9]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~17 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~18_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~19 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~18 .lut_mask = 16'h694D;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N0
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~36 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~36_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [9] & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~18_combout  & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~35  & VCC)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~18_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~35 )))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [9] & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~18_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~35 )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~18_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~35 ) # (GND)))))
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~37  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [9] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~18_combout  & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~35 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [9] & ((!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~35 ) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~18_combout ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [9]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~35 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~36_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~37 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~36 .lut_mask = 16'h9617;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N0
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~18 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~18_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [9] & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [9] & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~17  & VCC)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [9] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~17 )))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [9] & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [9] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~17 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum 
// [9] & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~17 ) # (GND)))))
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~19  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [9] & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [9] & !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~17 
// )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [9] & ((!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~17 ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [9]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [9]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~17 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~18_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~19 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~18 .lut_mask = 16'h9617;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N28
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~20 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~20_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~18_combout )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [9])))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~18_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [9]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~20 .lut_mask = 16'hCCF0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y51_N1
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~36_combout ),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~20_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N2
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add1~20 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~20_combout  = ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] $ (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [10] $ 
// (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~19 )))) # (GND)
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~21  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [10] & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~19 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [10]) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~19 ))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~19 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~20_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~21 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~20 .lut_mask = 16'h964D;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N2
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~38 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~38_combout  = ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~20_combout  $ (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [10] $ 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~37 )))) # (GND)
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~39  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~20_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [10]) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~37 ))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~20_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [10] & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~37 )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~20_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~37 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~38_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~39 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~38 .lut_mask = 16'h698E;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N2
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~21 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~21_combout  = ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [10] $ (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [10] $ 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~19 )))) # (GND)
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~22  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [10] & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [10]) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~19 ))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [10] & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [10] & !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~19 
// )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [10]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~19 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~21_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~22 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~21 .lut_mask = 16'h698E;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N22
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~23 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~23_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~21_combout )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [10])))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~21_combout ),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [10]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~23 .lut_mask = 16'hAFA0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y51_N3
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~38_combout ),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~23_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N4
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add1~22 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~22_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [11] & 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~21 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [11] & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~21 ) # (GND))))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [11] & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~21  & VCC)) 
// # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [11] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~21 ))))
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~23  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] & ((!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~21 ) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [11]))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum 
// [11] & !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~21 )))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~21 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~22_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~23 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~22 .lut_mask = 16'h692B;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N4
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~40 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~40_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~22_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [11] & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~39  & VCC)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [11] & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~39 )))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~22_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [11] & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~39 )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [11] & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~39 ) # (GND)))))
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~41  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~22_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [11] & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~39 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~22_combout  & ((!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~39 ) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [11]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~22_combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~39 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~40_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~41 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~40 .lut_mask = 16'h9617;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N4
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~24 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~24_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [11] & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [11] & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~22  & VCC)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [11] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~22 )))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [11] & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [11] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~22 )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [11] & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~22 ) # (GND)))))
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~25  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [11] & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [11] & 
// !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~22 )) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [11] & ((!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~22 ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum 
// [11]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [11]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~22 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~24_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~25 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~24 .lut_mask = 16'h9617;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N24
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~26 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~26_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~24_combout ))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [11]))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [11]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~26 .lut_mask = 16'hE2E2;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y51_N5
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~40_combout ),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~26_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N6
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add1~24 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~24_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [12] & ((GND) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~23 ))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [12] & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~23  $ (GND)))
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~25  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [12]) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~23 ))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~23 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~24_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~25 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~24 .lut_mask = 16'h3CCF;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N6
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~42 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~42_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~24_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~41  $ (GND))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~24_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~41  & VCC))
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~43  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~24_combout  & !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~41 ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~41 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~42_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~43 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~42 .lut_mask = 16'hA50A;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N6
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~27 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~27_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [12] & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~25  $ (GND))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [12] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~25  & VCC))
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~28  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [12] & !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~25 ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~25 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~27_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~28 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~27 .lut_mask = 16'hA50A;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N26
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~29 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~29_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~27_combout )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [12])))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~27_combout ),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [12]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~29 .lut_mask = 16'hAAF0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y51_N7
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~42_combout ),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~29_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N8
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add1~26 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~26_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [13] & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~25  & VCC)) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [13] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~25 ))
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~27  = CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [13] & !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~25 ))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~25 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~26_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~27 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~26 .lut_mask = 16'hC303;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N8
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~44 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~44_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~26_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~43 )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~26_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~43 ) # (GND)))
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~45  = CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~43 ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~26_combout ))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~43 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~44_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~45 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~44 .lut_mask = 16'h3C3F;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N8
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~30 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~30_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [13] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~28 )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [13] & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~28 ) # (GND)))
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~31  = CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~28 ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [13]))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~28 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~30_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~31 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~30 .lut_mask = 16'h3C3F;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N28
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~32 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~32_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~30_combout ))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [13]))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [13]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~30_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~32 .lut_mask = 16'hFC0C;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y51_N9
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~44_combout ),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~32_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N10
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add1~28 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~28_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [14] & ((GND) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~27 ))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [14] & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~27  $ (GND)))
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~29  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [14]) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~27 ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~27 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~28_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~29 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~28 .lut_mask = 16'h5AAF;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N10
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~46 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~46_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~28_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~45  $ (GND))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~28_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~45  & VCC))
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~47  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~28_combout  & !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~45 ))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~45 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~46_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~47 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~46 .lut_mask = 16'hC30C;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N10
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~33 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~33_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [14] & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~31  $ (GND))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [14] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~31  & VCC))
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~34  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [14] & !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~31 ))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~31 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~33_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~34 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~33 .lut_mask = 16'hC30C;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N30
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~35 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~35_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~33_combout )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [14])))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~33_combout ),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [14]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~35 .lut_mask = 16'hAFA0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y51_N11
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~46_combout ),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~35_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N12
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add1~30 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~30_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [15] & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~29  & VCC)) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [15] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~29 ))
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~31  = CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [15] & !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~29 ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~29 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~30_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~31 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~30 .lut_mask = 16'hA505;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N12
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~48 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~48_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~30_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~47 )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~30_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~47 ) # (GND)))
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~49  = CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~47 ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~30_combout ))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~47 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~48_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~49 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~48 .lut_mask = 16'h3C3F;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N12
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~36 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~36_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [15] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~34 )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [15] & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~34 ) # (GND)))
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~37  = CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~34 ) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [15]))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~34 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~36_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~37 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~36 .lut_mask = 16'h3C3F;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N26
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~38 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~38_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~36_combout )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [15])))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~36_combout ),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [15]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~38 .lut_mask = 16'hAFA0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y51_N13
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~48_combout ),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~38_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N30
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [15]))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [9]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [9]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [15]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6 .lut_mask = 16'hC0A0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y51_N31
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[9] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[9] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N28
fiftyfivenm_lcell_comb \coeur|sdataDAC_1Mhz[9]~feeder (
// Equation(s):
// \coeur|sdataDAC_1Mhz[9]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [9]),
	.cin(gnd),
	.combout(\coeur|sdataDAC_1Mhz[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \coeur|sdataDAC_1Mhz[9]~feeder .lut_mask = 16'hFF00;
defparam \coeur|sdataDAC_1Mhz[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N29
dffeas \coeur|sdataDAC_1Mhz[9] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\coeur|sdataDAC_1Mhz[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sdataDAC_1Mhz [9]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sdataDAC_1Mhz[9] .is_wysiwyg = "true";
defparam \coeur|sdataDAC_1Mhz[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N0
fiftyfivenm_lcell_comb \coeur|Add0~0 (
// Equation(s):
// \coeur|Add0~0_combout  = \coeur|cpt [0] $ (VCC)
// \coeur|Add0~1  = CARRY(\coeur|cpt [0])

	.dataa(gnd),
	.datab(\coeur|cpt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\coeur|Add0~0_combout ),
	.cout(\coeur|Add0~1 ));
// synopsys translate_off
defparam \coeur|Add0~0 .lut_mask = 16'h33CC;
defparam \coeur|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N1
dffeas \coeur|cpt[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\coeur|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|cpt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|cpt[0] .is_wysiwyg = "true";
defparam \coeur|cpt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N2
fiftyfivenm_lcell_comb \coeur|Add0~2 (
// Equation(s):
// \coeur|Add0~2_combout  = (\coeur|cpt [1] & (!\coeur|Add0~1 )) # (!\coeur|cpt [1] & ((\coeur|Add0~1 ) # (GND)))
// \coeur|Add0~3  = CARRY((!\coeur|Add0~1 ) # (!\coeur|cpt [1]))

	.dataa(gnd),
	.datab(\coeur|cpt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\coeur|Add0~1 ),
	.combout(\coeur|Add0~2_combout ),
	.cout(\coeur|Add0~3 ));
// synopsys translate_off
defparam \coeur|Add0~2 .lut_mask = 16'h3C3F;
defparam \coeur|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y49_N3
dffeas \coeur|cpt[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\coeur|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|cpt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|cpt[1] .is_wysiwyg = "true";
defparam \coeur|cpt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N22
fiftyfivenm_lcell_comb \coeur|Equal0~1 (
// Equation(s):
// \coeur|Equal0~1_combout  = (!\coeur|cpt [3] & (\coeur|cpt [1] & (!\coeur|cpt [2] & \coeur|cpt [0])))

	.dataa(\coeur|cpt [3]),
	.datab(\coeur|cpt [1]),
	.datac(\coeur|cpt [2]),
	.datad(\coeur|cpt [0]),
	.cin(gnd),
	.combout(\coeur|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \coeur|Equal0~1 .lut_mask = 16'h0400;
defparam \coeur|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N4
fiftyfivenm_lcell_comb \coeur|Add0~4 (
// Equation(s):
// \coeur|Add0~4_combout  = (\coeur|cpt [2] & (\coeur|Add0~3  $ (GND))) # (!\coeur|cpt [2] & (!\coeur|Add0~3  & VCC))
// \coeur|Add0~5  = CARRY((\coeur|cpt [2] & !\coeur|Add0~3 ))

	.dataa(gnd),
	.datab(\coeur|cpt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\coeur|Add0~3 ),
	.combout(\coeur|Add0~4_combout ),
	.cout(\coeur|Add0~5 ));
// synopsys translate_off
defparam \coeur|Add0~4 .lut_mask = 16'hC30C;
defparam \coeur|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N18
fiftyfivenm_lcell_comb \coeur|cpt~2 (
// Equation(s):
// \coeur|cpt~2_combout  = (\coeur|Add0~4_combout  & ((!\coeur|Equal0~0_combout ) # (!\coeur|Equal0~1_combout )))

	.dataa(\coeur|Equal0~1_combout ),
	.datab(\coeur|Add0~4_combout ),
	.datac(\coeur|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\coeur|cpt~2_combout ),
	.cout());
// synopsys translate_off
defparam \coeur|cpt~2 .lut_mask = 16'h4C4C;
defparam \coeur|cpt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N19
dffeas \coeur|cpt[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\coeur|cpt~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|cpt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|cpt[2] .is_wysiwyg = "true";
defparam \coeur|cpt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N6
fiftyfivenm_lcell_comb \coeur|Add0~6 (
// Equation(s):
// \coeur|Add0~6_combout  = (\coeur|cpt [3] & (!\coeur|Add0~5 )) # (!\coeur|cpt [3] & ((\coeur|Add0~5 ) # (GND)))
// \coeur|Add0~7  = CARRY((!\coeur|Add0~5 ) # (!\coeur|cpt [3]))

	.dataa(\coeur|cpt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\coeur|Add0~5 ),
	.combout(\coeur|Add0~6_combout ),
	.cout(\coeur|Add0~7 ));
// synopsys translate_off
defparam \coeur|Add0~6 .lut_mask = 16'h5A5F;
defparam \coeur|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y49_N7
dffeas \coeur|cpt[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\coeur|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|cpt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|cpt[3] .is_wysiwyg = "true";
defparam \coeur|cpt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N8
fiftyfivenm_lcell_comb \coeur|Add0~8 (
// Equation(s):
// \coeur|Add0~8_combout  = (\coeur|cpt [4] & (\coeur|Add0~7  $ (GND))) # (!\coeur|cpt [4] & (!\coeur|Add0~7  & VCC))
// \coeur|Add0~9  = CARRY((\coeur|cpt [4] & !\coeur|Add0~7 ))

	.dataa(gnd),
	.datab(\coeur|cpt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\coeur|Add0~7 ),
	.combout(\coeur|Add0~8_combout ),
	.cout(\coeur|Add0~9 ));
// synopsys translate_off
defparam \coeur|Add0~8 .lut_mask = 16'hC30C;
defparam \coeur|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y49_N9
dffeas \coeur|cpt[4] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\coeur|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|cpt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|cpt[4] .is_wysiwyg = "true";
defparam \coeur|cpt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N10
fiftyfivenm_lcell_comb \coeur|Add0~10 (
// Equation(s):
// \coeur|Add0~10_combout  = (\coeur|cpt [5] & (!\coeur|Add0~9 )) # (!\coeur|cpt [5] & ((\coeur|Add0~9 ) # (GND)))
// \coeur|Add0~11  = CARRY((!\coeur|Add0~9 ) # (!\coeur|cpt [5]))

	.dataa(gnd),
	.datab(\coeur|cpt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\coeur|Add0~9 ),
	.combout(\coeur|Add0~10_combout ),
	.cout(\coeur|Add0~11 ));
// synopsys translate_off
defparam \coeur|Add0~10 .lut_mask = 16'h3C3F;
defparam \coeur|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N24
fiftyfivenm_lcell_comb \coeur|cpt~1 (
// Equation(s):
// \coeur|cpt~1_combout  = (\coeur|Add0~10_combout  & ((!\coeur|Equal0~1_combout ) # (!\coeur|Equal0~0_combout )))

	.dataa(\coeur|Equal0~0_combout ),
	.datab(gnd),
	.datac(\coeur|Equal0~1_combout ),
	.datad(\coeur|Add0~10_combout ),
	.cin(gnd),
	.combout(\coeur|cpt~1_combout ),
	.cout());
// synopsys translate_off
defparam \coeur|cpt~1 .lut_mask = 16'h5F00;
defparam \coeur|cpt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N25
dffeas \coeur|cpt[5] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\coeur|cpt~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|cpt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|cpt[5] .is_wysiwyg = "true";
defparam \coeur|cpt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N12
fiftyfivenm_lcell_comb \coeur|Add0~12 (
// Equation(s):
// \coeur|Add0~12_combout  = (\coeur|cpt [6] & (\coeur|Add0~11  $ (GND))) # (!\coeur|cpt [6] & (!\coeur|Add0~11  & VCC))
// \coeur|Add0~13  = CARRY((\coeur|cpt [6] & !\coeur|Add0~11 ))

	.dataa(gnd),
	.datab(\coeur|cpt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\coeur|Add0~11 ),
	.combout(\coeur|Add0~12_combout ),
	.cout(\coeur|Add0~13 ));
// synopsys translate_off
defparam \coeur|Add0~12 .lut_mask = 16'hC30C;
defparam \coeur|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N20
fiftyfivenm_lcell_comb \coeur|cpt~0 (
// Equation(s):
// \coeur|cpt~0_combout  = (\coeur|Add0~12_combout  & ((!\coeur|Equal0~0_combout ) # (!\coeur|Equal0~1_combout )))

	.dataa(\coeur|Equal0~1_combout ),
	.datab(gnd),
	.datac(\coeur|Equal0~0_combout ),
	.datad(\coeur|Add0~12_combout ),
	.cin(gnd),
	.combout(\coeur|cpt~0_combout ),
	.cout());
// synopsys translate_off
defparam \coeur|cpt~0 .lut_mask = 16'h5F00;
defparam \coeur|cpt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N21
dffeas \coeur|cpt[6] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\coeur|cpt~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|cpt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|cpt[6] .is_wysiwyg = "true";
defparam \coeur|cpt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N14
fiftyfivenm_lcell_comb \coeur|Add0~14 (
// Equation(s):
// \coeur|Add0~14_combout  = \coeur|cpt [7] $ (\coeur|Add0~13 )

	.dataa(gnd),
	.datab(\coeur|cpt [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\coeur|Add0~13 ),
	.combout(\coeur|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \coeur|Add0~14 .lut_mask = 16'h3C3C;
defparam \coeur|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y49_N15
dffeas \coeur|cpt[7] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\coeur|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|cpt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|cpt[7] .is_wysiwyg = "true";
defparam \coeur|cpt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N26
fiftyfivenm_lcell_comb \coeur|Equal0~0 (
// Equation(s):
// \coeur|Equal0~0_combout  = (!\coeur|cpt [4] & (\coeur|cpt [6] & (!\coeur|cpt [7] & \coeur|cpt [5])))

	.dataa(\coeur|cpt [4]),
	.datab(\coeur|cpt [6]),
	.datac(\coeur|cpt [7]),
	.datad(\coeur|cpt [5]),
	.cin(gnd),
	.combout(\coeur|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \coeur|Equal0~0 .lut_mask = 16'h0400;
defparam \coeur|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N30
fiftyfivenm_lcell_comb \coeur|process_2~0 (
// Equation(s):
// \coeur|process_2~0_combout  = (\coeur|Equal0~0_combout  & (\coeur|Equal0~1_combout  & (!\coeur|sechant~q  & \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q )))

	.dataa(\coeur|Equal0~0_combout ),
	.datab(\coeur|Equal0~1_combout ),
	.datac(\coeur|sechant~q ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.cin(gnd),
	.combout(\coeur|process_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \coeur|process_2~0 .lut_mask = 16'h0800;
defparam \coeur|process_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N31
dffeas \coeur|sechant (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\coeur|process_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sechant~q ),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sechant .is_wysiwyg = "true";
defparam \coeur|sechant .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y48_N1
dffeas \coeur|sdataDAC[9] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\coeur|sdataDAC_1Mhz [9]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coeur|sechant~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sdataDAC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sdataDAC[9] .is_wysiwyg = "true";
defparam \coeur|sdataDAC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N24
fiftyfivenm_lcell_comb \interface_DAC|data_tx[9]~33 (
// Equation(s):
// \interface_DAC|data_tx[9]~33_combout  = (\KEY[0]~input_o  & ((\interface_DAC|data_tx[9]~33_combout ))) # (!\KEY[0]~input_o  & (\coeur|sdataDAC [9]))

	.dataa(\coeur|sdataDAC [9]),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\interface_DAC|data_tx[9]~33_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[9]~33_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[9]~33 .lut_mask = 16'hFA0A;
defparam \interface_DAC|data_tx[9]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N6
fiftyfivenm_lcell_comb \interface_DAC|data_tx[9]~35 (
// Equation(s):
// \interface_DAC|data_tx[9]~35_combout  = \coeur|sdataDAC [9] $ (\interface_DAC|data_tx[9]~33_combout )

	.dataa(\coeur|sdataDAC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface_DAC|data_tx[9]~33_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[9]~35 .lut_mask = 16'h55AA;
defparam \interface_DAC|data_tx[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N7
dffeas \interface_DAC|data_tx[9]~_emulated (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|data_tx[9]~35_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|data_tx[9]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|data_tx[9]~_emulated .is_wysiwyg = "true";
defparam \interface_DAC|data_tx[9]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N26
fiftyfivenm_lcell_comb \interface_DAC|data_tx[9]~34 (
// Equation(s):
// \interface_DAC|data_tx[9]~34_combout  = (\KEY[0]~input_o  & ((\interface_DAC|data_tx[9]~33_combout  $ (\interface_DAC|data_tx[9]~_emulated_q )))) # (!\KEY[0]~input_o  & (\coeur|sdataDAC [9]))

	.dataa(\coeur|sdataDAC [9]),
	.datab(\interface_DAC|data_tx[9]~33_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(\interface_DAC|data_tx[9]~_emulated_q ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[9]~34_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[9]~34 .lut_mask = 16'h3ACA;
defparam \interface_DAC|data_tx[9]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N14
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add1~32 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~32_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [16] & ((GND) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~31 ))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [16] & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~31  $ (GND)))
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~33  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [16]) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~31 ))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~31 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~32_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~33 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~32 .lut_mask = 16'h5AAF;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N14
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]~50 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]~50_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~32_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~49  $ (GND))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~32_combout  & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~49  & VCC))
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]~51  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~32_combout  & !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~49 ))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~49 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]~50_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]~51 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]~50 .lut_mask = 16'hC30C;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N14
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~39 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~39_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [16] & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~37  $ (GND))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [16] & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~37  & VCC))
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~40  = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [16] & !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~37 ))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~37 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~39_combout ),
	.cout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~40 ));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~39 .lut_mask = 16'hC30C;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N20
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~41 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~41_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~39_combout ))) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [16]))

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [16]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~39_combout ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~41 .lut_mask = 16'hFC0C;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y51_N15
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]~50_combout ),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~41_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N16
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add1~34 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add1~34_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [17] $ (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~33 )

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~33 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~34 .lut_mask = 16'hA5A5;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N16
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[17]~52 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[17]~52_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]~51  $ (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~34_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|Add1~34_combout ),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]~51 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[17]~52 .lut_mask = 16'h0FF0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[17]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N16
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~42 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~42_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|Add3~40  $ (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [17]),
	.cin(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~40 ),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~42 .lut_mask = 16'h0FF0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N18
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|Add3~44 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|Add3~44_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~42_combout )) # 
// (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [17])))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~42_combout ),
	.datab(gnd),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [17]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~44 .lut_mask = 16'hAFA0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|Add3~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y51_N17
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[17] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[17]~52_combout ),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|Add3~44_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout ),
	.sload(\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[17] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N18
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [17])) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [11])))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [17]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [11]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8 .lut_mask = 16'h88A0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y51_N19
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[11] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[11] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N28
fiftyfivenm_lcell_comb \coeur|sdataDAC_1Mhz[11]~feeder (
// Equation(s):
// \coeur|sdataDAC_1Mhz[11]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [11]),
	.cin(gnd),
	.combout(\coeur|sdataDAC_1Mhz[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \coeur|sdataDAC_1Mhz[11]~feeder .lut_mask = 16'hFF00;
defparam \coeur|sdataDAC_1Mhz[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N29
dffeas \coeur|sdataDAC_1Mhz[11] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\coeur|sdataDAC_1Mhz[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sdataDAC_1Mhz [11]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sdataDAC_1Mhz[11] .is_wysiwyg = "true";
defparam \coeur|sdataDAC_1Mhz[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y48_N7
dffeas \coeur|sdataDAC[11] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\coeur|sdataDAC_1Mhz [11]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coeur|sechant~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sdataDAC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sdataDAC[11] .is_wysiwyg = "true";
defparam \coeur|sdataDAC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N6
fiftyfivenm_lcell_comb \interface_DAC|data_tx[11]~37 (
// Equation(s):
// \interface_DAC|data_tx[11]~37_combout  = (\KEY[0]~input_o  & ((\interface_DAC|data_tx[11]~37_combout ))) # (!\KEY[0]~input_o  & (\coeur|sdataDAC [11]))

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\coeur|sdataDAC [11]),
	.datad(\interface_DAC|data_tx[11]~37_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[11]~37_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[11]~37 .lut_mask = 16'hFC30;
defparam \interface_DAC|data_tx[11]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N28
fiftyfivenm_lcell_comb \interface_DAC|data_tx[11]~39 (
// Equation(s):
// \interface_DAC|data_tx[11]~39_combout  = \coeur|sdataDAC [11] $ (\interface_DAC|data_tx[11]~37_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\coeur|sdataDAC [11]),
	.datad(\interface_DAC|data_tx[11]~37_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[11]~39_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[11]~39 .lut_mask = 16'h0FF0;
defparam \interface_DAC|data_tx[11]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N29
dffeas \interface_DAC|data_tx[11]~_emulated (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|data_tx[11]~39_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|data_tx[11]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|data_tx[11]~_emulated .is_wysiwyg = "true";
defparam \interface_DAC|data_tx[11]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N22
fiftyfivenm_lcell_comb \interface_DAC|data_tx[11]~38 (
// Equation(s):
// \interface_DAC|data_tx[11]~38_combout  = (\KEY[0]~input_o  & (\interface_DAC|data_tx[11]~37_combout  $ (((\interface_DAC|data_tx[11]~_emulated_q ))))) # (!\KEY[0]~input_o  & (((\coeur|sdataDAC [11]))))

	.dataa(\interface_DAC|data_tx[11]~37_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\coeur|sdataDAC [11]),
	.datad(\interface_DAC|data_tx[11]~_emulated_q ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[11]~38_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[11]~38 .lut_mask = 16'h74B8;
defparam \interface_DAC|data_tx[11]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N22
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [16])) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [10])))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [16]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [10]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7 .lut_mask = 16'h88A0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y51_N23
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[10] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[10] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N20
fiftyfivenm_lcell_comb \coeur|sdataDAC_1Mhz[10]~feeder (
// Equation(s):
// \coeur|sdataDAC_1Mhz[10]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [10]),
	.cin(gnd),
	.combout(\coeur|sdataDAC_1Mhz[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \coeur|sdataDAC_1Mhz[10]~feeder .lut_mask = 16'hFF00;
defparam \coeur|sdataDAC_1Mhz[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N21
dffeas \coeur|sdataDAC_1Mhz[10] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\coeur|sdataDAC_1Mhz[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sdataDAC_1Mhz [10]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sdataDAC_1Mhz[10] .is_wysiwyg = "true";
defparam \coeur|sdataDAC_1Mhz[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y48_N27
dffeas \coeur|sdataDAC[10] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\coeur|sdataDAC_1Mhz [10]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coeur|sechant~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sdataDAC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sdataDAC[10] .is_wysiwyg = "true";
defparam \coeur|sdataDAC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N12
fiftyfivenm_lcell_comb \interface_DAC|data_tx[10]~41 (
// Equation(s):
// \interface_DAC|data_tx[10]~41_combout  = (\KEY[0]~input_o  & ((\interface_DAC|data_tx[10]~41_combout ))) # (!\KEY[0]~input_o  & (\coeur|sdataDAC [10]))

	.dataa(\coeur|sdataDAC [10]),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\interface_DAC|data_tx[10]~41_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[10]~41_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[10]~41 .lut_mask = 16'hFA0A;
defparam \interface_DAC|data_tx[10]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N8
fiftyfivenm_lcell_comb \interface_DAC|data_tx[10]~43 (
// Equation(s):
// \interface_DAC|data_tx[10]~43_combout  = \coeur|sdataDAC [10] $ (\interface_DAC|data_tx[10]~41_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\coeur|sdataDAC [10]),
	.datad(\interface_DAC|data_tx[10]~41_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[10]~43_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[10]~43 .lut_mask = 16'h0FF0;
defparam \interface_DAC|data_tx[10]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N9
dffeas \interface_DAC|data_tx[10]~_emulated (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|data_tx[10]~43_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|data_tx[10]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|data_tx[10]~_emulated .is_wysiwyg = "true";
defparam \interface_DAC|data_tx[10]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N10
fiftyfivenm_lcell_comb \interface_DAC|data_tx[10]~42 (
// Equation(s):
// \interface_DAC|data_tx[10]~42_combout  = (\KEY[0]~input_o  & ((\interface_DAC|data_tx[10]~_emulated_q  $ (\interface_DAC|data_tx[10]~41_combout )))) # (!\KEY[0]~input_o  & (\coeur|sdataDAC [10]))

	.dataa(\coeur|sdataDAC [10]),
	.datab(\interface_DAC|data_tx[10]~_emulated_q ),
	.datac(\KEY[0]~input_o ),
	.datad(\interface_DAC|data_tx[10]~41_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[10]~42_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[10]~42 .lut_mask = 16'h3ACA;
defparam \interface_DAC|data_tx[10]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N14
fiftyfivenm_lcell_comb \interface_DAC|Mux3~0 (
// Equation(s):
// \interface_DAC|Mux3~0_combout  = (\interface_DAC|bit_cnt [0] & (\interface_DAC|data_tx[11]~38_combout  & (\interface_DAC|bit_cnt [1]))) # (!\interface_DAC|bit_cnt [0] & (((\interface_DAC|bit_cnt [1]) # (\interface_DAC|data_tx[10]~42_combout ))))

	.dataa(\interface_DAC|data_tx[11]~38_combout ),
	.datab(\interface_DAC|bit_cnt [0]),
	.datac(\interface_DAC|bit_cnt [1]),
	.datad(\interface_DAC|data_tx[10]~42_combout ),
	.cin(gnd),
	.combout(\interface_DAC|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Mux3~0 .lut_mask = 16'hB3B0;
defparam \interface_DAC|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N20
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [14]))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [8]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [8]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [14]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5 .lut_mask = 16'hC0A0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y51_N21
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[8] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[8] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N13
dffeas \coeur|sdataDAC_1Mhz[8] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [8]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sdataDAC_1Mhz [8]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sdataDAC_1Mhz[8] .is_wysiwyg = "true";
defparam \coeur|sdataDAC_1Mhz[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y48_N5
dffeas \coeur|sdataDAC[8] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\coeur|sdataDAC_1Mhz [8]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coeur|sechant~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sdataDAC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sdataDAC[8] .is_wysiwyg = "true";
defparam \coeur|sdataDAC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N28
fiftyfivenm_lcell_comb \interface_DAC|data_tx[8]~45 (
// Equation(s):
// \interface_DAC|data_tx[8]~45_combout  = (\KEY[0]~input_o  & ((\interface_DAC|data_tx[8]~45_combout ))) # (!\KEY[0]~input_o  & (\coeur|sdataDAC [8]))

	.dataa(gnd),
	.datab(\coeur|sdataDAC [8]),
	.datac(\KEY[0]~input_o ),
	.datad(\interface_DAC|data_tx[8]~45_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[8]~45 .lut_mask = 16'hFC0C;
defparam \interface_DAC|data_tx[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N20
fiftyfivenm_lcell_comb \interface_DAC|data_tx[8]~47 (
// Equation(s):
// \interface_DAC|data_tx[8]~47_combout  = \coeur|sdataDAC [8] $ (\interface_DAC|data_tx[8]~45_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\coeur|sdataDAC [8]),
	.datad(\interface_DAC|data_tx[8]~45_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[8]~47 .lut_mask = 16'h0FF0;
defparam \interface_DAC|data_tx[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N21
dffeas \interface_DAC|data_tx[8]~_emulated (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|data_tx[8]~47_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|data_tx[8]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|data_tx[8]~_emulated .is_wysiwyg = "true";
defparam \interface_DAC|data_tx[8]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N18
fiftyfivenm_lcell_comb \interface_DAC|data_tx[8]~46 (
// Equation(s):
// \interface_DAC|data_tx[8]~46_combout  = (\KEY[0]~input_o  & (\interface_DAC|data_tx[8]~45_combout  $ (((\interface_DAC|data_tx[8]~_emulated_q ))))) # (!\KEY[0]~input_o  & (((\coeur|sdataDAC [8]))))

	.dataa(\KEY[0]~input_o ),
	.datab(\interface_DAC|data_tx[8]~45_combout ),
	.datac(\coeur|sdataDAC [8]),
	.datad(\interface_DAC|data_tx[8]~_emulated_q ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[8]~46 .lut_mask = 16'h72D8;
defparam \interface_DAC|data_tx[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N22
fiftyfivenm_lcell_comb \interface_DAC|Mux3~1 (
// Equation(s):
// \interface_DAC|Mux3~1_combout  = (\interface_DAC|Mux3~0_combout  & (((\interface_DAC|data_tx[8]~46_combout ) # (!\interface_DAC|bit_cnt~0_combout )))) # (!\interface_DAC|Mux3~0_combout  & (\interface_DAC|data_tx[9]~34_combout  & 
// (\interface_DAC|bit_cnt~0_combout )))

	.dataa(\interface_DAC|data_tx[9]~34_combout ),
	.datab(\interface_DAC|Mux3~0_combout ),
	.datac(\interface_DAC|bit_cnt~0_combout ),
	.datad(\interface_DAC|data_tx[8]~46_combout ),
	.cin(gnd),
	.combout(\interface_DAC|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Mux3~1 .lut_mask = 16'hEC2C;
defparam \interface_DAC|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N10
fiftyfivenm_lcell_comb \interface_DAC|Selector15~4 (
// Equation(s):
// \interface_DAC|Selector15~4_combout  = (\interface_DAC|bit_cnt [2] & ((\interface_DAC|Mux3~1_combout ) # ((\interface_DAC|bit_cnt [0] & \interface_DAC|bit_cnt [1])))) # (!\interface_DAC|bit_cnt [2] & (\interface_DAC|Mux3~1_combout  & 
// (\interface_DAC|bit_cnt [0] & \interface_DAC|bit_cnt [1])))

	.dataa(\interface_DAC|bit_cnt [2]),
	.datab(\interface_DAC|Mux3~1_combout ),
	.datac(\interface_DAC|bit_cnt [0]),
	.datad(\interface_DAC|bit_cnt [1]),
	.cin(gnd),
	.combout(\interface_DAC|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Selector15~4 .lut_mask = 16'hE888;
defparam \interface_DAC|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N20
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [12]))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [6]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [6]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [12]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3 .lut_mask = 16'hC0A0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y51_N21
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[6] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[6] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N28
fiftyfivenm_lcell_comb \coeur|sdataDAC_1Mhz[6]~feeder (
// Equation(s):
// \coeur|sdataDAC_1Mhz[6]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [6]),
	.cin(gnd),
	.combout(\coeur|sdataDAC_1Mhz[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \coeur|sdataDAC_1Mhz[6]~feeder .lut_mask = 16'hFF00;
defparam \coeur|sdataDAC_1Mhz[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y51_N29
dffeas \coeur|sdataDAC_1Mhz[6] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\coeur|sdataDAC_1Mhz[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sdataDAC_1Mhz [6]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sdataDAC_1Mhz[6] .is_wysiwyg = "true";
defparam \coeur|sdataDAC_1Mhz[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N11
dffeas \coeur|sdataDAC[6] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\coeur|sdataDAC_1Mhz [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coeur|sechant~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sdataDAC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sdataDAC[6] .is_wysiwyg = "true";
defparam \coeur|sdataDAC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N6
fiftyfivenm_lcell_comb \interface_DAC|data_tx[6]~1 (
// Equation(s):
// \interface_DAC|data_tx[6]~1_combout  = (\KEY[0]~input_o  & ((\interface_DAC|data_tx[6]~1_combout ))) # (!\KEY[0]~input_o  & (\coeur|sdataDAC [6]))

	.dataa(\coeur|sdataDAC [6]),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\interface_DAC|data_tx[6]~1_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[6]~1 .lut_mask = 16'hFA0A;
defparam \interface_DAC|data_tx[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N28
fiftyfivenm_lcell_comb \interface_DAC|data_tx[6]~3 (
// Equation(s):
// \interface_DAC|data_tx[6]~3_combout  = \interface_DAC|data_tx[6]~1_combout  $ (\coeur|sdataDAC [6])

	.dataa(\interface_DAC|data_tx[6]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\coeur|sdataDAC [6]),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[6]~3 .lut_mask = 16'h55AA;
defparam \interface_DAC|data_tx[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y49_N29
dffeas \interface_DAC|data_tx[6]~_emulated (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|data_tx[6]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|data_tx[6]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|data_tx[6]~_emulated .is_wysiwyg = "true";
defparam \interface_DAC|data_tx[6]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N14
fiftyfivenm_lcell_comb \interface_DAC|data_tx[6]~2 (
// Equation(s):
// \interface_DAC|data_tx[6]~2_combout  = (\KEY[0]~input_o  & (\interface_DAC|data_tx[6]~1_combout  $ ((\interface_DAC|data_tx[6]~_emulated_q )))) # (!\KEY[0]~input_o  & (((\coeur|sdataDAC [6]))))

	.dataa(\interface_DAC|data_tx[6]~1_combout ),
	.datab(\interface_DAC|data_tx[6]~_emulated_q ),
	.datac(\KEY[0]~input_o ),
	.datad(\coeur|sdataDAC [6]),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[6]~2 .lut_mask = 16'h6F60;
defparam \interface_DAC|data_tx[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N22
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [13]))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [7]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [7]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [13]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4 .lut_mask = 16'hA088;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y51_N23
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[7] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[7] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y51_N27
dffeas \coeur|sdataDAC_1Mhz[7] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sdataDAC_1Mhz [7]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sdataDAC_1Mhz[7] .is_wysiwyg = "true";
defparam \coeur|sdataDAC_1Mhz[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N16
fiftyfivenm_lcell_comb \coeur|sdataDAC[7]~feeder (
// Equation(s):
// \coeur|sdataDAC[7]~feeder_combout  = \coeur|sdataDAC_1Mhz [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\coeur|sdataDAC_1Mhz [7]),
	.cin(gnd),
	.combout(\coeur|sdataDAC[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \coeur|sdataDAC[7]~feeder .lut_mask = 16'hFF00;
defparam \coeur|sdataDAC[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N17
dffeas \coeur|sdataDAC[7] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\coeur|sdataDAC[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coeur|sechant~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sdataDAC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sdataDAC[7] .is_wysiwyg = "true";
defparam \coeur|sdataDAC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N0
fiftyfivenm_lcell_comb \interface_DAC|data_tx[7]~29 (
// Equation(s):
// \interface_DAC|data_tx[7]~29_combout  = (\KEY[0]~input_o  & ((\interface_DAC|data_tx[7]~29_combout ))) # (!\KEY[0]~input_o  & (\coeur|sdataDAC [7]))

	.dataa(\coeur|sdataDAC [7]),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\interface_DAC|data_tx[7]~29_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[7]~29 .lut_mask = 16'hFA0A;
defparam \interface_DAC|data_tx[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N22
fiftyfivenm_lcell_comb \interface_DAC|data_tx[7]~31 (
// Equation(s):
// \interface_DAC|data_tx[7]~31_combout  = \coeur|sdataDAC [7] $ (\interface_DAC|data_tx[7]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\coeur|sdataDAC [7]),
	.datad(\interface_DAC|data_tx[7]~29_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[7]~31 .lut_mask = 16'h0FF0;
defparam \interface_DAC|data_tx[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N23
dffeas \interface_DAC|data_tx[7]~_emulated (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|data_tx[7]~31_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|data_tx[7]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|data_tx[7]~_emulated .is_wysiwyg = "true";
defparam \interface_DAC|data_tx[7]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N6
fiftyfivenm_lcell_comb \interface_DAC|data_tx[7]~30 (
// Equation(s):
// \interface_DAC|data_tx[7]~30_combout  = (\KEY[0]~input_o  & ((\interface_DAC|data_tx[7]~_emulated_q  $ (\interface_DAC|data_tx[7]~29_combout )))) # (!\KEY[0]~input_o  & (\coeur|sdataDAC [7]))

	.dataa(\coeur|sdataDAC [7]),
	.datab(\KEY[0]~input_o ),
	.datac(\interface_DAC|data_tx[7]~_emulated_q ),
	.datad(\interface_DAC|data_tx[7]~29_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[7]~30 .lut_mask = 16'h2EE2;
defparam \interface_DAC|data_tx[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N30
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [11])) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [5])))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [11]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [5]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2 .lut_mask = 16'h88A0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y51_N31
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[5] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[5] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y51_N19
dffeas \coeur|sdataDAC_1Mhz[5] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sdataDAC_1Mhz [5]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sdataDAC_1Mhz[5] .is_wysiwyg = "true";
defparam \coeur|sdataDAC_1Mhz[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N19
dffeas \coeur|sdataDAC[5] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\coeur|sdataDAC_1Mhz [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coeur|sechant~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sdataDAC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sdataDAC[5] .is_wysiwyg = "true";
defparam \coeur|sdataDAC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N24
fiftyfivenm_lcell_comb \interface_DAC|data_tx[5]~5 (
// Equation(s):
// \interface_DAC|data_tx[5]~5_combout  = (\KEY[0]~input_o  & ((\interface_DAC|data_tx[5]~5_combout ))) # (!\KEY[0]~input_o  & (\coeur|sdataDAC [5]))

	.dataa(gnd),
	.datab(\coeur|sdataDAC [5]),
	.datac(\KEY[0]~input_o ),
	.datad(\interface_DAC|data_tx[5]~5_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[5]~5 .lut_mask = 16'hFC0C;
defparam \interface_DAC|data_tx[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N22
fiftyfivenm_lcell_comb \interface_DAC|data_tx[5]~7 (
// Equation(s):
// \interface_DAC|data_tx[5]~7_combout  = \interface_DAC|data_tx[5]~5_combout  $ (\coeur|sdataDAC [5])

	.dataa(gnd),
	.datab(\interface_DAC|data_tx[5]~5_combout ),
	.datac(gnd),
	.datad(\coeur|sdataDAC [5]),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[5]~7 .lut_mask = 16'h33CC;
defparam \interface_DAC|data_tx[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y49_N23
dffeas \interface_DAC|data_tx[5]~_emulated (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|data_tx[5]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|data_tx[5]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|data_tx[5]~_emulated .is_wysiwyg = "true";
defparam \interface_DAC|data_tx[5]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N12
fiftyfivenm_lcell_comb \interface_DAC|data_tx[5]~6 (
// Equation(s):
// \interface_DAC|data_tx[5]~6_combout  = (\KEY[0]~input_o  & (\interface_DAC|data_tx[5]~5_combout  $ ((\interface_DAC|data_tx[5]~_emulated_q )))) # (!\KEY[0]~input_o  & (((\coeur|sdataDAC [5]))))

	.dataa(\KEY[0]~input_o ),
	.datab(\interface_DAC|data_tx[5]~5_combout ),
	.datac(\interface_DAC|data_tx[5]~_emulated_q ),
	.datad(\coeur|sdataDAC [5]),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[5]~6 .lut_mask = 16'h7D28;
defparam \interface_DAC|data_tx[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N24
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [10]))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [4]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [4]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [10]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1 .lut_mask = 16'hC0A0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y51_N25
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[4] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[4] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N17
dffeas \coeur|sdataDAC_1Mhz[4] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sdataDAC_1Mhz [4]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sdataDAC_1Mhz[4] .is_wysiwyg = "true";
defparam \coeur|sdataDAC_1Mhz[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N27
dffeas \coeur|sdataDAC[4] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\coeur|sdataDAC_1Mhz [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coeur|sechant~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sdataDAC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sdataDAC[4] .is_wysiwyg = "true";
defparam \coeur|sdataDAC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N0
fiftyfivenm_lcell_comb \interface_DAC|data_tx[4]~9 (
// Equation(s):
// \interface_DAC|data_tx[4]~9_combout  = (\KEY[0]~input_o  & ((\interface_DAC|data_tx[4]~9_combout ))) # (!\KEY[0]~input_o  & (\coeur|sdataDAC [4]))

	.dataa(\coeur|sdataDAC [4]),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\interface_DAC|data_tx[4]~9_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[4]~9 .lut_mask = 16'hFA0A;
defparam \interface_DAC|data_tx[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N16
fiftyfivenm_lcell_comb \interface_DAC|data_tx[4]~11 (
// Equation(s):
// \interface_DAC|data_tx[4]~11_combout  = \coeur|sdataDAC [4] $ (\interface_DAC|data_tx[4]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\coeur|sdataDAC [4]),
	.datad(\interface_DAC|data_tx[4]~9_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[4]~11 .lut_mask = 16'h0FF0;
defparam \interface_DAC|data_tx[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y49_N17
dffeas \interface_DAC|data_tx[4]~_emulated (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|data_tx[4]~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|data_tx[4]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|data_tx[4]~_emulated .is_wysiwyg = "true";
defparam \interface_DAC|data_tx[4]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N30
fiftyfivenm_lcell_comb \interface_DAC|data_tx[4]~10 (
// Equation(s):
// \interface_DAC|data_tx[4]~10_combout  = (\KEY[0]~input_o  & (\interface_DAC|data_tx[4]~_emulated_q  $ (((\interface_DAC|data_tx[4]~9_combout ))))) # (!\KEY[0]~input_o  & (((\coeur|sdataDAC [4]))))

	.dataa(\KEY[0]~input_o ),
	.datab(\interface_DAC|data_tx[4]~_emulated_q ),
	.datac(\coeur|sdataDAC [4]),
	.datad(\interface_DAC|data_tx[4]~9_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[4]~10 .lut_mask = 16'h72D8;
defparam \interface_DAC|data_tx[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N18
fiftyfivenm_lcell_comb \interface_DAC|Mux4~2 (
// Equation(s):
// \interface_DAC|Mux4~2_combout  = (\interface_DAC|bit_cnt [1] & ((\interface_DAC|bit_cnt [0] & ((\interface_DAC|data_tx[4]~10_combout ))) # (!\interface_DAC|bit_cnt [0] & (\interface_DAC|data_tx[5]~6_combout )))) # (!\interface_DAC|bit_cnt [1] & 
// (((!\interface_DAC|bit_cnt [0]))))

	.dataa(\interface_DAC|data_tx[5]~6_combout ),
	.datab(\interface_DAC|bit_cnt [1]),
	.datac(\interface_DAC|data_tx[4]~10_combout ),
	.datad(\interface_DAC|bit_cnt [0]),
	.cin(gnd),
	.combout(\interface_DAC|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Mux4~2 .lut_mask = 16'hC0BB;
defparam \interface_DAC|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N14
fiftyfivenm_lcell_comb \interface_DAC|Mux4~3 (
// Equation(s):
// \interface_DAC|Mux4~3_combout  = (\interface_DAC|bit_cnt [1] & (((\interface_DAC|Mux4~2_combout )))) # (!\interface_DAC|bit_cnt [1] & ((\interface_DAC|Mux4~2_combout  & ((\interface_DAC|data_tx[7]~30_combout ))) # (!\interface_DAC|Mux4~2_combout  & 
// (\interface_DAC|data_tx[6]~2_combout ))))

	.dataa(\interface_DAC|data_tx[6]~2_combout ),
	.datab(\interface_DAC|bit_cnt [1]),
	.datac(\interface_DAC|data_tx[7]~30_combout ),
	.datad(\interface_DAC|Mux4~2_combout ),
	.cin(gnd),
	.combout(\interface_DAC|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Mux4~3 .lut_mask = 16'hFC22;
defparam \interface_DAC|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N10
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [7])) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [1])))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [7]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [1]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9 .lut_mask = 16'h88A0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y52_N11
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[1] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N12
fiftyfivenm_lcell_comb \coeur|sdataDAC_1Mhz[1]~feeder (
// Equation(s):
// \coeur|sdataDAC_1Mhz[1]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [1]),
	.cin(gnd),
	.combout(\coeur|sdataDAC_1Mhz[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \coeur|sdataDAC_1Mhz[1]~feeder .lut_mask = 16'hFF00;
defparam \coeur|sdataDAC_1Mhz[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y52_N13
dffeas \coeur|sdataDAC_1Mhz[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\coeur|sdataDAC_1Mhz[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sdataDAC_1Mhz [1]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sdataDAC_1Mhz[1] .is_wysiwyg = "true";
defparam \coeur|sdataDAC_1Mhz[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N6
fiftyfivenm_lcell_comb \coeur|sdataDAC[1]~feeder (
// Equation(s):
// \coeur|sdataDAC[1]~feeder_combout  = \coeur|sdataDAC_1Mhz [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\coeur|sdataDAC_1Mhz [1]),
	.cin(gnd),
	.combout(\coeur|sdataDAC[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \coeur|sdataDAC[1]~feeder .lut_mask = 16'hFF00;
defparam \coeur|sdataDAC[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N7
dffeas \coeur|sdataDAC[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\coeur|sdataDAC[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coeur|sechant~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sdataDAC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sdataDAC[1] .is_wysiwyg = "true";
defparam \coeur|sdataDAC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N16
fiftyfivenm_lcell_comb \interface_DAC|data_tx[1]~13 (
// Equation(s):
// \interface_DAC|data_tx[1]~13_combout  = (\KEY[0]~input_o  & ((\interface_DAC|data_tx[1]~13_combout ))) # (!\KEY[0]~input_o  & (\coeur|sdataDAC [1]))

	.dataa(\KEY[0]~input_o ),
	.datab(\coeur|sdataDAC [1]),
	.datac(gnd),
	.datad(\interface_DAC|data_tx[1]~13_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[1]~13 .lut_mask = 16'hEE44;
defparam \interface_DAC|data_tx[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N26
fiftyfivenm_lcell_comb \interface_DAC|data_tx[1]~15 (
// Equation(s):
// \interface_DAC|data_tx[1]~15_combout  = \coeur|sdataDAC [1] $ (\interface_DAC|data_tx[1]~13_combout )

	.dataa(gnd),
	.datab(\coeur|sdataDAC [1]),
	.datac(\interface_DAC|data_tx[1]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[1]~15 .lut_mask = 16'h3C3C;
defparam \interface_DAC|data_tx[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N27
dffeas \interface_DAC|data_tx[1]~_emulated (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|data_tx[1]~15_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|data_tx[1]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|data_tx[1]~_emulated .is_wysiwyg = "true";
defparam \interface_DAC|data_tx[1]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N30
fiftyfivenm_lcell_comb \interface_DAC|data_tx[1]~14 (
// Equation(s):
// \interface_DAC|data_tx[1]~14_combout  = (\KEY[0]~input_o  & (\interface_DAC|data_tx[1]~_emulated_q  $ (((\interface_DAC|data_tx[1]~13_combout ))))) # (!\KEY[0]~input_o  & (((\coeur|sdataDAC [1]))))

	.dataa(\interface_DAC|data_tx[1]~_emulated_q ),
	.datab(\coeur|sdataDAC [1]),
	.datac(\interface_DAC|data_tx[1]~13_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[1]~14 .lut_mask = 16'h5ACC;
defparam \interface_DAC|data_tx[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N6
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [6]))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [0]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [0]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [6]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10 .lut_mask = 16'hA088;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y52_N7
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[0] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N2
fiftyfivenm_lcell_comb \coeur|sdataDAC_1Mhz[0]~feeder (
// Equation(s):
// \coeur|sdataDAC_1Mhz[0]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [0]),
	.cin(gnd),
	.combout(\coeur|sdataDAC_1Mhz[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \coeur|sdataDAC_1Mhz[0]~feeder .lut_mask = 16'hFF00;
defparam \coeur|sdataDAC_1Mhz[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y52_N3
dffeas \coeur|sdataDAC_1Mhz[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\coeur|sdataDAC_1Mhz[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sdataDAC_1Mhz [0]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sdataDAC_1Mhz[0] .is_wysiwyg = "true";
defparam \coeur|sdataDAC_1Mhz[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N29
dffeas \coeur|sdataDAC[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\coeur|sdataDAC_1Mhz [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coeur|sechant~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sdataDAC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sdataDAC[0] .is_wysiwyg = "true";
defparam \coeur|sdataDAC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N20
fiftyfivenm_lcell_comb \interface_DAC|data_tx[0]~25 (
// Equation(s):
// \interface_DAC|data_tx[0]~25_combout  = (\KEY[0]~input_o  & ((\interface_DAC|data_tx[0]~25_combout ))) # (!\KEY[0]~input_o  & (\coeur|sdataDAC [0]))

	.dataa(gnd),
	.datab(\coeur|sdataDAC [0]),
	.datac(\KEY[0]~input_o ),
	.datad(\interface_DAC|data_tx[0]~25_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[0]~25 .lut_mask = 16'hFC0C;
defparam \interface_DAC|data_tx[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N22
fiftyfivenm_lcell_comb \interface_DAC|data_tx[0]~27 (
// Equation(s):
// \interface_DAC|data_tx[0]~27_combout  = \interface_DAC|data_tx[0]~25_combout  $ (\coeur|sdataDAC [0])

	.dataa(gnd),
	.datab(\interface_DAC|data_tx[0]~25_combout ),
	.datac(gnd),
	.datad(\coeur|sdataDAC [0]),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[0]~27 .lut_mask = 16'h33CC;
defparam \interface_DAC|data_tx[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N23
dffeas \interface_DAC|data_tx[0]~_emulated (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|data_tx[0]~27_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|data_tx[0]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|data_tx[0]~_emulated .is_wysiwyg = "true";
defparam \interface_DAC|data_tx[0]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N6
fiftyfivenm_lcell_comb \interface_DAC|data_tx[0]~26 (
// Equation(s):
// \interface_DAC|data_tx[0]~26_combout  = (\KEY[0]~input_o  & (\interface_DAC|data_tx[0]~_emulated_q  $ (((\interface_DAC|data_tx[0]~25_combout ))))) # (!\KEY[0]~input_o  & (((\coeur|sdataDAC [0]))))

	.dataa(\interface_DAC|data_tx[0]~_emulated_q ),
	.datab(\coeur|sdataDAC [0]),
	.datac(\KEY[0]~input_o ),
	.datad(\interface_DAC|data_tx[0]~25_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[0]~26 .lut_mask = 16'h5CAC;
defparam \interface_DAC|data_tx[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N6
fiftyfivenm_lcell_comb \interface_DAC|Mux4~0 (
// Equation(s):
// \interface_DAC|Mux4~0_combout  = (\interface_DAC|bit_cnt [1] & ((\interface_DAC|bit_cnt [0] & ((\interface_DAC|data_tx[0]~26_combout ))) # (!\interface_DAC|bit_cnt [0] & (\interface_DAC|data_tx[1]~14_combout )))) # (!\interface_DAC|bit_cnt [1] & 
// (((!\interface_DAC|bit_cnt [0]))))

	.dataa(\interface_DAC|data_tx[1]~14_combout ),
	.datab(\interface_DAC|bit_cnt [1]),
	.datac(\interface_DAC|data_tx[0]~26_combout ),
	.datad(\interface_DAC|bit_cnt [0]),
	.cin(gnd),
	.combout(\interface_DAC|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Mux4~0 .lut_mask = 16'hC0BB;
defparam \interface_DAC|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y51_N24
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & 
// ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [9]))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [3]))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [3]),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [9]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout ),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0 .lut_mask = 16'hC0A0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y51_N25
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[3] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N28
fiftyfivenm_lcell_comb \coeur|sdataDAC_1Mhz[3]~feeder (
// Equation(s):
// \coeur|sdataDAC_1Mhz[3]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [3]),
	.cin(gnd),
	.combout(\coeur|sdataDAC_1Mhz[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \coeur|sdataDAC_1Mhz[3]~feeder .lut_mask = 16'hFF00;
defparam \coeur|sdataDAC_1Mhz[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N29
dffeas \coeur|sdataDAC_1Mhz[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\coeur|sdataDAC_1Mhz[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sdataDAC_1Mhz [3]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sdataDAC_1Mhz[3] .is_wysiwyg = "true";
defparam \coeur|sdataDAC_1Mhz[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N30
fiftyfivenm_lcell_comb \coeur|sdataDAC[3]~feeder (
// Equation(s):
// \coeur|sdataDAC[3]~feeder_combout  = \coeur|sdataDAC_1Mhz [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\coeur|sdataDAC_1Mhz [3]),
	.cin(gnd),
	.combout(\coeur|sdataDAC[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \coeur|sdataDAC[3]~feeder .lut_mask = 16'hFF00;
defparam \coeur|sdataDAC[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N31
dffeas \coeur|sdataDAC[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\coeur|sdataDAC[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coeur|sechant~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sdataDAC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sdataDAC[3] .is_wysiwyg = "true";
defparam \coeur|sdataDAC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N28
fiftyfivenm_lcell_comb \interface_DAC|data_tx[3]~17 (
// Equation(s):
// \interface_DAC|data_tx[3]~17_combout  = (\KEY[0]~input_o  & ((\interface_DAC|data_tx[3]~17_combout ))) # (!\KEY[0]~input_o  & (\coeur|sdataDAC [3]))

	.dataa(\coeur|sdataDAC [3]),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\interface_DAC|data_tx[3]~17_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[3]~17 .lut_mask = 16'hFA0A;
defparam \interface_DAC|data_tx[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N16
fiftyfivenm_lcell_comb \interface_DAC|data_tx[3]~19 (
// Equation(s):
// \interface_DAC|data_tx[3]~19_combout  = \coeur|sdataDAC [3] $ (\interface_DAC|data_tx[3]~17_combout )

	.dataa(\coeur|sdataDAC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface_DAC|data_tx[3]~17_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[3]~19 .lut_mask = 16'h55AA;
defparam \interface_DAC|data_tx[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N17
dffeas \interface_DAC|data_tx[3]~_emulated (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|data_tx[3]~19_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|data_tx[3]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|data_tx[3]~_emulated .is_wysiwyg = "true";
defparam \interface_DAC|data_tx[3]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N4
fiftyfivenm_lcell_comb \interface_DAC|data_tx[3]~18 (
// Equation(s):
// \interface_DAC|data_tx[3]~18_combout  = (\KEY[0]~input_o  & ((\interface_DAC|data_tx[3]~_emulated_q  $ (\interface_DAC|data_tx[3]~17_combout )))) # (!\KEY[0]~input_o  & (\coeur|sdataDAC [3]))

	.dataa(\coeur|sdataDAC [3]),
	.datab(\interface_DAC|data_tx[3]~_emulated_q ),
	.datac(\KEY[0]~input_o ),
	.datad(\interface_DAC|data_tx[3]~17_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[3]~18 .lut_mask = 16'h3ACA;
defparam \interface_DAC|data_tx[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N4
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout  & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & 
// (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [8])) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q  & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [2])))))

	.dataa(\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout ),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum [8]),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp [2]),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11 .lut_mask = 16'h88A0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y52_N5
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[2] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y52_N17
dffeas \coeur|sdataDAC_1Mhz[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sdataDAC_1Mhz [2]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sdataDAC_1Mhz[2] .is_wysiwyg = "true";
defparam \coeur|sdataDAC_1Mhz[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N5
dffeas \coeur|sdataDAC[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\coeur|sdataDAC_1Mhz [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coeur|sechant~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coeur|sdataDAC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \coeur|sdataDAC[2] .is_wysiwyg = "true";
defparam \coeur|sdataDAC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N10
fiftyfivenm_lcell_comb \interface_DAC|data_tx[2]~21 (
// Equation(s):
// \interface_DAC|data_tx[2]~21_combout  = (\KEY[0]~input_o  & ((\interface_DAC|data_tx[2]~21_combout ))) # (!\KEY[0]~input_o  & (\coeur|sdataDAC [2]))

	.dataa(gnd),
	.datab(\coeur|sdataDAC [2]),
	.datac(\KEY[0]~input_o ),
	.datad(\interface_DAC|data_tx[2]~21_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[2]~21 .lut_mask = 16'hFC0C;
defparam \interface_DAC|data_tx[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N8
fiftyfivenm_lcell_comb \interface_DAC|data_tx[2]~23 (
// Equation(s):
// \interface_DAC|data_tx[2]~23_combout  = \interface_DAC|data_tx[2]~21_combout  $ (\coeur|sdataDAC [2])

	.dataa(\interface_DAC|data_tx[2]~21_combout ),
	.datab(gnd),
	.datac(\coeur|sdataDAC [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[2]~23 .lut_mask = 16'h5A5A;
defparam \interface_DAC|data_tx[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N9
dffeas \interface_DAC|data_tx[2]~_emulated (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|data_tx[2]~23_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|data_tx[2]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|data_tx[2]~_emulated .is_wysiwyg = "true";
defparam \interface_DAC|data_tx[2]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N12
fiftyfivenm_lcell_comb \interface_DAC|data_tx[2]~22 (
// Equation(s):
// \interface_DAC|data_tx[2]~22_combout  = (\KEY[0]~input_o  & ((\interface_DAC|data_tx[2]~_emulated_q  $ (\interface_DAC|data_tx[2]~21_combout )))) # (!\KEY[0]~input_o  & (\coeur|sdataDAC [2]))

	.dataa(\KEY[0]~input_o ),
	.datab(\coeur|sdataDAC [2]),
	.datac(\interface_DAC|data_tx[2]~_emulated_q ),
	.datad(\interface_DAC|data_tx[2]~21_combout ),
	.cin(gnd),
	.combout(\interface_DAC|data_tx[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|data_tx[2]~22 .lut_mask = 16'h4EE4;
defparam \interface_DAC|data_tx[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N8
fiftyfivenm_lcell_comb \interface_DAC|Mux4~1 (
// Equation(s):
// \interface_DAC|Mux4~1_combout  = (\interface_DAC|Mux4~0_combout  & ((\interface_DAC|data_tx[3]~18_combout ) # ((\interface_DAC|bit_cnt [1])))) # (!\interface_DAC|Mux4~0_combout  & (((\interface_DAC|data_tx[2]~22_combout  & !\interface_DAC|bit_cnt [1]))))

	.dataa(\interface_DAC|Mux4~0_combout ),
	.datab(\interface_DAC|data_tx[3]~18_combout ),
	.datac(\interface_DAC|data_tx[2]~22_combout ),
	.datad(\interface_DAC|bit_cnt [1]),
	.cin(gnd),
	.combout(\interface_DAC|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Mux4~1 .lut_mask = 16'hAAD8;
defparam \interface_DAC|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N4
fiftyfivenm_lcell_comb \interface_DAC|Selector15~5 (
// Equation(s):
// \interface_DAC|Selector15~5_combout  = (\frequencesortie|sena~q  & ((\interface_DAC|bit_cnt [2] & ((\interface_DAC|Mux4~1_combout ))) # (!\interface_DAC|bit_cnt [2] & (\interface_DAC|Mux4~3_combout ))))

	.dataa(\interface_DAC|Mux4~3_combout ),
	.datab(\interface_DAC|Mux4~1_combout ),
	.datac(\interface_DAC|bit_cnt [2]),
	.datad(\frequencesortie|sena~q ),
	.cin(gnd),
	.combout(\interface_DAC|Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Selector15~5 .lut_mask = 16'hCA00;
defparam \interface_DAC|Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N18
fiftyfivenm_lcell_comb \interface_DAC|Selector15~7 (
// Equation(s):
// \interface_DAC|Selector15~7_combout  = (\interface_DAC|Selector15~6_combout  & ((\interface_DAC|Selector15~4_combout ) # ((!\interface_DAC|state.wr1~q )))) # (!\interface_DAC|Selector15~6_combout  & (\interface_DAC|Selector15~5_combout  & 
// ((\interface_DAC|Selector15~4_combout ) # (!\interface_DAC|state.wr1~q ))))

	.dataa(\interface_DAC|Selector15~6_combout ),
	.datab(\interface_DAC|Selector15~4_combout ),
	.datac(\interface_DAC|Selector15~5_combout ),
	.datad(\interface_DAC|state.wr1~q ),
	.cin(gnd),
	.combout(\interface_DAC|Selector15~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Selector15~7 .lut_mask = 16'hC8FA;
defparam \interface_DAC|Selector15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N10
fiftyfivenm_lcell_comb \interface_DAC|Selector15~10 (
// Equation(s):
// \interface_DAC|Selector15~10_combout  = ((!\interface_DAC|bit_cnt [1] & !\interface_DAC|bit_cnt [2])) # (!\interface_DAC|state.start~q )

	.dataa(\interface_DAC|bit_cnt [1]),
	.datab(gnd),
	.datac(\interface_DAC|bit_cnt [2]),
	.datad(\interface_DAC|state.start~q ),
	.cin(gnd),
	.combout(\interface_DAC|Selector15~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Selector15~10 .lut_mask = 16'h05FF;
defparam \interface_DAC|Selector15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N2
fiftyfivenm_lcell_comb \interface_DAC|Mux2~0 (
// Equation(s):
// \interface_DAC|Mux2~0_combout  = (\interface_DAC|bit_cnt [0] & (((\interface_DAC|bit_cnt [1] & \interface_DAC|data_tx[8]~46_combout )))) # (!\interface_DAC|bit_cnt [0] & ((\interface_DAC|data_tx[9]~34_combout ) # ((!\interface_DAC|bit_cnt [1]))))

	.dataa(\interface_DAC|data_tx[9]~34_combout ),
	.datab(\interface_DAC|bit_cnt [0]),
	.datac(\interface_DAC|bit_cnt [1]),
	.datad(\interface_DAC|data_tx[8]~46_combout ),
	.cin(gnd),
	.combout(\interface_DAC|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Mux2~0 .lut_mask = 16'hE323;
defparam \interface_DAC|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N30
fiftyfivenm_lcell_comb \interface_DAC|Mux2~1 (
// Equation(s):
// \interface_DAC|Mux2~1_combout  = (\interface_DAC|Mux2~0_combout  & ((\interface_DAC|data_tx[11]~38_combout ) # ((\interface_DAC|bit_cnt [1])))) # (!\interface_DAC|Mux2~0_combout  & (((!\interface_DAC|bit_cnt [1] & \interface_DAC|data_tx[10]~42_combout 
// ))))

	.dataa(\interface_DAC|data_tx[11]~38_combout ),
	.datab(\interface_DAC|Mux2~0_combout ),
	.datac(\interface_DAC|bit_cnt [1]),
	.datad(\interface_DAC|data_tx[10]~42_combout ),
	.cin(gnd),
	.combout(\interface_DAC|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Mux2~1 .lut_mask = 16'hCBC8;
defparam \interface_DAC|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N22
fiftyfivenm_lcell_comb \interface_DAC|Selector15~11 (
// Equation(s):
// \interface_DAC|Selector15~11_combout  = (\interface_DAC|Selector15~10_combout  & (((\interface_DAC|bit_cnt [2] & \interface_DAC|Mux2~1_combout )) # (!\interface_DAC|state.slv_ack1~q )))

	.dataa(\interface_DAC|Selector15~10_combout ),
	.datab(\interface_DAC|state.slv_ack1~q ),
	.datac(\interface_DAC|bit_cnt [2]),
	.datad(\interface_DAC|Mux2~1_combout ),
	.cin(gnd),
	.combout(\interface_DAC|Selector15~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Selector15~11 .lut_mask = 16'hA222;
defparam \interface_DAC|Selector15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N0
fiftyfivenm_lcell_comb \interface_DAC|Mux5~0 (
// Equation(s):
// \interface_DAC|Mux5~0_combout  = (\interface_DAC|bit_cnt [0] & (((\interface_DAC|data_tx[3]~18_combout  & \interface_DAC|bit_cnt [1])))) # (!\interface_DAC|bit_cnt [0] & ((\interface_DAC|data_tx[2]~22_combout ) # ((\interface_DAC|bit_cnt [1]))))

	.dataa(\interface_DAC|data_tx[2]~22_combout ),
	.datab(\interface_DAC|bit_cnt [0]),
	.datac(\interface_DAC|data_tx[3]~18_combout ),
	.datad(\interface_DAC|bit_cnt [1]),
	.cin(gnd),
	.combout(\interface_DAC|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Mux5~0 .lut_mask = 16'hF322;
defparam \interface_DAC|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N2
fiftyfivenm_lcell_comb \interface_DAC|Mux5~1 (
// Equation(s):
// \interface_DAC|Mux5~1_combout  = (\interface_DAC|Mux5~0_combout  & ((\interface_DAC|data_tx[0]~26_combout ) # ((!\interface_DAC|bit_cnt~0_combout )))) # (!\interface_DAC|Mux5~0_combout  & (((\interface_DAC|bit_cnt~0_combout  & 
// \interface_DAC|data_tx[1]~14_combout ))))

	.dataa(\interface_DAC|data_tx[0]~26_combout ),
	.datab(\interface_DAC|Mux5~0_combout ),
	.datac(\interface_DAC|bit_cnt~0_combout ),
	.datad(\interface_DAC|data_tx[1]~14_combout ),
	.cin(gnd),
	.combout(\interface_DAC|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Mux5~1 .lut_mask = 16'hBC8C;
defparam \interface_DAC|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N26
fiftyfivenm_lcell_comb \interface_DAC|Selector15~2 (
// Equation(s):
// \interface_DAC|Selector15~2_combout  = (!\interface_DAC|bit_cnt [0] & ((\interface_DAC|bit_cnt [1] & ((\interface_DAC|data_tx[4]~10_combout ))) # (!\interface_DAC|bit_cnt [1] & (\interface_DAC|data_tx[6]~2_combout ))))

	.dataa(\interface_DAC|data_tx[6]~2_combout ),
	.datab(\interface_DAC|bit_cnt [1]),
	.datac(\interface_DAC|data_tx[4]~10_combout ),
	.datad(\interface_DAC|bit_cnt [0]),
	.cin(gnd),
	.combout(\interface_DAC|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Selector15~2 .lut_mask = 16'h00E2;
defparam \interface_DAC|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N10
fiftyfivenm_lcell_comb \interface_DAC|Selector15~13 (
// Equation(s):
// \interface_DAC|Selector15~13_combout  = (\interface_DAC|Selector15~2_combout ) # ((\interface_DAC|data_tx[5]~6_combout  & (!\interface_DAC|bit_cnt [1] & \interface_DAC|bit_cnt [0])))

	.dataa(\interface_DAC|data_tx[5]~6_combout ),
	.datab(\interface_DAC|bit_cnt [1]),
	.datac(\interface_DAC|Selector15~2_combout ),
	.datad(\interface_DAC|bit_cnt [0]),
	.cin(gnd),
	.combout(\interface_DAC|Selector15~13_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Selector15~13 .lut_mask = 16'hF2F0;
defparam \interface_DAC|Selector15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N12
fiftyfivenm_lcell_comb \interface_DAC|Selector15~3 (
// Equation(s):
// \interface_DAC|Selector15~3_combout  = ((\interface_DAC|Add1~0_combout  & (\interface_DAC|Mux5~1_combout )) # (!\interface_DAC|Add1~0_combout  & ((\interface_DAC|Selector15~13_combout )))) # (!\interface_DAC|Selector12~0_combout )

	.dataa(\interface_DAC|Selector12~0_combout ),
	.datab(\interface_DAC|Mux5~1_combout ),
	.datac(\interface_DAC|Add1~0_combout ),
	.datad(\interface_DAC|Selector15~13_combout ),
	.cin(gnd),
	.combout(\interface_DAC|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Selector15~3 .lut_mask = 16'hDFD5;
defparam \interface_DAC|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N0
fiftyfivenm_lcell_comb \interface_DAC|Selector15~12 (
// Equation(s):
// \interface_DAC|Selector15~12_combout  = (((!\interface_DAC|Selector15~3_combout ) # (!\interface_DAC|Selector15~11_combout )) # (!\interface_DAC|Selector15~7_combout )) # (!\interface_DAC|Selector15~9_combout )

	.dataa(\interface_DAC|Selector15~9_combout ),
	.datab(\interface_DAC|Selector15~7_combout ),
	.datac(\interface_DAC|Selector15~11_combout ),
	.datad(\interface_DAC|Selector15~3_combout ),
	.cin(gnd),
	.combout(\interface_DAC|Selector15~12_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Selector15~12 .lut_mask = 16'h7FFF;
defparam \interface_DAC|Selector15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y47_N1
dffeas \interface_DAC|sda_int (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|Selector15~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|sda_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|sda_int .is_wysiwyg = "true";
defparam \interface_DAC|sda_int .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N8
fiftyfivenm_lcell_comb \interface_DAC|Selector19~0 (
// Equation(s):
// \interface_DAC|Selector19~0_combout  = (\interface_DAC|state.start~q  & (((\interface_DAC|data_clk~q )))) # (!\interface_DAC|state.start~q  & ((\interface_DAC|state.stop~q  & (!\interface_DAC|data_clk~q )) # (!\interface_DAC|state.stop~q  & 
// ((!\interface_DAC|sda_int~q )))))

	.dataa(\interface_DAC|state.stop~q ),
	.datab(\interface_DAC|state.start~q ),
	.datac(\interface_DAC|data_clk~q ),
	.datad(\interface_DAC|sda_int~q ),
	.cin(gnd),
	.combout(\interface_DAC|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Selector19~0 .lut_mask = 16'hC2D3;
defparam \interface_DAC|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N20
fiftyfivenm_lcell_comb \interface_DAC|Selector14~0 (
// Equation(s):
// \interface_DAC|Selector14~0_combout  = (\interface_DAC|scl_ena~q  & ((\interface_DAC|state.slv_ack2~q  & ((\frequencesortie|sena~q ))) # (!\interface_DAC|state.slv_ack2~q  & (!\interface_DAC|state.slv_ack3~q ))))

	.dataa(\interface_DAC|state.slv_ack2~q ),
	.datab(\interface_DAC|scl_ena~q ),
	.datac(\interface_DAC|state.slv_ack3~q ),
	.datad(\frequencesortie|sena~q ),
	.cin(gnd),
	.combout(\interface_DAC|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Selector14~0 .lut_mask = 16'h8C04;
defparam \interface_DAC|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N28
fiftyfivenm_lcell_comb \interface_DAC|Selector14~1 (
// Equation(s):
// \interface_DAC|Selector14~1_combout  = (\interface_DAC|state.start~q ) # (\interface_DAC|Selector14~0_combout )

	.dataa(\interface_DAC|state.start~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface_DAC|Selector14~0_combout ),
	.cin(gnd),
	.combout(\interface_DAC|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|Selector14~1 .lut_mask = 16'hFFAA;
defparam \interface_DAC|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y47_N29
dffeas \interface_DAC|scl_ena (
	.clk(\interface_DAC|data_clk~clkctrl_outclk ),
	.d(\interface_DAC|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|scl_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|scl_ena .is_wysiwyg = "true";
defparam \interface_DAC|scl_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N6
fiftyfivenm_lcell_comb \interface_DAC|scl_clk~2 (
// Equation(s):
// \interface_DAC|scl_clk~2_combout  = (\interface_DAC|Equal0~1_combout  & (\interface_DAC|data_clk~3_combout  & ((\interface_DAC|LessThan1~0_combout )))) # (!\interface_DAC|Equal0~1_combout  & ((\interface_DAC|Add0~12_OTERM1 ) # 
// ((\interface_DAC|data_clk~3_combout  & \interface_DAC|LessThan1~0_combout ))))

	.dataa(\interface_DAC|Equal0~1_combout ),
	.datab(\interface_DAC|data_clk~3_combout ),
	.datac(\interface_DAC|Add0~12_OTERM1 ),
	.datad(\interface_DAC|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\interface_DAC|scl_clk~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|scl_clk~2 .lut_mask = 16'hDC50;
defparam \interface_DAC|scl_clk~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y49_N7
dffeas \interface_DAC|scl_clk (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\interface_DAC|scl_clk~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface_DAC|scl_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface_DAC|scl_clk .is_wysiwyg = "true";
defparam \interface_DAC|scl_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N8
fiftyfivenm_lcell_comb \interface_DAC|scl~1 (
// Equation(s):
// \interface_DAC|scl~1_combout  = (\interface_DAC|scl_clk~q ) # (!\interface_DAC|scl_ena~q )

	.dataa(gnd),
	.datab(\interface_DAC|scl_ena~q ),
	.datac(gnd),
	.datad(\interface_DAC|scl_clk~q ),
	.cin(gnd),
	.combout(\interface_DAC|scl~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface_DAC|scl~1 .lut_mask = 16'hFF33;
defparam \interface_DAC|scl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N4
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|romout[1][12]~17 (
// Equation(s):
// \afficher|Mult0|mult_core|romout[1][12]~17_combout  = (\coeur|sdataDAC [6] & ((\coeur|sdataDAC [5] & ((\coeur|sdataDAC [3]) # (!\coeur|sdataDAC [4]))) # (!\coeur|sdataDAC [5] & (!\coeur|sdataDAC [4] & \coeur|sdataDAC [3])))) # (!\coeur|sdataDAC [6] & 
// (\coeur|sdataDAC [4] $ (((\coeur|sdataDAC [5] & \coeur|sdataDAC [3])))))

	.dataa(\coeur|sdataDAC [6]),
	.datab(\coeur|sdataDAC [5]),
	.datac(\coeur|sdataDAC [4]),
	.datad(\coeur|sdataDAC [3]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|romout[1][12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|romout[1][12]~17 .lut_mask = 16'h9E58;
defparam \afficher|Mult0|mult_core|romout[1][12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N20
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|romout[1][11]~18 (
// Equation(s):
// \afficher|Mult0|mult_core|romout[1][11]~18_combout  = (\coeur|sdataDAC [6] & (\coeur|sdataDAC [5] $ (\coeur|sdataDAC [4] $ (!\coeur|sdataDAC [3])))) # (!\coeur|sdataDAC [6] & ((\coeur|sdataDAC [5] & (\coeur|sdataDAC [4] & !\coeur|sdataDAC [3])) # 
// (!\coeur|sdataDAC [5] & ((\coeur|sdataDAC [3])))))

	.dataa(\coeur|sdataDAC [6]),
	.datab(\coeur|sdataDAC [5]),
	.datac(\coeur|sdataDAC [4]),
	.datad(\coeur|sdataDAC [3]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|romout[1][11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|romout[1][11]~18 .lut_mask = 16'h39C2;
defparam \afficher|Mult0|mult_core|romout[1][11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N16
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|_~2 (
// Equation(s):
// \afficher|Mult0|mult_core|_~2_combout  = (\coeur|sdataDAC [2] & (\coeur|sdataDAC [1] & \coeur|sdataDAC [0]))

	.dataa(gnd),
	.datab(\coeur|sdataDAC [2]),
	.datac(\coeur|sdataDAC [1]),
	.datad(\coeur|sdataDAC [0]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|_~2 .lut_mask = 16'hC000;
defparam \afficher|Mult0|mult_core|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N14
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|romout[0][14] (
// Equation(s):
// \afficher|Mult0|mult_core|romout[0][14]~combout  = (\coeur|sdataDAC [2] & ((!\coeur|sdataDAC [0]) # (!\coeur|sdataDAC [1])))

	.dataa(gnd),
	.datab(\coeur|sdataDAC [2]),
	.datac(\coeur|sdataDAC [1]),
	.datad(\coeur|sdataDAC [0]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|romout[0][14]~combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|romout[0][14] .lut_mask = 16'h0CCC;
defparam \afficher|Mult0|mult_core|romout[0][14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N8
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|romout[1][10]~19 (
// Equation(s):
// \afficher|Mult0|mult_core|romout[1][10]~19_combout  = (\coeur|sdataDAC [6] & (((!\coeur|sdataDAC [4])))) # (!\coeur|sdataDAC [6] & ((\coeur|sdataDAC [4] & ((\coeur|sdataDAC [3]))) # (!\coeur|sdataDAC [4] & (\coeur|sdataDAC [5] & !\coeur|sdataDAC [3]))))

	.dataa(\coeur|sdataDAC [6]),
	.datab(\coeur|sdataDAC [5]),
	.datac(\coeur|sdataDAC [4]),
	.datad(\coeur|sdataDAC [3]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|romout[1][10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|romout[1][10]~19 .lut_mask = 16'h5A0E;
defparam \afficher|Mult0|mult_core|romout[1][10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N0
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|romout[0][13]~6 (
// Equation(s):
// \afficher|Mult0|mult_core|romout[0][13]~6_combout  = \coeur|sdataDAC [1] $ (((\coeur|sdataDAC [2] & \coeur|sdataDAC [0])))

	.dataa(gnd),
	.datab(\coeur|sdataDAC [2]),
	.datac(\coeur|sdataDAC [1]),
	.datad(\coeur|sdataDAC [0]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|romout[0][13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|romout[0][13]~6 .lut_mask = 16'h3CF0;
defparam \afficher|Mult0|mult_core|romout[0][13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N10
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|romout[1][9]~5 (
// Equation(s):
// \afficher|Mult0|mult_core|romout[1][9]~5_combout  = \coeur|sdataDAC [6] $ (((!\coeur|sdataDAC [3] & ((\coeur|sdataDAC [4]) # (\coeur|sdataDAC [5])))))

	.dataa(\coeur|sdataDAC [4]),
	.datab(\coeur|sdataDAC [3]),
	.datac(\coeur|sdataDAC [6]),
	.datad(\coeur|sdataDAC [5]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|romout[1][9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|romout[1][9]~5 .lut_mask = 16'hC3D2;
defparam \afficher|Mult0|mult_core|romout[1][9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N26
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|romout[1][8]~0 (
// Equation(s):
// \afficher|Mult0|mult_core|romout[1][8]~0_combout  = \coeur|sdataDAC [5] $ (((\coeur|sdataDAC [3]) # (\coeur|sdataDAC [4])))

	.dataa(\coeur|sdataDAC [5]),
	.datab(gnd),
	.datac(\coeur|sdataDAC [3]),
	.datad(\coeur|sdataDAC [4]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|romout[1][8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|romout[1][8]~0 .lut_mask = 16'h555A;
defparam \afficher|Mult0|mult_core|romout[1][8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N24
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|romout[0][12] (
// Equation(s):
// \afficher|Mult0|mult_core|romout[0][12]~combout  = (\coeur|sdataDAC [2] & (\coeur|sdataDAC [1] & !\coeur|sdataDAC [0])) # (!\coeur|sdataDAC [2] & ((\coeur|sdataDAC [0])))

	.dataa(gnd),
	.datab(\coeur|sdataDAC [2]),
	.datac(\coeur|sdataDAC [1]),
	.datad(\coeur|sdataDAC [0]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|romout[0][12]~combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|romout[0][12] .lut_mask = 16'h33C0;
defparam \afficher|Mult0|mult_core|romout[0][12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N30
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|romout[1][7]~1 (
// Equation(s):
// \afficher|Mult0|mult_core|romout[1][7]~1_combout  = \coeur|sdataDAC [3] $ (\coeur|sdataDAC [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\coeur|sdataDAC [3]),
	.datad(\coeur|sdataDAC [4]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|romout[1][7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|romout[1][7]~1 .lut_mask = 16'h0FF0;
defparam \afficher|Mult0|mult_core|romout[1][7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N4
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|romout[0][11] (
// Equation(s):
// \afficher|Mult0|mult_core|romout[0][11]~combout  = (\coeur|sdataDAC [1] & ((\coeur|sdataDAC [0]))) # (!\coeur|sdataDAC [1] & (\coeur|sdataDAC [2] & !\coeur|sdataDAC [0]))

	.dataa(gnd),
	.datab(\coeur|sdataDAC [1]),
	.datac(\coeur|sdataDAC [2]),
	.datad(\coeur|sdataDAC [0]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|romout[0][11]~combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|romout[0][11] .lut_mask = 16'hCC30;
defparam \afficher|Mult0|mult_core|romout[0][11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N18
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|romout[0][10]~2 (
// Equation(s):
// \afficher|Mult0|mult_core|romout[0][10]~2_combout  = (!\coeur|sdataDAC [0] & ((\coeur|sdataDAC [2]) # (\coeur|sdataDAC [1])))

	.dataa(gnd),
	.datab(\coeur|sdataDAC [2]),
	.datac(\coeur|sdataDAC [1]),
	.datad(\coeur|sdataDAC [0]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|romout[0][10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|romout[0][10]~2 .lut_mask = 16'h00FC;
defparam \afficher|Mult0|mult_core|romout[0][10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N2
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|romout[0][9]~3 (
// Equation(s):
// \afficher|Mult0|mult_core|romout[0][9]~3_combout  = \coeur|sdataDAC [2] $ (((\coeur|sdataDAC [1]) # (\coeur|sdataDAC [0])))

	.dataa(gnd),
	.datab(\coeur|sdataDAC [2]),
	.datac(\coeur|sdataDAC [1]),
	.datad(\coeur|sdataDAC [0]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|romout[0][9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|romout[0][9]~3 .lut_mask = 16'h333C;
defparam \afficher|Mult0|mult_core|romout[0][9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N28
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|romout[0][8]~4 (
// Equation(s):
// \afficher|Mult0|mult_core|romout[0][8]~4_combout  = \coeur|sdataDAC [1] $ (\coeur|sdataDAC [0])

	.dataa(gnd),
	.datab(\coeur|sdataDAC [1]),
	.datac(\coeur|sdataDAC [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|romout[0][8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|romout[0][8]~4 .lut_mask = 16'h3C3C;
defparam \afficher|Mult0|mult_core|romout[0][8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N0
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 (
// Equation(s):
// \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout  = CARRY((\coeur|sdataDAC [0] & \coeur|sdataDAC [4]))

	.dataa(\coeur|sdataDAC [0]),
	.datab(\coeur|sdataDAC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout ));
// synopsys translate_off
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 .lut_mask = 16'h0088;
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N2
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 (
// Equation(s):
// \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout  = CARRY((\coeur|sdataDAC [5] & (!\afficher|Mult0|mult_core|romout[0][8]~4_combout  & !\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout )) # (!\coeur|sdataDAC [5] & 
// ((!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout ) # (!\afficher|Mult0|mult_core|romout[0][8]~4_combout ))))

	.dataa(\coeur|sdataDAC [5]),
	.datab(\afficher|Mult0|mult_core|romout[0][8]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout ),
	.combout(),
	.cout(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout ));
// synopsys translate_off
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 .lut_mask = 16'h0017;
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N4
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 (
// Equation(s):
// \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout  = CARRY((\afficher|Mult0|mult_core|romout[0][9]~3_combout  & ((\coeur|sdataDAC [6]) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout ))) # 
// (!\afficher|Mult0|mult_core|romout[0][9]~3_combout  & (\coeur|sdataDAC [6] & !\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout )))

	.dataa(\afficher|Mult0|mult_core|romout[0][9]~3_combout ),
	.datab(\coeur|sdataDAC [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout ),
	.combout(),
	.cout(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout ));
// synopsys translate_off
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 .lut_mask = 16'h008E;
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N6
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\coeur|sdataDAC [3] & ((\afficher|Mult0|mult_core|romout[0][10]~2_combout  & (\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout  & VCC)) # 
// (!\afficher|Mult0|mult_core|romout[0][10]~2_combout  & (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout )))) # (!\coeur|sdataDAC [3] & ((\afficher|Mult0|mult_core|romout[0][10]~2_combout  & 
// (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout )) # (!\afficher|Mult0|mult_core|romout[0][10]~2_combout  & ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout ) # (GND)))))
// \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\coeur|sdataDAC [3] & (!\afficher|Mult0|mult_core|romout[0][10]~2_combout  & !\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout )) # (!\coeur|sdataDAC [3] & 
// ((!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout ) # (!\afficher|Mult0|mult_core|romout[0][10]~2_combout ))))

	.dataa(\coeur|sdataDAC [3]),
	.datab(\afficher|Mult0|mult_core|romout[0][10]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout ),
	.combout(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N8
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\afficher|Mult0|mult_core|romout[1][7]~1_combout  $ (\afficher|Mult0|mult_core|romout[0][11]~combout  $ (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # 
// (GND)
// \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\afficher|Mult0|mult_core|romout[1][7]~1_combout  & ((\afficher|Mult0|mult_core|romout[0][11]~combout ) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # 
// (!\afficher|Mult0|mult_core|romout[1][7]~1_combout  & (\afficher|Mult0|mult_core|romout[0][11]~combout  & !\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\afficher|Mult0|mult_core|romout[1][7]~1_combout ),
	.datab(\afficher|Mult0|mult_core|romout[0][11]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N10
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\afficher|Mult0|mult_core|romout[1][8]~0_combout  & ((\afficher|Mult0|mult_core|romout[0][12]~combout  & (\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  & VCC)) 
// # (!\afficher|Mult0|mult_core|romout[0][12]~combout  & (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )))) # (!\afficher|Mult0|mult_core|romout[1][8]~0_combout  & ((\afficher|Mult0|mult_core|romout[0][12]~combout  & 
// (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\afficher|Mult0|mult_core|romout[0][12]~combout  & ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))))
// \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((\afficher|Mult0|mult_core|romout[1][8]~0_combout  & (!\afficher|Mult0|mult_core|romout[0][12]~combout  & !\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # 
// (!\afficher|Mult0|mult_core|romout[1][8]~0_combout  & ((!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\afficher|Mult0|mult_core|romout[0][12]~combout ))))

	.dataa(\afficher|Mult0|mult_core|romout[1][8]~0_combout ),
	.datab(\afficher|Mult0|mult_core|romout[0][12]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N12
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = ((\afficher|Mult0|mult_core|romout[0][13]~6_combout  $ (\afficher|Mult0|mult_core|romout[1][9]~5_combout  $ (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 )))) 
// # (GND)
// \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\afficher|Mult0|mult_core|romout[0][13]~6_combout  & ((\afficher|Mult0|mult_core|romout[1][9]~5_combout ) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ))) # 
// (!\afficher|Mult0|mult_core|romout[0][13]~6_combout  & (\afficher|Mult0|mult_core|romout[1][9]~5_combout  & !\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 )))

	.dataa(\afficher|Mult0|mult_core|romout[0][13]~6_combout ),
	.datab(\afficher|Mult0|mult_core|romout[1][9]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N14
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\afficher|Mult0|mult_core|romout[0][14]~combout  & ((\afficher|Mult0|mult_core|romout[1][10]~19_combout  & (\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  & 
// VCC)) # (!\afficher|Mult0|mult_core|romout[1][10]~19_combout  & (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )))) # (!\afficher|Mult0|mult_core|romout[0][14]~combout  & ((\afficher|Mult0|mult_core|romout[1][10]~19_combout  & 
// (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # (!\afficher|Mult0|mult_core|romout[1][10]~19_combout  & ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))))
// \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((\afficher|Mult0|mult_core|romout[0][14]~combout  & (!\afficher|Mult0|mult_core|romout[1][10]~19_combout  & !\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # 
// (!\afficher|Mult0|mult_core|romout[0][14]~combout  & ((!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\afficher|Mult0|mult_core|romout[1][10]~19_combout ))))

	.dataa(\afficher|Mult0|mult_core|romout[0][14]~combout ),
	.datab(\afficher|Mult0|mult_core|romout[1][10]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N16
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = ((\afficher|Mult0|mult_core|romout[1][11]~18_combout  $ (\afficher|Mult0|mult_core|_~2_combout  $ (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 )))) # (GND)
// \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17  = CARRY((\afficher|Mult0|mult_core|romout[1][11]~18_combout  & ((\afficher|Mult0|mult_core|_~2_combout ) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ))) # 
// (!\afficher|Mult0|mult_core|romout[1][11]~18_combout  & (\afficher|Mult0|mult_core|_~2_combout  & !\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 )))

	.dataa(\afficher|Mult0|mult_core|romout[1][11]~18_combout ),
	.datab(\afficher|Mult0|mult_core|_~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N18
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 (
// Equation(s):
// \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  = (\afficher|Mult0|mult_core|romout[1][12]~17_combout  & (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 )) # (!\afficher|Mult0|mult_core|romout[1][12]~17_combout 
//  & ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # (GND)))
// \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19  = CARRY((!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # (!\afficher|Mult0|mult_core|romout[1][12]~17_combout ))

	.dataa(\afficher|Mult0|mult_core|romout[1][12]~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ),
	.combout(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.cout(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 .lut_mask = 16'h5A5F;
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N0
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|romout[2][8]~13 (
// Equation(s):
// \afficher|Mult0|mult_core|romout[2][8]~13_combout  = \coeur|sdataDAC [9] $ (((\coeur|sdataDAC [8]) # (\coeur|sdataDAC [7])))

	.dataa(\coeur|sdataDAC [8]),
	.datab(gnd),
	.datac(\coeur|sdataDAC [9]),
	.datad(\coeur|sdataDAC [7]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|romout[2][8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|romout[2][8]~13 .lut_mask = 16'h0F5A;
defparam \afficher|Mult0|mult_core|romout[2][8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N6
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 (
// Equation(s):
// \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  = (\coeur|sdataDAC [7] & (\coeur|sdataDAC [11] $ (VCC))) # (!\coeur|sdataDAC [7] & (\coeur|sdataDAC [11] & VCC))
// \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1  = CARRY((\coeur|sdataDAC [7] & \coeur|sdataDAC [11]))

	.dataa(\coeur|sdataDAC [7]),
	.datab(\coeur|sdataDAC [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.cout(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N8
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 (
// Equation(s):
// \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  = \coeur|sdataDAC [8] $ (\coeur|sdataDAC [7] $ (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ))
// \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3  = CARRY((\coeur|sdataDAC [8] $ (!\coeur|sdataDAC [7])) # (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ))

	.dataa(\coeur|sdataDAC [8]),
	.datab(\coeur|sdataDAC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 ),
	.combout(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ),
	.cout(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 .lut_mask = 16'h969F;
defparam \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N10
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4 (
// Equation(s):
// \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout  = (\afficher|Mult0|mult_core|romout[2][8]~13_combout  & (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3  $ (GND))) # 
// (!\afficher|Mult0|mult_core|romout[2][8]~13_combout  & (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3  & VCC))
// \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5  = CARRY((\afficher|Mult0|mult_core|romout[2][8]~13_combout  & !\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ))

	.dataa(gnd),
	.datab(\afficher|Mult0|mult_core|romout[2][8]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3 ),
	.combout(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ),
	.cout(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4 .lut_mask = 16'hC30C;
defparam \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N0
fiftyfivenm_lcell_comb \afficher|volt[0]~13 (
// Equation(s):
// \afficher|volt[0]~13_cout  = CARRY((\coeur|sdataDAC [7] & \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(\coeur|sdataDAC [7]),
	.datab(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\afficher|volt[0]~13_cout ));
// synopsys translate_off
defparam \afficher|volt[0]~13 .lut_mask = 16'h0088;
defparam \afficher|volt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N2
fiftyfivenm_lcell_comb \afficher|volt[0]~15 (
// Equation(s):
// \afficher|volt[0]~15_cout  = CARRY((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (!\coeur|sdataDAC [8] & !\afficher|volt[0]~13_cout )) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & 
// ((!\afficher|volt[0]~13_cout ) # (!\coeur|sdataDAC [8]))))

	.dataa(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datab(\coeur|sdataDAC [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|volt[0]~13_cout ),
	.combout(),
	.cout(\afficher|volt[0]~15_cout ));
// synopsys translate_off
defparam \afficher|volt[0]~15 .lut_mask = 16'h0017;
defparam \afficher|volt[0]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N4
fiftyfivenm_lcell_comb \afficher|volt[0]~16 (
// Equation(s):
// \afficher|volt[0]~16_combout  = ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  $ (\coeur|sdataDAC [9] $ (!\afficher|volt[0]~15_cout )))) # (GND)
// \afficher|volt[0]~17  = CARRY((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\coeur|sdataDAC [9]) # (!\afficher|volt[0]~15_cout ))) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// (\coeur|sdataDAC [9] & !\afficher|volt[0]~15_cout )))

	.dataa(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datab(\coeur|sdataDAC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|volt[0]~15_cout ),
	.combout(\afficher|volt[0]~16_combout ),
	.cout(\afficher|volt[0]~17 ));
// synopsys translate_off
defparam \afficher|volt[0]~16 .lut_mask = 16'h698E;
defparam \afficher|volt[0]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N6
fiftyfivenm_lcell_comb \afficher|volt[1]~18 (
// Equation(s):
// \afficher|volt[1]~18_combout  = (\coeur|sdataDAC [10] & ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (\afficher|volt[0]~17  & VCC)) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & 
// (!\afficher|volt[0]~17 )))) # (!\coeur|sdataDAC [10] & ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (!\afficher|volt[0]~17 )) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & 
// ((\afficher|volt[0]~17 ) # (GND)))))
// \afficher|volt[1]~19  = CARRY((\coeur|sdataDAC [10] & (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & !\afficher|volt[0]~17 )) # (!\coeur|sdataDAC [10] & ((!\afficher|volt[0]~17 ) # 
// (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ))))

	.dataa(\coeur|sdataDAC [10]),
	.datab(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|volt[0]~17 ),
	.combout(\afficher|volt[1]~18_combout ),
	.cout(\afficher|volt[1]~19 ));
// synopsys translate_off
defparam \afficher|volt[1]~18 .lut_mask = 16'h9617;
defparam \afficher|volt[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N8
fiftyfivenm_lcell_comb \afficher|volt[2]~20 (
// Equation(s):
// \afficher|volt[2]~20_combout  = ((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  $ (\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  $ (!\afficher|volt[1]~19 )))) # (GND)
// \afficher|volt[2]~21  = CARRY((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  & ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ) # (!\afficher|volt[1]~19 ))) # 
// (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  & (\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & !\afficher|volt[1]~19 )))

	.dataa(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.datab(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|volt[1]~19 ),
	.combout(\afficher|volt[2]~20_combout ),
	.cout(\afficher|volt[2]~21 ));
// synopsys translate_off
defparam \afficher|volt[2]~20 .lut_mask = 16'h698E;
defparam \afficher|volt[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N10
fiftyfivenm_lcell_comb \afficher|volt[3]~22 (
// Equation(s):
// \afficher|volt[3]~22_combout  = (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & (\afficher|volt[2]~21  & VCC)) # 
// (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & (!\afficher|volt[2]~21 )))) # (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & 
// ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & (!\afficher|volt[2]~21 )) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & ((\afficher|volt[2]~21 ) # (GND)))))
// \afficher|volt[3]~23  = CARRY((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & !\afficher|volt[2]~21 )) # 
// (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout  & ((!\afficher|volt[2]~21 ) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ))))

	.dataa(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout ),
	.datab(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|volt[2]~21 ),
	.combout(\afficher|volt[3]~22_combout ),
	.cout(\afficher|volt[3]~23 ));
// synopsys translate_off
defparam \afficher|volt[3]~22 .lut_mask = 16'h9617;
defparam \afficher|volt[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N12
fiftyfivenm_lcell_comb \afficher|volt[4]~24 (
// Equation(s):
// \afficher|volt[4]~24_combout  = ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  $ (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout  $ (!\afficher|volt[3]~23 )))) # (GND)
// \afficher|volt[4]~25  = CARRY((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & ((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ) # (!\afficher|volt[3]~23 ))) # 
// (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout  & !\afficher|volt[3]~23 )))

	.dataa(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.datab(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|volt[3]~23 ),
	.combout(\afficher|volt[4]~24_combout ),
	.cout(\afficher|volt[4]~25 ));
// synopsys translate_off
defparam \afficher|volt[4]~24 .lut_mask = 16'h698E;
defparam \afficher|volt[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y48_N13
dffeas \afficher|volt[4] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\afficher|volt[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\afficher|volt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \afficher|volt[4] .is_wysiwyg = "true";
defparam \afficher|volt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N30
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|romout[2][14]~7 (
// Equation(s):
// \afficher|Mult0|mult_core|romout[2][14]~7_combout  = (\coeur|sdataDAC [10] & (((!\coeur|sdataDAC [9])) # (!\coeur|sdataDAC [8]))) # (!\coeur|sdataDAC [10] & (\coeur|sdataDAC [8] & (\coeur|sdataDAC [9] & \coeur|sdataDAC [7])))

	.dataa(\coeur|sdataDAC [10]),
	.datab(\coeur|sdataDAC [8]),
	.datac(\coeur|sdataDAC [9]),
	.datad(\coeur|sdataDAC [7]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|romout[2][14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|romout[2][14]~7 .lut_mask = 16'h6A2A;
defparam \afficher|Mult0|mult_core|romout[2][14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N4
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|romout[2][13]~8 (
// Equation(s):
// \afficher|Mult0|mult_core|romout[2][13]~8_combout  = (\coeur|sdataDAC [10] & ((\coeur|sdataDAC [8] $ (\coeur|sdataDAC [9])))) # (!\coeur|sdataDAC [10] & (\coeur|sdataDAC [9] & ((!\coeur|sdataDAC [8]) # (!\coeur|sdataDAC [7]))))

	.dataa(\coeur|sdataDAC [10]),
	.datab(\coeur|sdataDAC [7]),
	.datac(\coeur|sdataDAC [8]),
	.datad(\coeur|sdataDAC [9]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|romout[2][13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|romout[2][13]~8 .lut_mask = 16'h1FA0;
defparam \afficher|Mult0|mult_core|romout[2][13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N2
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|romout[2][12]~9 (
// Equation(s):
// \afficher|Mult0|mult_core|romout[2][12]~9_combout  = (\coeur|sdataDAC [8] & (\coeur|sdataDAC [10] $ (((!\coeur|sdataDAC [9]) # (!\coeur|sdataDAC [7]))))) # (!\coeur|sdataDAC [8] & ((\coeur|sdataDAC [10] & ((\coeur|sdataDAC [7]) # (\coeur|sdataDAC [9]))) # 
// (!\coeur|sdataDAC [10] & (\coeur|sdataDAC [7] & \coeur|sdataDAC [9]))))

	.dataa(\coeur|sdataDAC [8]),
	.datab(\coeur|sdataDAC [10]),
	.datac(\coeur|sdataDAC [7]),
	.datad(\coeur|sdataDAC [9]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|romout[2][12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|romout[2][12]~9 .lut_mask = 16'hD662;
defparam \afficher|Mult0|mult_core|romout[2][12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N30
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|romout[2][11]~10 (
// Equation(s):
// \afficher|Mult0|mult_core|romout[2][11]~10_combout  = (\coeur|sdataDAC [8] & ((\coeur|sdataDAC [7] $ (\coeur|sdataDAC [9])))) # (!\coeur|sdataDAC [8] & ((\coeur|sdataDAC [10] & (\coeur|sdataDAC [7] $ (!\coeur|sdataDAC [9]))) # (!\coeur|sdataDAC [10] & 
// (\coeur|sdataDAC [7] & !\coeur|sdataDAC [9]))))

	.dataa(\coeur|sdataDAC [8]),
	.datab(\coeur|sdataDAC [10]),
	.datac(\coeur|sdataDAC [7]),
	.datad(\coeur|sdataDAC [9]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|romout[2][11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|romout[2][11]~10 .lut_mask = 16'h4AB4;
defparam \afficher|Mult0|mult_core|romout[2][11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N26
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|romout[2][10]~11 (
// Equation(s):
// \afficher|Mult0|mult_core|romout[2][10]~11_combout  = (\coeur|sdataDAC [8] & (\coeur|sdataDAC [7] & (!\coeur|sdataDAC [10]))) # (!\coeur|sdataDAC [8] & ((\coeur|sdataDAC [10]) # ((!\coeur|sdataDAC [7] & \coeur|sdataDAC [9]))))

	.dataa(\coeur|sdataDAC [8]),
	.datab(\coeur|sdataDAC [7]),
	.datac(\coeur|sdataDAC [10]),
	.datad(\coeur|sdataDAC [9]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|romout[2][10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|romout[2][10]~11 .lut_mask = 16'h5958;
defparam \afficher|Mult0|mult_core|romout[2][10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N4
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|romout[2][9]~12 (
// Equation(s):
// \afficher|Mult0|mult_core|romout[2][9]~12_combout  = \coeur|sdataDAC [10] $ (((!\coeur|sdataDAC [7] & ((\coeur|sdataDAC [8]) # (\coeur|sdataDAC [9])))))

	.dataa(\coeur|sdataDAC [7]),
	.datab(\coeur|sdataDAC [10]),
	.datac(\coeur|sdataDAC [8]),
	.datad(\coeur|sdataDAC [9]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|romout[2][9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|romout[2][9]~12 .lut_mask = 16'h999C;
defparam \afficher|Mult0|mult_core|romout[2][9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N12
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 (
// Equation(s):
// \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  = (\afficher|Mult0|mult_core|romout[2][9]~12_combout  & (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 )) # (!\afficher|Mult0|mult_core|romout[2][9]~12_combout  & 
// ((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ) # (GND)))
// \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7  = CARRY((!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ) # (!\afficher|Mult0|mult_core|romout[2][9]~12_combout ))

	.dataa(gnd),
	.datab(\afficher|Mult0|mult_core|romout[2][9]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 ),
	.combout(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout ),
	.cout(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 .lut_mask = 16'h3C3F;
defparam \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N14
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8 (
// Equation(s):
// \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  = ((\afficher|Mult0|mult_core|romout[2][10]~11_combout  $ (\coeur|sdataDAC [11] $ (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 )))) # (GND)
// \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9  = CARRY((\afficher|Mult0|mult_core|romout[2][10]~11_combout  & ((\coeur|sdataDAC [11]) # (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ))) # 
// (!\afficher|Mult0|mult_core|romout[2][10]~11_combout  & (\coeur|sdataDAC [11] & !\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 )))

	.dataa(\afficher|Mult0|mult_core|romout[2][10]~11_combout ),
	.datab(\coeur|sdataDAC [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7 ),
	.combout(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout ),
	.cout(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N16
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 (
// Equation(s):
// \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  = (\afficher|Mult0|mult_core|romout[2][11]~10_combout  & ((\coeur|sdataDAC [11] & (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9  & VCC)) # (!\coeur|sdataDAC [11] 
// & (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 )))) # (!\afficher|Mult0|mult_core|romout[2][11]~10_combout  & ((\coeur|sdataDAC [11] & (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 )) # (!\coeur|sdataDAC [11] & 
// ((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ) # (GND)))))
// \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11  = CARRY((\afficher|Mult0|mult_core|romout[2][11]~10_combout  & (!\coeur|sdataDAC [11] & !\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 )) # 
// (!\afficher|Mult0|mult_core|romout[2][11]~10_combout  & ((!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ) # (!\coeur|sdataDAC [11]))))

	.dataa(\afficher|Mult0|mult_core|romout[2][11]~10_combout ),
	.datab(\coeur|sdataDAC [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 ),
	.combout(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout ),
	.cout(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N18
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12 (
// Equation(s):
// \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  = ((\afficher|Mult0|mult_core|romout[2][12]~9_combout  $ (\coeur|sdataDAC [11] $ (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 )))) # (GND)
// \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13  = CARRY((\afficher|Mult0|mult_core|romout[2][12]~9_combout  & ((\coeur|sdataDAC [11]) # (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ))) # 
// (!\afficher|Mult0|mult_core|romout[2][12]~9_combout  & (\coeur|sdataDAC [11] & !\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 )))

	.dataa(\afficher|Mult0|mult_core|romout[2][12]~9_combout ),
	.datab(\coeur|sdataDAC [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11 ),
	.combout(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout ),
	.cout(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N20
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 (
// Equation(s):
// \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  = (\afficher|Mult0|mult_core|romout[2][13]~8_combout  & (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 )) # (!\afficher|Mult0|mult_core|romout[2][13]~8_combout  
// & ((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ) # (GND)))
// \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15  = CARRY((!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ) # (!\afficher|Mult0|mult_core|romout[2][13]~8_combout ))

	.dataa(gnd),
	.datab(\afficher|Mult0|mult_core|romout[2][13]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 ),
	.combout(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout ),
	.cout(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 .lut_mask = 16'h3C3F;
defparam \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N22
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16 (
// Equation(s):
// \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout  = (\afficher|Mult0|mult_core|romout[2][14]~7_combout  & (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15  $ (GND))) # 
// (!\afficher|Mult0|mult_core|romout[2][14]~7_combout  & (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15  & VCC))
// \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17  = CARRY((\afficher|Mult0|mult_core|romout[2][14]~7_combout  & !\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15 ))

	.dataa(\afficher|Mult0|mult_core|romout[2][14]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15 ),
	.combout(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout ),
	.cout(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16 .lut_mask = 16'hA50A;
defparam \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N28
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|_~0 (
// Equation(s):
// \afficher|Mult0|mult_core|_~0_combout  = (\coeur|sdataDAC [5] & (\coeur|sdataDAC [6] & (!\coeur|sdataDAC [3] & \coeur|sdataDAC [4])))

	.dataa(\coeur|sdataDAC [5]),
	.datab(\coeur|sdataDAC [6]),
	.datac(\coeur|sdataDAC [3]),
	.datad(\coeur|sdataDAC [4]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|_~0 .lut_mask = 16'h0800;
defparam \afficher|Mult0|mult_core|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N18
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|_~1 (
// Equation(s):
// \afficher|Mult0|mult_core|_~1_combout  = (\coeur|sdataDAC [4] & (\coeur|sdataDAC [3] & (\coeur|sdataDAC [5] & \coeur|sdataDAC [6])))

	.dataa(\coeur|sdataDAC [4]),
	.datab(\coeur|sdataDAC [3]),
	.datac(\coeur|sdataDAC [5]),
	.datad(\coeur|sdataDAC [6]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|_~1 .lut_mask = 16'h8000;
defparam \afficher|Mult0|mult_core|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N2
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|romout[1][14]~15 (
// Equation(s):
// \afficher|Mult0|mult_core|romout[1][14]~15_combout  = (\coeur|sdataDAC [6] & (((!\coeur|sdataDAC [4])) # (!\coeur|sdataDAC [5]))) # (!\coeur|sdataDAC [6] & (\coeur|sdataDAC [5] & (\coeur|sdataDAC [4] & \coeur|sdataDAC [3])))

	.dataa(\coeur|sdataDAC [6]),
	.datab(\coeur|sdataDAC [5]),
	.datac(\coeur|sdataDAC [4]),
	.datad(\coeur|sdataDAC [3]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|romout[1][14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|romout[1][14]~15 .lut_mask = 16'h6A2A;
defparam \afficher|Mult0|mult_core|romout[1][14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N26
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|romout[1][13]~16 (
// Equation(s):
// \afficher|Mult0|mult_core|romout[1][13]~16_combout  = (\coeur|sdataDAC [6] & ((\coeur|sdataDAC [4] $ (\coeur|sdataDAC [5])))) # (!\coeur|sdataDAC [6] & (\coeur|sdataDAC [5] & ((!\coeur|sdataDAC [4]) # (!\coeur|sdataDAC [3]))))

	.dataa(\coeur|sdataDAC [6]),
	.datab(\coeur|sdataDAC [3]),
	.datac(\coeur|sdataDAC [4]),
	.datad(\coeur|sdataDAC [5]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|romout[1][13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|romout[1][13]~16 .lut_mask = 16'h1FA0;
defparam \afficher|Mult0|mult_core|romout[1][13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N20
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 (
// Equation(s):
// \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  = (\afficher|Mult0|mult_core|romout[1][13]~16_combout  & (\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19  $ (GND))) # 
// (!\afficher|Mult0|mult_core|romout[1][13]~16_combout  & (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19  & VCC))
// \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21  = CARRY((\afficher|Mult0|mult_core|romout[1][13]~16_combout  & !\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ))

	.dataa(\afficher|Mult0|mult_core|romout[1][13]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ),
	.combout(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.cout(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 .lut_mask = 16'hA50A;
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N22
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 (
// Equation(s):
// \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  = (\afficher|Mult0|mult_core|romout[1][14]~15_combout  & (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 )) # (!\afficher|Mult0|mult_core|romout[1][14]~15_combout 
//  & ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ) # (GND)))
// \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23  = CARRY((!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ) # (!\afficher|Mult0|mult_core|romout[1][14]~15_combout ))

	.dataa(\afficher|Mult0|mult_core|romout[1][14]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ),
	.combout(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.cout(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 .lut_mask = 16'h5A5F;
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N24
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24 (
// Equation(s):
// \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout  = \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23  $ (((!\afficher|Mult0|mult_core|_~0_combout  & !\afficher|Mult0|mult_core|_~1_combout )))

	.dataa(gnd),
	.datab(\afficher|Mult0|mult_core|_~0_combout ),
	.datac(gnd),
	.datad(\afficher|Mult0|mult_core|_~1_combout ),
	.cin(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23 ),
	.combout(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24 .lut_mask = 16'hF0C3;
defparam \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N14
fiftyfivenm_lcell_comb \afficher|volt[5]~26 (
// Equation(s):
// \afficher|volt[5]~26_combout  = (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & (\afficher|volt[4]~25  & VCC)) # 
// (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & (!\afficher|volt[4]~25 )))) # (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & 
// ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & (!\afficher|volt[4]~25 )) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & ((\afficher|volt[4]~25 ) # (GND)))))
// \afficher|volt[5]~27  = CARRY((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & !\afficher|volt[4]~25 )) # 
// (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout  & ((!\afficher|volt[4]~25 ) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ))))

	.dataa(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout ),
	.datab(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|volt[4]~25 ),
	.combout(\afficher|volt[5]~26_combout ),
	.cout(\afficher|volt[5]~27 ));
// synopsys translate_off
defparam \afficher|volt[5]~26 .lut_mask = 16'h9617;
defparam \afficher|volt[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N16
fiftyfivenm_lcell_comb \afficher|volt[6]~28 (
// Equation(s):
// \afficher|volt[6]~28_combout  = ((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  $ (\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  $ (!\afficher|volt[5]~27 )))) # (GND)
// \afficher|volt[6]~29  = CARRY((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  & ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ) # (!\afficher|volt[5]~27 ))) # 
// (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout  & (\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & !\afficher|volt[5]~27 )))

	.dataa(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout ),
	.datab(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|volt[5]~27 ),
	.combout(\afficher|volt[6]~28_combout ),
	.cout(\afficher|volt[6]~29 ));
// synopsys translate_off
defparam \afficher|volt[6]~28 .lut_mask = 16'h698E;
defparam \afficher|volt[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N18
fiftyfivenm_lcell_comb \afficher|volt[7]~30 (
// Equation(s):
// \afficher|volt[7]~30_combout  = (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout  & (\afficher|volt[6]~29  & VCC)) # 
// (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout  & (!\afficher|volt[6]~29 )))) # (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & 
// ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout  & (!\afficher|volt[6]~29 )) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout  & ((\afficher|volt[6]~29 ) # (GND)))))
// \afficher|volt[7]~31  = CARRY((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout  & !\afficher|volt[6]~29 )) # 
// (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout  & ((!\afficher|volt[6]~29 ) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout ))))

	.dataa(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout ),
	.datab(\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|volt[6]~29 ),
	.combout(\afficher|volt[7]~30_combout ),
	.cout(\afficher|volt[7]~31 ));
// synopsys translate_off
defparam \afficher|volt[7]~30 .lut_mask = 16'h9617;
defparam \afficher|volt[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N20
fiftyfivenm_lcell_comb \afficher|volt[8]~32 (
// Equation(s):
// \afficher|volt[8]~32_combout  = (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  & (\afficher|volt[7]~31  $ (GND))) # (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  & (!\afficher|volt[7]~31  & VCC))
// \afficher|volt[8]~33  = CARRY((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout  & !\afficher|volt[7]~31 ))

	.dataa(gnd),
	.datab(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|volt[7]~31 ),
	.combout(\afficher|volt[8]~32_combout ),
	.cout(\afficher|volt[8]~33 ));
// synopsys translate_off
defparam \afficher|volt[8]~32 .lut_mask = 16'hC30C;
defparam \afficher|volt[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N22
fiftyfivenm_lcell_comb \afficher|volt[9]~34 (
// Equation(s):
// \afficher|volt[9]~34_combout  = (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  & (!\afficher|volt[8]~33 )) # (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout  & ((\afficher|volt[8]~33 ) # (GND)))
// \afficher|volt[9]~35  = CARRY((!\afficher|volt[8]~33 ) # (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout ))

	.dataa(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|volt[8]~33 ),
	.combout(\afficher|volt[9]~34_combout ),
	.cout(\afficher|volt[9]~35 ));
// synopsys translate_off
defparam \afficher|volt[9]~34 .lut_mask = 16'h5A5F;
defparam \afficher|volt[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N24
fiftyfivenm_lcell_comb \afficher|volt[10]~36 (
// Equation(s):
// \afficher|volt[10]~36_combout  = (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout  & (\afficher|volt[9]~35  $ (GND))) # (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout  & (!\afficher|volt[9]~35  & VCC))
// \afficher|volt[10]~37  = CARRY((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout  & !\afficher|volt[9]~35 ))

	.dataa(gnd),
	.datab(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|volt[9]~35 ),
	.combout(\afficher|volt[10]~36_combout ),
	.cout(\afficher|volt[10]~37 ));
// synopsys translate_off
defparam \afficher|volt[10]~36 .lut_mask = 16'hC30C;
defparam \afficher|volt[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y48_N25
dffeas \afficher|volt[10] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\afficher|volt[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\afficher|volt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \afficher|volt[10] .is_wysiwyg = "true";
defparam \afficher|volt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N28
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|romout[2][15] (
// Equation(s):
// \afficher|Mult0|mult_core|romout[2][15]~combout  = (\coeur|sdataDAC [8] & (\coeur|sdataDAC [10] & \coeur|sdataDAC [9]))

	.dataa(\coeur|sdataDAC [8]),
	.datab(\coeur|sdataDAC [10]),
	.datac(gnd),
	.datad(\coeur|sdataDAC [9]),
	.cin(gnd),
	.combout(\afficher|Mult0|mult_core|romout[2][15]~combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|romout[2][15] .lut_mask = 16'h8800;
defparam \afficher|Mult0|mult_core|romout[2][15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N24
fiftyfivenm_lcell_comb \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18 (
// Equation(s):
// \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout  = \coeur|sdataDAC [11] $ (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17  $ (\afficher|Mult0|mult_core|romout[2][15]~combout ))

	.dataa(gnd),
	.datab(\coeur|sdataDAC [11]),
	.datac(gnd),
	.datad(\afficher|Mult0|mult_core|romout[2][15]~combout ),
	.cin(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 ),
	.combout(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18 .lut_mask = 16'hC33C;
defparam \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N26
fiftyfivenm_lcell_comb \afficher|volt[11]~38 (
// Equation(s):
// \afficher|volt[11]~38_combout  = \afficher|volt[10]~37  $ (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout ),
	.cin(\afficher|volt[10]~37 ),
	.combout(\afficher|volt[11]~38_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|volt[11]~38 .lut_mask = 16'h0FF0;
defparam \afficher|volt[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y48_N27
dffeas \afficher|volt[11] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\afficher|volt[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\afficher|volt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \afficher|volt[11] .is_wysiwyg = "true";
defparam \afficher|volt[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N23
dffeas \afficher|volt[9] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\afficher|volt[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\afficher|volt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \afficher|volt[9] .is_wysiwyg = "true";
defparam \afficher|volt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N14
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\afficher|volt [9])

	.dataa(\afficher|volt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N16
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\afficher|volt [10] & (\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\afficher|volt [10] & 
// (!\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\afficher|volt [10] & !\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\afficher|volt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N18
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\afficher|volt [11] & (\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\afficher|volt [11] & 
// (!\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\afficher|volt [11] & !\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\afficher|volt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N20
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N26
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[17]~78 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[17]~78_combout  = (\afficher|volt [10] & \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\afficher|volt [10]),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[17]~78_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[17]~78 .lut_mask = 16'hCC00;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[17]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N28
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[17]~79 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[17]~79_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[17]~79_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[17]~79 .lut_mask = 16'h00CC;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[17]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N12
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[16]~81 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[16]~81_combout  = (!\afficher|volt [9] & !\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [9]),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[16]~81_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[16]~81 .lut_mask = 16'h000F;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[16]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N0
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[16]~80 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[16]~80_combout  = (\afficher|volt [9] & \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [9]),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[16]~80_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[16]~80 .lut_mask = 16'hF000;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[16]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N21
dffeas \afficher|volt[8] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\afficher|volt[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\afficher|volt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \afficher|volt[8] .is_wysiwyg = "true";
defparam \afficher|volt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N2
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[15]~83 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[15]~83_combout  = (\afficher|volt [8] & !\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\afficher|volt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[15]~83_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[15]~83 .lut_mask = 16'h00AA;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[15]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N18
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[15]~82 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[15]~82_combout  = (\afficher|volt [8] & \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\afficher|volt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[15]~82_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[15]~82 .lut_mask = 16'hAA00;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[15]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N2
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\afficher|Div6|auto_generated|divider|divider|StageOut[15]~83_combout ) # (\afficher|Div6|auto_generated|divider|divider|StageOut[15]~82_combout )))
// \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\afficher|Div6|auto_generated|divider|divider|StageOut[15]~83_combout ) # (\afficher|Div6|auto_generated|divider|divider|StageOut[15]~82_combout ))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[15]~83_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[15]~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N4
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\afficher|Div6|auto_generated|divider|divider|StageOut[16]~81_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[16]~80_combout )))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[16]~81_combout  & 
// (!\afficher|Div6|auto_generated|divider|divider|StageOut[16]~80_combout )))
// \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[16]~81_combout  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[16]~80_combout  & 
// !\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[16]~81_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[16]~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N6
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\afficher|Div6|auto_generated|divider|divider|StageOut[17]~78_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[17]~79_combout )))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\afficher|Div6|auto_generated|divider|divider|StageOut[17]~78_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[17]~79_combout )))))
// \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\afficher|Div6|auto_generated|divider|divider|StageOut[17]~78_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[17]~79_combout ))))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[17]~78_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[17]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N22
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[18]~76 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[18]~76_combout  = (\afficher|volt [11] & \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\afficher|volt [11]),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[18]~76_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[18]~76 .lut_mask = 16'hCC00;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[18]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N24
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[18]~77 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[18]~77_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[18]~77_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[18]~77 .lut_mask = 16'h00CC;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[18]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N8
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[18]~76_combout  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[18]~77_combout  & 
// !\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[18]~76_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[18]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N10
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N12
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[23]~84 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[23]~84_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[23]~84_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[23]~84 .lut_mask = 16'h00F0;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[23]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N30
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[23]~131 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[23]~131_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\afficher|volt [10]))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(\afficher|volt [10]),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[23]~131_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[23]~131 .lut_mask = 16'hA088;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[23]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N30
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[22]~85 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[22]~85_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[22]~85_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[22]~85 .lut_mask = 16'h00F0;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[22]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N0
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[22]~132 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[22]~132_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\afficher|volt [9] $ 
// (!\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )))

	.dataa(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\afficher|volt [9]),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[22]~132_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[22]~132 .lut_mask = 16'h8822;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[22]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N10
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[21]~86 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[21]~86_combout  = (\afficher|volt [8] & \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\afficher|volt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[21]~86_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[21]~86 .lut_mask = 16'hAA00;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[21]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N4
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[21]~87 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[21]~87_combout  = (!\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[15]~82_combout  & 
// !\afficher|Div6|auto_generated|divider|divider|StageOut[15]~83_combout ))

	.dataa(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[15]~82_combout ),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|StageOut[15]~83_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[21]~87_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[21]~87 .lut_mask = 16'h0011;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[21]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N19
dffeas \afficher|volt[7] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\afficher|volt[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\afficher|volt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \afficher|volt[7] .is_wysiwyg = "true";
defparam \afficher|volt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N16
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[20]~89 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[20]~89_combout  = (\afficher|volt [7] & !\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [7]),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[20]~89_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[20]~89 .lut_mask = 16'h00F0;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[20]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N14
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[20]~88 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[20]~88_combout  = (\afficher|volt [7] & \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [7]),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[20]~88_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[20]~88 .lut_mask = 16'hF000;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[20]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N20
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\afficher|Div6|auto_generated|divider|divider|StageOut[20]~89_combout ) # (\afficher|Div6|auto_generated|divider|divider|StageOut[20]~88_combout )))
// \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\afficher|Div6|auto_generated|divider|divider|StageOut[20]~89_combout ) # (\afficher|Div6|auto_generated|divider|divider|StageOut[20]~88_combout ))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[20]~89_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[20]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N22
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\afficher|Div6|auto_generated|divider|divider|StageOut[21]~86_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[21]~87_combout )))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[21]~86_combout  & 
// (!\afficher|Div6|auto_generated|divider|divider|StageOut[21]~87_combout )))
// \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[21]~86_combout  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[21]~87_combout  & 
// !\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[21]~86_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[21]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N24
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\afficher|Div6|auto_generated|divider|divider|StageOut[22]~85_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[22]~132_combout )))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\afficher|Div6|auto_generated|divider|divider|StageOut[22]~85_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[22]~132_combout )))))
// \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\afficher|Div6|auto_generated|divider|divider|StageOut[22]~85_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[22]~132_combout ))))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[22]~85_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[22]~132_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N26
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[23]~84_combout  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[23]~131_combout  & 
// !\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[23]~84_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[23]~131_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N28
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N6
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[28]~90 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[28]~90_combout  = (!\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[28]~90_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[28]~90 .lut_mask = 16'h3300;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[28]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N6
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[28]~125 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[28]~125_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\afficher|Div6|auto_generated|divider|divider|StageOut[22]~132_combout ) # 
// ((!\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[22]~132_combout ),
	.datac(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[28]~125_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[28]~125 .lut_mask = 16'hDC00;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[28]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N8
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[27]~133 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[27]~133_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (\afficher|volt [8])) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\afficher|volt [8]),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[27]~133_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[27]~133 .lut_mask = 16'h88C0;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[27]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N28
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[27]~91 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[27]~91_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[27]~91_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[27]~91 .lut_mask = 16'h00CC;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[27]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N12
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[26]~93 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[26]~93_combout  = (!\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[20]~89_combout  & 
// !\afficher|Div6|auto_generated|divider|divider|StageOut[20]~88_combout ))

	.dataa(gnd),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\afficher|Div6|auto_generated|divider|divider|StageOut[20]~89_combout ),
	.datad(\afficher|Div6|auto_generated|divider|divider|StageOut[20]~88_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[26]~93_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[26]~93 .lut_mask = 16'h0003;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[26]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N4
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[26]~92 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[26]~92_combout  = (\afficher|volt [7] & \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [7]),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[26]~92_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[26]~92 .lut_mask = 16'hF000;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[26]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N17
dffeas \afficher|volt[6] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\afficher|volt[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\afficher|volt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \afficher|volt[6] .is_wysiwyg = "true";
defparam \afficher|volt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N10
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[25]~94 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[25]~94_combout  = (\afficher|volt [6] & \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [6]),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[25]~94_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[25]~94 .lut_mask = 16'hF000;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[25]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N2
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[25]~95 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[25]~95_combout  = (\afficher|volt [6] & !\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [6]),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[25]~95_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[25]~95 .lut_mask = 16'h00F0;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[25]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N16
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\afficher|Div6|auto_generated|divider|divider|StageOut[25]~94_combout ) # (\afficher|Div6|auto_generated|divider|divider|StageOut[25]~95_combout )))
// \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\afficher|Div6|auto_generated|divider|divider|StageOut[25]~94_combout ) # (\afficher|Div6|auto_generated|divider|divider|StageOut[25]~95_combout ))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[25]~94_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[25]~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N18
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\afficher|Div6|auto_generated|divider|divider|StageOut[26]~93_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[26]~92_combout )))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[26]~93_combout  & 
// (!\afficher|Div6|auto_generated|divider|divider|StageOut[26]~92_combout )))
// \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[26]~93_combout  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[26]~92_combout  & 
// !\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[26]~93_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[26]~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N20
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\afficher|Div6|auto_generated|divider|divider|StageOut[27]~133_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[27]~91_combout )))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\afficher|Div6|auto_generated|divider|divider|StageOut[27]~133_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[27]~91_combout )))))
// \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\afficher|Div6|auto_generated|divider|divider|StageOut[27]~133_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[27]~91_combout ))))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[27]~133_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[27]~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N22
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[28]~90_combout  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[28]~125_combout  & 
// !\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[28]~90_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[28]~125_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N24
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N26
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[32]~134 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[32]~134_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// ((\afficher|volt [7]))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(\afficher|volt [7]),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[32]~134_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[32]~134 .lut_mask = 16'hA088;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[32]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N20
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[32]~97 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[32]~97_combout  = (!\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[32]~97_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[32]~97 .lut_mask = 16'h0F00;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[32]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N14
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[31]~99 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[31]~99_combout  = (!\afficher|Div6|auto_generated|divider|divider|StageOut[25]~94_combout  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[25]~95_combout  & 
// !\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[25]~94_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[25]~95_combout ),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[31]~99_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[31]~99 .lut_mask = 16'h0011;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[31]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N28
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[31]~98 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[31]~98_combout  = (\afficher|volt [6] & \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\afficher|volt [6]),
	.datab(gnd),
	.datac(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[31]~98_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[31]~98 .lut_mask = 16'hA0A0;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[31]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N15
dffeas \afficher|volt[5] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\afficher|volt[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\afficher|volt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \afficher|volt[5] .is_wysiwyg = "true";
defparam \afficher|volt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N26
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[30]~100 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[30]~100_combout  = (\afficher|volt [5] & \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\afficher|volt [5]),
	.datab(gnd),
	.datac(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[30]~100_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[30]~100 .lut_mask = 16'hA0A0;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[30]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N24
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[30]~101 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[30]~101_combout  = (\afficher|volt [5] & !\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\afficher|volt [5]),
	.datab(gnd),
	.datac(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[30]~101_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[30]~101 .lut_mask = 16'h0A0A;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[30]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N10
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\afficher|Div6|auto_generated|divider|divider|StageOut[30]~100_combout ) # (\afficher|Div6|auto_generated|divider|divider|StageOut[30]~101_combout )))
// \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\afficher|Div6|auto_generated|divider|divider|StageOut[30]~100_combout ) # (\afficher|Div6|auto_generated|divider|divider|StageOut[30]~101_combout ))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[30]~100_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[30]~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N12
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\afficher|Div6|auto_generated|divider|divider|StageOut[31]~99_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[31]~98_combout )))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[31]~99_combout  & 
// (!\afficher|Div6|auto_generated|divider|divider|StageOut[31]~98_combout )))
// \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[31]~99_combout  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[31]~98_combout  & 
// !\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[31]~99_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[31]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N14
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\afficher|Div6|auto_generated|divider|divider|StageOut[32]~134_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[32]~97_combout )))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\afficher|Div6|auto_generated|divider|divider|StageOut[32]~134_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[32]~97_combout )))))
// \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\afficher|Div6|auto_generated|divider|divider|StageOut[32]~134_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[32]~97_combout ))))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[32]~134_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[32]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N30
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[33]~96 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[33]~96_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[33]~96_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[33]~96 .lut_mask = 16'h00CC;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[33]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N8
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[33]~126 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[33]~126_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\afficher|Div6|auto_generated|divider|divider|StageOut[27]~133_combout ) # 
// ((!\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[27]~133_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[33]~126_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[33]~126 .lut_mask = 16'hB0A0;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[33]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N16
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[33]~96_combout  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[33]~126_combout  & 
// !\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[33]~96_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[33]~126_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N18
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N30
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[38]~102 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[38]~102_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  & !\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[38]~102_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[38]~102 .lut_mask = 16'h00AA;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[38]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N22
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[38]~127 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[38]~127_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\afficher|Div6|auto_generated|divider|divider|StageOut[32]~134_combout ) # 
// ((!\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ))))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[32]~134_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[38]~127_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[38]~127 .lut_mask = 16'h8C88;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[38]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N12
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[37]~103 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[37]~103_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  & !\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[37]~103_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[37]~103 .lut_mask = 16'h00AA;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[37]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N4
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[37]~135 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[37]~135_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// (\afficher|volt [6])) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )))))

	.dataa(\afficher|volt [6]),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[37]~135_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[37]~135 .lut_mask = 16'h8C80;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[37]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N10
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[36]~104 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[36]~104_combout  = (\afficher|volt [5] & \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [5]),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[36]~104_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[36]~104 .lut_mask = 16'hF000;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[36]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N6
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[36]~105 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[36]~105_combout  = (!\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[30]~100_combout  & 
// !\afficher|Div6|auto_generated|divider|divider|StageOut[30]~101_combout ))

	.dataa(gnd),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\afficher|Div6|auto_generated|divider|divider|StageOut[30]~100_combout ),
	.datad(\afficher|Div6|auto_generated|divider|divider|StageOut[30]~101_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[36]~105_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[36]~105 .lut_mask = 16'h0003;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[36]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N26
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[35]~107 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[35]~107_combout  = (\afficher|volt [4] & !\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [4]),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[35]~107_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[35]~107 .lut_mask = 16'h00F0;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[35]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N4
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[35]~106 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[35]~106_combout  = (\afficher|volt [4] & \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [4]),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[35]~106_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[35]~106 .lut_mask = 16'hF000;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[35]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N16
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~0 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  = (((\afficher|Div6|auto_generated|divider|divider|StageOut[35]~107_combout ) # (\afficher|Div6|auto_generated|divider|divider|StageOut[35]~106_combout )))
// \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~1  = CARRY((\afficher|Div6|auto_generated|divider|divider|StageOut[35]~107_combout ) # (\afficher|Div6|auto_generated|divider|divider|StageOut[35]~106_combout ))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[35]~107_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[35]~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N18
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~2 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & (((\afficher|Div6|auto_generated|divider|divider|StageOut[36]~104_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[36]~105_combout )))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[36]~104_combout  & 
// (!\afficher|Div6|auto_generated|divider|divider|StageOut[36]~105_combout )))
// \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~3  = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[36]~104_combout  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[36]~105_combout  & 
// !\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[36]~104_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[36]~105_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .lut_mask = 16'hE101;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N20
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~4 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & (((\afficher|Div6|auto_generated|divider|divider|StageOut[37]~103_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[37]~135_combout )))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((((\afficher|Div6|auto_generated|divider|divider|StageOut[37]~103_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[37]~135_combout )))))
// \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~5  = CARRY((!\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((\afficher|Div6|auto_generated|divider|divider|StageOut[37]~103_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[37]~135_combout ))))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[37]~103_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[37]~135_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N22
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[4]~7 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout  = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[38]~102_combout  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[38]~127_combout  & 
// !\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~5 )))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[38]~102_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[38]~127_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ),
	.combout(),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .lut_mask = 16'h0001;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N24
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  = \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N22
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[41]~110 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[41]~110_combout  = (\afficher|volt [4] & \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(\afficher|volt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[41]~110_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[41]~110 .lut_mask = 16'hAA00;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[41]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N28
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[41]~111 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[41]~111_combout  = (!\afficher|Div6|auto_generated|divider|divider|StageOut[35]~107_combout  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[35]~106_combout  & 
// !\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[35]~107_combout ),
	.datab(gnd),
	.datac(\afficher|Div6|auto_generated|divider|divider|StageOut[35]~106_combout ),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[41]~111_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[41]~111 .lut_mask = 16'h0005;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[41]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N11
dffeas \afficher|volt[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\afficher|volt[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\afficher|volt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \afficher|volt[3] .is_wysiwyg = "true";
defparam \afficher|volt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N30
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[40]~113 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[40]~113_combout  = (\afficher|volt [3] & !\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(\afficher|volt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[40]~113_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[40]~113 .lut_mask = 16'h00AA;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[40]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N8
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[40]~112 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[40]~112_combout  = (\afficher|volt [3] & \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(\afficher|volt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[40]~112_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[40]~112 .lut_mask = 16'hAA00;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[40]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N12
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~0 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  = (((\afficher|Div6|auto_generated|divider|divider|StageOut[40]~113_combout ) # (\afficher|Div6|auto_generated|divider|divider|StageOut[40]~112_combout )))
// \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~1  = CARRY((\afficher|Div6|auto_generated|divider|divider|StageOut[40]~113_combout ) # (\afficher|Div6|auto_generated|divider|divider|StageOut[40]~112_combout ))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[40]~113_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[40]~112_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N14
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~2 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & (((\afficher|Div6|auto_generated|divider|divider|StageOut[41]~110_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[41]~111_combout )))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[41]~110_combout  & 
// (!\afficher|Div6|auto_generated|divider|divider|StageOut[41]~111_combout )))
// \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~3  = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[41]~110_combout  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[41]~111_combout  & 
// !\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~1 )))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[41]~110_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[41]~111_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .lut_mask = 16'hE101;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N8
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[43]~128 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[43]~128_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\afficher|Div6|auto_generated|divider|divider|StageOut[37]~135_combout ) # 
// ((\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  & !\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ))))

	.dataa(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\afficher|Div6|auto_generated|divider|divider|StageOut[37]~135_combout ),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[43]~128_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[43]~128 .lut_mask = 16'hF200;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[43]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N6
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[43]~108 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[43]~108_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  & !\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[43]~108_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[43]~108 .lut_mask = 16'h00CC;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[43]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N14
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[42]~136 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[42]~136_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\afficher|volt [5]))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ))))

	.dataa(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\afficher|volt [5]),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[42]~136_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[42]~136 .lut_mask = 16'hE200;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[42]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N24
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[42]~109 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[42]~109_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  & !\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[42]~109_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[42]~109 .lut_mask = 16'h00CC;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[42]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N16
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~4 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & (((\afficher|Div6|auto_generated|divider|divider|StageOut[42]~136_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[42]~109_combout )))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((((\afficher|Div6|auto_generated|divider|divider|StageOut[42]~136_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[42]~109_combout )))))
// \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~5  = CARRY((!\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((\afficher|Div6|auto_generated|divider|divider|StageOut[42]~136_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[42]~109_combout ))))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[42]~136_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[42]~109_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N18
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[4]~7 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout  = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[43]~128_combout  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[43]~108_combout  & 
// !\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~5 )))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[43]~128_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[43]~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ),
	.combout(),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .lut_mask = 16'h0001;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N20
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  = \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N10
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[47]~115 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[47]~115_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  & !\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[47]~115_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[47]~115 .lut_mask = 16'h00F0;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[47]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N4
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[47]~137 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[47]~137_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// (\afficher|volt [4])) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout )))))

	.dataa(\afficher|volt [4]),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[47]~137_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[47]~137 .lut_mask = 16'hB800;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[47]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N26
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[46]~117 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[46]~117_combout  = (!\afficher|Div6|auto_generated|divider|divider|StageOut[40]~113_combout  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[40]~112_combout  & 
// !\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[40]~113_combout ),
	.datab(gnd),
	.datac(\afficher|Div6|auto_generated|divider|divider|StageOut[40]~112_combout ),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[46]~117_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[46]~117 .lut_mask = 16'h0005;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[46]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N6
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[46]~116 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[46]~116_combout  = (\afficher|volt [3] & \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(\afficher|volt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[46]~116_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[46]~116 .lut_mask = 16'hAA00;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[46]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N9
dffeas \afficher|volt[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\afficher|volt[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\afficher|volt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \afficher|volt[2] .is_wysiwyg = "true";
defparam \afficher|volt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N4
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[45]~119 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[45]~119_combout  = (!\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & \afficher|volt [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\afficher|volt [2]),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[45]~119_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[45]~119 .lut_mask = 16'h0F00;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[45]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N30
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[45]~118 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[45]~118_combout  = (\afficher|volt [2] & \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\afficher|volt [2]),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[45]~118_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[45]~118 .lut_mask = 16'hCC00;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[45]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N0
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[1]~0 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[1]~1  = CARRY((\afficher|Div6|auto_generated|divider|divider|StageOut[45]~119_combout ) # (\afficher|Div6|auto_generated|divider|divider|StageOut[45]~118_combout ))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[45]~119_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[45]~118_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N2
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~2 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[1]~1  & (((\afficher|Div6|auto_generated|divider|divider|StageOut[46]~117_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[46]~116_combout )))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[1]~1  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[46]~117_combout  & 
// (!\afficher|Div6|auto_generated|divider|divider|StageOut[46]~116_combout )))
// \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~3  = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[46]~117_combout  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[46]~116_combout  & 
// !\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[1]~1 )))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[46]~117_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[46]~116_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[1]~1 ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .lut_mask = 16'hE101;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N4
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~4 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & (((\afficher|Div6|auto_generated|divider|divider|StageOut[47]~115_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[47]~137_combout )))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & ((((\afficher|Div6|auto_generated|divider|divider|StageOut[47]~115_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[47]~137_combout )))))
// \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~5  = CARRY((!\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~3  & ((\afficher|Div6|auto_generated|divider|divider|StageOut[47]~115_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[47]~137_combout ))))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[47]~115_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[47]~137_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~3 ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N0
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[48]~129 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[48]~129_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\afficher|Div6|auto_generated|divider|divider|StageOut[42]~136_combout ) # 
// ((\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  & !\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ))))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[42]~136_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.datac(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[48]~129_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[48]~129 .lut_mask = 16'hAE00;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[48]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N14
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[48]~114 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[48]~114_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout  & !\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[48]~114_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[48]~114 .lut_mask = 16'h00F0;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[48]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N6
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[4]~7 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout  = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[48]~129_combout  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[48]~114_combout  & 
// !\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~5 )))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[48]~129_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[48]~114_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~5 ),
	.combout(),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[4]~7 .lut_mask = 16'h0001;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N8
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  = \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N12
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[53]~120 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[53]~120_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout  & !\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[53]~120_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[53]~120 .lut_mask = 16'h00CC;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[53]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N28
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[53]~130 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[53]~130_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\afficher|Div6|auto_generated|divider|divider|StageOut[47]~137_combout ) # 
// ((\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  & !\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ))))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[47]~137_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.datac(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[53]~130_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[53]~130 .lut_mask = 16'hA0E0;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[53]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N2
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[52]~138 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[52]~138_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// (\afficher|volt [3])) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout )))))

	.dataa(\afficher|volt [3]),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[52]~138_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[52]~138 .lut_mask = 16'hB080;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[52]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N16
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[52]~121 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[52]~121_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout  & !\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[52]~121_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[52]~121 .lut_mask = 16'h00CC;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[52]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N10
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[51]~122 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[51]~122_combout  = (!\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[45]~118_combout  & 
// !\afficher|Div6|auto_generated|divider|divider|StageOut[45]~119_combout ))

	.dataa(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[45]~118_combout ),
	.datac(gnd),
	.datad(\afficher|Div6|auto_generated|divider|divider|StageOut[45]~119_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[51]~122_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[51]~122 .lut_mask = 16'h0011;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[51]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N18
fiftyfivenm_lcell_comb \afficher|Add5~0 (
// Equation(s):
// \afficher|Add5~0_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & \afficher|volt [2])

	.dataa(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\afficher|volt [2]),
	.cin(gnd),
	.combout(\afficher|Add5~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Add5~0 .lut_mask = 16'hAA00;
defparam \afficher|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N7
dffeas \afficher|volt[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\afficher|volt[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\afficher|volt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \afficher|volt[1] .is_wysiwyg = "true";
defparam \afficher|volt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N2
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[50]~123 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[50]~123_combout  = (\afficher|volt [1] & \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [1]),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[50]~123_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[50]~123 .lut_mask = 16'hF000;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[50]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N10
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|StageOut[50]~124 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|StageOut[50]~124_combout  = (\afficher|volt [1] & !\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [1]),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div6|auto_generated|divider|divider|StageOut[50]~124_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[50]~124 .lut_mask = 16'h00F0;
defparam \afficher|Div6|auto_generated|divider|divider|StageOut[50]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N20
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[1]~1 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout  = CARRY((\afficher|Div6|auto_generated|divider|divider|StageOut[50]~123_combout ) # (\afficher|Div6|auto_generated|divider|divider|StageOut[50]~124_combout ))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[50]~123_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[50]~124_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N22
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[2]~3 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout  = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[51]~122_combout  & (!\afficher|Add5~0_combout  & 
// !\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout )))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[51]~122_combout ),
	.datab(\afficher|Add5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout ),
	.combout(),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[2]~3 .lut_mask = 16'h0001;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N24
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[3]~5 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout  = CARRY((!\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout  & ((\afficher|Div6|auto_generated|divider|divider|StageOut[52]~138_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|StageOut[52]~121_combout ))))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[52]~138_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[52]~121_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout ),
	.combout(),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[3]~5 .lut_mask = 16'h000E;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N26
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[4]~7 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout  = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[53]~120_combout  & (!\afficher|Div6|auto_generated|divider|divider|StageOut[53]~130_combout  & 
// !\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout )))

	.dataa(\afficher|Div6|auto_generated|divider|divider|StageOut[53]~120_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|StageOut[53]~130_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout ),
	.combout(),
	.cout(\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ));
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[4]~7 .lut_mask = 16'h0001;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N28
fiftyfivenm_lcell_comb \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8 (
// Equation(s):
// \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  = \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout ),
	.combout(\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N26
fiftyfivenm_lcell_comb \afficher|Add5~1 (
// Equation(s):
// \afficher|Add5~1_combout  = \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  $ (\afficher|volt [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\afficher|volt [1]),
	.cin(gnd),
	.combout(\afficher|Add5~1_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Add5~1 .lut_mask = 16'h0FF0;
defparam \afficher|Add5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N4
fiftyfivenm_lcell_comb \afficher|Add5~2 (
// Equation(s):
// \afficher|Add5~2_combout  = \afficher|volt [2] $ (\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  $ (((\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ) # (\afficher|volt [1]))))

	.dataa(\afficher|volt [2]),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\afficher|volt [1]),
	.cin(gnd),
	.combout(\afficher|Add5~2_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Add5~2 .lut_mask = 16'hA596;
defparam \afficher|Add5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N5
dffeas \afficher|volt[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\afficher|volt[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\afficher|volt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \afficher|volt[0] .is_wysiwyg = "true";
defparam \afficher|volt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N12
fiftyfivenm_lcell_comb \afficher|Add5~3 (
// Equation(s):
// \afficher|Add5~3_combout  = (\afficher|volt [2] & ((\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ) # ((\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ) # (\afficher|volt [1])))) # 
// (!\afficher|volt [2] & (\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout  & ((\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ) # (\afficher|volt [1]))))

	.dataa(\afficher|volt [2]),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datad(\afficher|volt [1]),
	.cin(gnd),
	.combout(\afficher|Add5~3_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Add5~3 .lut_mask = 16'hFAE8;
defparam \afficher|Add5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N18
fiftyfivenm_lcell_comb \afficher|Add5~4 (
// Equation(s):
// \afficher|Add5~4_combout  = \afficher|volt [3] $ (\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  $ (\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  $ (\afficher|Add5~3_combout )))

	.dataa(\afficher|volt [3]),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datad(\afficher|Add5~3_combout ),
	.cin(gnd),
	.combout(\afficher|Add5~4_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Add5~4 .lut_mask = 16'h6996;
defparam \afficher|Add5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N8
fiftyfivenm_lcell_comb \afficher|Affichemillieme|Mux6~0 (
// Equation(s):
// \afficher|Affichemillieme|Mux6~0_combout  = (\afficher|Add5~1_combout  & (\afficher|Add5~2_combout  $ (((\afficher|volt [0] & \afficher|Add5~4_combout ))))) # (!\afficher|Add5~1_combout  & (((!\afficher|Add5~4_combout ))))

	.dataa(\afficher|Add5~1_combout ),
	.datab(\afficher|Add5~2_combout ),
	.datac(\afficher|volt [0]),
	.datad(\afficher|Add5~4_combout ),
	.cin(gnd),
	.combout(\afficher|Affichemillieme|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichemillieme|Mux6~0 .lut_mask = 16'h28DD;
defparam \afficher|Affichemillieme|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N20
fiftyfivenm_lcell_comb \afficher|Affichemillieme|Mux5~0 (
// Equation(s):
// \afficher|Affichemillieme|Mux5~0_combout  = (\afficher|Add5~2_combout  & ((\afficher|Add5~1_combout  $ (!\afficher|volt [0])) # (!\afficher|Add5~4_combout ))) # (!\afficher|Add5~2_combout  & (!\afficher|Add5~1_combout  & ((!\afficher|Add5~4_combout ))))

	.dataa(\afficher|Add5~1_combout ),
	.datab(\afficher|Add5~2_combout ),
	.datac(\afficher|volt [0]),
	.datad(\afficher|Add5~4_combout ),
	.cin(gnd),
	.combout(\afficher|Affichemillieme|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichemillieme|Mux5~0 .lut_mask = 16'h84DD;
defparam \afficher|Affichemillieme|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N24
fiftyfivenm_lcell_comb \afficher|Affichemillieme|Mux4~0 (
// Equation(s):
// \afficher|Affichemillieme|Mux4~0_combout  = (\afficher|Add5~2_combout  & (((!\afficher|Add5~4_combout )))) # (!\afficher|Add5~2_combout  & (!\afficher|Add5~1_combout  & ((!\afficher|Add5~4_combout ) # (!\afficher|volt [0]))))

	.dataa(\afficher|Add5~1_combout ),
	.datab(\afficher|Add5~2_combout ),
	.datac(\afficher|volt [0]),
	.datad(\afficher|Add5~4_combout ),
	.cin(gnd),
	.combout(\afficher|Affichemillieme|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichemillieme|Mux4~0 .lut_mask = 16'h01DD;
defparam \afficher|Affichemillieme|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N0
fiftyfivenm_lcell_comb \afficher|Affichemillieme|Mux3~0 (
// Equation(s):
// \afficher|Affichemillieme|Mux3~0_combout  = (\afficher|Add5~2_combout  & ((\afficher|Add5~1_combout  $ (\afficher|volt [0])) # (!\afficher|Add5~4_combout ))) # (!\afficher|Add5~2_combout  & ((\afficher|Add5~1_combout  & (\afficher|volt [0])) # 
// (!\afficher|Add5~1_combout  & ((!\afficher|Add5~4_combout )))))

	.dataa(\afficher|Add5~1_combout ),
	.datab(\afficher|Add5~2_combout ),
	.datac(\afficher|volt [0]),
	.datad(\afficher|Add5~4_combout ),
	.cin(gnd),
	.combout(\afficher|Affichemillieme|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichemillieme|Mux3~0 .lut_mask = 16'h68FD;
defparam \afficher|Affichemillieme|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N22
fiftyfivenm_lcell_comb \afficher|Affichemillieme|Mux2~0 (
// Equation(s):
// \afficher|Affichemillieme|Mux2~0_combout  = (\afficher|volt [0]) # ((\afficher|Add5~1_combout  & (\afficher|Add5~2_combout )) # (!\afficher|Add5~1_combout  & ((!\afficher|Add5~4_combout ))))

	.dataa(\afficher|Add5~1_combout ),
	.datab(\afficher|Add5~2_combout ),
	.datac(\afficher|volt [0]),
	.datad(\afficher|Add5~4_combout ),
	.cin(gnd),
	.combout(\afficher|Affichemillieme|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichemillieme|Mux2~0 .lut_mask = 16'hF8FD;
defparam \afficher|Affichemillieme|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N10
fiftyfivenm_lcell_comb \afficher|Affichemillieme|Mux1~0 (
// Equation(s):
// \afficher|Affichemillieme|Mux1~0_combout  = (\afficher|Add5~2_combout  & (((!\afficher|Add5~1_combout  & \afficher|volt [0])) # (!\afficher|Add5~4_combout ))) # (!\afficher|Add5~2_combout  & (((\afficher|volt [0] & \afficher|Add5~4_combout )) # 
// (!\afficher|Add5~1_combout )))

	.dataa(\afficher|Add5~1_combout ),
	.datab(\afficher|Add5~2_combout ),
	.datac(\afficher|volt [0]),
	.datad(\afficher|Add5~4_combout ),
	.cin(gnd),
	.combout(\afficher|Affichemillieme|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichemillieme|Mux1~0 .lut_mask = 16'h71DD;
defparam \afficher|Affichemillieme|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N6
fiftyfivenm_lcell_comb \afficher|Affichemillieme|Mux0~0_wirecell (
// Equation(s):
// \afficher|Affichemillieme|Mux0~0_wirecell_combout  = (\afficher|Add5~1_combout  & (\afficher|Add5~2_combout  $ (((\afficher|Add5~4_combout ))))) # (!\afficher|Add5~1_combout  & (((\afficher|Add5~2_combout  & \afficher|volt [0])) # 
// (!\afficher|Add5~4_combout )))

	.dataa(\afficher|Add5~1_combout ),
	.datab(\afficher|Add5~2_combout ),
	.datac(\afficher|volt [0]),
	.datad(\afficher|Add5~4_combout ),
	.cin(gnd),
	.combout(\afficher|Affichemillieme|Mux0~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichemillieme|Mux0~0_wirecell .lut_mask = 16'h62DD;
defparam \afficher|Affichemillieme|Mux0~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N8
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~0 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~1  = CARRY(\afficher|volt [7])

	.dataa(gnd),
	.datab(\afficher|volt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .lut_mask = 16'h33CC;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N10
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~2 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  = (\afficher|volt [8] & (\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~1  & VCC)) # (!\afficher|volt [8] & 
// (!\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))
// \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~3  = CARRY((!\afficher|volt [8] & !\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))

	.dataa(gnd),
	.datab(\afficher|volt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .lut_mask = 16'hC303;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N12
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~4 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  = (\afficher|volt [9] & ((GND) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))) # (!\afficher|volt [9] & 
// (\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~3  $ (GND)))
// \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~5  = CARRY((\afficher|volt [9]) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))

	.dataa(\afficher|volt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .lut_mask = 16'h5AAF;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N14
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~6 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  = (\afficher|volt [10] & (!\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )) # (!\afficher|volt [10] & 
// ((\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (GND)))
// \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~7  = CARRY((!\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (!\afficher|volt [10]))

	.dataa(\afficher|volt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .lut_mask = 16'h5A5F;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N16
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~8 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  = (\afficher|volt [11] & (\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~7  $ (GND))) # (!\afficher|volt [11] & 
// (!\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~7  & VCC))
// \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~9  = CARRY((\afficher|volt [11] & !\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ))

	.dataa(\afficher|volt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .lut_mask = 16'hA50A;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N18
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  = !\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N0
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[54]~87 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[54]~87_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  & !\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.datac(gnd),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[54]~87_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[54]~87 .lut_mask = 16'h00CC;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[54]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N6
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[54]~86 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[54]~86_combout  = (\afficher|volt [11] & \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [11]),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[54]~86_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[54]~86 .lut_mask = 16'hF000;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[54]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N22
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[53]~89 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[53]~89_combout  = (!\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout )

	.dataa(gnd),
	.datab(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(gnd),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[53]~89_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[53]~89 .lut_mask = 16'h3300;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[53]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N24
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[53]~88 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[53]~88_combout  = (\afficher|volt [10] & \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [10]),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[53]~88_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[53]~88 .lut_mask = 16'hF000;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[53]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N30
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[52]~91 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[52]~91_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  & !\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[52]~91_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[52]~91 .lut_mask = 16'h00AA;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[52]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N24
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[52]~90 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[52]~90_combout  = (\afficher|volt [9] & \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [9]),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[52]~90_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[52]~90 .lut_mask = 16'hF000;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[52]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N2
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[51]~93 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[51]~93_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  & !\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[51]~93_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[51]~93 .lut_mask = 16'h00AA;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[51]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N4
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[51]~92 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[51]~92_combout  = (\afficher|volt [8] & \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\afficher|volt [8]),
	.datac(gnd),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[51]~92_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[51]~92 .lut_mask = 16'hCC00;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[51]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N26
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[50]~95 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[50]~95_combout  = (!\afficher|volt [7] & !\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [7]),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[50]~95_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[50]~95 .lut_mask = 16'h000F;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[50]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N22
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[50]~94 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[50]~94_combout  = (\afficher|volt [7] & \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [7]),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[50]~94_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[50]~94 .lut_mask = 16'hF000;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[50]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N26
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[49]~97 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[49]~97_combout  = (\afficher|volt [6] & !\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\afficher|volt [6]),
	.datac(gnd),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[49]~97_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[49]~97 .lut_mask = 16'h00CC;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[49]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N20
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[49]~96 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[49]~96_combout  = (\afficher|volt [6] & \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\afficher|volt [6]),
	.datac(gnd),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[49]~96_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[49]~96 .lut_mask = 16'hCC00;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[49]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N6
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~0 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout  = (((\afficher|Div5|auto_generated|divider|divider|StageOut[49]~97_combout ) # (\afficher|Div5|auto_generated|divider|divider|StageOut[49]~96_combout )))
// \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~1  = CARRY((\afficher|Div5|auto_generated|divider|divider|StageOut[49]~97_combout ) # (\afficher|Div5|auto_generated|divider|divider|StageOut[49]~96_combout ))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[49]~97_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[49]~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N8
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~2 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~1  & (((\afficher|Div5|auto_generated|divider|divider|StageOut[50]~95_combout ) # 
// (\afficher|Div5|auto_generated|divider|divider|StageOut[50]~94_combout )))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~1  & (!\afficher|Div5|auto_generated|divider|divider|StageOut[50]~95_combout  & 
// (!\afficher|Div5|auto_generated|divider|divider|StageOut[50]~94_combout )))
// \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~3  = CARRY((!\afficher|Div5|auto_generated|divider|divider|StageOut[50]~95_combout  & (!\afficher|Div5|auto_generated|divider|divider|StageOut[50]~94_combout  & 
// !\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~1 )))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[50]~95_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[50]~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .lut_mask = 16'hE101;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N10
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~4 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & ((((\afficher|Div5|auto_generated|divider|divider|StageOut[51]~93_combout ) # 
// (\afficher|Div5|auto_generated|divider|divider|StageOut[51]~92_combout ))))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & ((\afficher|Div5|auto_generated|divider|divider|StageOut[51]~93_combout ) # 
// ((\afficher|Div5|auto_generated|divider|divider|StageOut[51]~92_combout ) # (GND))))
// \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~5  = CARRY((\afficher|Div5|auto_generated|divider|divider|StageOut[51]~93_combout ) # ((\afficher|Div5|auto_generated|divider|divider|StageOut[51]~92_combout ) # 
// (!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~3 )))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[51]~93_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[51]~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N12
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~6 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  = (\afficher|Div5|auto_generated|divider|divider|StageOut[52]~91_combout  & (((!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )))) # 
// (!\afficher|Div5|auto_generated|divider|divider|StageOut[52]~91_combout  & ((\afficher|Div5|auto_generated|divider|divider|StageOut[52]~90_combout  & (!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )) # 
// (!\afficher|Div5|auto_generated|divider|divider|StageOut[52]~90_combout  & ((\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ) # (GND)))))
// \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~7  = CARRY(((!\afficher|Div5|auto_generated|divider|divider|StageOut[52]~91_combout  & !\afficher|Div5|auto_generated|divider|divider|StageOut[52]~90_combout )) # 
// (!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[52]~91_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[52]~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N14
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~8 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & (((\afficher|Div5|auto_generated|divider|divider|StageOut[53]~89_combout ) # 
// (\afficher|Div5|auto_generated|divider|divider|StageOut[53]~88_combout )))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & ((((\afficher|Div5|auto_generated|divider|divider|StageOut[53]~89_combout ) # 
// (\afficher|Div5|auto_generated|divider|divider|StageOut[53]~88_combout )))))
// \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~9  = CARRY((!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & ((\afficher|Div5|auto_generated|divider|divider|StageOut[53]~89_combout ) # 
// (\afficher|Div5|auto_generated|divider|divider|StageOut[53]~88_combout ))))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[53]~89_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[53]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N16
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[7]~11 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout  = CARRY((!\afficher|Div5|auto_generated|divider|divider|StageOut[54]~87_combout  & (!\afficher|Div5|auto_generated|divider|divider|StageOut[54]~86_combout  & 
// !\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~9 )))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[54]~87_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[54]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ),
	.combout(),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .lut_mask = 16'h0001;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N18
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  = \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N4
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[61]~147 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[61]~147_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// (\afficher|volt [9])) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout )))))

	.dataa(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(\afficher|volt [9]),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[61]~147_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[61]~147 .lut_mask = 16'hA280;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[61]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N28
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[62]~146 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[62]~146_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// (\afficher|volt [10])) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout )))))

	.dataa(\afficher|volt [10]),
	.datab(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[62]~146_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[62]~146 .lut_mask = 16'h88C0;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[62]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N0
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[62]~98 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[62]~98_combout  = (!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout )

	.dataa(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(gnd),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[62]~98_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[62]~98 .lut_mask = 16'h5050;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[62]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N0
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[61]~99 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[61]~99_combout  = (!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[61]~99_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[61]~99 .lut_mask = 16'h0F00;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[61]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N10
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[60]~100 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[60]~100_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  & !\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[60]~100_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[60]~100 .lut_mask = 16'h0C0C;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[60]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N30
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[60]~148 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[60]~148_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// ((\afficher|volt [8]))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ))))

	.dataa(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\afficher|volt [8]),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[60]~148_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[60]~148 .lut_mask = 16'hC088;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[60]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N20
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[59]~149 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[59]~149_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & (\afficher|volt [7] $ 
// (!\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )))

	.dataa(gnd),
	.datab(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\afficher|volt [7]),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[59]~149_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[59]~149 .lut_mask = 16'hC00C;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[59]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N4
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[59]~101 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[59]~101_combout  = (!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout )

	.dataa(gnd),
	.datab(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(gnd),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[59]~101_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[59]~101 .lut_mask = 16'h3300;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[59]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N30
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[58]~102 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[58]~102_combout  = (\afficher|volt [6] & \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(\afficher|volt [6]),
	.datab(gnd),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[58]~102_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[58]~102 .lut_mask = 16'hA0A0;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[58]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N28
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[58]~103 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[58]~103_combout  = (!\afficher|Div5|auto_generated|divider|divider|StageOut[49]~97_combout  & (!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// !\afficher|Div5|auto_generated|divider|divider|StageOut[49]~96_combout ))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[49]~97_combout ),
	.datab(gnd),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|StageOut[49]~96_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[58]~103_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[58]~103 .lut_mask = 16'h0005;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[58]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N16
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[57]~107 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[57]~107_combout  = (\afficher|volt [5] & !\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [5]),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[57]~107_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[57]~107 .lut_mask = 16'h00F0;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[57]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N6
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[57]~104 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[57]~104_combout  = (\afficher|volt [5] & \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [5]),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[57]~104_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[57]~104 .lut_mask = 16'hF000;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[57]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N14
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~0 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout  = (((\afficher|Div5|auto_generated|divider|divider|StageOut[57]~107_combout ) # (\afficher|Div5|auto_generated|divider|divider|StageOut[57]~104_combout )))
// \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~1  = CARRY((\afficher|Div5|auto_generated|divider|divider|StageOut[57]~107_combout ) # (\afficher|Div5|auto_generated|divider|divider|StageOut[57]~104_combout ))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[57]~107_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[57]~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N16
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~2 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~1  & (((\afficher|Div5|auto_generated|divider|divider|StageOut[58]~102_combout ) # 
// (\afficher|Div5|auto_generated|divider|divider|StageOut[58]~103_combout )))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~1  & (!\afficher|Div5|auto_generated|divider|divider|StageOut[58]~102_combout  & 
// (!\afficher|Div5|auto_generated|divider|divider|StageOut[58]~103_combout )))
// \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~3  = CARRY((!\afficher|Div5|auto_generated|divider|divider|StageOut[58]~102_combout  & (!\afficher|Div5|auto_generated|divider|divider|StageOut[58]~103_combout  & 
// !\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~1 )))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[58]~102_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[58]~103_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~2 .lut_mask = 16'hE101;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N18
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~4 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~3  & ((((\afficher|Div5|auto_generated|divider|divider|StageOut[59]~149_combout ) # 
// (\afficher|Div5|auto_generated|divider|divider|StageOut[59]~101_combout ))))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~3  & ((\afficher|Div5|auto_generated|divider|divider|StageOut[59]~149_combout ) # 
// ((\afficher|Div5|auto_generated|divider|divider|StageOut[59]~101_combout ) # (GND))))
// \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~5  = CARRY((\afficher|Div5|auto_generated|divider|divider|StageOut[59]~149_combout ) # ((\afficher|Div5|auto_generated|divider|divider|StageOut[59]~101_combout ) # 
// (!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~3 )))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[59]~149_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[59]~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N20
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~6 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout  = (\afficher|Div5|auto_generated|divider|divider|StageOut[60]~100_combout  & (((!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~5 )))) # 
// (!\afficher|Div5|auto_generated|divider|divider|StageOut[60]~100_combout  & ((\afficher|Div5|auto_generated|divider|divider|StageOut[60]~148_combout  & (!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~5 )) # 
// (!\afficher|Div5|auto_generated|divider|divider|StageOut[60]~148_combout  & ((\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ) # (GND)))))
// \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~7  = CARRY(((!\afficher|Div5|auto_generated|divider|divider|StageOut[60]~100_combout  & !\afficher|Div5|auto_generated|divider|divider|StageOut[60]~148_combout )) # 
// (!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[60]~100_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[60]~148_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N22
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~8 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~7  & (((\afficher|Div5|auto_generated|divider|divider|StageOut[61]~147_combout ) # 
// (\afficher|Div5|auto_generated|divider|divider|StageOut[61]~99_combout )))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~7  & ((((\afficher|Div5|auto_generated|divider|divider|StageOut[61]~147_combout ) # 
// (\afficher|Div5|auto_generated|divider|divider|StageOut[61]~99_combout )))))
// \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~9  = CARRY((!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~7  & ((\afficher|Div5|auto_generated|divider|divider|StageOut[61]~147_combout ) # 
// (\afficher|Div5|auto_generated|divider|divider|StageOut[61]~99_combout ))))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[61]~147_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[61]~99_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout ),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~9 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N24
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[7]~11 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout  = CARRY((!\afficher|Div5|auto_generated|divider|divider|StageOut[62]~146_combout  & (!\afficher|Div5|auto_generated|divider|divider|StageOut[62]~98_combout  & 
// !\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~9 )))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[62]~146_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[62]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~9 ),
	.combout(),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[7]~11 .lut_mask = 16'h0001;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N26
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  = \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N12
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[70]~135 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[70]~135_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\afficher|Div5|auto_generated|divider|divider|StageOut[61]~147_combout ) # 
// ((!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ))))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[61]~147_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[70]~135_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[70]~135 .lut_mask = 16'hB0A0;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[70]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N6
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[70]~108 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[70]~108_combout  = (!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout )

	.dataa(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datab(gnd),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[70]~108_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[70]~108 .lut_mask = 16'h5050;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[70]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N30
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[69]~109 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[69]~109_combout  = (!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[69]~109_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[69]~109 .lut_mask = 16'h0F00;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[69]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N28
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[69]~136 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[69]~136_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\afficher|Div5|auto_generated|divider|divider|StageOut[60]~148_combout ) # 
// ((!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ))))

	.dataa(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|StageOut[60]~148_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[69]~136_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[69]~136 .lut_mask = 16'hAA20;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[69]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N2
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[68]~137 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[68]~137_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\afficher|Div5|auto_generated|divider|divider|StageOut[59]~149_combout ) # 
// ((!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ))))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[59]~149_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[68]~137_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[68]~137 .lut_mask = 16'hB0A0;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[68]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N0
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[68]~110 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[68]~110_combout  = (!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[68]~110_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[68]~110 .lut_mask = 16'h0F00;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[68]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N10
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[67]~111 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[67]~111_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout  & !\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ),
	.datab(gnd),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[67]~111_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[67]~111 .lut_mask = 16'h0A0A;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[67]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N26
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[67]~150 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[67]~150_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// (\afficher|volt [6])) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout )))))

	.dataa(\afficher|volt [6]),
	.datab(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[67]~150_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[67]~150 .lut_mask = 16'hA0C0;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[67]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N8
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[66]~112 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[66]~112_combout  = (!\afficher|Div5|auto_generated|divider|divider|StageOut[57]~107_combout  & (!\afficher|Div5|auto_generated|divider|divider|StageOut[57]~104_combout  & 
// !\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[57]~107_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[57]~104_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[66]~112_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[66]~112 .lut_mask = 16'h0101;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[66]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N4
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[66]~151 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[66]~151_combout  = (\afficher|volt [5] & \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [5]),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[66]~151_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[66]~151 .lut_mask = 16'hF000;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[66]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N0
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[65]~113 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[65]~113_combout  = (\afficher|volt [4] & \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [4]),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[65]~113_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[65]~113 .lut_mask = 16'hF000;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[65]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N12
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[65]~116 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[65]~116_combout  = (\afficher|volt [4] & !\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [4]),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[65]~116_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[65]~116 .lut_mask = 16'h00F0;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[65]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N14
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~0 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout  = (((\afficher|Div5|auto_generated|divider|divider|StageOut[65]~113_combout ) # (\afficher|Div5|auto_generated|divider|divider|StageOut[65]~116_combout )))
// \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~1  = CARRY((\afficher|Div5|auto_generated|divider|divider|StageOut[65]~113_combout ) # (\afficher|Div5|auto_generated|divider|divider|StageOut[65]~116_combout ))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[65]~113_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[65]~116_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout ),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~1 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N16
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~2 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~1  & (((\afficher|Div5|auto_generated|divider|divider|StageOut[66]~112_combout ) # 
// (\afficher|Div5|auto_generated|divider|divider|StageOut[66]~151_combout )))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~1  & (!\afficher|Div5|auto_generated|divider|divider|StageOut[66]~112_combout  & 
// (!\afficher|Div5|auto_generated|divider|divider|StageOut[66]~151_combout )))
// \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~3  = CARRY((!\afficher|Div5|auto_generated|divider|divider|StageOut[66]~112_combout  & (!\afficher|Div5|auto_generated|divider|divider|StageOut[66]~151_combout  & 
// !\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~1 )))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[66]~112_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[66]~151_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~1 ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout ),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~3 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~2 .lut_mask = 16'hE101;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N18
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~4 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~3  & ((((\afficher|Div5|auto_generated|divider|divider|StageOut[67]~111_combout ) # 
// (\afficher|Div5|auto_generated|divider|divider|StageOut[67]~150_combout ))))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~3  & ((\afficher|Div5|auto_generated|divider|divider|StageOut[67]~111_combout ) # 
// ((\afficher|Div5|auto_generated|divider|divider|StageOut[67]~150_combout ) # (GND))))
// \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~5  = CARRY((\afficher|Div5|auto_generated|divider|divider|StageOut[67]~111_combout ) # ((\afficher|Div5|auto_generated|divider|divider|StageOut[67]~150_combout ) # 
// (!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~3 )))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[67]~111_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[67]~150_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~3 ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout ),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~5 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N20
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~6 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout  = (\afficher|Div5|auto_generated|divider|divider|StageOut[68]~137_combout  & (((!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~5 )))) # 
// (!\afficher|Div5|auto_generated|divider|divider|StageOut[68]~137_combout  & ((\afficher|Div5|auto_generated|divider|divider|StageOut[68]~110_combout  & (!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~5 )) # 
// (!\afficher|Div5|auto_generated|divider|divider|StageOut[68]~110_combout  & ((\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~5 ) # (GND)))))
// \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~7  = CARRY(((!\afficher|Div5|auto_generated|divider|divider|StageOut[68]~137_combout  & !\afficher|Div5|auto_generated|divider|divider|StageOut[68]~110_combout )) # 
// (!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~5 ))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[68]~137_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[68]~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~5 ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout ),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~7 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N22
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~8 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~7  & (((\afficher|Div5|auto_generated|divider|divider|StageOut[69]~109_combout ) # 
// (\afficher|Div5|auto_generated|divider|divider|StageOut[69]~136_combout )))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~7  & ((((\afficher|Div5|auto_generated|divider|divider|StageOut[69]~109_combout ) # 
// (\afficher|Div5|auto_generated|divider|divider|StageOut[69]~136_combout )))))
// \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~9  = CARRY((!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~7  & ((\afficher|Div5|auto_generated|divider|divider|StageOut[69]~109_combout ) # 
// (\afficher|Div5|auto_generated|divider|divider|StageOut[69]~136_combout ))))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[69]~109_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[69]~136_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~7 ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout ),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~9 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N24
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[7]~11 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout  = CARRY((!\afficher|Div5|auto_generated|divider|divider|StageOut[70]~135_combout  & (!\afficher|Div5|auto_generated|divider|divider|StageOut[70]~108_combout  & 
// !\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~9 )))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[70]~135_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[70]~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~9 ),
	.combout(),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[7]~11 .lut_mask = 16'h0001;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N26
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  = \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N2
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[77]~139 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[77]~139_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & ((\afficher|Div5|auto_generated|divider|divider|StageOut[68]~137_combout ) # 
// ((!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ))))

	.dataa(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|StageOut[68]~137_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[77]~139_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[77]~139 .lut_mask = 16'hF040;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[77]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N22
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[78]~117 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[78]~117_combout  = (!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[78]~117_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[78]~117 .lut_mask = 16'h0F00;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[78]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N6
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[78]~138 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[78]~138_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & ((\afficher|Div5|auto_generated|divider|divider|StageOut[69]~136_combout ) # 
// ((!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ))))

	.dataa(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|StageOut[69]~136_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[78]~138_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[78]~138 .lut_mask = 16'hF040;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[78]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N20
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[77]~118 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[77]~118_combout  = (!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[77]~118_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[77]~118 .lut_mask = 16'h0F00;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[77]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N8
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[76]~140 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[76]~140_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & ((\afficher|Div5|auto_generated|divider|divider|StageOut[67]~150_combout ) # 
// ((!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ))))

	.dataa(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|StageOut[67]~150_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[76]~140_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[76]~140 .lut_mask = 16'hCC40;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[76]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N4
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[76]~119 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[76]~119_combout  = (!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[76]~119_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[76]~119 .lut_mask = 16'h0F00;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[76]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N12
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[75]~120 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[75]~120_combout  = (!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[75]~120_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[75]~120 .lut_mask = 16'h0F00;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[75]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N28
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[75]~141 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[75]~141_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & ((\afficher|Div5|auto_generated|divider|divider|StageOut[66]~151_combout ) # 
// ((!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ))))

	.dataa(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[66]~151_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[75]~141_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[75]~141 .lut_mask = 16'hD0C0;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[75]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N20
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[74]~121 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[74]~121_combout  = (!\afficher|Div5|auto_generated|divider|divider|StageOut[65]~116_combout  & (!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & 
// !\afficher|Div5|auto_generated|divider|divider|StageOut[65]~113_combout ))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[65]~116_combout ),
	.datab(gnd),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|StageOut[65]~113_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[74]~121_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[74]~121 .lut_mask = 16'h0005;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[74]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N28
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[74]~152 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[74]~152_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & \afficher|volt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datad(\afficher|volt [4]),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[74]~152_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[74]~152 .lut_mask = 16'hF000;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[74]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N30
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[73]~125 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[73]~125_combout  = (\afficher|volt [3] & !\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout )

	.dataa(\afficher|volt [3]),
	.datab(gnd),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[73]~125_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[73]~125 .lut_mask = 16'h0A0A;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[73]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N4
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[73]~122 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[73]~122_combout  = (\afficher|volt [3] & \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout )

	.dataa(\afficher|volt [3]),
	.datab(gnd),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[73]~122_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[73]~122 .lut_mask = 16'hA0A0;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[73]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N6
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[2]~0 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[2]~1  = CARRY((\afficher|Div5|auto_generated|divider|divider|StageOut[73]~125_combout ) # (\afficher|Div5|auto_generated|divider|divider|StageOut[73]~122_combout ))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[73]~125_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[73]~122_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[2]~1 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N8
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~2 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[2]~1  & (((\afficher|Div5|auto_generated|divider|divider|StageOut[74]~121_combout ) # 
// (\afficher|Div5|auto_generated|divider|divider|StageOut[74]~152_combout )))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[2]~1  & (!\afficher|Div5|auto_generated|divider|divider|StageOut[74]~121_combout  & 
// (!\afficher|Div5|auto_generated|divider|divider|StageOut[74]~152_combout )))
// \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~3  = CARRY((!\afficher|Div5|auto_generated|divider|divider|StageOut[74]~121_combout  & (!\afficher|Div5|auto_generated|divider|divider|StageOut[74]~152_combout  & 
// !\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[2]~1 )))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[74]~121_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[74]~152_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[2]~1 ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout ),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~3 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~2 .lut_mask = 16'hE101;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N10
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~4 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~3  & ((((\afficher|Div5|auto_generated|divider|divider|StageOut[75]~120_combout ) # 
// (\afficher|Div5|auto_generated|divider|divider|StageOut[75]~141_combout ))))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~3  & ((\afficher|Div5|auto_generated|divider|divider|StageOut[75]~120_combout ) # 
// ((\afficher|Div5|auto_generated|divider|divider|StageOut[75]~141_combout ) # (GND))))
// \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~5  = CARRY((\afficher|Div5|auto_generated|divider|divider|StageOut[75]~120_combout ) # ((\afficher|Div5|auto_generated|divider|divider|StageOut[75]~141_combout ) # 
// (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~3 )))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[75]~120_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[75]~141_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~3 ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout ),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~5 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N12
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~6 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout  = (\afficher|Div5|auto_generated|divider|divider|StageOut[76]~140_combout  & (((!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~5 )))) # 
// (!\afficher|Div5|auto_generated|divider|divider|StageOut[76]~140_combout  & ((\afficher|Div5|auto_generated|divider|divider|StageOut[76]~119_combout  & (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~5 )) # 
// (!\afficher|Div5|auto_generated|divider|divider|StageOut[76]~119_combout  & ((\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~5 ) # (GND)))))
// \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~7  = CARRY(((!\afficher|Div5|auto_generated|divider|divider|StageOut[76]~140_combout  & !\afficher|Div5|auto_generated|divider|divider|StageOut[76]~119_combout )) # 
// (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~5 ))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[76]~140_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[76]~119_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~5 ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout ),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~7 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N14
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~8 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~7  & (((\afficher|Div5|auto_generated|divider|divider|StageOut[77]~139_combout ) # 
// (\afficher|Div5|auto_generated|divider|divider|StageOut[77]~118_combout )))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~7  & ((((\afficher|Div5|auto_generated|divider|divider|StageOut[77]~139_combout ) # 
// (\afficher|Div5|auto_generated|divider|divider|StageOut[77]~118_combout )))))
// \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~9  = CARRY((!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~7  & ((\afficher|Div5|auto_generated|divider|divider|StageOut[77]~139_combout ) # 
// (\afficher|Div5|auto_generated|divider|divider|StageOut[77]~118_combout ))))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[77]~139_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[77]~118_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~7 ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout ),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~9 ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N16
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[7]~11 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout  = CARRY((!\afficher|Div5|auto_generated|divider|divider|StageOut[78]~117_combout  & (!\afficher|Div5|auto_generated|divider|divider|StageOut[78]~138_combout  & 
// !\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~9 )))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[78]~117_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[78]~138_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~9 ),
	.combout(),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[7]~11 .lut_mask = 16'h0001;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N18
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  = \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N26
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[86]~142 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[86]~142_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & ((\afficher|Div5|auto_generated|divider|divider|StageOut[77]~139_combout ) # 
// ((\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout  & !\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ))))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[77]~139_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[86]~142_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[86]~142 .lut_mask = 16'hAE00;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[86]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N24
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[86]~126 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[86]~126_combout  = (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[86]~126_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[86]~126 .lut_mask = 16'h0F00;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[86]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N2
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[85]~143 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[85]~143_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & ((\afficher|Div5|auto_generated|divider|divider|StageOut[76]~140_combout ) # 
// ((\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout  & !\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ))))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[76]~140_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[85]~143_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[85]~143 .lut_mask = 16'hAE00;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[85]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N28
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[85]~127 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[85]~127_combout  = (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[85]~127_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[85]~127 .lut_mask = 16'h0F00;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[85]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N30
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[84]~128 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[84]~128_combout  = (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[84]~128_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[84]~128 .lut_mask = 16'h0F00;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[84]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N24
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[84]~144 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[84]~144_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & ((\afficher|Div5|auto_generated|divider|divider|StageOut[75]~141_combout ) # 
// ((!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout ))))

	.dataa(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[75]~141_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[84]~144_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[84]~144 .lut_mask = 16'hDC00;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[84]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N0
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[83]~145 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[83]~145_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & ((\afficher|Div5|auto_generated|divider|divider|StageOut[74]~152_combout ) # 
// ((\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout  & !\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ))))

	.dataa(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[74]~152_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[83]~145_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[83]~145 .lut_mask = 16'hCE00;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[83]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N18
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[83]~129 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[83]~129_combout  = (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[83]~129_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[83]~129 .lut_mask = 16'h0F00;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[83]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N26
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[82]~153 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[82]~153_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & \afficher|volt [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.datad(\afficher|volt [3]),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[82]~153_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[82]~153 .lut_mask = 16'hF000;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[82]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N2
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[82]~130 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[82]~130_combout  = (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & (!\afficher|Div5|auto_generated|divider|divider|StageOut[73]~122_combout  & 
// !\afficher|Div5|auto_generated|divider|divider|StageOut[73]~125_combout ))

	.dataa(gnd),
	.datab(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|StageOut[73]~122_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|StageOut[73]~125_combout ),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[82]~130_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[82]~130 .lut_mask = 16'h0003;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[82]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N22
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[81]~134 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[81]~134_combout  = (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & \afficher|volt [2])

	.dataa(gnd),
	.datab(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.datac(gnd),
	.datad(\afficher|volt [2]),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[81]~134_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[81]~134 .lut_mask = 16'h3300;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[81]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N20
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|StageOut[81]~131 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|StageOut[81]~131_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & \afficher|volt [2])

	.dataa(gnd),
	.datab(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.datac(gnd),
	.datad(\afficher|volt [2]),
	.cin(gnd),
	.combout(\afficher|Div5|auto_generated|divider|divider|StageOut[81]~131_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[81]~131 .lut_mask = 16'hCC00;
defparam \afficher|Div5|auto_generated|divider|divider|StageOut[81]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N4
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[2]~1 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[2]~1_cout  = CARRY((\afficher|Div5|auto_generated|divider|divider|StageOut[81]~134_combout ) # (\afficher|Div5|auto_generated|divider|divider|StageOut[81]~131_combout ))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[81]~134_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[81]~131_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[2]~1_cout ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[2]~1 .lut_mask = 16'h00EE;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N6
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[3]~3 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[3]~3_cout  = CARRY((!\afficher|Div5|auto_generated|divider|divider|StageOut[82]~153_combout  & (!\afficher|Div5|auto_generated|divider|divider|StageOut[82]~130_combout  & 
// !\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[2]~1_cout )))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[82]~153_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[82]~130_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[2]~1_cout ),
	.combout(),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[3]~3_cout ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[3]~3 .lut_mask = 16'h0001;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[3]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N8
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[4]~5 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[4]~5_cout  = CARRY((\afficher|Div5|auto_generated|divider|divider|StageOut[83]~145_combout ) # ((\afficher|Div5|auto_generated|divider|divider|StageOut[83]~129_combout ) # 
// (!\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[3]~3_cout )))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[83]~145_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[83]~129_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[3]~3_cout ),
	.combout(),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[4]~5_cout ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[4]~5 .lut_mask = 16'h00EF;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[4]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N10
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[5]~7 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[5]~7_cout  = CARRY(((!\afficher|Div5|auto_generated|divider|divider|StageOut[84]~128_combout  & !\afficher|Div5|auto_generated|divider|divider|StageOut[84]~144_combout )) # 
// (!\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[4]~5_cout ))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[84]~128_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[84]~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[4]~5_cout ),
	.combout(),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[5]~7_cout ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[5]~7 .lut_mask = 16'h001F;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N12
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[6]~9 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout  = CARRY((!\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[5]~7_cout  & ((\afficher|Div5|auto_generated|divider|divider|StageOut[85]~143_combout ) # 
// (\afficher|Div5|auto_generated|divider|divider|StageOut[85]~127_combout ))))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[85]~143_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[85]~127_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[5]~7_cout ),
	.combout(),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[6]~9 .lut_mask = 16'h000E;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N14
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[7]~11 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout  = CARRY((!\afficher|Div5|auto_generated|divider|divider|StageOut[86]~142_combout  & (!\afficher|Div5|auto_generated|divider|divider|StageOut[86]~126_combout  & 
// !\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout )))

	.dataa(\afficher|Div5|auto_generated|divider|divider|StageOut[86]~142_combout ),
	.datab(\afficher|Div5|auto_generated|divider|divider|StageOut[86]~126_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout ),
	.combout(),
	.cout(\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout ));
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[7]~11 .lut_mask = 16'h0001;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N16
fiftyfivenm_lcell_comb \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12 (
// Equation(s):
// \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout  = \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout ),
	.combout(\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N2
fiftyfivenm_lcell_comb \afficher|Add3~2 (
// Equation(s):
// \afficher|Add3~2_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & (((\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ) # 
// (!\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ))) # 
// (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  & (!\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout 
// ) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ))))

	.dataa(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Add3~2_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Add3~2 .lut_mask = 16'hA2FB;
defparam \afficher|Add3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N20
fiftyfivenm_lcell_comb \afficher|Add3~3 (
// Equation(s):
// \afficher|Add3~3_combout  = \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  $ (\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  $ 
// (\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout  $ (\afficher|Add3~2_combout )))

	.dataa(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.datad(\afficher|Add3~2_combout ),
	.cin(gnd),
	.combout(\afficher|Add3~3_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Add3~3 .lut_mask = 16'h6996;
defparam \afficher|Add3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N26
fiftyfivenm_lcell_comb \afficher|Add3~0 (
// Equation(s):
// \afficher|Add3~0_combout  = \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout  $ (\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Add3~0 .lut_mask = 16'h0FF0;
defparam \afficher|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N0
fiftyfivenm_lcell_comb \afficher|Add3~1 (
// Equation(s):
// \afficher|Add3~1_combout  = \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout  $ (\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  $ 
// (((\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ))))

	.dataa(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.datad(\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Add3~1_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Add3~1 .lut_mask = 16'hA659;
defparam \afficher|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N22
fiftyfivenm_lcell_comb \afficher|Affichecentieme|Mux6~0 (
// Equation(s):
// \afficher|Affichecentieme|Mux6~0_combout  = (\afficher|Add3~0_combout  & (\afficher|Add3~3_combout )) # (!\afficher|Add3~0_combout  & (\afficher|Add3~1_combout  $ (((\afficher|Add3~3_combout ) # 
// (\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )))))

	.dataa(\afficher|Add3~3_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\afficher|Add3~0_combout ),
	.datad(\afficher|Add3~1_combout ),
	.cin(gnd),
	.combout(\afficher|Affichecentieme|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichecentieme|Mux6~0 .lut_mask = 16'hA1AE;
defparam \afficher|Affichecentieme|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N0
fiftyfivenm_lcell_comb \afficher|Affichecentieme|Mux5~0 (
// Equation(s):
// \afficher|Affichecentieme|Mux5~0_combout  = (\afficher|Add3~3_combout  & (((\afficher|Add3~0_combout ) # (!\afficher|Add3~1_combout )))) # (!\afficher|Add3~3_combout  & (!\afficher|Add3~1_combout  & 
// (\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  $ (!\afficher|Add3~0_combout ))))

	.dataa(\afficher|Add3~3_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\afficher|Add3~0_combout ),
	.datad(\afficher|Add3~1_combout ),
	.cin(gnd),
	.combout(\afficher|Affichecentieme|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichecentieme|Mux5~0 .lut_mask = 16'hA0EB;
defparam \afficher|Affichecentieme|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N24
fiftyfivenm_lcell_comb \afficher|Affichecentieme|Mux4~0 (
// Equation(s):
// \afficher|Affichecentieme|Mux4~0_combout  = (\afficher|Add3~1_combout  & (\afficher|Add3~0_combout  & ((\afficher|Add3~3_combout ) # (\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )))) # (!\afficher|Add3~1_combout  & 
// (\afficher|Add3~3_combout ))

	.dataa(\afficher|Add3~3_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\afficher|Add3~0_combout ),
	.datad(\afficher|Add3~1_combout ),
	.cin(gnd),
	.combout(\afficher|Affichecentieme|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichecentieme|Mux4~0 .lut_mask = 16'hE0AA;
defparam \afficher|Affichecentieme|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N8
fiftyfivenm_lcell_comb \afficher|Affichecentieme|Mux3~0 (
// Equation(s):
// \afficher|Affichecentieme|Mux3~0_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\afficher|Add3~0_combout  & (\afficher|Add3~3_combout )) # (!\afficher|Add3~0_combout  & ((!\afficher|Add3~1_combout ))))) # 
// (!\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\afficher|Add3~3_combout ) # (\afficher|Add3~0_combout  $ (\afficher|Add3~1_combout ))))

	.dataa(\afficher|Add3~3_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\afficher|Add3~0_combout ),
	.datad(\afficher|Add3~1_combout ),
	.cin(gnd),
	.combout(\afficher|Affichecentieme|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichecentieme|Mux3~0 .lut_mask = 16'hA3BE;
defparam \afficher|Affichecentieme|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N12
fiftyfivenm_lcell_comb \afficher|Affichecentieme|Mux2~0 (
// Equation(s):
// \afficher|Affichecentieme|Mux2~0_combout  = ((\afficher|Add3~0_combout  & (\afficher|Add3~3_combout )) # (!\afficher|Add3~0_combout  & ((!\afficher|Add3~1_combout )))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout )

	.dataa(\afficher|Add3~3_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\afficher|Add3~0_combout ),
	.datad(\afficher|Add3~1_combout ),
	.cin(gnd),
	.combout(\afficher|Affichecentieme|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichecentieme|Mux2~0 .lut_mask = 16'hB3BF;
defparam \afficher|Affichecentieme|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N16
fiftyfivenm_lcell_comb \afficher|Affichecentieme|Mux1~0 (
// Equation(s):
// \afficher|Affichecentieme|Mux1~0_combout  = (\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\afficher|Add3~1_combout  & ((\afficher|Add3~0_combout ))) # (!\afficher|Add3~1_combout  & (\afficher|Add3~3_combout )))) # 
// (!\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & ((\afficher|Add3~0_combout ) # (\afficher|Add3~3_combout  $ (\afficher|Add3~1_combout ))))

	.dataa(\afficher|Add3~3_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\afficher|Add3~0_combout ),
	.datad(\afficher|Add3~1_combout ),
	.cin(gnd),
	.combout(\afficher|Affichecentieme|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichecentieme|Mux1~0 .lut_mask = 16'hF1BA;
defparam \afficher|Affichecentieme|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N20
fiftyfivenm_lcell_comb \afficher|Affichecentieme|Mux0~0_wirecell (
// Equation(s):
// \afficher|Affichecentieme|Mux0~0_wirecell_combout  = (\afficher|Add3~0_combout  & ((\afficher|Add3~3_combout ) # ((!\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout  & !\afficher|Add3~1_combout )))) # 
// (!\afficher|Add3~0_combout  & (\afficher|Add3~3_combout  $ (((\afficher|Add3~1_combout )))))

	.dataa(\afficher|Add3~3_combout ),
	.datab(\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout ),
	.datac(\afficher|Add3~0_combout ),
	.datad(\afficher|Add3~1_combout ),
	.cin(gnd),
	.combout(\afficher|Affichecentieme|Mux0~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichecentieme|Mux0~0_wirecell .lut_mask = 16'hA5BA;
defparam \afficher|Affichecentieme|Mux0~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N0
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~0 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~1  = CARRY(\afficher|volt [5])

	.dataa(gnd),
	.datab(\afficher|volt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~1 ));
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~0 .lut_mask = 16'h33CC;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N2
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout  = (\afficher|volt [6] & (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~1  & VCC)) # (!\afficher|volt [6] & 
// (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~1 ))
// \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~3  = CARRY((!\afficher|volt [6] & !\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~1 ))

	.dataa(\afficher|volt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~1 ),
	.combout(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout ),
	.cout(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~3 ));
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2 .lut_mask = 16'hA505;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N4
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout  = (\afficher|volt [7] & (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~3  $ (GND))) # (!\afficher|volt [7] & 
// (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~3  & VCC))
// \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~5  = CARRY((\afficher|volt [7] & !\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~3 ))

	.dataa(\afficher|volt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~3 ),
	.combout(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout ),
	.cout(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~5 ));
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4 .lut_mask = 16'hA50A;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N6
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout  = (\afficher|volt [8] & (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~5 )) # (!\afficher|volt [8] & 
// ((\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~5 ) # (GND)))
// \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7  = CARRY((!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~5 ) # (!\afficher|volt [8]))

	.dataa(\afficher|volt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~5 ),
	.combout(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout ),
	.cout(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7 ));
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6 .lut_mask = 16'h5A5F;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N8
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout  = (\afficher|volt [9] & (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7  $ (GND))) # (!\afficher|volt [9] & 
// (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7  & VCC))
// \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9  = CARRY((\afficher|volt [9] & !\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7 ))

	.dataa(gnd),
	.datab(\afficher|volt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7 ),
	.combout(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout ),
	.cout(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9 ));
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8 .lut_mask = 16'hC30C;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N10
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout  = (\afficher|volt [10] & (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9 )) # (!\afficher|volt [10] & 
// ((\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9 ) # (GND)))
// \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~11  = CARRY((!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9 ) # (!\afficher|volt [10]))

	.dataa(\afficher|volt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9 ),
	.combout(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout ),
	.cout(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~11 ));
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10 .lut_mask = 16'h5A5F;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N12
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~12 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout  = (\afficher|volt [11] & (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~11  $ (GND))) # (!\afficher|volt [11] & 
// (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~11  & VCC))
// \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~13  = CARRY((\afficher|volt [11] & !\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~11 ))

	.dataa(gnd),
	.datab(\afficher|volt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~11 ),
	.combout(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout ),
	.cout(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~13 ));
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~12 .lut_mask = 16'hC30C;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N14
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout  = !\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~13 ),
	.combout(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14 .lut_mask = 16'h0F0F;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N16
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[107]~51 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[107]~51_combout  = (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout  & \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout )

	.dataa(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[107]~51_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[107]~51 .lut_mask = 16'h5500;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[107]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N24
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[107]~50 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[107]~50_combout  = (\afficher|volt [10] & \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [10]),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[107]~50_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[107]~50 .lut_mask = 16'hF000;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[107]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N28
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[106]~52 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[106]~52_combout  = (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout  & \afficher|volt [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.datad(\afficher|volt [9]),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[106]~52_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[106]~52 .lut_mask = 16'hF000;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[106]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N18
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[106]~53 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[106]~53_combout  = (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout  & \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout )

	.dataa(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[106]~53_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[106]~53 .lut_mask = 16'h5500;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[106]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N8
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[105]~55 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[105]~55_combout  = (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout  & !\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout ),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[105]~55_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[105]~55 .lut_mask = 16'h00F0;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[105]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N30
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[105]~54 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[105]~54_combout  = (\afficher|volt [8] & \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [8]),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[105]~54_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[105]~54 .lut_mask = 16'hF000;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[105]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N14
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[104]~56 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[104]~56_combout  = (\afficher|volt [7] & \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [7]),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[104]~56_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[104]~56 .lut_mask = 16'hF000;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[104]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N22
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[104]~57 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[104]~57_combout  = (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout  & !\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout ),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[104]~57_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[104]~57 .lut_mask = 16'h00F0;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[104]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N10
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[103]~59 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[103]~59_combout  = (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout  & !\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout )

	.dataa(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[103]~59_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[103]~59 .lut_mask = 16'h00AA;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[103]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N6
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[103]~58 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[103]~58_combout  = (\afficher|volt [6] & \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout )

	.dataa(gnd),
	.datab(\afficher|volt [6]),
	.datac(gnd),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[103]~58_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[103]~58 .lut_mask = 16'hCC00;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[103]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N10
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[102]~61 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[102]~61_combout  = (!\afficher|volt [5] & !\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [5]),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[102]~61_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[102]~61 .lut_mask = 16'h000F;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[102]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N4
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[102]~60 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[102]~60_combout  = (\afficher|volt [5] & \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|volt [5]),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[102]~60_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[102]~60 .lut_mask = 16'hF000;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[102]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N26
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[101]~63 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[101]~63_combout  = (\afficher|volt [4] & !\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout )

	.dataa(gnd),
	.datab(\afficher|volt [4]),
	.datac(gnd),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[101]~63_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[101]~63 .lut_mask = 16'h00CC;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[101]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N28
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[101]~62 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[101]~62_combout  = (\afficher|volt [4] & \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout )

	.dataa(gnd),
	.datab(\afficher|volt [4]),
	.datac(gnd),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[101]~62_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[101]~62 .lut_mask = 16'hCC00;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[101]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N14
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~0 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~1  = CARRY((\afficher|Div3|auto_generated|divider|divider|StageOut[101]~63_combout ) # (\afficher|Div3|auto_generated|divider|divider|StageOut[101]~62_combout ))

	.dataa(\afficher|Div3|auto_generated|divider|divider|StageOut[101]~63_combout ),
	.datab(\afficher|Div3|auto_generated|divider|divider|StageOut[101]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~1 ));
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~0 .lut_mask = 16'h11EE;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N16
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~2 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout  = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~1  & (((\afficher|Div3|auto_generated|divider|divider|StageOut[102]~61_combout ) # 
// (\afficher|Div3|auto_generated|divider|divider|StageOut[102]~60_combout )))) # (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~1  & (!\afficher|Div3|auto_generated|divider|divider|StageOut[102]~61_combout  & 
// (!\afficher|Div3|auto_generated|divider|divider|StageOut[102]~60_combout )))
// \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~3  = CARRY((!\afficher|Div3|auto_generated|divider|divider|StageOut[102]~61_combout  & (!\afficher|Div3|auto_generated|divider|divider|StageOut[102]~60_combout  & 
// !\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~1 )))

	.dataa(\afficher|Div3|auto_generated|divider|divider|StageOut[102]~61_combout ),
	.datab(\afficher|Div3|auto_generated|divider|divider|StageOut[102]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~1 ),
	.combout(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout ),
	.cout(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~3 ));
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~2 .lut_mask = 16'hE101;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N18
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~4 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout  = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~3  & (((\afficher|Div3|auto_generated|divider|divider|StageOut[103]~59_combout ) # 
// (\afficher|Div3|auto_generated|divider|divider|StageOut[103]~58_combout )))) # (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~3  & ((((\afficher|Div3|auto_generated|divider|divider|StageOut[103]~59_combout ) # 
// (\afficher|Div3|auto_generated|divider|divider|StageOut[103]~58_combout )))))
// \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~5  = CARRY((!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~3  & ((\afficher|Div3|auto_generated|divider|divider|StageOut[103]~59_combout ) # 
// (\afficher|Div3|auto_generated|divider|divider|StageOut[103]~58_combout ))))

	.dataa(\afficher|Div3|auto_generated|divider|divider|StageOut[103]~59_combout ),
	.datab(\afficher|Div3|auto_generated|divider|divider|StageOut[103]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~3 ),
	.combout(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout ),
	.cout(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~5 ));
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~4 .lut_mask = 16'hE10E;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N20
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~6 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout  = (\afficher|Div3|auto_generated|divider|divider|StageOut[104]~56_combout  & (((!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~5 )))) # 
// (!\afficher|Div3|auto_generated|divider|divider|StageOut[104]~56_combout  & ((\afficher|Div3|auto_generated|divider|divider|StageOut[104]~57_combout  & (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~5 )) # 
// (!\afficher|Div3|auto_generated|divider|divider|StageOut[104]~57_combout  & ((\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~5 ) # (GND)))))
// \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~7  = CARRY(((!\afficher|Div3|auto_generated|divider|divider|StageOut[104]~56_combout  & !\afficher|Div3|auto_generated|divider|divider|StageOut[104]~57_combout )) # 
// (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~5 ))

	.dataa(\afficher|Div3|auto_generated|divider|divider|StageOut[104]~56_combout ),
	.datab(\afficher|Div3|auto_generated|divider|divider|StageOut[104]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~5 ),
	.combout(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout ),
	.cout(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~7 ));
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~6 .lut_mask = 16'h1E1F;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N22
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~8 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout  = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~7  & (((\afficher|Div3|auto_generated|divider|divider|StageOut[105]~55_combout ) # 
// (\afficher|Div3|auto_generated|divider|divider|StageOut[105]~54_combout )))) # (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~7  & ((((\afficher|Div3|auto_generated|divider|divider|StageOut[105]~55_combout ) # 
// (\afficher|Div3|auto_generated|divider|divider|StageOut[105]~54_combout )))))
// \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~9  = CARRY((!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~7  & ((\afficher|Div3|auto_generated|divider|divider|StageOut[105]~55_combout ) # 
// (\afficher|Div3|auto_generated|divider|divider|StageOut[105]~54_combout ))))

	.dataa(\afficher|Div3|auto_generated|divider|divider|StageOut[105]~55_combout ),
	.datab(\afficher|Div3|auto_generated|divider|divider|StageOut[105]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~7 ),
	.combout(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout ),
	.cout(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~9 ));
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~8 .lut_mask = 16'hE10E;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N24
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~10 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout  = (\afficher|Div3|auto_generated|divider|divider|StageOut[106]~52_combout  & (((!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~9 )))) # 
// (!\afficher|Div3|auto_generated|divider|divider|StageOut[106]~52_combout  & ((\afficher|Div3|auto_generated|divider|divider|StageOut[106]~53_combout  & (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~9 )) # 
// (!\afficher|Div3|auto_generated|divider|divider|StageOut[106]~53_combout  & ((\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~9 ) # (GND)))))
// \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~11  = CARRY(((!\afficher|Div3|auto_generated|divider|divider|StageOut[106]~52_combout  & !\afficher|Div3|auto_generated|divider|divider|StageOut[106]~53_combout )) # 
// (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~9 ))

	.dataa(\afficher|Div3|auto_generated|divider|divider|StageOut[106]~52_combout ),
	.datab(\afficher|Div3|auto_generated|divider|divider|StageOut[106]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~9 ),
	.combout(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout ),
	.cout(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~11 ));
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~10 .lut_mask = 16'h1E1F;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N26
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~12 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout  = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~11  & (((\afficher|Div3|auto_generated|divider|divider|StageOut[107]~51_combout ) # 
// (\afficher|Div3|auto_generated|divider|divider|StageOut[107]~50_combout )))) # (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~11  & ((((\afficher|Div3|auto_generated|divider|divider|StageOut[107]~51_combout ) # 
// (\afficher|Div3|auto_generated|divider|divider|StageOut[107]~50_combout )))))
// \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~13  = CARRY((!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~11  & ((\afficher|Div3|auto_generated|divider|divider|StageOut[107]~51_combout ) # 
// (\afficher|Div3|auto_generated|divider|divider|StageOut[107]~50_combout ))))

	.dataa(\afficher|Div3|auto_generated|divider|divider|StageOut[107]~51_combout ),
	.datab(\afficher|Div3|auto_generated|divider|divider|StageOut[107]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~11 ),
	.combout(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout ),
	.cout(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~13 ));
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~12 .lut_mask = 16'hE10E;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N24
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[108]~48 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[108]~48_combout  = (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout  & \afficher|volt [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.datad(\afficher|volt [11]),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[108]~48_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[108]~48 .lut_mask = 16'hF000;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[108]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N20
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[108]~49 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[108]~49_combout  = (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout  & !\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout )

	.dataa(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[108]~49_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[108]~49 .lut_mask = 16'h00AA;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[108]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N28
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[10]~15 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout  = CARRY((!\afficher|Div3|auto_generated|divider|divider|StageOut[108]~48_combout  & (!\afficher|Div3|auto_generated|divider|divider|StageOut[108]~49_combout  & 
// !\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~13 )))

	.dataa(\afficher|Div3|auto_generated|divider|divider|StageOut[108]~48_combout ),
	.datab(\afficher|Div3|auto_generated|divider|divider|StageOut[108]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~13 ),
	.combout(),
	.cout(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout ));
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[10]~15 .lut_mask = 16'h0001;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[10]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N30
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  = \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout ),
	.combout(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16 .lut_mask = 16'hF0F0;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N30
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[119]~64 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[119]~64_combout  = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout  & !\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout ),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[119]~64_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[119]~64 .lut_mask = 16'h00F0;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[119]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N22
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[119]~76 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[119]~76_combout  = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & ((\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout  & 
// (\afficher|volt [10])) # (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout  & ((\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout )))))

	.dataa(\afficher|volt [10]),
	.datab(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[119]~76_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[119]~76 .lut_mask = 16'h8C80;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[119]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N20
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[118]~77 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[118]~77_combout  = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & ((\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout  & 
// ((\afficher|volt [9]))) # (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout  & (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout ))))

	.dataa(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout ),
	.datab(\afficher|volt [9]),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[118]~77_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[118]~77 .lut_mask = 16'hCA00;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[118]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N0
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[118]~65 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[118]~65_combout  = (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout )

	.dataa(gnd),
	.datab(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datac(gnd),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[118]~65_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[118]~65 .lut_mask = 16'h3300;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[118]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N26
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[117]~66 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[117]~66_combout  = (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout )

	.dataa(gnd),
	.datab(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datac(gnd),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[117]~66_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[117]~66 .lut_mask = 16'h3300;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[117]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N12
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[117]~78 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[117]~78_combout  = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & ((\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout  & 
// (\afficher|volt [8])) # (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout  & ((\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout )))))

	.dataa(\afficher|volt [8]),
	.datab(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout ),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[117]~78_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[117]~78 .lut_mask = 16'hA0C0;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[117]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N30
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[116]~79 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[116]~79_combout  = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & ((\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout  & 
// (\afficher|volt [7])) # (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout  & ((\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout )))))

	.dataa(\afficher|volt [7]),
	.datab(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout ),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[116]~79_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[116]~79 .lut_mask = 16'hAC00;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[116]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N28
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[116]~67 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[116]~67_combout  = (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout )

	.dataa(gnd),
	.datab(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datac(gnd),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[116]~67_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[116]~67 .lut_mask = 16'h3300;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[116]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N0
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[115]~80 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[115]~80_combout  = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & ((\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout  & 
// ((\afficher|volt [6]))) # (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout  & (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout ))))

	.dataa(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout ),
	.datab(\afficher|volt [6]),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[115]~80_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[115]~80 .lut_mask = 16'hC0A0;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[115]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N2
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[115]~68 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[115]~68_combout  = (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout )

	.dataa(gnd),
	.datab(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datac(gnd),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[115]~68_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[115]~68 .lut_mask = 16'h3300;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[115]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N8
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[114]~81 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[114]~81_combout  = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & (\afficher|volt [5] $ 
// (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout )))

	.dataa(\afficher|volt [5]),
	.datab(gnd),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[114]~81_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[114]~81 .lut_mask = 16'hA050;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[114]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N6
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[114]~69 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[114]~69_combout  = (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[114]~69_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[114]~69 .lut_mask = 16'h0F00;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[114]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N12
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[113]~71 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[113]~71_combout  = (!\afficher|Div3|auto_generated|divider|divider|StageOut[101]~63_combout  & (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & 
// !\afficher|Div3|auto_generated|divider|divider|StageOut[101]~62_combout ))

	.dataa(\afficher|Div3|auto_generated|divider|divider|StageOut[101]~63_combout ),
	.datab(gnd),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datad(\afficher|Div3|auto_generated|divider|divider|StageOut[101]~62_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[113]~71_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[113]~71 .lut_mask = 16'h0005;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[113]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N4
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[113]~70 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[113]~70_combout  = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & \afficher|volt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datad(\afficher|volt [4]),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[113]~70_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[113]~70 .lut_mask = 16'hF000;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[113]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N22
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[112]~75 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[112]~75_combout  = (\afficher|volt [3] & !\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(\afficher|volt [3]),
	.datac(gnd),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[112]~75_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[112]~75 .lut_mask = 16'h00CC;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[112]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N24
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|StageOut[112]~72 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|StageOut[112]~72_combout  = (\afficher|volt [3] & \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(\afficher|volt [3]),
	.datac(gnd),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\afficher|Div3|auto_generated|divider|divider|StageOut[112]~72_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[112]~72 .lut_mask = 16'hCC00;
defparam \afficher|Div3|auto_generated|divider|divider|StageOut[112]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N4
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~1 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~1_cout  = CARRY((\afficher|Div3|auto_generated|divider|divider|StageOut[112]~75_combout ) # (\afficher|Div3|auto_generated|divider|divider|StageOut[112]~72_combout ))

	.dataa(\afficher|Div3|auto_generated|divider|divider|StageOut[112]~75_combout ),
	.datab(\afficher|Div3|auto_generated|divider|divider|StageOut[112]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~1_cout ));
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~1 .lut_mask = 16'h00EE;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N6
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~3 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~3_cout  = CARRY((!\afficher|Div3|auto_generated|divider|divider|StageOut[113]~71_combout  & (!\afficher|Div3|auto_generated|divider|divider|StageOut[113]~70_combout  & 
// !\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~1_cout )))

	.dataa(\afficher|Div3|auto_generated|divider|divider|StageOut[113]~71_combout ),
	.datab(\afficher|Div3|auto_generated|divider|divider|StageOut[113]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~1_cout ),
	.combout(),
	.cout(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~3_cout ));
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~3 .lut_mask = 16'h0001;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N8
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~5 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~5_cout  = CARRY((!\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~3_cout  & ((\afficher|Div3|auto_generated|divider|divider|StageOut[114]~81_combout ) # 
// (\afficher|Div3|auto_generated|divider|divider|StageOut[114]~69_combout ))))

	.dataa(\afficher|Div3|auto_generated|divider|divider|StageOut[114]~81_combout ),
	.datab(\afficher|Div3|auto_generated|divider|divider|StageOut[114]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~3_cout ),
	.combout(),
	.cout(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~5_cout ));
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~5 .lut_mask = 16'h000E;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N10
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~7 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~7_cout  = CARRY(((!\afficher|Div3|auto_generated|divider|divider|StageOut[115]~80_combout  & !\afficher|Div3|auto_generated|divider|divider|StageOut[115]~68_combout )) # 
// (!\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~5_cout ))

	.dataa(\afficher|Div3|auto_generated|divider|divider|StageOut[115]~80_combout ),
	.datab(\afficher|Div3|auto_generated|divider|divider|StageOut[115]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~5_cout ),
	.combout(),
	.cout(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~7_cout ));
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~7 .lut_mask = 16'h001F;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N12
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~9 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~9_cout  = CARRY((!\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~7_cout  & ((\afficher|Div3|auto_generated|divider|divider|StageOut[116]~79_combout ) # 
// (\afficher|Div3|auto_generated|divider|divider|StageOut[116]~67_combout ))))

	.dataa(\afficher|Div3|auto_generated|divider|divider|StageOut[116]~79_combout ),
	.datab(\afficher|Div3|auto_generated|divider|divider|StageOut[116]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~7_cout ),
	.combout(),
	.cout(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~9_cout ));
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~9 .lut_mask = 16'h000E;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N14
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~11 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~11_cout  = CARRY(((!\afficher|Div3|auto_generated|divider|divider|StageOut[117]~66_combout  & !\afficher|Div3|auto_generated|divider|divider|StageOut[117]~78_combout )) # 
// (!\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~9_cout ))

	.dataa(\afficher|Div3|auto_generated|divider|divider|StageOut[117]~66_combout ),
	.datab(\afficher|Div3|auto_generated|divider|divider|StageOut[117]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~9_cout ),
	.combout(),
	.cout(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~11_cout ));
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~11 .lut_mask = 16'h001F;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N16
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~13 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~13_cout  = CARRY((!\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~11_cout  & ((\afficher|Div3|auto_generated|divider|divider|StageOut[118]~77_combout ) # 
// (\afficher|Div3|auto_generated|divider|divider|StageOut[118]~65_combout ))))

	.dataa(\afficher|Div3|auto_generated|divider|divider|StageOut[118]~77_combout ),
	.datab(\afficher|Div3|auto_generated|divider|divider|StageOut[118]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~11_cout ),
	.combout(),
	.cout(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~13_cout ));
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~13 .lut_mask = 16'h000E;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N18
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[10]~15 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout  = CARRY((!\afficher|Div3|auto_generated|divider|divider|StageOut[119]~64_combout  & (!\afficher|Div3|auto_generated|divider|divider|StageOut[119]~76_combout  & 
// !\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~13_cout )))

	.dataa(\afficher|Div3|auto_generated|divider|divider|StageOut[119]~64_combout ),
	.datab(\afficher|Div3|auto_generated|divider|divider|StageOut[119]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~13_cout ),
	.combout(),
	.cout(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout ));
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[10]~15 .lut_mask = 16'h0001;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[10]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N20
fiftyfivenm_lcell_comb \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16 (
// Equation(s):
// \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  = \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout ),
	.combout(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16 .lut_mask = 16'hF0F0;
defparam \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N6
fiftyfivenm_lcell_comb \afficher|Add1~0 (
// Equation(s):
// \afficher|Add1~0_combout  = \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  $ (\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\afficher|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Add1~0 .lut_mask = 16'h0FF0;
defparam \afficher|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N28
fiftyfivenm_lcell_comb \afficher|Add1~2 (
// Equation(s):
// \afficher|Add1~2_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & 
// ((\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout )))) # 
// (!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & ((\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ) # 
// ((\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ))))

	.dataa(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datab(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\afficher|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Add1~2 .lut_mask = 16'hD4DD;
defparam \afficher|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N24
fiftyfivenm_lcell_comb \afficher|Add1~3 (
// Equation(s):
// \afficher|Add1~3_combout  = \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  $ (\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  $ 
// (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout  $ (\afficher|Add1~2_combout )))

	.dataa(\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datab(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.datad(\afficher|Add1~2_combout ),
	.cin(gnd),
	.combout(\afficher|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Add1~3 .lut_mask = 16'h6996;
defparam \afficher|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N18
fiftyfivenm_lcell_comb \afficher|Add1~1 (
// Equation(s):
// \afficher|Add1~1_combout  = \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  $ (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  $ 
// (((\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ))))

	.dataa(\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.datab(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datad(\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\afficher|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Add1~1 .lut_mask = 16'h9699;
defparam \afficher|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N8
fiftyfivenm_lcell_comb \afficher|Affichedizieme|Mux6~0 (
// Equation(s):
// \afficher|Affichedizieme|Mux6~0_combout  = (\afficher|Add1~0_combout  & (\afficher|Add1~3_combout )) # (!\afficher|Add1~0_combout  & (\afficher|Add1~1_combout  $ (((\afficher|Add1~3_combout ) # 
// (\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout )))))

	.dataa(\afficher|Add1~0_combout ),
	.datab(\afficher|Add1~3_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.datad(\afficher|Add1~1_combout ),
	.cin(gnd),
	.combout(\afficher|Affichedizieme|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichedizieme|Mux6~0 .lut_mask = 16'h89DC;
defparam \afficher|Affichedizieme|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N14
fiftyfivenm_lcell_comb \afficher|Affichedizieme|Mux5~0 (
// Equation(s):
// \afficher|Affichedizieme|Mux5~0_combout  = (\afficher|Add1~3_combout  & ((\afficher|Add1~0_combout ) # ((!\afficher|Add1~1_combout )))) # (!\afficher|Add1~3_combout  & (!\afficher|Add1~1_combout  & (\afficher|Add1~0_combout  $ 
// (!\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ))))

	.dataa(\afficher|Add1~0_combout ),
	.datab(\afficher|Add1~3_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.datad(\afficher|Add1~1_combout ),
	.cin(gnd),
	.combout(\afficher|Affichedizieme|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichedizieme|Mux5~0 .lut_mask = 16'h88ED;
defparam \afficher|Affichedizieme|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N10
fiftyfivenm_lcell_comb \afficher|Affichedizieme|Mux4~0 (
// Equation(s):
// \afficher|Affichedizieme|Mux4~0_combout  = (\afficher|Add1~1_combout  & (\afficher|Add1~0_combout  & ((\afficher|Add1~3_combout ) # (\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout )))) # (!\afficher|Add1~1_combout  & 
// (((\afficher|Add1~3_combout ))))

	.dataa(\afficher|Add1~0_combout ),
	.datab(\afficher|Add1~3_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.datad(\afficher|Add1~1_combout ),
	.cin(gnd),
	.combout(\afficher|Affichedizieme|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichedizieme|Mux4~0 .lut_mask = 16'hA8CC;
defparam \afficher|Affichedizieme|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N16
fiftyfivenm_lcell_comb \afficher|Affichedizieme|Mux3~0 (
// Equation(s):
// \afficher|Affichedizieme|Mux3~0_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout  & ((\afficher|Add1~0_combout  & (\afficher|Add1~3_combout )) # (!\afficher|Add1~0_combout  & ((!\afficher|Add1~1_combout ))))) # 
// (!\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout  & ((\afficher|Add1~3_combout ) # (\afficher|Add1~0_combout  $ (\afficher|Add1~1_combout ))))

	.dataa(\afficher|Add1~0_combout ),
	.datab(\afficher|Add1~3_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.datad(\afficher|Add1~1_combout ),
	.cin(gnd),
	.combout(\afficher|Affichedizieme|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichedizieme|Mux3~0 .lut_mask = 16'h8DDE;
defparam \afficher|Affichedizieme|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N4
fiftyfivenm_lcell_comb \afficher|Affichedizieme|Mux2~0 (
// Equation(s):
// \afficher|Affichedizieme|Mux2~0_combout  = ((\afficher|Add1~0_combout  & (\afficher|Add1~3_combout )) # (!\afficher|Add1~0_combout  & ((!\afficher|Add1~1_combout )))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout )

	.dataa(\afficher|Add1~0_combout ),
	.datab(\afficher|Add1~3_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.datad(\afficher|Add1~1_combout ),
	.cin(gnd),
	.combout(\afficher|Affichedizieme|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichedizieme|Mux2~0 .lut_mask = 16'h8FDF;
defparam \afficher|Affichedizieme|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N22
fiftyfivenm_lcell_comb \afficher|Affichedizieme|Mux1~0 (
// Equation(s):
// \afficher|Affichedizieme|Mux1~0_combout  = (\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout  & ((\afficher|Add1~1_combout  & (\afficher|Add1~0_combout )) # (!\afficher|Add1~1_combout  & ((\afficher|Add1~3_combout ))))) # 
// (!\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout  & ((\afficher|Add1~0_combout ) # (\afficher|Add1~3_combout  $ (\afficher|Add1~1_combout ))))

	.dataa(\afficher|Add1~0_combout ),
	.datab(\afficher|Add1~3_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.datad(\afficher|Add1~1_combout ),
	.cin(gnd),
	.combout(\afficher|Affichedizieme|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichedizieme|Mux1~0 .lut_mask = 16'hABCE;
defparam \afficher|Affichedizieme|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N30
fiftyfivenm_lcell_comb \afficher|Affichedizieme|Mux0~0_wirecell (
// Equation(s):
// \afficher|Affichedizieme|Mux0~0_wirecell_combout  = (\afficher|Add1~0_combout  & ((\afficher|Add1~3_combout ) # ((!\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout  & !\afficher|Add1~1_combout )))) # 
// (!\afficher|Add1~0_combout  & (\afficher|Add1~3_combout  $ (((\afficher|Add1~1_combout )))))

	.dataa(\afficher|Add1~0_combout ),
	.datab(\afficher|Add1~3_combout ),
	.datac(\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout ),
	.datad(\afficher|Add1~1_combout ),
	.cin(gnd),
	.combout(\afficher|Affichedizieme|Mux0~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichedizieme|Mux0~0_wirecell .lut_mask = 16'h99CE;
defparam \afficher|Affichedizieme|Mux0~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N8
fiftyfivenm_lcell_comb \afficher|Afficheunite|Mux6~0 (
// Equation(s):
// \afficher|Afficheunite|Mux6~0_combout  = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout  $ 
// (\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout )))

	.dataa(gnd),
	.datab(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\afficher|Afficheunite|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Afficheunite|Mux6~0 .lut_mask = 16'h0CC0;
defparam \afficher|Afficheunite|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N10
fiftyfivenm_lcell_comb \afficher|Afficheunite|Mux5~0 (
// Equation(s):
// \afficher|Afficheunite|Mux5~0_combout  = (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout  & (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  $ 
// (\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout )))

	.dataa(gnd),
	.datab(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\afficher|Afficheunite|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Afficheunite|Mux5~0 .lut_mask = 16'h030C;
defparam \afficher|Afficheunite|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N4
fiftyfivenm_lcell_comb \afficher|Afficheunite|Mux4~0 (
// Equation(s):
// \afficher|Afficheunite|Mux4~0_combout  = (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout  & 
// \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ))

	.dataa(gnd),
	.datab(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\afficher|Afficheunite|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Afficheunite|Mux4~0 .lut_mask = 16'h3000;
defparam \afficher|Afficheunite|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N12
fiftyfivenm_lcell_comb \afficher|Afficheunite|Mux3~0 (
// Equation(s):
// \afficher|Afficheunite|Mux3~0_combout  = (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout  & (!\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  & 
// \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout )) # (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout  & 
// (\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout  $ (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout )))

	.dataa(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.datab(gnd),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\afficher|Afficheunite|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Afficheunite|Mux3~0 .lut_mask = 16'h5A05;
defparam \afficher|Afficheunite|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N12
fiftyfivenm_lcell_comb \afficher|Afficheunite|Mux2~0 (
// Equation(s):
// \afficher|Afficheunite|Mux2~0_combout  = ((\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & !\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout )) # 
// (!\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout )

	.dataa(gnd),
	.datab(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\afficher|Afficheunite|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Afficheunite|Mux2~0 .lut_mask = 16'h0CFF;
defparam \afficher|Afficheunite|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N14
fiftyfivenm_lcell_comb \afficher|Afficheunite|Mux1~0 (
// Equation(s):
// \afficher|Afficheunite|Mux1~0_combout  = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout  & 
// !\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout )) # (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & 
// ((\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ) # (!\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout )))

	.dataa(gnd),
	.datab(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\afficher|Afficheunite|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Afficheunite|Mux1~0 .lut_mask = 16'h30F3;
defparam \afficher|Afficheunite|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N2
fiftyfivenm_lcell_comb \afficher|Afficheunite|Mux0~0_wirecell (
// Equation(s):
// \afficher|Afficheunite|Mux0~0_wirecell_combout  = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout )) # 
// (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout  & (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout  & 
// !\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ))

	.dataa(gnd),
	.datab(\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout ),
	.datac(\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout ),
	.datad(\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout ),
	.cin(gnd),
	.combout(\afficher|Afficheunite|Mux0~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Afficheunite|Mux0~0_wirecell .lut_mask = 16'hC0C3;
defparam \afficher|Afficheunite|Mux0~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N3
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~2_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[1] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N6
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~1 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~1_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout  & \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly [1])

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout ),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly [1]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~1 .lut_mask = 16'hCC00;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N7
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[1] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N11
dffeas \afficher|cur_adc_chanel[1] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\afficher|cur_adc_chanel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \afficher|cur_adc_chanel[1] .is_wysiwyg = "true";
defparam \afficher|cur_adc_chanel[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y52_N19
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~1_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[3] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N4
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~3 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~3_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout  & \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly [3])

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout ),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly [3]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~3 .lut_mask = 16'hCC00;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N5
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[3] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N24
fiftyfivenm_lcell_comb \afficher|cur_adc_chanel[3]~feeder (
// Equation(s):
// \afficher|cur_adc_chanel[3]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [3]),
	.cin(gnd),
	.combout(\afficher|cur_adc_chanel[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|cur_adc_chanel[3]~feeder .lut_mask = 16'hFF00;
defparam \afficher|cur_adc_chanel[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N25
dffeas \afficher|cur_adc_chanel[3] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\afficher|cur_adc_chanel[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\afficher|cur_adc_chanel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \afficher|cur_adc_chanel[3] .is_wysiwyg = "true";
defparam \afficher|cur_adc_chanel[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N8
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0]~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0]~0_combout  = !\SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0]~0 .lut_mask = 16'h00FF;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N9
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N22
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~0 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~0_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout  & \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly [0])

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout ),
	.datac(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~0 .lut_mask = 16'hC0C0;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N23
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[0] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N4
fiftyfivenm_lcell_comb \afficher|cur_adc_chanel[0]~feeder (
// Equation(s):
// \afficher|cur_adc_chanel[0]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [0]),
	.cin(gnd),
	.combout(\afficher|cur_adc_chanel[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|cur_adc_chanel[0]~feeder .lut_mask = 16'hFF00;
defparam \afficher|cur_adc_chanel[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N5
dffeas \afficher|cur_adc_chanel[0] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\afficher|cur_adc_chanel[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\afficher|cur_adc_chanel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \afficher|cur_adc_chanel[0] .is_wysiwyg = "true";
defparam \afficher|cur_adc_chanel[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y52_N13
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~3_combout ),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[2] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N28
fiftyfivenm_lcell_comb \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~2 (
// Equation(s):
// \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~2_combout  = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout  & \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly [2])

	.dataa(gnd),
	.datab(\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout ),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly [2]),
	.cin(gnd),
	.combout(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~2 .lut_mask = 16'hCC00;
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N29
dffeas \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[2] .is_wysiwyg = "true";
defparam \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N10
fiftyfivenm_lcell_comb \afficher|cur_adc_chanel[2]~feeder (
// Equation(s):
// \afficher|cur_adc_chanel[2]~feeder_combout  = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel [2]),
	.cin(gnd),
	.combout(\afficher|cur_adc_chanel[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|cur_adc_chanel[2]~feeder .lut_mask = 16'hFF00;
defparam \afficher|cur_adc_chanel[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N11
dffeas \afficher|cur_adc_chanel[2] (
	.clk(\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\afficher|cur_adc_chanel[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\afficher|cur_adc_chanel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \afficher|cur_adc_chanel[2] .is_wysiwyg = "true";
defparam \afficher|cur_adc_chanel[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N16
fiftyfivenm_lcell_comb \afficher|Affichecanal|Mux6~0 (
// Equation(s):
// \afficher|Affichecanal|Mux6~0_combout  = (\afficher|cur_adc_chanel [1] & (\afficher|cur_adc_chanel [3])) # (!\afficher|cur_adc_chanel [1] & (\afficher|cur_adc_chanel [2] $ (((!\afficher|cur_adc_chanel [3] & \afficher|cur_adc_chanel [0])))))

	.dataa(\afficher|cur_adc_chanel [1]),
	.datab(\afficher|cur_adc_chanel [3]),
	.datac(\afficher|cur_adc_chanel [0]),
	.datad(\afficher|cur_adc_chanel [2]),
	.cin(gnd),
	.combout(\afficher|Affichecanal|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichecanal|Mux6~0 .lut_mask = 16'hCD98;
defparam \afficher|Affichecanal|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N14
fiftyfivenm_lcell_comb \afficher|Affichecanal|Mux5~0 (
// Equation(s):
// \afficher|Affichecanal|Mux5~0_combout  = (\afficher|cur_adc_chanel [3] & ((\afficher|cur_adc_chanel [1]) # ((\afficher|cur_adc_chanel [2])))) # (!\afficher|cur_adc_chanel [3] & (\afficher|cur_adc_chanel [2] & (\afficher|cur_adc_chanel [1] $ 
// (\afficher|cur_adc_chanel [0]))))

	.dataa(\afficher|cur_adc_chanel [1]),
	.datab(\afficher|cur_adc_chanel [3]),
	.datac(\afficher|cur_adc_chanel [0]),
	.datad(\afficher|cur_adc_chanel [2]),
	.cin(gnd),
	.combout(\afficher|Affichecanal|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichecanal|Mux5~0 .lut_mask = 16'hDE88;
defparam \afficher|Affichecanal|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N30
fiftyfivenm_lcell_comb \afficher|Affichecanal|Mux4~0 (
// Equation(s):
// \afficher|Affichecanal|Mux4~0_combout  = (\afficher|cur_adc_chanel [2] & (((\afficher|cur_adc_chanel [3])))) # (!\afficher|cur_adc_chanel [2] & (\afficher|cur_adc_chanel [1] & ((\afficher|cur_adc_chanel [3]) # (!\afficher|cur_adc_chanel [0]))))

	.dataa(\afficher|cur_adc_chanel [1]),
	.datab(\afficher|cur_adc_chanel [3]),
	.datac(\afficher|cur_adc_chanel [0]),
	.datad(\afficher|cur_adc_chanel [2]),
	.cin(gnd),
	.combout(\afficher|Affichecanal|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichecanal|Mux4~0 .lut_mask = 16'hCC8A;
defparam \afficher|Affichecanal|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N8
fiftyfivenm_lcell_comb \afficher|Affichecanal|Mux3~0 (
// Equation(s):
// \afficher|Affichecanal|Mux3~0_combout  = (\afficher|cur_adc_chanel [0] & ((\afficher|cur_adc_chanel [3]) # (\afficher|cur_adc_chanel [1] $ (!\afficher|cur_adc_chanel [2])))) # (!\afficher|cur_adc_chanel [0] & ((\afficher|cur_adc_chanel [1] & 
// (\afficher|cur_adc_chanel [3])) # (!\afficher|cur_adc_chanel [1] & ((\afficher|cur_adc_chanel [2])))))

	.dataa(\afficher|cur_adc_chanel [1]),
	.datab(\afficher|cur_adc_chanel [3]),
	.datac(\afficher|cur_adc_chanel [0]),
	.datad(\afficher|cur_adc_chanel [2]),
	.cin(gnd),
	.combout(\afficher|Affichecanal|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichecanal|Mux3~0 .lut_mask = 16'hEDD8;
defparam \afficher|Affichecanal|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N22
fiftyfivenm_lcell_comb \afficher|Affichecanal|Mux2~0 (
// Equation(s):
// \afficher|Affichecanal|Mux2~0_combout  = (\afficher|cur_adc_chanel [0]) # ((\afficher|cur_adc_chanel [1] & (\afficher|cur_adc_chanel [3])) # (!\afficher|cur_adc_chanel [1] & ((\afficher|cur_adc_chanel [2]))))

	.dataa(\afficher|cur_adc_chanel [1]),
	.datab(\afficher|cur_adc_chanel [3]),
	.datac(\afficher|cur_adc_chanel [0]),
	.datad(\afficher|cur_adc_chanel [2]),
	.cin(gnd),
	.combout(\afficher|Affichecanal|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichecanal|Mux2~0 .lut_mask = 16'hFDF8;
defparam \afficher|Affichecanal|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N12
fiftyfivenm_lcell_comb \afficher|Affichecanal|Mux1~0 (
// Equation(s):
// \afficher|Affichecanal|Mux1~0_combout  = (\afficher|cur_adc_chanel [0] & ((\afficher|cur_adc_chanel [1]) # (\afficher|cur_adc_chanel [3] $ (!\afficher|cur_adc_chanel [2])))) # (!\afficher|cur_adc_chanel [0] & ((\afficher|cur_adc_chanel [2] & 
// ((\afficher|cur_adc_chanel [3]))) # (!\afficher|cur_adc_chanel [2] & (\afficher|cur_adc_chanel [1]))))

	.dataa(\afficher|cur_adc_chanel [1]),
	.datab(\afficher|cur_adc_chanel [3]),
	.datac(\afficher|cur_adc_chanel [0]),
	.datad(\afficher|cur_adc_chanel [2]),
	.cin(gnd),
	.combout(\afficher|Affichecanal|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichecanal|Mux1~0 .lut_mask = 16'hECBA;
defparam \afficher|Affichecanal|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N18
fiftyfivenm_lcell_comb \afficher|Affichecanal|Mux0~0_wirecell (
// Equation(s):
// \afficher|Affichecanal|Mux0~0_wirecell_combout  = (\afficher|cur_adc_chanel [1] & ((\afficher|cur_adc_chanel [3]) # ((\afficher|cur_adc_chanel [0] & \afficher|cur_adc_chanel [2])))) # (!\afficher|cur_adc_chanel [1] & (\afficher|cur_adc_chanel [3] $ 
// (((!\afficher|cur_adc_chanel [2])))))

	.dataa(\afficher|cur_adc_chanel [1]),
	.datab(\afficher|cur_adc_chanel [3]),
	.datac(\afficher|cur_adc_chanel [0]),
	.datad(\afficher|cur_adc_chanel [2]),
	.cin(gnd),
	.combout(\afficher|Affichecanal|Mux0~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \afficher|Affichecanal|Mux0~0_wirecell .lut_mask = 16'hEC99;
defparam \afficher|Affichecanal|Mux0~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
fiftyfivenm_io_ibuf \ADC_CLK_10~input (
	.i(ADC_CLK_10),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ADC_CLK_10~input_o ));
// synopsys translate_off
defparam \ADC_CLK_10~input .bus_hold = "false";
defparam \ADC_CLK_10~input .listen_to_nsleep_signal = "false";
defparam \ADC_CLK_10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N22
fiftyfivenm_io_ibuf \MAX10_CLK2_50~input (
	.i(MAX10_CLK2_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK2_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK2_50~input .bus_hold = "false";
defparam \MAX10_CLK2_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N29
fiftyfivenm_io_ibuf \GSENSOR_SDI~input (
	.i(GSENSOR_SDI),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GSENSOR_SDI~input_o ));
// synopsys translate_off
defparam \GSENSOR_SDI~input .bus_hold = "false";
defparam \GSENSOR_SDI~input .listen_to_nsleep_signal = "false";
defparam \GSENSOR_SDI~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
fiftyfivenm_io_ibuf \CLK_I2C_SDA~input (
	.i(CLK_I2C_SDA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CLK_I2C_SDA~input_o ));
// synopsys translate_off
defparam \CLK_I2C_SDA~input .bus_hold = "false";
defparam \CLK_I2C_SDA~input .listen_to_nsleep_signal = "false";
defparam \CLK_I2C_SDA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N22
fiftyfivenm_io_ibuf \GSENSOR_SDO~input (
	.i(GSENSOR_SDO),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GSENSOR_SDO~input_o ));
// synopsys translate_off
defparam \GSENSOR_SDO~input .bus_hold = "false";
defparam \GSENSOR_SDO~input .listen_to_nsleep_signal = "false";
defparam \GSENSOR_SDO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
fiftyfivenm_io_ibuf \GPIO[5]~input (
	.i(GPIO[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[5]~input_o ));
// synopsys translate_off
defparam \GPIO[5]~input .bus_hold = "false";
defparam \GPIO[5]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
fiftyfivenm_io_ibuf \GPIO[6]~input (
	.i(GPIO[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[6]~input_o ));
// synopsys translate_off
defparam \GPIO[6]~input .bus_hold = "false";
defparam \GPIO[6]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N8
fiftyfivenm_io_ibuf \GPIO[7]~input (
	.i(GPIO[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[7]~input_o ));
// synopsys translate_off
defparam \GPIO[7]~input .bus_hold = "false";
defparam \GPIO[7]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N29
fiftyfivenm_io_ibuf \GPIO[8]~input (
	.i(GPIO[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[8]~input_o ));
// synopsys translate_off
defparam \GPIO[8]~input .bus_hold = "false";
defparam \GPIO[8]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
fiftyfivenm_io_ibuf \GPIO[9]~input (
	.i(GPIO[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[9]~input_o ));
// synopsys translate_off
defparam \GPIO[9]~input .bus_hold = "false";
defparam \GPIO[9]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
fiftyfivenm_io_ibuf \GPIO[10]~input (
	.i(GPIO[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[10]~input_o ));
// synopsys translate_off
defparam \GPIO[10]~input .bus_hold = "false";
defparam \GPIO[10]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N29
fiftyfivenm_io_ibuf \GPIO[11]~input (
	.i(GPIO[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[11]~input_o ));
// synopsys translate_off
defparam \GPIO[11]~input .bus_hold = "false";
defparam \GPIO[11]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N22
fiftyfivenm_io_ibuf \GPIO[12]~input (
	.i(GPIO[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[12]~input_o ));
// synopsys translate_off
defparam \GPIO[12]~input .bus_hold = "false";
defparam \GPIO[12]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
fiftyfivenm_io_ibuf \GPIO[13]~input (
	.i(GPIO[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[13]~input_o ));
// synopsys translate_off
defparam \GPIO[13]~input .bus_hold = "false";
defparam \GPIO[13]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N8
fiftyfivenm_io_ibuf \GPIO[14]~input (
	.i(GPIO[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[14]~input_o ));
// synopsys translate_off
defparam \GPIO[14]~input .bus_hold = "false";
defparam \GPIO[14]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
fiftyfivenm_io_ibuf \GPIO[15]~input (
	.i(GPIO[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[15]~input_o ));
// synopsys translate_off
defparam \GPIO[15]~input .bus_hold = "false";
defparam \GPIO[15]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
fiftyfivenm_io_ibuf \GPIO[16]~input (
	.i(GPIO[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[16]~input_o ));
// synopsys translate_off
defparam \GPIO[16]~input .bus_hold = "false";
defparam \GPIO[16]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
fiftyfivenm_io_ibuf \GPIO[17]~input (
	.i(GPIO[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[17]~input_o ));
// synopsys translate_off
defparam \GPIO[17]~input .bus_hold = "false";
defparam \GPIO[17]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
fiftyfivenm_io_ibuf \GPIO[18]~input (
	.i(GPIO[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[18]~input_o ));
// synopsys translate_off
defparam \GPIO[18]~input .bus_hold = "false";
defparam \GPIO[18]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
fiftyfivenm_io_ibuf \GPIO[19]~input (
	.i(GPIO[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[19]~input_o ));
// synopsys translate_off
defparam \GPIO[19]~input .bus_hold = "false";
defparam \GPIO[19]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N15
fiftyfivenm_io_ibuf \GPIO[20]~input (
	.i(GPIO[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[20]~input_o ));
// synopsys translate_off
defparam \GPIO[20]~input .bus_hold = "false";
defparam \GPIO[20]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
fiftyfivenm_io_ibuf \GPIO[21]~input (
	.i(GPIO[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[21]~input_o ));
// synopsys translate_off
defparam \GPIO[21]~input .bus_hold = "false";
defparam \GPIO[21]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
fiftyfivenm_io_ibuf \GPIO[22]~input (
	.i(GPIO[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[22]~input_o ));
// synopsys translate_off
defparam \GPIO[22]~input .bus_hold = "false";
defparam \GPIO[22]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
fiftyfivenm_io_ibuf \GPIO[23]~input (
	.i(GPIO[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[23]~input_o ));
// synopsys translate_off
defparam \GPIO[23]~input .bus_hold = "false";
defparam \GPIO[23]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N15
fiftyfivenm_io_ibuf \GPIO[24]~input (
	.i(GPIO[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[24]~input_o ));
// synopsys translate_off
defparam \GPIO[24]~input .bus_hold = "false";
defparam \GPIO[24]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
fiftyfivenm_io_ibuf \GPIO[25]~input (
	.i(GPIO[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[25]~input_o ));
// synopsys translate_off
defparam \GPIO[25]~input .bus_hold = "false";
defparam \GPIO[25]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
fiftyfivenm_io_ibuf \GPIO[26]~input (
	.i(GPIO[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[26]~input_o ));
// synopsys translate_off
defparam \GPIO[26]~input .bus_hold = "false";
defparam \GPIO[26]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N29
fiftyfivenm_io_ibuf \GPIO[27]~input (
	.i(GPIO[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[27]~input_o ));
// synopsys translate_off
defparam \GPIO[27]~input .bus_hold = "false";
defparam \GPIO[27]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N22
fiftyfivenm_io_ibuf \GPIO[28]~input (
	.i(GPIO[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[28]~input_o ));
// synopsys translate_off
defparam \GPIO[28]~input .bus_hold = "false";
defparam \GPIO[28]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
fiftyfivenm_io_ibuf \GPIO[29]~input (
	.i(GPIO[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[29]~input_o ));
// synopsys translate_off
defparam \GPIO[29]~input .bus_hold = "false";
defparam \GPIO[29]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N1
fiftyfivenm_io_ibuf \GPIO[30]~input (
	.i(GPIO[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[30]~input_o ));
// synopsys translate_off
defparam \GPIO[30]~input .bus_hold = "false";
defparam \GPIO[30]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N15
fiftyfivenm_io_ibuf \GPIO[31]~input (
	.i(GPIO[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[31]~input_o ));
// synopsys translate_off
defparam \GPIO[31]~input .bus_hold = "false";
defparam \GPIO[31]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N8
fiftyfivenm_io_ibuf \GPIO[32]~input (
	.i(GPIO[32]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[32]~input_o ));
// synopsys translate_off
defparam \GPIO[32]~input .bus_hold = "false";
defparam \GPIO[32]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N22
fiftyfivenm_io_ibuf \GPIO[33]~input (
	.i(GPIO[33]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[33]~input_o ));
// synopsys translate_off
defparam \GPIO[33]~input .bus_hold = "false";
defparam \GPIO[33]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N15
fiftyfivenm_io_ibuf \GPIO[34]~input (
	.i(GPIO[34]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[34]~input_o ));
// synopsys translate_off
defparam \GPIO[34]~input .bus_hold = "false";
defparam \GPIO[34]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
fiftyfivenm_io_ibuf \GPIO[35]~input (
	.i(GPIO[35]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[35]~input_o ));
// synopsys translate_off
defparam \GPIO[35]~input .bus_hold = "false";
defparam \GPIO[35]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[0]~input (
	.i(ARDUINO_IO[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[0]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[0]~input .bus_hold = "false";
defparam \ARDUINO_IO[0]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[1]~input (
	.i(ARDUINO_IO[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[1]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[1]~input .bus_hold = "false";
defparam \ARDUINO_IO[1]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[2]~input (
	.i(ARDUINO_IO[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[2]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[2]~input .bus_hold = "false";
defparam \ARDUINO_IO[2]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[3]~input (
	.i(ARDUINO_IO[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[3]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[3]~input .bus_hold = "false";
defparam \ARDUINO_IO[3]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[4]~input (
	.i(ARDUINO_IO[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[4]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[4]~input .bus_hold = "false";
defparam \ARDUINO_IO[4]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[5]~input (
	.i(ARDUINO_IO[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[5]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[5]~input .bus_hold = "false";
defparam \ARDUINO_IO[5]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[6]~input (
	.i(ARDUINO_IO[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[6]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[6]~input .bus_hold = "false";
defparam \ARDUINO_IO[6]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[7]~input (
	.i(ARDUINO_IO[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[7]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[7]~input .bus_hold = "false";
defparam \ARDUINO_IO[7]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N22
fiftyfivenm_io_ibuf \ARDUINO_IO[8]~input (
	.i(ARDUINO_IO[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[8]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[8]~input .bus_hold = "false";
defparam \ARDUINO_IO[8]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[9]~input (
	.i(ARDUINO_IO[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[9]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[9]~input .bus_hold = "false";
defparam \ARDUINO_IO[9]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[10]~input (
	.i(ARDUINO_IO[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[10]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[10]~input .bus_hold = "false";
defparam \ARDUINO_IO[10]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[11]~input (
	.i(ARDUINO_IO[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[11]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[11]~input .bus_hold = "false";
defparam \ARDUINO_IO[11]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[12]~input (
	.i(ARDUINO_IO[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[12]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[12]~input .bus_hold = "false";
defparam \ARDUINO_IO[12]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[13]~input (
	.i(ARDUINO_IO[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[13]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[13]~input .bus_hold = "false";
defparam \ARDUINO_IO[13]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y54_N29
fiftyfivenm_io_ibuf \ARDUINO_RESET_N~input (
	.i(ARDUINO_RESET_N),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_RESET_N~input_o ));
// synopsys translate_off
defparam \ARDUINO_RESET_N~input .bus_hold = "false";
defparam \ARDUINO_RESET_N~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N22
fiftyfivenm_io_ibuf \GPIO[0]~input (
	.i(GPIO[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[0]~input_o ));
// synopsys translate_off
defparam \GPIO[0]~input .bus_hold = "false";
defparam \GPIO[0]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N29
fiftyfivenm_io_ibuf \GPIO[1]~input (
	.i(GPIO[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[1]~input_o ));
// synopsys translate_off
defparam \GPIO[1]~input .bus_hold = "false";
defparam \GPIO[1]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N29
fiftyfivenm_io_ibuf \GPIO[2]~input (
	.i(GPIO[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[2]~input_o ));
// synopsys translate_off
defparam \GPIO[2]~input .bus_hold = "false";
defparam \GPIO[2]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
fiftyfivenm_io_ibuf \GPIO[3]~input (
	.i(GPIO[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[3]~input_o ));
// synopsys translate_off
defparam \GPIO[3]~input .bus_hold = "false";
defparam \GPIO[3]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N15
fiftyfivenm_io_ibuf \GPIO[4]~input (
	.i(GPIO[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[4]~input_o ));
// synopsys translate_off
defparam \GPIO[4]~input .bus_hold = "false";
defparam \GPIO[4]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

endmodule
