Design Entry;HDL Check||(null)||Checking HDL syntax of 'hex4x7seg.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'hex4x7seg.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'hex4x7seg.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'hex4x7seg.vhd'||(null);(null)||(null);(null)
HelpInfo,D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'E:\OneDrive\Dokumente\200_Education\220_Study\222_Semester\S5\DISY\11_Projekte\01_Aufgabe\hex4x7seg.vhd'.||aufgabe1.srr(45);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/45||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'E:\OneDrive\Dokumente\200_Education\220_Study\222_Semester\S5\DISY\11_Projekte\01_Aufgabe\aufgabe1.vhd'.||aufgabe1.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/46||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||aufgabe1.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/49||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.aufgabe1.struktur.||aufgabe1.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/50||aufgabe1.vhd(5);liberoaction://cross_probe/hdl/file/'E:\OneDrive\Dokumente\200_Education\220_Study\222_Semester\S5\DISY\11_Projekte\01_Aufgabe\aufgabe1.vhd'/linenumber/5
Implementation;Synthesis||CD630||@N: Synthesizing work.hex4x7seg.struktur.||aufgabe1.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/51||hex4x7seg.vhd(6);liberoaction://cross_probe/hdl/file/'E:\OneDrive\Dokumente\200_Education\220_Study\222_Semester\S5\DISY\11_Projekte\01_Aufgabe\hex4x7seg.vhd'/linenumber/6
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist aufgabe1 ||aufgabe1.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/195||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock aufgabe1|clk which controls 17 sequential elements including u1.sel[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||aufgabe1.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/221||hex4x7seg.vhd(157);liberoaction://cross_probe/hdl/file/'E:\OneDrive\Dokumente\200_Education\220_Study\222_Semester\S5\DISY\11_Projekte\01_Aufgabe\hex4x7seg.vhd'/linenumber/157
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||aufgabe1.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/223||null;null
Implementation;Synthesis||FA239||@W:ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||aufgabe1.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/289||hex4x7seg.vhd(248);liberoaction://cross_probe/hdl/file/'E:\OneDrive\Dokumente\200_Education\220_Study\222_Semester\S5\DISY\11_Projekte\01_Aufgabe\hex4x7seg.vhd'/linenumber/248
Implementation;Synthesis||FA239||@W:ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||aufgabe1.srr(290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/290||hex4x7seg.vhd(248);liberoaction://cross_probe/hdl/file/'E:\OneDrive\Dokumente\200_Education\220_Study\222_Semester\S5\DISY\11_Projekte\01_Aufgabe\hex4x7seg.vhd'/linenumber/248
Implementation;Synthesis||MO106||@N: Found ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) with 16 words by 7 bits.||aufgabe1.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/291||hex4x7seg.vhd(248);liberoaction://cross_probe/hdl/file/'E:\OneDrive\Dokumente\200_Education\220_Study\222_Semester\S5\DISY\11_Projekte\01_Aufgabe\hex4x7seg.vhd'/linenumber/248
Implementation;Synthesis||FP130||@N: Promoting Net rst_arst on CLKINT  I_40 ||aufgabe1.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/326||null;null
Implementation;Synthesis||FP130||@N: Promoting Net clk_c on CLKINT  I_41 ||aufgabe1.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/327||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||aufgabe1.srr(370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/370||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock aufgabe1|clk with period 10.00ns. Please declare a user-defined clock on port clk.||aufgabe1.srr(380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/380||null;null
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98369539||Info: I/O Bank and Globals Assigner detected (7) out of (7) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:aufgabe1
Implementation;Place and Route||(null)||Please refer to the log file for details about 12 Info(s)||aufgabe1_layout_log.log;liberoaction://open_report/file/aufgabe1_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:aufgabe1
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||aufgabe1_generateBitstream.log;liberoaction://open_report/file/aufgabe1_generateBitstream.log||(null);(null)
