

================================================================
== Vitis HLS Report for 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'
================================================================
* Date:           Fri Dec  9 11:05:07 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.704 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|       10|  10.000 ns|  50.000 ns|    2|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_66_2  |        0|        8|         3|          2|          2|  0 ~ 4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     163|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     142|    -|
|Register         |        -|     -|      90|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      90|     305|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln1027_fu_179_p2  |         +|   0|  0|  18|          11|           1|
    |add_ln66_fu_220_p2    |         +|   0|  0|  20|          13|           3|
    |add_ln70_fu_192_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln71_fu_209_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln72_fu_241_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln73_fu_256_p2    |         +|   0|  0|  19|          12|          12|
    |icmp_ln66_fu_173_p2   |      icmp|   0|  0|  11|          11|          11|
    |or_ln71_fu_203_p2     |        or|   0|  0|  12|          12|           1|
    |or_ln72_fu_236_p2     |        or|   0|  0|  12|          12|           2|
    |or_ln73_fu_251_p2     |        or|   0|  0|  12|          12|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 163|         120|          70|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |I_address0                   |  14|          3|   12|         36|
    |I_address1                   |  14|          3|   12|         36|
    |X_address0                   |  14|          3|   12|         36|
    |X_address1                   |  14|          3|   12|         36|
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load      |   9|          2|   11|         22|
    |ap_sig_allocacmp_y1_load     |   9|          2|   13|         26|
    |empty_77_fu_60               |   9|          2|   11|         22|
    |y1_fu_56                     |   9|          2|   13|         26|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 142|         31|  101|        251|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |empty_77_fu_60               |  11|   0|   11|          0|
    |icmp_ln66_reg_286            |   1|   0|    1|          0|
    |trunc_ln70_reg_290           |  12|   0|   12|          0|
    |y1_fu_56                     |  13|   0|   13|          0|
    |zext_ln70_3_reg_296          |  12|   0|   64|         52|
    |zext_ln71_reg_306            |  12|   0|   64|         52|
    |zext_ln72_reg_316            |  12|   0|   64|         52|
    |zext_ln73_reg_326            |  12|   0|   64|         52|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  90|   0|  298|        208|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  fft_stage.4_Pipeline_VITIS_LOOP_66_2|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  fft_stage.4_Pipeline_VITIS_LOOP_66_2|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  fft_stage.4_Pipeline_VITIS_LOOP_66_2|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  fft_stage.4_Pipeline_VITIS_LOOP_66_2|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  fft_stage.4_Pipeline_VITIS_LOOP_66_2|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  fft_stage.4_Pipeline_VITIS_LOOP_66_2|  return value|
|empty       |   in|   11|     ap_none|                                 empty|        scalar|
|zext_ln70   |   in|   12|     ap_none|                             zext_ln70|        scalar|
|I_address0  |  out|   12|   ap_memory|                                     I|         array|
|I_ce0       |  out|    1|   ap_memory|                                     I|         array|
|I_q0        |   in|   32|   ap_memory|                                     I|         array|
|I_address1  |  out|   12|   ap_memory|                                     I|         array|
|I_ce1       |  out|    1|   ap_memory|                                     I|         array|
|I_q1        |   in|   32|   ap_memory|                                     I|         array|
|X_address0  |  out|   12|   ap_memory|                                     X|         array|
|X_ce0       |  out|    1|   ap_memory|                                     X|         array|
|X_we0       |  out|    1|   ap_memory|                                     X|         array|
|X_d0        |  out|   32|   ap_memory|                                     X|         array|
|X_address1  |  out|   12|   ap_memory|                                     X|         array|
|X_ce1       |  out|    1|   ap_memory|                                     X|         array|
|X_we1       |  out|    1|   ap_memory|                                     X|         array|
|X_d1        |  out|   32|   ap_memory|                                     X|         array|
+------------+-----+-----+------------+--------------------------------------+--------------+

