--------------- Build Started: 07/07/2016 17:06:59 Project: firmware, Configuration: DP8051 Keil 9.51 Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\MattiaCP\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\MattiaCP\Desktop\imu_board_firmware_version6\hand_firmware_micro-hand_firmware_micro_adv\firmware.cydsn\firmware.cyprj -d CY8C3246PVI-147 -s C:\Users\MattiaCP\Desktop\imu_board_firmware_version6\hand_firmware_micro-hand_firmware_micro_adv\firmware.cydsn\Generated_Source\PSoC3 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE
Elaborating Design...
ADD: pft.M0028: warning: Clock Warning: (isr_clock's accuracy range '140.056  Hz -55% +100%, (63.025  Hz - 280.112  Hz)' is not within the specified tolerance range '140  Hz +/- 5%, (133  Hz - 147  Hz)'.).
 * C:\Users\MattiaCP\Desktop\imu_board_firmware_version6\hand_firmware_micro-hand_firmware_micro_adv\firmware.cydsn\firmware.cydwr (isr_clock)
 * C:\Users\MattiaCP\Desktop\imu_board_firmware_version6\hand_firmware_micro-hand_firmware_micro_adv\firmware.cydsn\TopDesign\TopDesign.cysch (Instance:isr_clock)
HDL Generation ...
Synthesis ...
Place and Route ...
--------------- Build Canceled: 07/07/2016 17:07:06 ---------------
