#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 14 18:30:41 2020
# Process ID: 2548
# Current directory: C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.runs/synth_1
# Command line: vivado.exe -log Top_MemoryInterface.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_MemoryInterface.tcl
# Log file: C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.runs/synth_1/Top_MemoryInterface.vds
# Journal file: C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_MemoryInterface.tcl -notrace
Command: synth_design -top Top_MemoryInterface -part xc7a35tcpg236-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6004 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 687.027 ; gain = 236.531
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_MemoryInterface' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Top_MemoryInterface.vhd:53]
INFO: [Synth 8-3491] module 'SuperScalarProcessor' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/SuperScalarProcessor.vhd:34' bound to instance 'Processor_Port_MAP' of component 'SuperScalarProcessor' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Top_MemoryInterface.vhd:134]
INFO: [Synth 8-638] synthesizing module 'SuperScalarProcessor' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/SuperScalarProcessor.vhd:61]
INFO: [Synth 8-3491] module 'Datapath' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:34' bound to instance 'Datapath_PORT_MAP' of component 'Datapath' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/SuperScalarProcessor.vhd:419]
INFO: [Synth 8-638] synthesizing module 'Datapath' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:168]
INFO: [Synth 8-3491] module 'pcFlopr' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/pcFlopr.vhd:34' bound to instance 'pcRegisterMap' of component 'pcFlopr' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:729]
INFO: [Synth 8-638] synthesizing module 'pcFlopr' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/pcFlopr.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'pcFlopr' (1#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/pcFlopr.vhd:44]
INFO: [Synth 8-3491] module 'Two_Issue_Scheduler' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Two_Issue_Scheduler.vhd:34' bound to instance 'Scheduler_Map' of component 'Two_Issue_Scheduler' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:739]
INFO: [Synth 8-638] synthesizing module 'Two_Issue_Scheduler' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Two_Issue_Scheduler.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Two_Issue_Scheduler' (2#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Two_Issue_Scheduler.vhd:46]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_2_input_mux' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:34' bound to instance 'PC_Adder_mUX_map' of component 'generic_2_input_mux' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:747]
INFO: [Synth 8-638] synthesizing module 'generic_2_input_mux' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:47]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_2_input_mux' (3#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:47]
INFO: [Synth 8-3491] module 'Adder32' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:4' bound to instance 'Pc_Adder' of component 'Adder32' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:756]
INFO: [Synth 8-638] synthesizing module 'Adder32' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:15]
INFO: [Synth 8-3491] module 'Adder8' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:76' bound to instance 'Adder8_1' of component 'Adder8' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:31]
INFO: [Synth 8-638] synthesizing module 'Adder8' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:89]
	Parameter g_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_1' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:108]
INFO: [Synth 8-638] synthesizing module 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'Adder1' (4#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:193]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_2' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:116]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_3' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:124]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_4' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:132]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_5' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:140]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_6' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:148]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_7' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:156]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_8' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'Adder8' (5#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:89]
INFO: [Synth 8-3491] module 'Adder8' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:76' bound to instance 'Adder8_2' of component 'Adder8' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Adder8__parameterized1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:89]
	Parameter g_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_1' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:108]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_2' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:116]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_3' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:124]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_4' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:132]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_5' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:140]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_6' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:148]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_7' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:156]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_8' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'Adder8__parameterized1' (5#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:89]
INFO: [Synth 8-3491] module 'Adder8' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:76' bound to instance 'Adder8_3' of component 'Adder8' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Adder8__parameterized3' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:89]
	Parameter g_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_1' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:108]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_2' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:116]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_3' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:124]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_4' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:132]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_5' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:140]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_6' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:148]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_7' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:156]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_8' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'Adder8__parameterized3' (5#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:89]
INFO: [Synth 8-3491] module 'Adder8' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:76' bound to instance 'Adder8_4' of component 'Adder8' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Adder8__parameterized5' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:89]
	Parameter g_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_1' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:108]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_2' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:116]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_3' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:124]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_4' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:132]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_5' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:140]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_6' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:148]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_7' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:156]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_8' of component 'Adder1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'Adder8__parameterized5' (5#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'Adder32' (6#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pc_Mux' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/PCmUX.vhd:34' bound to instance 'pc_Mux_map' of component 'pc_Mux' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:766]
INFO: [Synth 8-638] synthesizing module 'pc_Mux' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/PCmUX.vhd:50]
	Parameter width bound to: 32 - type: integer 
WARNING: [Synth 8-153] case item 5'b1xxxx will never be executed [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/PCmUX.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'pc_Mux' (7#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/PCmUX.vhd:50]
WARNING: [Synth 8-614] signal 'PCBit' is read in the process but is not in the sensitivity list [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:781]
INFO: [Synth 8-3491] module 'FD_pipe_REG' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/FD_pipe_REG.vhd:34' bound to instance 'FD_pipe_REG_map' of component 'FD_pipe_REG' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:791]
INFO: [Synth 8-638] synthesizing module 'FD_pipe_REG' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/FD_pipe_REG.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'FD_pipe_REG' (8#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/FD_pipe_REG.vhd:54]
INFO: [Synth 8-3491] module 'registerFile' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/registerFile.vhd:34' bound to instance 'registerFileMap' of component 'registerFile' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:827]
INFO: [Synth 8-638] synthesizing module 'registerFile' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/registerFile.vhd:53]
WARNING: [Synth 8-4767] Trying to implement RAM 'RAM_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "RAM_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'registerFile' (9#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/registerFile.vhd:53]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'signExtender' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/signExtender.vhd:4' bound to instance 'W1_SignImm_Extender_MAP' of component 'signExtender' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:852]
INFO: [Synth 8-638] synthesizing module 'signExtender' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/signExtender.vhd:12]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signExtender' (10#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/signExtender.vhd:12]
INFO: [Synth 8-3491] module 'sl2' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/shiftLeft2.vhd:24' bound to instance 'W1_Shift_SignedImm_MAP' of component 'sl2' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:858]
INFO: [Synth 8-638] synthesizing module 'sl2' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/shiftLeft2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'sl2' (11#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/shiftLeft2.vhd:31]
INFO: [Synth 8-3491] module 'Adder32' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:4' bound to instance 'W1_PCBranchAddress_Calulation_MAP' of component 'Adder32' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:864]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'zeroPadder' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/zeroExtender.vhd:4' bound to instance 'W1_ZeroPadding_For_Lui_MAP' of component 'zeroPadder' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:873]
INFO: [Synth 8-638] synthesizing module 'zeroPadder' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/zeroExtender.vhd:12]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zeroPadder' (12#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/zeroExtender.vhd:12]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'signExtender' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/signExtender.vhd:4' bound to instance 'W2_SignImm_Extender_MAP' of component 'signExtender' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:880]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'zeroPadder' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/zeroExtender.vhd:4' bound to instance 'W2_ZeroPadding_For_Lui_MAP' of component 'zeroPadder' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:887]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_four_Input_Mux' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/four_Input_Mux.vhd:4' bound to instance 'Comparator_iNPUT1_Mux_MAP' of component 'generic_four_Input_Mux' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:894]
INFO: [Synth 8-638] synthesizing module 'generic_four_Input_Mux' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/four_Input_Mux.vhd:19]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_four_Input_Mux' (13#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/four_Input_Mux.vhd:19]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_four_Input_Mux' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/four_Input_Mux.vhd:4' bound to instance 'Comparator_iNPUT2_Mux_MAP' of component 'generic_four_Input_Mux' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:905]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'comparator' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/comparator.vhd:34' bound to instance 'comparator_MAP' of component 'comparator' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:916]
INFO: [Synth 8-638] synthesizing module 'comparator' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/comparator.vhd:43]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comparator' (14#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/comparator.vhd:43]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_four_Input_Mux' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/four_Input_Mux.vhd:4' bound to instance 'PcJrd_Mux' of component 'generic_four_Input_Mux' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:924]
	Parameter CU_Signals_Width bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'DE_pipe_REG' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/DE_pipe_REG.vhd:34' bound to instance 'DE_pipe_REG_MAP' of component 'DE_pipe_REG' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:969]
INFO: [Synth 8-638] synthesizing module 'DE_pipe_REG' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/DE_pipe_REG.vhd:85]
	Parameter CU_Signals_Width bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DE_pipe_REG' (15#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/DE_pipe_REG.vhd:85]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_eight_input_Mux' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/eight_input_Mux.vhd:34' bound to instance 'W1_ForwardAE_MUX_MAP' of component 'generic_eight_input_Mux' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1063]
INFO: [Synth 8-638] synthesizing module 'generic_eight_input_Mux' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/eight_input_Mux.vhd:52]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_eight_input_Mux' (16#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/eight_input_Mux.vhd:52]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_eight_input_Mux' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/eight_input_Mux.vhd:34' bound to instance 'W1_ForwardBE_MUX_MAP' of component 'generic_eight_input_Mux' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1078]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_eight_input_Mux' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/eight_input_Mux.vhd:34' bound to instance 'W2_ForwardAE_MUX_MAP' of component 'generic_eight_input_Mux' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1093]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_eight_input_Mux' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/eight_input_Mux.vhd:34' bound to instance 'W2_ForwardBE_MUX_MAP' of component 'generic_eight_input_Mux' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1108]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'generic_four_Input_Mux' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/four_Input_Mux.vhd:4' bound to instance 'W1_prewriteReg_MUX_MAP' of component 'generic_four_Input_Mux' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1124]
INFO: [Synth 8-638] synthesizing module 'generic_four_Input_Mux__parameterized2' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/four_Input_Mux.vhd:19]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_four_Input_Mux__parameterized2' (16#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/four_Input_Mux.vhd:19]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'generic_2_input_mux' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:34' bound to instance 'W2_prewriteReg_MUX_MAP' of component 'generic_2_input_mux' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1134]
INFO: [Synth 8-638] synthesizing module 'generic_2_input_mux__parameterized1' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:47]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_2_input_mux__parameterized1' (16#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:47]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_2_input_mux' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:34' bound to instance 'W1_srcAE_MUX' of component 'generic_2_input_mux' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1143]
INFO: [Synth 8-638] synthesizing module 'generic_2_input_mux__parameterized3' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:47]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_2_input_mux__parameterized3' (16#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:47]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_2_input_mux' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:34' bound to instance 'W1_srcBE_MUX' of component 'generic_2_input_mux' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1151]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_2_input_mux' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:34' bound to instance 'W2_srcAE_MUX' of component 'generic_2_input_mux' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1160]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_2_input_mux' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:34' bound to instance 'W2_srcBE_MUX' of component 'generic_2_input_mux' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1168]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:27' bound to instance 'W1_ALU_MAP' of component 'ALU' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1177]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:39]
INFO: [Synth 8-3491] module 'notGate' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/notGate.vhd:3' bound to instance 'notGate1' of component 'notGate' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:163]
INFO: [Synth 8-638] synthesizing module 'notGate' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/notGate.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'notGate' (17#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/notGate.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WSsP_2InputMux_32' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:34' bound to instance 'mux21' of component 'WSsP_2InputMux_32' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:164]
INFO: [Synth 8-638] synthesizing module 'WSsP_2InputMux_32' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:45]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WSsP_2InputMux_32' (18#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:45]
INFO: [Synth 8-3491] module 'Adder32' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:4' bound to instance 'adder1' of component 'Adder32' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:165]
INFO: [Synth 8-3491] module 'andGate' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/andGate.vhd:24' bound to instance 'andGate1' of component 'andGate' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:167]
INFO: [Synth 8-638] synthesizing module 'andGate' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/andGate.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'andGate' (19#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/andGate.vhd:32]
INFO: [Synth 8-3491] module 'xorGate' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/xorGate.vhd:6' bound to instance 'xorGate1' of component 'xorGate' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:169]
INFO: [Synth 8-638] synthesizing module 'xorGate' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/xorGate.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'xorGate' (20#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/xorGate.vhd:14]
INFO: [Synth 8-3491] module 'sllGate' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/sllGate.vhd:5' bound to instance 'sllGate1' of component 'sllGate' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:170]
INFO: [Synth 8-638] synthesizing module 'sllGate' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/sllGate.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'sllGate' (21#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/sllGate.vhd:14]
INFO: [Synth 8-3491] module 'srlGate' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/srlGate.vhd:5' bound to instance 'srlGate1' of component 'srlGate' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:171]
INFO: [Synth 8-638] synthesizing module 'srlGate' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/srlGate.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'srlGate' (22#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/srlGate.vhd:15]
INFO: [Synth 8-3491] module 'orGate' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/orGate.vhd:3' bound to instance 'orGate1' of component 'orGate' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:174]
INFO: [Synth 8-638] synthesizing module 'orGate' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/orGate.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'orGate' (23#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/orGate.vhd:11]
INFO: [Synth 8-3491] module 'mux7' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/7inputMux.vhd:4' bound to instance 'preALUoutmux' of component 'mux7' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:175]
INFO: [Synth 8-638] synthesizing module 'mux7' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/7inputMux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'mux7' (24#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/7inputMux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ALU' (25#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:39]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:27' bound to instance 'W2_ALU_MAP' of component 'ALU' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1188]
	Parameter cu_EM_signalsWidth bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'EM_pipe_REG' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/EM_pipe_REG.vhd:34' bound to instance 'EM_pipe_REG_MAP' of component 'EM_pipe_REG' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1220]
INFO: [Synth 8-638] synthesizing module 'EM_pipe_REG' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/EM_pipe_REG.vhd:75]
	Parameter cu_EM_signalsWidth bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'EM_pipe_REG' (26#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/EM_pipe_REG.vhd:75]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_four_Input_Mux' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/four_Input_Mux.vhd:4' bound to instance 'W1_ALUoutMres_mux_MAP' of component 'generic_four_Input_Mux' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1302]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_2_input_mux' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:34' bound to instance 'W2_ALUoutMres_mux_MAP' of component 'generic_2_input_mux' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1312]
	Parameter CU_signals_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MW_pipe_REG' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/MW_pipe_REG.vhd:34' bound to instance 'MW_pipe_REG_MAP' of component 'MW_pipe_REG' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1337]
INFO: [Synth 8-638] synthesizing module 'MW_pipe_REG' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/MW_pipe_REG.vhd:71]
	Parameter CU_signals_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MW_pipe_REG' (27#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/MW_pipe_REG.vhd:71]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_four_Input_Mux' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/four_Input_Mux.vhd:4' bound to instance 'W1_result_MUX_MAP2' of component 'generic_four_Input_Mux' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1405]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_four_Input_Mux' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/four_Input_Mux.vhd:4' bound to instance 'W2_result_MUX_MAP2' of component 'generic_four_Input_Mux' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1423]
INFO: [Synth 8-3491] module 'CauseReg' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Cause1Flop.vhd:34' bound to instance 'CauseReg_Map' of component 'CauseReg' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1442]
INFO: [Synth 8-638] synthesizing module 'CauseReg' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Cause1Flop.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'CauseReg' (28#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Cause1Flop.vhd:42]
INFO: [Synth 8-3491] module 'EPC' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/PCWrite.vhd:34' bound to instance 'EPCReg_Map' of component 'EPC' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1449]
INFO: [Synth 8-638] synthesizing module 'EPC' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/PCWrite.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'EPC' (29#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/PCWrite.vhd:42]
INFO: [Synth 8-3491] module 'mux_5select' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/mux_5select.vhd:34' bound to instance 'C0_mux_5select' of component 'mux_5select' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1456]
INFO: [Synth 8-638] synthesizing module 'mux_5select' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/mux_5select.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux_5select' (30#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/mux_5select.vhd:43]
INFO: [Synth 8-3491] module 'mux_5select' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/mux_5select.vhd:34' bound to instance 'C0_mux_5select2' of component 'mux_5select' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1463]
INFO: [Synth 8-256] done synthesizing module 'Datapath' (31#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:168]
INFO: [Synth 8-3491] module 'HazardUnit' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/HazardUnit.vhd:34' bound to instance 'Hazard_PORT_MAP' of component 'HazardUnit' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/SuperScalarProcessor.vhd:550]
INFO: [Synth 8-638] synthesizing module 'HazardUnit' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/HazardUnit.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'HazardUnit' (32#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/HazardUnit.vhd:88]
INFO: [Synth 8-3491] module 'ControlUnit' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ControlUnit.vhd:34' bound to instance 'ControlUnit_PORT_MAP' of component 'ControlUnit' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/SuperScalarProcessor.vhd:604]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ControlUnit.vhd:78]
INFO: [Synth 8-3491] module 'generic_Control' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_Control.vhd:34' bound to instance 'W1_Control_signals_port_MAP' of component 'generic_Control' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ControlUnit.vhd:111]
INFO: [Synth 8-638] synthesizing module 'generic_Control' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_Control.vhd:62]
INFO: [Synth 8-3491] module 'mainDEC' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/mainDEC.vhd:34' bound to instance 'md' of component 'mainDEC' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_Control.vhd:97]
INFO: [Synth 8-638] synthesizing module 'mainDEC' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/mainDEC.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'mainDEC' (33#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/mainDEC.vhd:54]
INFO: [Synth 8-3491] module 'aluDEC' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/aluDEC.vhd:34' bound to instance 'ad' of component 'aluDEC' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_Control.vhd:115]
INFO: [Synth 8-638] synthesizing module 'aluDEC' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/aluDEC.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'aluDEC' (34#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/aluDEC.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'generic_Control' (35#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_Control.vhd:62]
INFO: [Synth 8-3491] module 'generic_Control' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_Control.vhd:34' bound to instance 'W2_Control_signals_port_MAP' of component 'generic_Control' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ControlUnit.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (36#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ControlUnit.vhd:78]
INFO: [Synth 8-3491] module 'Exception_Unit' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Exception_2.vhd:34' bound to instance 'ExceptionUnit_Map' of component 'Exception_Unit' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/SuperScalarProcessor.vhd:646]
INFO: [Synth 8-638] synthesizing module 'Exception_Unit' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Exception_2.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Exception_Unit' (37#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Exception_2.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'SuperScalarProcessor' (38#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/SuperScalarProcessor.vhd:61]
INFO: [Synth 8-3491] module 'DataMemory' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/DataMemory.vhd:34' bound to instance 'DataMemory_Port_Map' of component 'DataMemory' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Top_MemoryInterface.vhd:160]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/DataMemory.vhd:49]
WARNING: [Synth 8-4767] Trying to implement RAM 'MEM_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "MEM_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (39#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/DataMemory.vhd:49]
INFO: [Synth 8-3491] module 'Two_port_simple_ROM' declared at 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Two_port_simple_ROM.vhd:34' bound to instance 'Instruction_Memory_Port_Map' of component 'Two_port_simple_ROM' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Top_MemoryInterface.vhd:175]
INFO: [Synth 8-638] synthesizing module 'Two_port_simple_ROM' [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Two_port_simple_ROM.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Two_port_simple_ROM' (40#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Two_port_simple_ROM.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Top_MemoryInterface' (41#1) [C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Top_MemoryInterface.vhd:53]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[31]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[30]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[29]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[28]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[27]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[26]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[25]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[24]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[23]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[22]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[21]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[20]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[19]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[18]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[17]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[16]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[15]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[14]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[13]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[12]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[11]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[10]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[9]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[8]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[7]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[6]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[5]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[4]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[3]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[2]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[1]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 790.633 ; gain = 340.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 790.633 ; gain = 340.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-2L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-2L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 790.633 ; gain = 340.137
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "controls" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ROM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ROM" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 985.273 ; gain = 534.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |DataMemory__GB0          |           1|     28847|
|2     |DataMemory__GB1          |           1|      7775|
|3     |DataMemory__GB2          |           1|      9886|
|4     |DataMemory__GB3          |           1|     12404|
|5     |DataMemory__GB4          |           1|     29686|
|6     |DataMemory__GB5          |           1|      7544|
|7     |DataMemory__GB6          |           1|      9656|
|8     |DataMemory__GB7          |           1|     26562|
|9     |DataMemory__GB8          |           1|     32964|
|10    |Top_MemoryInterface__GC0 |           1|     34261|
+------+-------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 128   
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               32 Bit    Registers := 318   
	               27 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 10    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   8192 Bit        Muxes := 1     
	   2 Input   1024 Bit        Muxes := 2     
	   2 Input     65 Bit        Muxes := 54    
	   4 Input     65 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 67    
	   6 Input     32 Bit        Muxes := 1     
	  33 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 2     
	 257 Input     32 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  17 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 11    
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DataMemory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 256   
+---Muxes : 
	   2 Input   8192 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 17    
Module pcFlopr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Two_Issue_Scheduler 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     65 Bit        Muxes := 54    
	   4 Input     65 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module generic_2_input_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Adder1__95 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__94 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__93 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__92 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__91 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__90 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__89 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__88 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder8__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Adder1__87 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__86 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__85 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__84 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__83 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__82 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__81 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__80 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder8__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Adder1__79 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__78 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__77 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__76 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__75 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__74 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__73 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__72 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder8__parameterized3__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Adder1__71 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__70 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__69 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__68 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__67 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__66 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__65 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__64 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder8__parameterized5__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module pc_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
Module FD_pipe_REG 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module registerFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 12    
	  33 Input     32 Bit        Muxes := 4     
Module Adder1__25 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__26 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__27 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__28 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__29 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__30 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__31 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Adder1__17 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__18 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__19 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__20 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__21 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__22 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__23 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__24 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder8__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Adder1__9 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__10 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__11 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__12 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__13 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__14 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__15 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__16 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder8__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Adder1__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__8 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder8__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module generic_four_Input_Mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module generic_four_Input_Mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module generic_four_Input_Mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module DE_pipe_REG 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	               27 Bit    Registers := 1     
	                5 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
Module generic_four_Input_Mux__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module generic_2_input_mux__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module generic_2_input_mux__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module generic_2_input_mux__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module generic_2_input_mux__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module generic_2_input_mux__parameterized3__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module WSsP_2InputMux_32__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Adder1__127 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__126 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__125 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__124 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__123 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__122 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__121 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__120 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder8__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Adder1__119 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__118 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__117 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__116 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__115 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__114 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__113 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__112 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder8__parameterized1__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Adder1__111 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__110 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__109 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__108 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__107 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__106 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__105 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__104 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder8__parameterized3__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Adder1__103 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__102 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__101 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__100 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__99 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__98 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__97 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__96 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder8__parameterized5__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xorGate__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module WSsP_2InputMux_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Adder1__63 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__62 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__61 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__60 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__59 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__58 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__57 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__56 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder8__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Adder1__55 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__54 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__53 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__52 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__51 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__50 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__49 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__48 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder8__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Adder1__47 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__46 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__45 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__44 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__43 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__42 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__41 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__40 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder8__parameterized3__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Adder1__39 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__38 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__37 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__36 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__35 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__34 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__33 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder1__32 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Adder8__parameterized5__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xorGate 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module EM_pipe_REG 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
Module generic_four_Input_Mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module generic_2_input_mux__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MW_pipe_REG 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
Module generic_four_Input_Mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module generic_four_Input_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module CauseReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module EPC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mux_5select__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module mux_5select 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module HazardUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mainDEC__1 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module aluDEC__1 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      6 Bit        Muxes := 1     
Module mainDEC 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module aluDEC 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      6 Bit        Muxes := 1     
Module Two_port_simple_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	 257 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ControlUnit_PORT_MAP/W1_Control_signals_port_MAP/md/controls" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_PORT_MAP/W2_Control_signals_port_MAP/md/controls" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[31]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[30]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[29]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[28]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[27]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[26]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[25]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[24]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[23]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[22]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[21]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[20]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[19]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[18]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[17]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[16]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[15]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[14]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[13]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[12]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[11]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[10]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[9]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[8]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[7]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[6]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[5]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[4]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[3]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[2]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[1]
WARNING: [Synth 8-3331] design pc_Mux has unconnected port i6[0]
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/FD_pipe_REG_map/Instr2D_reg[9]' (FDCE) to 'Processor_Port_MAP/Datapath_PORT_MAP/FD_pipe_REG_map/Instr2D_reg[8]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/FD_pipe_REG_map/Instr2D_reg[8]' (FDCE) to 'Processor_Port_MAP/Datapath_PORT_MAP/FD_pipe_REG_map/Instr2D_reg[6]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[15]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[15]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[15]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[14]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[14]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[14]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[14]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[13]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[13]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[13]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[13]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[12]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[12]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[12]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[12]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[11]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[11]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[11]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[11]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[10]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[10]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[10]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[10]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[9]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/FD_pipe_REG_map/Instr1D_reg[9]' (FDCE) to 'Processor_Port_MAP/Datapath_PORT_MAP/FD_pipe_REG_map/Instr1D_reg[6]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[9]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[9]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[9]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[8]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/FD_pipe_REG_map/Instr1D_reg[8]' (FDCE) to 'Processor_Port_MAP/Datapath_PORT_MAP/FD_pipe_REG_map/Instr1D_reg[6]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[8]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[8]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[8]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[7]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[7]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[7]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[7]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[6]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[6]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[6]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[6]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[5]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[5]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[4]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[4]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[4]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[4]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[3]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[3]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[3]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[3]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[2]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[2]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[2]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[2]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[1]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[1]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[1]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[1]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[0]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[0]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor_Port_MAP/Datapath_PORT_MAP /DE_pipe_REG_MAP/\W1_ZeroPad_E_reg[0] )
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[30]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[29]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[29]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[28]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[28]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[27]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[27]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[26]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[26]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[25]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[25]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[24]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[24]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[23]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[23]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[22]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[22]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[21]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[21]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[20]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[20]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[19]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[19]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[18]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[18]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[17]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[17]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[16]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[16]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[15]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[15]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[31]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[30]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[29]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[30]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[29]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[28]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[29]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[28]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[27]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[28]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[27]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[26]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[27]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[26]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[25]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[26]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[25]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[24]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[25]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[24]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[23]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[24]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[23]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[22]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[23]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[22]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[21]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[22]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[21]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[20]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[21]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[20]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[19]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[20]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[19]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[18]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[19]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[18]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[17]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[18]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[17]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[16]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[17]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[16]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[15]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[16]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[15]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[31]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[15]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[14]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[13]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[12]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[11]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[10]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[9]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[8]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[7]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[6]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[4]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor_Port_MAP/Datapath_PORT_MAP /\CauseReg_Map/q_reg[31] )
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[25]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[24]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[25]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[24]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[24]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[22]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[24]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[22]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[9]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[8]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[8]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:44 ; elapsed = 00:03:30 . Memory (MB): peak = 1076.320 ; gain = 625.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |DataMemory__GB0          |           1|     26047|
|2     |DataMemory__GB1          |           1|      1574|
|3     |DataMemory__GB2          |           1|      2619|
|4     |DataMemory__GB3          |           1|      3296|
|5     |DataMemory__GB4          |           1|     40258|
|6     |DataMemory__GB5          |           1|      1315|
|7     |DataMemory__GB6          |           1|      2493|
|8     |DataMemory__GB7          |           1|      7007|
|9     |DataMemory__GB8          |           1|     10384|
|10    |Top_MemoryInterface__GC0 |           1|     22754|
+------+-------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:03:33 . Memory (MB): peak = 1076.320 ; gain = 625.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |DataMemory__GB0          |           1|     26047|
|2     |DataMemory__GB1          |           1|      1574|
|3     |DataMemory__GB2          |           1|      2619|
|4     |DataMemory__GB3          |           1|      3296|
|5     |DataMemory__GB4          |           1|     40258|
|6     |DataMemory__GB5          |           1|      1315|
|7     |DataMemory__GB6          |           1|      2493|
|8     |DataMemory__GB7          |           1|      7007|
|9     |DataMemory__GB8          |           1|     10384|
|10    |Top_MemoryInterface__GC0 |           1|     22754|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:04 ; elapsed = 00:03:56 . Memory (MB): peak = 1076.320 ; gain = 625.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |DataMemory__GB0          |           1|     12075|
|2     |DataMemory__GB1          |           1|      1518|
|3     |DataMemory__GB2          |           1|      1938|
|4     |DataMemory__GB3          |           1|      2328|
|5     |DataMemory__GB4          |           1|     10802|
|6     |DataMemory__GB5          |           1|      1081|
|7     |DataMemory__GB6          |           1|      2050|
|8     |DataMemory__GB7          |           1|      4720|
|9     |DataMemory__GB8          |           1|      5993|
|10    |Top_MemoryInterface__GC0 |           1|      8225|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:50 ; elapsed = 00:04:45 . Memory (MB): peak = 1076.320 ; gain = 625.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:50 ; elapsed = 00:04:45 . Memory (MB): peak = 1076.320 ; gain = 625.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:56 ; elapsed = 00:04:51 . Memory (MB): peak = 1076.320 ; gain = 625.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:56 ; elapsed = 00:04:52 . Memory (MB): peak = 1076.320 ; gain = 625.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:08 ; elapsed = 00:05:04 . Memory (MB): peak = 1076.320 ; gain = 625.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:09 ; elapsed = 00:05:05 . Memory (MB): peak = 1076.320 ; gain = 625.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     1|
|4     |LUT2   |   839|
|5     |LUT3   |  2856|
|6     |LUT4   |  1084|
|7     |LUT5   | 13776|
|8     |LUT6   | 15282|
|9     |MUXF7  |  2826|
|10    |MUXF8  |  1204|
|11    |FDCE   |  1154|
|12    |FDRE   |  9220|
|13    |IBUF   |     2|
|14    |OBUF   |   132|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+---------------------------------------+------+
|      |Instance                        |Module                                 |Cells |
+------+--------------------------------+---------------------------------------+------+
|1     |top                             |                                       | 48380|
|2     |  DataMemory_Port_Map           |DataMemory                             | 15872|
|3     |  Processor_Port_MAP            |SuperScalarProcessor                   | 32373|
|4     |    Datapath_PORT_MAP           |Datapath                               | 32342|
|5     |      CauseReg_Map              |CauseReg                               |     4|
|6     |      Comparator_iNPUT1_Mux_MAP |generic_four_Input_Mux                 |     4|
|7     |      Comparator_iNPUT2_Mux_MAP |generic_four_Input_Mux_0               |    32|
|8     |      DE_pipe_REG_MAP           |DE_pipe_REG                            |  1411|
|9     |      EM_pipe_REG_MAP           |EM_pipe_REG                            | 24472|
|10    |      EPCReg_Map                |EPC                                    |    32|
|11    |      FD_pipe_REG_map           |FD_pipe_REG                            |   438|
|12    |      MW_pipe_REG_MAP           |MW_pipe_REG                            |  1483|
|13    |      W1_ALUoutMres_mux_MAP     |generic_four_Input_Mux_1               |    32|
|14    |      W1_ForwardAE_MUX_MAP      |generic_eight_input_Mux                |    38|
|15    |      W1_ForwardBE_MUX_MAP      |generic_eight_input_Mux_2              |    66|
|16    |      W1_prewriteReg_MUX_MAP    |generic_four_Input_Mux__parameterized2 |     5|
|17    |      W1_result_MUX_MAP2        |generic_four_Input_Mux_3               |    32|
|18    |      W1_srcAE_MUX              |generic_2_input_mux__parameterized3    |    32|
|19    |      W1_srcBE_MUX              |generic_2_input_mux__parameterized3_4  |     1|
|20    |      W2_ALUoutMres_mux_MAP     |generic_2_input_mux__parameterized3_5  |    32|
|21    |      W2_ForwardAE_MUX_MAP      |generic_eight_input_Mux_6              |    38|
|22    |      W2_ForwardBE_MUX_MAP      |generic_eight_input_Mux_7              |    66|
|23    |      W2_prewriteReg_MUX_MAP    |generic_2_input_mux__parameterized1    |     5|
|24    |      W2_result_MUX_MAP2        |generic_four_Input_Mux_8               |    32|
|25    |      W2_srcAE_MUX              |generic_2_input_mux__parameterized3_9  |    32|
|26    |      W2_srcBE_MUX              |generic_2_input_mux__parameterized3_10 |     1|
|27    |      comparator_MAP            |comparator                             |    14|
|28    |      pcRegisterMap             |pcFlopr                                |   824|
|29    |      registerFileMap           |registerFile                           |  3216|
+------+--------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:09 ; elapsed = 00:05:05 . Memory (MB): peak = 1076.320 ; gain = 625.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 70 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:09 ; elapsed = 00:05:06 . Memory (MB): peak = 1076.320 ; gain = 625.824
Synthesis Optimization Complete : Time (s): cpu = 00:04:09 ; elapsed = 00:05:06 . Memory (MB): peak = 1076.320 ; gain = 625.824
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1076.320 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4033 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1216.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
309 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:35 ; elapsed = 00:05:38 . Memory (MB): peak = 1216.016 ; gain = 790.340
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1216.016 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Yankey/Desktop/Projects/MasterScalar/2ISSP_v2/TwoIssueSuperscalar_v2.runs/synth_1/Top_MemoryInterface.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1216.016 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Top_MemoryInterface_utilization_synth.rpt -pb Top_MemoryInterface_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 14 18:36:41 2020...
