
                         Lattice Mapping Report File

Design:  top_level
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.2.1.288.0
Mapped on: Thu Jan  8 17:34:56 2026

Design Information
------------------

Command line:   map -i FPGA_Intan_Driver_impl_1_syn.udb -pdc
     C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage
     V2/FPGA/FPGA_Intan_Driver/Constrain.pdc -o FPGA_Intan_Driver_impl_1_map.udb
     -mp FPGA_Intan_Driver_impl_1.mrp -hierrpt -gui -msgset
     C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage
     V2/FPGA/FPGA_Intan_Driver/promote.xml

Design Summary
--------------

   Number of slice registers: 2501 out of  5280 (47%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           3517 out of  5280 (67%)
      Number of logic LUT4s:             1032
      Number of inserted feedthru LUT4s: 2176
      Number of replicated LUT4s:         51
      Number of ripple logic:            129 (258 LUT4s)
   Number of IO sites used:   22 out of 39 (56%)
      Number of IO sites used for general PIO: 19
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 19 out of 36 (53%)
      Number of IO sites used for OD+RGB IO buffers: 3 out of 3 (100%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 22 out of 39 (56%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             1 out of 30 (3%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  2
      Net i_clk_c: 1 loads, 1 rising, 0 falling (Driver: Port i_clk)
      Net pll_clk_int: 2487 loads, 2487 rising, 0 falling (Driver: Pin
     pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
   Number of Clock Enables:  72
      Net VCC_net: 2 loads, 0 SLICEs
      Net n14443: 1 loads, 1 SLICEs
      Net n8: 3 loads, 3 SLICEs
      Net Controller_inst.n10132: 16 loads, 16 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net Controller_inst.n4: 14 loads, 14 SLICEs
      Net Controller_inst.n10114: 16 loads, 16 SLICEs
      Net Controller_inst.n10130: 7 loads, 7 SLICEs
      Net Controller_inst.n10134: 16 loads, 16 SLICEs
      Net Controller_inst.n4_adj_2612: 32 loads, 32 SLICEs
      Net Controller_inst.n10116: 16 loads, 16 SLICEs
      Net Controller_inst.n10118: 16 loads, 16 SLICEs
      Net Controller_inst.n10126: 16 loads, 16 SLICEs
      Net Controller_inst.n10142: 16 loads, 16 SLICEs
      Net Controller_inst.n10098: 16 loads, 16 SLICEs
      Net Controller_inst.n10102: 16 loads, 16 SLICEs
      Net Controller_inst.n10108: 16 loads, 16 SLICEs
      Net Controller_inst.n10120: 16 loads, 16 SLICEs
      Net Controller_inst.n10124: 16 loads, 16 SLICEs
      Net Controller_inst.n10128: 16 loads, 16 SLICEs
      Net Controller_inst.n10144: 16 loads, 16 SLICEs
      Net Controller_inst.n10150: 16 loads, 16 SLICEs
      Net Controller_inst.n10160: 16 loads, 16 SLICEs
      Net Controller_inst.n10164: 16 loads, 16 SLICEs
      Net Controller_inst.n10172: 16 loads, 16 SLICEs
      Net Controller_inst.n10180: 16 loads, 16 SLICEs
      Net Controller_inst.n10188: 16 loads, 16 SLICEs
      Net Controller_inst.n10190: 16 loads, 16 SLICEs
      Net Controller_inst.n10192: 16 loads, 16 SLICEs
      Net Controller_inst.n10194: 16 loads, 16 SLICEs
      Net Controller_inst.n10196: 16 loads, 16 SLICEs
      Net Controller_inst.n10158: 16 loads, 16 SLICEs
      Net Controller_inst.n10176: 16 loads, 16 SLICEs
      Net Controller_inst.n10186: 16 loads, 16 SLICEs
      Net Controller_inst.n10066: 16 loads, 16 SLICEs
      Net Controller_inst.n10072: 16 loads, 16 SLICEs
      Net Controller_inst.n10080: 16 loads, 16 SLICEs
      Net Controller_inst.n10086: 16 loads, 16 SLICEs
      Net Controller_inst.n10136: 512 loads, 512 SLICEs
      Net Controller_inst.n10094: 512 loads, 512 SLICEs
      Net Controller_inst.n13619: 1 loads, 1 SLICEs
      Net Controller_inst.n5: 1 loads, 1 SLICEs
      Net Controller_inst.n5_adj_2614: 32 loads, 32 SLICEs
      Net Controller_inst.n21345: 1 loads, 1 SLICEs
      Net Controller_inst.n20867: 1 loads, 1 SLICEs
      Net Controller_inst.n4_adj_2619: 32 loads, 32 SLICEs
      Net Controller_inst.int_STM32_TX_DV: 512 loads, 512 SLICEs
      Net Controller_inst.n13676: 1 loads, 1 SLICEs
      Net Controller_inst.n13617: 4 loads, 4 SLICEs
      Net Controller_inst.n10112: 16 loads, 16 SLICEs
      Net Controller_inst.n21273: 1 loads, 1 SLICEs
      Net Controller_inst.int_RHD_TX_DV: 16 loads, 16 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.n13643: 7 loads, 7 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.n13674: 1 loads, 1 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.n13618: 10 loads, 10 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.n12323: 1 loads, 1 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15475: 11 loads,
     11 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21364: 1 loads, 1
     SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n13668: 1 loads, 1
     SLICEs

                                    Page 2





Design Summary (cont)
---------------------
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n13694: 8 loads, 8
     SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.n3005: 16 loads, 16 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n13626: 5 loads,
     5 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n13631: 7 loads,
     7 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n21999: 1 loads,
     1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3070: 1
     loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13666:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14410:
     6 loads, 6 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13717:
     4 loads, 4 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n13721:
     3 loads, 3 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FAB
     RIC.u_fifo.rd_fifo_en_w: 1 loads, 0 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FAB
     RIC.u_fifo.wr_fifo_en_w: 1 loads, 0 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FAB
     RIC.u_fifo.rd_addr_nxt_w_0__N_2425: 8 loads, 8 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FAB
     RIC.u_fifo.wr_addr_nxt_w_0__N_2417: 8 loads, 8 SLICEs
   Number of LSRs:  4
      Net n17618: 1 loads, 1 SLICEs
      Net o_reset_c: 999 loads, 999 SLICEs
      Net maxfan_replicated_net_1499: 494 loads, 494 SLICEs
      Net maxfan_replicated_net_999: 962 loads, 962 SLICEs
   Top 10 highest fanout non-clock nets:
      Net maxfan_replicated_net_999: 1000 loads
      Net o_reset_c: 1000 loads
      Net Controller_inst.int_STM32_TX_DV: 536 loads
      Net Controller_inst.n10094: 512 loads
      Net Controller_inst.n10136: 512 loads
      Net maxfan_replicated_net_1499: 497 loads
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1]:
     231 loads
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0]:
     147 loads
      Net VCC_net: 96 loads
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3]:
     57 loads





   Number of warnings:  2
   Number of errors:    0

                                    Page 3






Design Errors/Warnings
----------------------

INFO <52291017> - map: Port 'RGB0_OUT' is located on BB_OD pad '39'. Its IO
     buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not
     applicable to BB_OD.
INFO <52291017> - map: Port 'RGB1_OUT' is located on BB_OD pad '40'. Its IO
     buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not
     applicable to BB_OD.
INFO <52291017> - map: Port 'RGB2_OUT' is located on BB_OD pad '41'. Its IO
     buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not
     applicable to BB_OD.
WARNING <71003020> - map: Top module port 'CTRL0_IN' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'CTRL0_IN' does not connect to
     anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_STM32_SPI_CS_n    | BIDIR     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_STM32_SPI_Clk     | BIDIR     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_STM32_SPI_MOSI    | BIDIR     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_BOOST_ENABLE      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_RHD_SPI_CS_n      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_RHD_SPI_Clk       | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_RHD_SPI_MOSI      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| i_STM32_SPI_MISO    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED1_OUT            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED2_OUT            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED3_OUT            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED4_OUT            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_Controller_Mode[3]| OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_Controller_Mode[2]| OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_Controller_Mode[1]| OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_Controller_Mode[0]| OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 4





IO (PIO) Attributes (cont)
--------------------------
| i_clk               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| i_RHD_SPI_MISO      | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB1_OUT            | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB0_OUT            | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB2_OUT            | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll_inst/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      i_clk_c
  Output Clock(CoreA):                          NONE
  Output Clock(GlobalA):               NODE     pll_clk_int
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE
       pll_inst.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE
       pll_inst.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             63
  VCO Divider:                                  4
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

ASIC Components
---------------

Instance Name: pll_inst/lscc_pll_inst/u_PLL_B
         Type: PLL
Instance Name: Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0
     /_FABRIC.u_fifo/waddr_r_0__I_0
         Type: EBR




                                    Page 5





Constraint Summary
------------------

   Total number of constraints: 14
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 117 MB
Checksum -- map: 15659382a708ccdccdcebc8128cdeb5ee9973fa9















































                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
