#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fbdaeeaad0 .scope module, "test_sr_latch" "test_sr_latch" 2 1;
 .timescale 0 0;
v000001fbdaee6aa0_0 .var "clk", 0 0;
v000001fbdaee6b40_0 .net "q", 0 0, v000001fbdaf765c0_0;  1 drivers
v000001fbdaee6be0_0 .net "qb", 0 0, L_000001fbdaeebd00;  1 drivers
v000001fbdaee6c80_0 .var "r", 0 0;
v000001fbdaee6d20_0 .var "s", 0 0;
S_000001fbdaeeba30 .scope module, "isr_latch" "sr_latch" 2 6, 3 1 0, S_000001fbdaeeaad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /INPUT 1 "r";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qb";
L_000001fbdaeebd00 .functor NOT 1, v000001fbdaf765c0_0, C4<0>, C4<0>, C4<0>;
v000001fbdaeeac60_0 .net "clk", 0 0, v000001fbdaee6aa0_0;  1 drivers
v000001fbdaf765c0_0 .var "out", 0 0;
v000001fbdaeebbc0_0 .net "q", 0 0, v000001fbdaf765c0_0;  alias, 1 drivers
v000001fbdaeebc60_0 .net "qb", 0 0, L_000001fbdaeebd00;  alias, 1 drivers
v000001fbdaee6960_0 .net "r", 0 0, v000001fbdaee6c80_0;  1 drivers
v000001fbdaee6a00_0 .net "s", 0 0, v000001fbdaee6d20_0;  1 drivers
E_000001fbdaee8790 .event posedge, v000001fbdaeeac60_0;
    .scope S_000001fbdaeeba30;
T_0 ;
    %wait E_000001fbdaee8790;
    %load/vec4 v000001fbdaee6a00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001fbdaee6960_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fbdaf765c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fbdaee6a00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001fbdaee6960_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fbdaf765c0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001fbdaeeaad0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v000001fbdaee6aa0_0;
    %inv;
    %store/vec4 v000001fbdaee6aa0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fbdaeeaad0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbdaee6aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbdaee6d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbdaee6c80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fbdaee6d20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbdaee6d20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fbdaee6c80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbdaee6c80_0, 0, 1;
    %delay 25, 0;
    %vpi_call 2 19 "$dumpflush" {0 0 0};
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001fbdaeeaad0;
T_3 ;
    %vpi_call 2 23 "$monitor", $time, "s=%b r=%b clk=%b q=%b qbar=%b", v000001fbdaee6d20_0, v000001fbdaee6c80_0, v000001fbdaee6aa0_0, v000001fbdaee6b40_0, v000001fbdaee6be0_0 {0 0 0};
    %vpi_call 2 24 "$dumpfile", "test_sr_latch.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fbdaeeaad0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_sr_latch.v";
    "sr_latch.v";
