<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="../../multi_core_multi_ram_ip.cpp:23:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="data_ram" LoopLoc="../../multi_core_multi_ram_ip.cpp:23:20" LoopName="VITIS_LOOP_23_1" ParentFunc="multi_core_multi_ram_ip(int, int*, int*)" OrigID="if.else.load.2" OrigAccess-DebugLoc="../../multi_core_multi_ram_ip.cpp:35:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="../../multi_core_multi_ram_ip.cpp:23:20" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="data_ram" LoopLoc="../../multi_core_multi_ram_ip.cpp:23:20" LoopName="VITIS_LOOP_23_1" ParentFunc="multi_core_multi_ram_ip(int, int*, int*)" OrigID="if.then.store.1" OrigAccess-DebugLoc="../../multi_core_multi_ram_ip.cpp:31:33" OrigDirection="write"/>
</VitisHLS:BurstInfo>

