// Seed: 1914162000
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input uwire id_2,
    input wire id_3,
    input supply0 id_4,
    output wand id_5,
    input wire id_6,
    input uwire id_7,
    input supply0 id_8
);
  wire id_10;
  logic [7:0] id_11;
  ;
  wire id_12;
  assign id_11[-1&&1] = 1;
  wire  id_13;
  logic id_14;
  wire  id_15;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    output supply1 id_2,
    input tri id_3,
    input tri0 id_4,
    output tri id_5
);
  assign id_0 = 1'h0;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3,
      id_1,
      id_1,
      id_2,
      id_4,
      id_4,
      id_3
  );
  wire id_7;
  nor primCall (id_2, id_3, id_1, id_4);
endmodule
