ASSERT_CRITICAL,FUNC_0
DCCG_GATE_DISABLE_CNTL,VAR_0
DCCG_GATE_DISABLE_CNTL2,VAR_1
DCFCLK_CNTL,VAR_2
DCFCLK_GATE_DIS,VAR_3
DCHUBBUB_GLOBAL_TIMER_CNTL,VAR_4
DCHUBBUB_GLOBAL_TIMER_ENABLE,VAR_5
DIO_MEM_PWR_CTRL,VAR_6
IS_FPGA_MAXIMUS_DC,FUNC_1
REFCLK_CNTL,VAR_7
REG_UPDATE,FUNC_2
REG_WRITE,FUNC_3
stub1,FUNC_4
stub10,FUNC_5
stub11,FUNC_6
stub12,FUNC_7
stub13,FUNC_8
stub14,FUNC_9
stub15,FUNC_10
stub16,FUNC_11
stub17,FUNC_12
stub18,FUNC_13
stub19,FUNC_14
stub2,FUNC_15
stub3,FUNC_16
stub4,FUNC_17
stub5,FUNC_18
stub6,FUNC_19
stub7,FUNC_20
stub8,FUNC_21
stub9,FUNC_22
dcn10_init_hw,FUNC_23
dc,VAR_8
i,VAR_9
abm,VAR_10
dmcu,VAR_11
hws,VAR_12
dcb,VAR_13
res_pool,VAR_14
link,VAR_15
audio,VAR_16
