<profile>

<section name = "Vitis HLS Report for 'rx_app_stream_if'" level="0">
<item name = "Date">Sat Mar 18 14:39:16 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">toe_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.20 ns, 1.965 ns, 0.86 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2, 6.400 ns, 6.400 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 74, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 68, -</column>
<column name="Register">-, -, 77, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln223_fu_180_p2">+, 0, 0, 25, 18, 18</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_186">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_188">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_211">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op23_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op34_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op40_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op42_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op49_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="tmp_i_304_nbreadreq_fu_76_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_nbreadreq_fu_62_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln1068_fu_130_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="m_axis_rx_data_rsp_metadata_TDATA_blk_n">9, 2, 1, 2</column>
<column name="rxApp2rxSar_upd_req_blk_n">9, 2, 1, 2</column>
<column name="rxApp2rxSar_upd_req_din">14, 3, 35, 105</column>
<column name="rxBufferReadCmd_blk_n">9, 2, 1, 2</column>
<column name="rxSar2rxApp_upd_rsp_blk_n">9, 2, 1, 2</column>
<column name="s_axis_rx_data_req_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="icmp_ln1068_reg_208">1, 0, 1, 0</column>
<column name="rasi_fsmState_V">1, 0, 1, 0</column>
<column name="rasi_fsmState_V_load_reg_195">1, 0, 1, 0</column>
<column name="rasi_fsmState_V_load_reg_195_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="rasi_readLength_V">16, 0, 16, 0</column>
<column name="tmp_appd_V_reg_222">18, 0, 18, 0</column>
<column name="tmp_i_304_reg_212">1, 0, 1, 0</column>
<column name="tmp_i_304_reg_212_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_i_reg_199">1, 0, 1, 0</column>
<column name="tmp_sessionID_V_reg_203">16, 0, 16, 0</column>
<column name="trunc_ln144_reg_216">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, rx_app_stream_if, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, rx_app_stream_if, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, rx_app_stream_if, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, rx_app_stream_if, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, rx_app_stream_if, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, rx_app_stream_if, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, rx_app_stream_if, return value</column>
<column name="s_axis_rx_data_req_TVALID">in, 1, axis, s_axis_rx_data_req, pointer</column>
<column name="s_axis_rx_data_req_TDATA">in, 32, axis, s_axis_rx_data_req, pointer</column>
<column name="s_axis_rx_data_req_TREADY">out, 1, axis, s_axis_rx_data_req, pointer</column>
<column name="rxSar2rxApp_upd_rsp_dout">in, 35, ap_fifo, rxSar2rxApp_upd_rsp, pointer</column>
<column name="rxSar2rxApp_upd_rsp_empty_n">in, 1, ap_fifo, rxSar2rxApp_upd_rsp, pointer</column>
<column name="rxSar2rxApp_upd_rsp_read">out, 1, ap_fifo, rxSar2rxApp_upd_rsp, pointer</column>
<column name="rxApp2rxSar_upd_req_din">out, 35, ap_fifo, rxApp2rxSar_upd_req, pointer</column>
<column name="rxApp2rxSar_upd_req_full_n">in, 1, ap_fifo, rxApp2rxSar_upd_req, pointer</column>
<column name="rxApp2rxSar_upd_req_write">out, 1, ap_fifo, rxApp2rxSar_upd_req, pointer</column>
<column name="m_axis_rx_data_rsp_metadata_TREADY">in, 1, axis, m_axis_rx_data_rsp_metadata, pointer</column>
<column name="m_axis_rx_data_rsp_metadata_TDATA">out, 16, axis, m_axis_rx_data_rsp_metadata, pointer</column>
<column name="m_axis_rx_data_rsp_metadata_TVALID">out, 1, axis, m_axis_rx_data_rsp_metadata, pointer</column>
<column name="rxBufferReadCmd_din">out, 1, ap_fifo, rxBufferReadCmd, pointer</column>
<column name="rxBufferReadCmd_full_n">in, 1, ap_fifo, rxBufferReadCmd, pointer</column>
<column name="rxBufferReadCmd_write">out, 1, ap_fifo, rxBufferReadCmd, pointer</column>
</table>
</item>
</section>
</profile>
