Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/dylan/Workspace/COMPSYS701/GroupAssignment/Nios_System_4.qsys --block-symbol-file --output-directory=/home/dylan/Workspace/COMPSYS701/GroupAssignment/Nios_System_4 --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading GroupAssignment/Nios_System_4.qsys
Progress: Reading input file
Progress: Adding BUTTON_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module BUTTON_pio
Progress: Adding LED_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_pio
Progress: Adding SWITCH_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module SWITCH_pio
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module clocks
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding noc_input_data [altera_avalon_pio 18.1]
Progress: Parameterizing module noc_input_data
Progress: Adding noc_input_interrupt [altera_avalon_pio 18.1]
Progress: Parameterizing module noc_input_interrupt
Progress: Adding noc_output_addr [altera_avalon_pio 18.1]
Progress: Parameterizing module noc_output_addr
Progress: Adding noc_output_data [altera_avalon_pio 18.1]
Progress: Parameterizing module noc_output_data
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding seven_seg_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_0
Progress: Adding seven_seg_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_1
Progress: Adding seven_seg_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_2
Progress: Adding seven_seg_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_3
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios_System_4.clocks: Refclk Freq: 50.0
Info: Nios_System_4.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios_System_4.noc_input_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_System_4.noc_input_interrupt: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/dylan/Workspace/COMPSYS701/GroupAssignment/Nios_System_4.qsys --synthesis=VHDL --output-directory=/home/dylan/Workspace/COMPSYS701/GroupAssignment/Nios_System_4/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading GroupAssignment/Nios_System_4.qsys
Progress: Reading input file
Progress: Adding BUTTON_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module BUTTON_pio
Progress: Adding LED_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_pio
Progress: Adding SWITCH_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module SWITCH_pio
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module clocks
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding noc_input_data [altera_avalon_pio 18.1]
Progress: Parameterizing module noc_input_data
Progress: Adding noc_input_interrupt [altera_avalon_pio 18.1]
Progress: Parameterizing module noc_input_interrupt
Progress: Adding noc_output_addr [altera_avalon_pio 18.1]
Progress: Parameterizing module noc_output_addr
Progress: Adding noc_output_data [altera_avalon_pio 18.1]
Progress: Parameterizing module noc_output_data
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding seven_seg_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_0
Progress: Adding seven_seg_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_1
Progress: Adding seven_seg_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_2
Progress: Adding seven_seg_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_3
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios_System_4.clocks: Refclk Freq: 50.0
Info: Nios_System_4.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios_System_4.noc_input_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_System_4.noc_input_interrupt: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_System_4: Generating Nios_System_4 "Nios_System_4" for QUARTUS_SYNTH
Info: clocks: "Nios_System_4" instantiated altera_up_avalon_sys_sdram_pll "clocks"
Info: cpu: "Nios_System_4" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'Nios_System_4_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/dylan/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/dylan/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/dylan/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/dylan/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/dylan/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/dylan/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/dylan/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/dylan/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios_System_4_jtag_uart --dir=/tmp/alt9873_5762669290133297277.dir/0002_jtag_uart_gen/ --quartus_dir=/home/dylan/intelFPGA/18.1/quartus --verilog --config=/tmp/alt9873_5762669290133297277.dir/0002_jtag_uart_gen//Nios_System_4_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'Nios_System_4_jtag_uart'
Info: jtag_uart: "Nios_System_4" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: noc_input_data: Starting RTL generation for module 'Nios_System_4_noc_input_data'
Info: noc_input_data:   Generation command is [exec /home/dylan/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/dylan/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/dylan/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/dylan/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/dylan/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/dylan/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/dylan/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/dylan/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4_noc_input_data --dir=/tmp/alt9873_5762669290133297277.dir/0003_noc_input_data_gen/ --quartus_dir=/home/dylan/intelFPGA/18.1/quartus --verilog --config=/tmp/alt9873_5762669290133297277.dir/0003_noc_input_data_gen//Nios_System_4_noc_input_data_component_configuration.pl  --do_build_sim=0  ]
Info: noc_input_data: Done RTL generation for module 'Nios_System_4_noc_input_data'
Info: noc_input_data: "Nios_System_4" instantiated altera_avalon_pio "noc_input_data"
Info: noc_input_interrupt: Starting RTL generation for module 'Nios_System_4_noc_input_interrupt'
Info: noc_input_interrupt:   Generation command is [exec /home/dylan/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/dylan/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/dylan/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/dylan/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/dylan/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/dylan/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/dylan/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/dylan/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4_noc_input_interrupt --dir=/tmp/alt9873_5762669290133297277.dir/0004_noc_input_interrupt_gen/ --quartus_dir=/home/dylan/intelFPGA/18.1/quartus --verilog --config=/tmp/alt9873_5762669290133297277.dir/0004_noc_input_interrupt_gen//Nios_System_4_noc_input_interrupt_component_configuration.pl  --do_build_sim=0  ]
Info: noc_input_interrupt: Done RTL generation for module 'Nios_System_4_noc_input_interrupt'
Info: noc_input_interrupt: "Nios_System_4" instantiated altera_avalon_pio "noc_input_interrupt"
Info: noc_output_addr: Starting RTL generation for module 'Nios_System_4_noc_output_addr'
Info: noc_output_addr:   Generation command is [exec /home/dylan/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/dylan/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/dylan/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/dylan/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/dylan/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/dylan/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/dylan/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/dylan/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4_noc_output_addr --dir=/tmp/alt9873_5762669290133297277.dir/0005_noc_output_addr_gen/ --quartus_dir=/home/dylan/intelFPGA/18.1/quartus --verilog --config=/tmp/alt9873_5762669290133297277.dir/0005_noc_output_addr_gen//Nios_System_4_noc_output_addr_component_configuration.pl  --do_build_sim=0  ]
Info: noc_output_addr: Done RTL generation for module 'Nios_System_4_noc_output_addr'
Info: noc_output_addr: "Nios_System_4" instantiated altera_avalon_pio "noc_output_addr"
Info: noc_output_data: Starting RTL generation for module 'Nios_System_4_noc_output_data'
Info: noc_output_data:   Generation command is [exec /home/dylan/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/dylan/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/dylan/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/dylan/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/dylan/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/dylan/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/dylan/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/dylan/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4_noc_output_data --dir=/tmp/alt9873_5762669290133297277.dir/0006_noc_output_data_gen/ --quartus_dir=/home/dylan/intelFPGA/18.1/quartus --verilog --config=/tmp/alt9873_5762669290133297277.dir/0006_noc_output_data_gen//Nios_System_4_noc_output_data_component_configuration.pl  --do_build_sim=0  ]
Info: noc_output_data: Done RTL generation for module 'Nios_System_4_noc_output_data'
Info: noc_output_data: "Nios_System_4" instantiated altera_avalon_pio "noc_output_data"
Info: onchip_memory: Starting RTL generation for module 'Nios_System_4_onchip_memory'
Info: onchip_memory:   Generation command is [exec /home/dylan/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/dylan/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/dylan/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/dylan/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/dylan/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/dylan/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/dylan/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/dylan/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_System_4_onchip_memory --dir=/tmp/alt9873_5762669290133297277.dir/0007_onchip_memory_gen/ --quartus_dir=/home/dylan/intelFPGA/18.1/quartus --verilog --config=/tmp/alt9873_5762669290133297277.dir/0007_onchip_memory_gen//Nios_System_4_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'Nios_System_4_onchip_memory'
Info: onchip_memory: "Nios_System_4" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Nios_System_4" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Nios_System_4" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Nios_System_4" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: "clocks" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "clocks" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: cpu: Starting RTL generation for module 'Nios_System_4_cpu_cpu'
Info: cpu:   Generation command is [exec /home/dylan/intelFPGA/18.1/quartus/linux64//eperlcmd -I /home/dylan/intelFPGA/18.1/quartus/linux64//perl/lib -I /home/dylan/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/dylan/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/dylan/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/dylan/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/dylan/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/dylan/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/dylan/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/dylan/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Nios_System_4_cpu_cpu --dir=/tmp/alt9873_5762669290133297277.dir/0012_cpu_gen/ --quartus_bindir=/home/dylan/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt9873_5762669290133297277.dir/0012_cpu_gen//Nios_System_4_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.05.30 13:41:45 (*) Starting Nios II generation
Info: cpu: # 2024.05.30 13:41:45 (*)   Checking for plaintext license.
Info: cpu: # 2024.05.30 13:41:45 (*)   Plaintext license not found.
Info: cpu: # 2024.05.30 13:41:45 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2024.05.30 13:41:46 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2024.05.30 13:41:46 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.05.30 13:41:46 (*)   Creating all objects for CPU
Info: cpu: # 2024.05.30 13:41:46 (*)     Testbench
Info: cpu: # 2024.05.30 13:41:46 (*)     Instruction decoding
Info: cpu: # 2024.05.30 13:41:46 (*)       Instruction fields
Info: cpu: # 2024.05.30 13:41:46 (*)       Instruction decodes
Info: cpu: # 2024.05.30 13:41:46 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.05.30 13:41:46 (*)       Instruction controls
Info: cpu: # 2024.05.30 13:41:46 (*)     Pipeline frontend
Info: cpu: # 2024.05.30 13:41:46 (*)     Pipeline backend
Info: cpu: # 2024.05.30 13:41:48 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.05.30 13:41:48 (*)   Creating encrypted RTL
Info: cpu: # 2024.05.30 13:41:49 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Nios_System_4_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file /home/dylan/Workspace/COMPSYS701/GroupAssignment/Nios_System_4/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/dylan/Workspace/COMPSYS701/GroupAssignment/Nios_System_4/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/dylan/Workspace/COMPSYS701/GroupAssignment/Nios_System_4/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/dylan/Workspace/COMPSYS701/GroupAssignment/Nios_System_4/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Nios_System_4: Done "Nios_System_4" with 35 modules, 56 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
