Running: E:\CO\ISE\ISE_software\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/CO/ISE/ISE_Project/BlockChecker/BlockChecker_tb_isim_beh.exe -prj E:/CO/ISE/ISE_Project/BlockChecker/BlockChecker_tb_beh.prj work.BlockChecker_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 32
Turning on mult-threading, number of parallel sub-compilation jobs: 64 
Determining compilation order of HDL files
Analyzing Verilog file "E:/CO/ISE/ISE_Project/BlockChecker/BlockChecker.v" into library work
Analyzing Verilog file "E:/CO/ISE/ISE_Project/BlockChecker/BlockChecker_tb.v" into library work
WARNING:HDLCompiler:1383 - "E:/CO/ISE/ISE_Project/BlockChecker/BlockChecker_tb.v" Line 51: Empty loop variable assignment statement violates IEEE 1800 syntax
Analyzing Verilog file "E:/CO/ISE/ISE_software/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module BlockChecker
Compiling module BlockChecker_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable E:/CO/ISE/ISE_Project/BlockChecker/BlockChecker_tb_isim_beh.exe
Fuse Memory Usage: 33252 KB
Fuse CPU Usage: 202 ms
