// Seed: 883349783
`timescale 1 ps / 1ps
module module_0 (
    output reg id_0,
    input logic id_1,
    output logic id_2
    , id_5,
    input logic id_3,
    output id_4
);
  assign id_2 = 1'b0;
  initial #1 id_0 <= 1;
endmodule
`define pp_5 0
