{
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"/Peripheral|/Primary|/CPU|/BootROMCtrl|/EthBufCtrl|/UART|/RAMEMC|/FlashEMC|",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port RAMEMC -pg 1 -y 600 -defaultsOSRD
preplace port UART -pg 1 -y 160 -defaultsOSRD
preplace port SWITCH -pg 1 -y 20 -defaultsOSRD
preplace port DISP -pg 1 -y 40 -defaultsOSRD
preplace port cpu_clk -pg 1 -y 160 -defaultsOSRD
preplace port rst -pg 1 -y 240 -defaultsOSRD
preplace port FlashEMC -pg 1 -y 780 -defaultsOSRD
preplace port data_tx -pg 1 -y 870 -defaultsOSRD
preplace port data_tx_clk -pg 1 -y 910 -defaultsOSRD
preplace port data_clk -pg 1 -y 850 -defaultsOSRD
preplace port data_rx_clk -pg 1 -y 890 -defaultsOSRD
preplace port data_rx -pg 1 -y 830 -defaultsOSRD
preplace portBus vio_rst -pg 1 -y -90 -defaultsOSRD
preplace inst Primary -pg 1 -lvl 3 -y 530 -defaultsOSRD
preplace inst CPU -pg 1 -lvl 2 -y 170 -defaultsOSRD
preplace inst BootROM -pg 1 -lvl 5 -y 290 -defaultsOSRD
preplace inst RAMEMC -pg 1 -lvl 4 -y 600 -defaultsOSRD
preplace inst UART -pg 1 -lvl 5 -y 170 -defaultsOSRD
preplace inst EthBuf -pg 1 -lvl 5 -y 430 -defaultsOSRD
preplace inst NRST -pg 1 -lvl 2 -y 460 -defaultsOSRD
preplace inst FlashEMC -pg 1 -lvl 4 -y 780 -defaultsOSRD
preplace inst Board -pg 1 -lvl 5 -y 30 -defaultsOSRD
preplace inst Router -pg 1 -lvl 2 -y 870 -defaultsOSRD
preplace inst Reset -pg 1 -lvl 1 -y 260 -defaultsOSRD
preplace inst VIO -pg 1 -lvl 1 -y 400 -defaultsOSRD
preplace inst Peripheral -pg 1 -lvl 4 -y 62 -defaultsOSRD
preplace inst EthBufCtrl -pg 1 -lvl 4 -y 450 -defaultsOSRD
preplace inst BootROMCtrl -pg 1 -lvl 4 -y 300 -defaultsOSRD -resize 235 123
preplace netloc FlashEMC_EMC_INTF 1 4 2 NJ 780 N
preplace netloc Board_GPIO 1 5 1 N
preplace netloc Primary_M00_AXI 1 3 1 920
preplace netloc axi_interconnect_1_M01_AXI 1 4 1 1380
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 1380J
preplace netloc rst_1 1 0 1 NJ
preplace netloc axi_interconnect_0_M02_AXI 1 3 1 960
preplace netloc Primary_M03_AXI 1 3 1 960
preplace netloc Peripheral_M00_AXI 1 4 1 1360
preplace netloc util_vector_logic_0_Res 1 2 1 440
preplace netloc proc_sys_reset_0_mb_reset 1 1 1 130
preplace netloc rtclk_1 1 0 2 NJ 850 N
preplace netloc Primary_M04_AXI 1 3 1 920
preplace netloc Core_0_io_iaxi 1 2 1 440
preplace netloc Router_io_tx 1 2 4 N 870 NJ 870 NJ 870 NJ
preplace netloc tx_clk_1 1 0 2 NJ 910 N
preplace netloc vio_0_probe_out0 1 1 5 110 -90 N -90 N -90 N -90 N
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 3 N 280 470 22 NJ
preplace netloc clk_1 1 0 5 -230 160 120 250 450 250 940 202 1370J
preplace netloc io_rx_1 1 0 2 NJ 830 N
preplace netloc axi_gpio_0_GPIO2 1 5 1 N
preplace netloc axi_uartlite_0_UART 1 5 1 NJ
preplace netloc rx_clk_1 1 0 2 NJ 890 N
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 4 N 300 430 300 930 212 1390J
preplace netloc axi_interconnect_0_M01_AXI 1 3 1 950
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 4 1 1370J
preplace netloc CPU_io_daxi 1 2 1 460
preplace netloc RAMEMC_EMC_INTF 1 4 2 NJ 600 N
levelinfo -pg 1 -250 -60 280 760 1210 1538 1690 -top -450 -bot 1440
"
}
0
