PPA Report for hybrid_timing_shifter.v (Module: hybrid_timing_shifter)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 12
FF Count: 21
IO Count: 25
Cell Count: 94

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 555.25 MHz
Reg-to-Reg Critical Path Delay: 1.616 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
