var g_data = {"143":{"st":"inst","pa":0,"n":"/hdl_top/DUT","l":"Verilog","sn":283,"du":{"n":"work.LC3","s":104,"b":1},"bc":[{"n":"hdl_top","s":112,"b":1},{"n":"DUT","s":143,"z":1}],"loc":{"cp":67.37,"data":{"t":[944,636,1]}}},"112":{"st":"inst","pa":0,"n":"/hdl_top","l":"Verilog","sn":283,"du":{"n":"work.hdl_top","s":59,"b":0},"bc":[{"n":"hdl_top","s":112,"z":1}],"children":[{"n":"DUT","id":143,"zf":1,"tc":67.37,"t":67.37}],"rec":{"cp":67.37,"data":{"t":[944,636]}}},"153":{"st":"inst","pa":0,"n":"/data_mem_pkg","l":"SystemVerilog","sn":47,"du":{"n":"work.data_mem_pkg","s":20,"b":1},"bc":[{"n":"data_mem_pkg","s":153,"z":1}],"loc":{"cp":100.00,"data":{"gb":[7,7,1],"cvpc":[5,1],"g":[1,100.00,1]}}},"167":{"st":"inst","pa":0,"n":"/inst_mem_pkg","l":"SystemVerilog","sn":61,"du":{"n":"work.inst_mem_pkg","s":22,"b":1},"bc":[{"n":"inst_mem_pkg","s":167,"z":1}],"loc":{"cp":100.00,"data":{"gb":[303,303,1],"cvpc":[19,1],"g":[4,100.00,1]}}},"198":{"st":"inst","pa":0,"n":"/lc3_prediction_pkg","l":"SystemVerilog","sn":102,"du":{"n":"work.lc3_prediction_pkg","s":27,"b":1},"bc":[{"n":"lc3_prediction_pkg","s":198,"z":1}],"loc":{"cp":100.00,"data":{"a":[2,2,1]}}},"104":{"st":"du","pa":0,"n":"work.LC3","l":"Verilog","sn":298,"one_inst":143,"loc":{"cp":67.37,"data":{"t":[944,636,1]}}},"20":{"st":"du","pa":0,"n":"work.data_mem_pkg","l":"SystemVerilog","sn":47,"one_inst":153,"loc":{"cp":100.00,"data":{"gb":[7,7,1],"cvpc":[5,1],"g":[1,100.00,1]}}},"22":{"st":"du","pa":0,"n":"work.inst_mem_pkg","l":"SystemVerilog","sn":61,"one_inst":167,"loc":{"cp":100.00,"data":{"gb":[303,303,1],"cvpc":[19,1],"g":[4,100.00,1]}}},"27":{"st":"du","pa":0,"n":"work.lc3_prediction_pkg","l":"SystemVerilog","sn":102,"one_inst":198,"loc":{"cp":100.00,"data":{"a":[2,2,1]}}}};
processSummaryData(g_data);