// Seed: 861908285
module module_0 (
    output tri0  id_0,
    output wor   id_1,
    input  uwire id_2,
    output tri1  id_3
);
  assign id_3 = id_2;
  wire [1 : 1] id_5;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input wand id_2,
    output wor id_3,
    output wand id_4,
    input tri id_5,
    input uwire id_6,
    output wor id_7,
    output wand id_8
    , id_16,
    input tri id_9,
    output wand id_10,
    output wand id_11,
    input wire id_12,
    output wor id_13,
    input supply1 id_14
);
  assign id_11 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_14,
      id_10
  );
endmodule
