// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _ddr_to_axis_reader_SD_HH_
#define _ddr_to_axis_reader_SD_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ddr_to_axis_reader_SD_buffer.h"
#include "ddr_to_axis_reader_SD_AXILiteS_s_axi.h"
#include "ddr_to_axis_reader_SD_base_ddr_addr_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_BASE_DDR_ADDR_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_BASE_DDR_ADDR_ID_WIDTH = 1,
         unsigned int C_M_AXI_BASE_DDR_ADDR_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_BASE_DDR_ADDR_DATA_WIDTH = 64,
         unsigned int C_M_AXI_BASE_DDR_ADDR_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_BASE_DDR_ADDR_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_BASE_DDR_ADDR_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_BASE_DDR_ADDR_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct ddr_to_axis_reader_SD : public sc_module {
    // Port declarations 71
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_lv<8> > outStream_channel_1_V_TDATA;
    sc_out< sc_logic > outStream_channel_1_V_TVALID;
    sc_in< sc_logic > outStream_channel_1_V_TREADY;
    sc_out< sc_lv<8> > outstream_channel_2_V_TDATA;
    sc_out< sc_logic > outstream_channel_2_V_TVALID;
    sc_in< sc_logic > outstream_channel_2_V_TREADY;
    sc_out< sc_logic > m_axi_base_ddr_addr_AWVALID;
    sc_in< sc_logic > m_axi_base_ddr_addr_AWREADY;
    sc_out< sc_uint<C_M_AXI_BASE_DDR_ADDR_ADDR_WIDTH> > m_axi_base_ddr_addr_AWADDR;
    sc_out< sc_uint<C_M_AXI_BASE_DDR_ADDR_ID_WIDTH> > m_axi_base_ddr_addr_AWID;
    sc_out< sc_lv<8> > m_axi_base_ddr_addr_AWLEN;
    sc_out< sc_lv<3> > m_axi_base_ddr_addr_AWSIZE;
    sc_out< sc_lv<2> > m_axi_base_ddr_addr_AWBURST;
    sc_out< sc_lv<2> > m_axi_base_ddr_addr_AWLOCK;
    sc_out< sc_lv<4> > m_axi_base_ddr_addr_AWCACHE;
    sc_out< sc_lv<3> > m_axi_base_ddr_addr_AWPROT;
    sc_out< sc_lv<4> > m_axi_base_ddr_addr_AWQOS;
    sc_out< sc_lv<4> > m_axi_base_ddr_addr_AWREGION;
    sc_out< sc_uint<C_M_AXI_BASE_DDR_ADDR_AWUSER_WIDTH> > m_axi_base_ddr_addr_AWUSER;
    sc_out< sc_logic > m_axi_base_ddr_addr_WVALID;
    sc_in< sc_logic > m_axi_base_ddr_addr_WREADY;
    sc_out< sc_uint<C_M_AXI_BASE_DDR_ADDR_DATA_WIDTH> > m_axi_base_ddr_addr_WDATA;
    sc_out< sc_uint<C_M_AXI_BASE_DDR_ADDR_DATA_WIDTH/8> > m_axi_base_ddr_addr_WSTRB;
    sc_out< sc_logic > m_axi_base_ddr_addr_WLAST;
    sc_out< sc_uint<C_M_AXI_BASE_DDR_ADDR_ID_WIDTH> > m_axi_base_ddr_addr_WID;
    sc_out< sc_uint<C_M_AXI_BASE_DDR_ADDR_WUSER_WIDTH> > m_axi_base_ddr_addr_WUSER;
    sc_out< sc_logic > m_axi_base_ddr_addr_ARVALID;
    sc_in< sc_logic > m_axi_base_ddr_addr_ARREADY;
    sc_out< sc_uint<C_M_AXI_BASE_DDR_ADDR_ADDR_WIDTH> > m_axi_base_ddr_addr_ARADDR;
    sc_out< sc_uint<C_M_AXI_BASE_DDR_ADDR_ID_WIDTH> > m_axi_base_ddr_addr_ARID;
    sc_out< sc_lv<8> > m_axi_base_ddr_addr_ARLEN;
    sc_out< sc_lv<3> > m_axi_base_ddr_addr_ARSIZE;
    sc_out< sc_lv<2> > m_axi_base_ddr_addr_ARBURST;
    sc_out< sc_lv<2> > m_axi_base_ddr_addr_ARLOCK;
    sc_out< sc_lv<4> > m_axi_base_ddr_addr_ARCACHE;
    sc_out< sc_lv<3> > m_axi_base_ddr_addr_ARPROT;
    sc_out< sc_lv<4> > m_axi_base_ddr_addr_ARQOS;
    sc_out< sc_lv<4> > m_axi_base_ddr_addr_ARREGION;
    sc_out< sc_uint<C_M_AXI_BASE_DDR_ADDR_ARUSER_WIDTH> > m_axi_base_ddr_addr_ARUSER;
    sc_in< sc_logic > m_axi_base_ddr_addr_RVALID;
    sc_out< sc_logic > m_axi_base_ddr_addr_RREADY;
    sc_in< sc_uint<C_M_AXI_BASE_DDR_ADDR_DATA_WIDTH> > m_axi_base_ddr_addr_RDATA;
    sc_in< sc_logic > m_axi_base_ddr_addr_RLAST;
    sc_in< sc_uint<C_M_AXI_BASE_DDR_ADDR_ID_WIDTH> > m_axi_base_ddr_addr_RID;
    sc_in< sc_uint<C_M_AXI_BASE_DDR_ADDR_RUSER_WIDTH> > m_axi_base_ddr_addr_RUSER;
    sc_in< sc_lv<2> > m_axi_base_ddr_addr_RRESP;
    sc_in< sc_logic > m_axi_base_ddr_addr_BVALID;
    sc_out< sc_logic > m_axi_base_ddr_addr_BREADY;
    sc_in< sc_lv<2> > m_axi_base_ddr_addr_BRESP;
    sc_in< sc_uint<C_M_AXI_BASE_DDR_ADDR_ID_WIDTH> > m_axi_base_ddr_addr_BID;
    sc_in< sc_uint<C_M_AXI_BASE_DDR_ADDR_BUSER_WIDTH> > m_axi_base_ddr_addr_BUSER;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<32> > ap_var_for_const7;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<8> > ap_var_for_const9;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<3> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const5;
    sc_signal< sc_lv<64> > ap_var_for_const8;


    // Module declarations
    ddr_to_axis_reader_SD(sc_module_name name);
    SC_HAS_PROCESS(ddr_to_axis_reader_SD);

    ~ddr_to_axis_reader_SD();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    ddr_to_axis_reader_SD_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* ddr_to_axis_reader_SD_AXILiteS_s_axi_U;
    ddr_to_axis_reader_SD_base_ddr_addr_m_axi<64,32,5,16,16,16,16,C_M_AXI_BASE_DDR_ADDR_ID_WIDTH,C_M_AXI_BASE_DDR_ADDR_ADDR_WIDTH,C_M_AXI_BASE_DDR_ADDR_DATA_WIDTH,C_M_AXI_BASE_DDR_ADDR_AWUSER_WIDTH,C_M_AXI_BASE_DDR_ADDR_ARUSER_WIDTH,C_M_AXI_BASE_DDR_ADDR_WUSER_WIDTH,C_M_AXI_BASE_DDR_ADDR_RUSER_WIDTH,C_M_AXI_BASE_DDR_ADDR_BUSER_WIDTH,C_M_AXI_BASE_DDR_ADDR_TARGET_ADDR,C_M_AXI_BASE_DDR_ADDR_USER_VALUE,C_M_AXI_BASE_DDR_ADDR_PROT_VALUE,C_M_AXI_BASE_DDR_ADDR_CACHE_VALUE>* ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U;
    ddr_to_axis_reader_SD_buffer* buffer_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<13> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_30;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > base_address;
    sc_signal< sc_lv<32> > frame_buffer_dim;
    sc_signal< sc_lv<32> > frame_buffer_offset;
    sc_signal< sc_lv<8> > frame_buffer_number;
    sc_signal< sc_logic > update_intr;
    sc_signal< sc_logic > stereo_enabler;
    sc_signal< sc_lv<32> > inner_index;
    sc_signal< sc_lv<1> > guard_variable_for_ddr_to_axis_2;
    sc_signal< sc_lv<32> > FRAME_BUFFER_DIM_r;
    sc_signal< sc_lv<1> > guard_variable_for_ddr_to_axis;
    sc_signal< sc_lv<32> > FRAME_OFFSET;
    sc_signal< sc_lv<1> > guard_variable_for_ddr_to_axis_1;
    sc_signal< sc_lv<8> > FRAME_BUFFER_NUMBER_r;
    sc_signal< sc_lv<1> > guard_variable_for_ddr_to_axis_3;
    sc_signal< sc_lv<32> > BASE_ADDRESS_r;
    sc_signal< sc_lv<32> > luma_chroma_switch;
    sc_signal< sc_logic > outStream_channel_1_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp1_stg0_fsm_10;
    sc_signal< bool > ap_sig_118;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it0;
    sc_signal< sc_lv<1> > tmp_10_reg_1418;
    sc_signal< sc_lv<1> > tmp_18_reg_1422;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp2_stg0_fsm_11;
    sc_signal< bool > ap_sig_140;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp2_it0;
    sc_signal< sc_lv<1> > tmp_reg_1451;
    sc_signal< sc_logic > outstream_channel_2_V_TDATA_blk_n;
    sc_signal< sc_logic > base_ddr_addr_blk_n_AR;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_158;
    sc_signal< sc_lv<1> > exitcond1_fu_655_p2;
    sc_signal< sc_logic > base_ddr_addr_blk_n_R;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_8;
    sc_signal< bool > ap_sig_169;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_lv<1> > exitcond_reg_1404;
    sc_signal< sc_logic > base_ddr_addr_AWREADY;
    sc_signal< sc_logic > base_ddr_addr_WREADY;
    sc_signal< sc_logic > base_ddr_addr_ARVALID;
    sc_signal< sc_logic > base_ddr_addr_ARREADY;
    sc_signal< sc_lv<32> > base_ddr_addr_ARADDR;
    sc_signal< sc_logic > base_ddr_addr_RVALID;
    sc_signal< sc_logic > base_ddr_addr_RREADY;
    sc_signal< sc_lv<64> > base_ddr_addr_RDATA;
    sc_signal< sc_logic > base_ddr_addr_RLAST;
    sc_signal< sc_lv<1> > base_ddr_addr_RID;
    sc_signal< sc_lv<1> > base_ddr_addr_RUSER;
    sc_signal< sc_lv<2> > base_ddr_addr_RRESP;
    sc_signal< sc_logic > base_ddr_addr_BVALID;
    sc_signal< sc_lv<2> > base_ddr_addr_BRESP;
    sc_signal< sc_lv<1> > base_ddr_addr_BID;
    sc_signal< sc_lv<1> > base_ddr_addr_BUSER;
    sc_signal< sc_lv<10> > indvar_reg_395;
    sc_signal< sc_lv<10> > ap_reg_ppstg_indvar_reg_395_pp0_iter1;
    sc_signal< bool > ap_sig_300;
    sc_signal< sc_lv<13> > j_reg_407;
    sc_signal< sc_lv<13> > j1_reg_428;
    sc_signal< sc_lv<1> > stereo_enabler_read_reg_1341;
    sc_signal< sc_lv<32> > inner_index_load_reg_1345;
    sc_signal< sc_lv<32> > tmp_1_FRAME_BUFFER_NUMBER_loc_s_fu_561_p1;
    sc_signal< sc_lv<32> > tmp_1_FRAME_BUFFER_NUMBER_loc_s_reg_1372;
    sc_signal< sc_lv<32> > offset_fu_615_p2;
    sc_signal< sc_lv<20> > tmp_5_reg_1385;
    sc_signal< sc_lv<20> > i_1_fu_660_p2;
    sc_signal< sc_lv<20> > i_1_reg_1393;
    sc_signal< sc_logic > ap_sig_ioackin_base_ddr_addr_ARREADY;
    sc_signal< sc_lv<1> > exitcond_fu_700_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_1404_pp0_iter1;
    sc_signal< sc_lv<10> > indvar_next_fu_706_p2;
    sc_signal< sc_lv<10> > indvar_next_reg_1408;
    sc_signal< sc_lv<64> > base_ddr_addr_addr_read_reg_1413;
    sc_signal< sc_lv<1> > tmp_10_fu_717_p3;
    sc_signal< sc_logic > ap_sig_ioackin_outStream_channel_1_V_TREADY;
    sc_signal< sc_lv<1> > tmp_18_fu_729_p2;
    sc_signal< sc_lv<3> > tmp_71_fu_747_p1;
    sc_signal< sc_lv<3> > tmp_71_reg_1426;
    sc_signal< sc_lv<3> > tmp_52_fu_779_p1;
    sc_signal< sc_lv<3> > tmp_52_reg_1436;
    sc_signal< sc_lv<13> > j_4_fu_846_p2;
    sc_signal< sc_lv<1> > tmp_fu_1064_p3;
    sc_signal< sc_logic > ap_sig_ioackin_outstream_channel_2_V_TREADY;
    sc_signal< sc_lv<3> > tmp_11_fu_1072_p1;
    sc_signal< sc_lv<3> > tmp_11_reg_1455;
    sc_signal< sc_lv<2> > tmp_13_reg_1466;
    sc_signal< sc_lv<13> > j_2_fu_1101_p2;
    sc_signal< sc_lv<32> > offset_1_fu_1335_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st17_fsm_12;
    sc_signal< bool > ap_sig_403;
    sc_signal< sc_logic > ap_sig_cseq_ST_st8_fsm_7;
    sc_signal< bool > ap_sig_410;
    sc_signal< sc_logic > ap_sig_cseq_ST_st12_fsm_9;
    sc_signal< bool > ap_sig_422;
    sc_signal< sc_lv<9> > buffer_address0;
    sc_signal< sc_logic > buffer_ce0;
    sc_signal< sc_lv<64> > buffer_q0;
    sc_signal< sc_lv<9> > buffer_address1;
    sc_signal< sc_logic > buffer_ce1;
    sc_signal< sc_logic > buffer_we1;
    sc_signal< sc_lv<64> > buffer_q1;
    sc_signal< sc_lv<1> > FRAME_BUFFER_DIM_flag_phi_fu_293_p4;
    sc_signal< sc_lv<1> > guard_variable_for_ddr_to_axis_load_fu_453_p1;
    sc_signal< sc_lv<32> > FRAME_BUFFER_DIM_loc_phi_fu_304_p4;
    sc_signal< sc_lv<1> > FRAME_OFFSET_flag_phi_fu_314_p4;
    sc_signal< sc_lv<1> > guard_variable_for_ddr_to_axis_1_load_fu_468_p1;
    sc_signal< sc_lv<32> > FRAME_OFFSET_loc_phi_fu_325_p4;
    sc_signal< sc_lv<1> > FRAME_BUFFER_NUMBER_flag_phi_fu_335_p4;
    sc_signal< sc_lv<1> > guard_variable_for_ddr_to_axis_2_load_fu_483_p1;
    sc_signal< sc_lv<8> > FRAME_BUFFER_NUMBER_loc_phi_fu_346_p4;
    sc_signal< sc_lv<1> > BASE_ADDRESS_flag_phi_fu_356_p4;
    sc_signal< sc_lv<1> > guard_variable_for_ddr_to_axis_3_load_fu_498_p1;
    sc_signal< sc_lv<32> > BASE_ADDRESS_loc_phi_fu_367_p4;
    sc_signal< sc_lv<32> > offset1_reg_374;
    sc_signal< sc_lv<20> > i_reg_384;
    sc_signal< sc_lv<10> > indvar_phi_fu_399_p4;
    sc_signal< sc_lv<13> > j_3_fu_772_p2;
    sc_signal< sc_lv<13> > ap_reg_phiprechg_j_1_reg_418pp1_it0;
    sc_signal< sc_lv<13> > j_1_phi_fu_421_p4;
    sc_signal< sc_lv<64> > tmp_6_fu_712_p1;
    sc_signal< sc_lv<64> > gepindex264_cast_fu_761_p1;
    sc_signal< sc_lv<64> > gepindex2_cast_fu_841_p1;
    sc_signal< sc_lv<64> > gepindex276_cast_fu_1086_p1;
    sc_signal< sc_lv<64> > tmp_1_fu_666_p1;
    sc_signal< sc_logic > ap_reg_ioackin_base_ddr_addr_ARREADY;
    sc_signal< sc_lv<32> > storemerge_fu_686_p3;
    sc_signal< sc_lv<1> > p_FRAME_BUFFER_DIM_flag_fu_527_p2;
    sc_signal< sc_lv<1> > p_FRAME_OFFSET_flag_fu_541_p2;
    sc_signal< sc_lv<1> > p_FRAME_BUFFER_NUMBER_flag_fu_547_p2;
    sc_signal< sc_lv<32> > tmp_7_base_address_fu_571_p3;
    sc_signal< sc_lv<1> > p_BASE_ADDRESS_flag_fu_565_p2;
    sc_signal< sc_lv<32> > tmp_20_fu_735_p2;
    sc_signal< sc_lv<8> > tmp_88_fu_953_p1;
    sc_signal< sc_lv<8> > tmp_70_fu_1059_p1;
    sc_signal< sc_lv<8> > tmp_34_fu_1208_p1;
    sc_signal< sc_logic > ap_reg_ioackin_outStream_channel_1_V_TREADY;
    sc_signal< sc_logic > ap_reg_ioackin_outstream_channel_2_V_TREADY;
    sc_signal< sc_lv<29> > tmp_7_fu_513_p4;
    sc_signal< sc_lv<1> > p_FRAME_BUFFER_DIM_flag_fu_527_p1;
    sc_signal< sc_lv<1> > frame_buffer_dim_FRAME_BUFFER_s_fu_533_p0;
    sc_signal< sc_lv<1> > p_FRAME_OFFSET_flag_fu_541_p1;
    sc_signal< sc_lv<1> > p_FRAME_BUFFER_NUMBER_flag_fu_547_p1;
    sc_signal< sc_lv<1> > tmp_1_FRAME_BUFFER_NUMBER_loc_fu_553_p0;
    sc_signal< sc_lv<8> > tmp_1_FRAME_BUFFER_NUMBER_loc_fu_553_p3;
    sc_signal< sc_lv<1> > p_BASE_ADDRESS_flag_fu_565_p1;
    sc_signal< sc_lv<1> > tmp_7_base_address_fu_571_p0;
    sc_signal< sc_lv<32> > tmp_8_fu_523_p1;
    sc_signal< sc_lv<1> > frame_buffer_offset_FRAME_OFFS_fu_579_p0;
    sc_signal< sc_lv<1> > tmp_7_BASE_ADDRESS_loc_fu_587_p0;
    sc_signal< sc_lv<32> > tmp_s_fu_595_p0;
    sc_signal< sc_lv<32> > frame_buffer_offset_FRAME_OFFS_fu_579_p3;
    sc_signal< sc_lv<32> > tmp_s_fu_595_p2;
    sc_signal< sc_lv<29> > tmp_2_fu_601_p4;
    sc_signal< sc_lv<32> > tmp_9_fu_611_p1;
    sc_signal< sc_lv<32> > tmp_7_BASE_ADDRESS_loc_fu_587_p3;
    sc_signal< sc_lv<32> > frame_buffer_dim_FRAME_BUFFER_s_fu_533_p3;
    sc_signal< sc_lv<1> > tmp_3_fu_677_p2;
    sc_signal< sc_lv<32> > tmp_4_fu_681_p2;
    sc_signal< sc_lv<9> > gepindex62_cast_fu_751_p4;
    sc_signal< sc_lv<10> > tmp_53_fu_783_p4;
    sc_signal< sc_lv<14> > adjSize_fu_793_p1;
    sc_signal< sc_lv<14> > mem_index_gep_fu_797_p2;
    sc_signal< sc_lv<15> > adjSize55_cast_fu_803_p1;
    sc_signal< sc_lv<1> > addrCmp_fu_807_p2;
    sc_signal< sc_lv<15> > gepindex_fu_819_p2;
    sc_signal< sc_lv<1> > addrCmp1_fu_813_p2;
    sc_signal< sc_lv<15> > gepindex1_fu_825_p3;
    sc_signal< sc_lv<15> > gepindex2_fu_833_p3;
    sc_signal< sc_lv<6> > start_pos3_fu_852_p3;
    sc_signal< sc_lv<6> > end_pos3_fu_859_p2;
    sc_signal< sc_lv<7> > tmp_73_fu_871_p1;
    sc_signal< sc_lv<7> > tmp_74_fu_875_p1;
    sc_signal< sc_lv<1> > tmp_72_fu_865_p2;
    sc_signal< sc_lv<7> > tmp_76_fu_879_p2;
    sc_signal< sc_lv<7> > tmp_78_fu_891_p2;
    sc_signal< sc_lv<64> > grp_fu_439_p4;
    sc_signal< sc_lv<7> > tmp_77_fu_885_p2;
    sc_signal< sc_lv<7> > tmp_79_fu_897_p3;
    sc_signal< sc_lv<7> > tmp_81_fu_913_p3;
    sc_signal< sc_lv<7> > tmp_82_fu_921_p2;
    sc_signal< sc_lv<64> > tmp_80_fu_905_p3;
    sc_signal< sc_lv<64> > tmp_83_fu_927_p1;
    sc_signal< sc_lv<64> > tmp_84_fu_931_p1;
    sc_signal< sc_lv<64> > tmp_85_fu_935_p2;
    sc_signal< sc_lv<64> > tmp_86_fu_941_p2;
    sc_signal< sc_lv<64> > tmp_87_fu_947_p2;
    sc_signal< sc_lv<6> > start_pos_fu_958_p3;
    sc_signal< sc_lv<6> > end_pos2_fu_965_p2;
    sc_signal< sc_lv<7> > tmp_55_fu_977_p1;
    sc_signal< sc_lv<7> > tmp_56_fu_981_p1;
    sc_signal< sc_lv<1> > tmp_54_fu_971_p2;
    sc_signal< sc_lv<7> > tmp_58_fu_985_p2;
    sc_signal< sc_lv<7> > tmp_60_fu_997_p2;
    sc_signal< sc_lv<7> > tmp_59_fu_991_p2;
    sc_signal< sc_lv<7> > tmp_61_fu_1003_p3;
    sc_signal< sc_lv<7> > tmp_63_fu_1019_p3;
    sc_signal< sc_lv<7> > tmp_64_fu_1027_p2;
    sc_signal< sc_lv<64> > tmp_62_fu_1011_p3;
    sc_signal< sc_lv<64> > tmp_65_fu_1033_p1;
    sc_signal< sc_lv<64> > tmp_66_fu_1037_p1;
    sc_signal< sc_lv<64> > tmp_67_fu_1041_p2;
    sc_signal< sc_lv<64> > tmp_68_fu_1047_p2;
    sc_signal< sc_lv<64> > tmp_69_fu_1053_p2;
    sc_signal< sc_lv<9> > gepindex74_cast_fu_1076_p4;
    sc_signal< sc_lv<6> > start_pos1_fu_1107_p3;
    sc_signal< sc_lv<6> > end_pos_fu_1114_p2;
    sc_signal< sc_lv<7> > tmp_17_fu_1126_p1;
    sc_signal< sc_lv<7> > tmp_19_fu_1130_p1;
    sc_signal< sc_lv<1> > tmp_15_fu_1120_p2;
    sc_signal< sc_lv<7> > tmp_22_fu_1134_p2;
    sc_signal< sc_lv<7> > tmp_24_fu_1146_p2;
    sc_signal< sc_lv<7> > tmp_23_fu_1140_p2;
    sc_signal< sc_lv<7> > tmp_25_fu_1152_p3;
    sc_signal< sc_lv<7> > tmp_27_fu_1168_p3;
    sc_signal< sc_lv<7> > tmp_28_fu_1176_p2;
    sc_signal< sc_lv<64> > tmp_26_fu_1160_p3;
    sc_signal< sc_lv<64> > tmp_29_fu_1182_p1;
    sc_signal< sc_lv<64> > tmp_30_fu_1186_p1;
    sc_signal< sc_lv<64> > tmp_31_fu_1190_p2;
    sc_signal< sc_lv<64> > tmp_32_fu_1196_p2;
    sc_signal< sc_lv<64> > tmp_33_fu_1202_p2;
    sc_signal< sc_lv<3> > tmp_14_fu_1213_p2;
    sc_signal< sc_lv<6> > start_pos2_fu_1218_p3;
    sc_signal< sc_lv<6> > end_pos1_fu_1226_p2;
    sc_signal< sc_lv<7> > tmp_36_fu_1238_p1;
    sc_signal< sc_lv<7> > tmp_37_fu_1242_p1;
    sc_signal< sc_lv<1> > tmp_35_fu_1232_p2;
    sc_signal< sc_lv<7> > tmp_39_fu_1256_p2;
    sc_signal< sc_lv<7> > tmp_41_fu_1268_p2;
    sc_signal< sc_lv<64> > tmp_38_fu_1246_p4;
    sc_signal< sc_lv<7> > tmp_40_fu_1262_p2;
    sc_signal< sc_lv<7> > tmp_42_fu_1274_p3;
    sc_signal< sc_lv<7> > tmp_44_fu_1290_p3;
    sc_signal< sc_lv<7> > tmp_45_fu_1298_p2;
    sc_signal< sc_lv<64> > tmp_43_fu_1282_p3;
    sc_signal< sc_lv<64> > tmp_46_fu_1304_p1;
    sc_signal< sc_lv<64> > tmp_47_fu_1308_p1;
    sc_signal< sc_lv<64> > tmp_48_fu_1312_p2;
    sc_signal< sc_lv<64> > tmp_49_fu_1318_p2;
    sc_signal< sc_lv<64> > tmp_50_fu_1324_p2;
    sc_signal< sc_lv<13> > ap_NS_fsm;
    sc_signal< bool > ap_sig_163;
    sc_signal< bool > ap_sig_150;
    sc_signal< bool > ap_sig_570;
    sc_signal< bool > ap_sig_374;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<13> ap_ST_st1_fsm_0;
    static const sc_lv<13> ap_ST_st2_fsm_1;
    static const sc_lv<13> ap_ST_st3_fsm_2;
    static const sc_lv<13> ap_ST_st4_fsm_3;
    static const sc_lv<13> ap_ST_st5_fsm_4;
    static const sc_lv<13> ap_ST_st6_fsm_5;
    static const sc_lv<13> ap_ST_st7_fsm_6;
    static const sc_lv<13> ap_ST_st8_fsm_7;
    static const sc_lv<13> ap_ST_pp0_stg0_fsm_8;
    static const sc_lv<13> ap_ST_st12_fsm_9;
    static const sc_lv<13> ap_ST_pp1_stg0_fsm_10;
    static const sc_lv<13> ap_ST_pp2_stg0_fsm_11;
    static const sc_lv<13> ap_ST_st17_fsm_12;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_BASE_DDR_ADDR_TARGET_ADDR;
    static const int C_M_AXI_BASE_DDR_ADDR_USER_VALUE;
    static const int C_M_AXI_BASE_DDR_ADDR_PROT_VALUE;
    static const int C_M_AXI_BASE_DDR_ADDR_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<32> ap_const_lv32_200;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<20> ap_const_lv20_1;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<13> ap_const_lv13_1FFF;
    static const sc_lv<14> ap_const_lv14_4;
    static const sc_lv<10> ap_const_lv10_3FC;
    static const sc_lv<14> ap_const_lv14_204;
    static const sc_lv<15> ap_const_lv15_7FFC;
    static const sc_lv<15> ap_const_lv15_1FF;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<6> ap_const_lv6_7;
    static const sc_lv<7> ap_const_lv7_3F;
    static const sc_lv<64> ap_const_lv64_FFFFFFFFFFFFFFFF;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<13> ap_const_lv13_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<64> ap_const_lv64_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const8();
    void thread_ap_clk_no_reset_();
    void thread_BASE_ADDRESS_flag_phi_fu_356_p4();
    void thread_BASE_ADDRESS_loc_phi_fu_367_p4();
    void thread_FRAME_BUFFER_DIM_flag_phi_fu_293_p4();
    void thread_FRAME_BUFFER_DIM_loc_phi_fu_304_p4();
    void thread_FRAME_BUFFER_NUMBER_flag_phi_fu_335_p4();
    void thread_FRAME_BUFFER_NUMBER_loc_phi_fu_346_p4();
    void thread_FRAME_OFFSET_flag_phi_fu_314_p4();
    void thread_FRAME_OFFSET_loc_phi_fu_325_p4();
    void thread_addrCmp1_fu_813_p2();
    void thread_addrCmp_fu_807_p2();
    void thread_adjSize55_cast_fu_803_p1();
    void thread_adjSize_fu_793_p1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_reg_phiprechg_j_1_reg_418pp1_it0();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_118();
    void thread_ap_sig_140();
    void thread_ap_sig_150();
    void thread_ap_sig_158();
    void thread_ap_sig_163();
    void thread_ap_sig_169();
    void thread_ap_sig_30();
    void thread_ap_sig_300();
    void thread_ap_sig_374();
    void thread_ap_sig_403();
    void thread_ap_sig_410();
    void thread_ap_sig_422();
    void thread_ap_sig_570();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_8();
    void thread_ap_sig_cseq_ST_pp1_stg0_fsm_10();
    void thread_ap_sig_cseq_ST_pp2_stg0_fsm_11();
    void thread_ap_sig_cseq_ST_st12_fsm_9();
    void thread_ap_sig_cseq_ST_st17_fsm_12();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st8_fsm_7();
    void thread_ap_sig_ioackin_base_ddr_addr_ARREADY();
    void thread_ap_sig_ioackin_outStream_channel_1_V_TREADY();
    void thread_ap_sig_ioackin_outstream_channel_2_V_TREADY();
    void thread_base_ddr_addr_ARADDR();
    void thread_base_ddr_addr_ARVALID();
    void thread_base_ddr_addr_RREADY();
    void thread_base_ddr_addr_blk_n_AR();
    void thread_base_ddr_addr_blk_n_R();
    void thread_buffer_address0();
    void thread_buffer_address1();
    void thread_buffer_ce0();
    void thread_buffer_ce1();
    void thread_buffer_we1();
    void thread_end_pos1_fu_1226_p2();
    void thread_end_pos2_fu_965_p2();
    void thread_end_pos3_fu_859_p2();
    void thread_end_pos_fu_1114_p2();
    void thread_exitcond1_fu_655_p2();
    void thread_exitcond_fu_700_p2();
    void thread_frame_buffer_dim_FRAME_BUFFER_s_fu_533_p0();
    void thread_frame_buffer_dim_FRAME_BUFFER_s_fu_533_p3();
    void thread_frame_buffer_offset_FRAME_OFFS_fu_579_p0();
    void thread_frame_buffer_offset_FRAME_OFFS_fu_579_p3();
    void thread_gepindex1_fu_825_p3();
    void thread_gepindex264_cast_fu_761_p1();
    void thread_gepindex276_cast_fu_1086_p1();
    void thread_gepindex2_cast_fu_841_p1();
    void thread_gepindex2_fu_833_p3();
    void thread_gepindex62_cast_fu_751_p4();
    void thread_gepindex74_cast_fu_1076_p4();
    void thread_gepindex_fu_819_p2();
    void thread_grp_fu_439_p4();
    void thread_guard_variable_for_ddr_to_axis_1_load_fu_468_p1();
    void thread_guard_variable_for_ddr_to_axis_2_load_fu_483_p1();
    void thread_guard_variable_for_ddr_to_axis_3_load_fu_498_p1();
    void thread_guard_variable_for_ddr_to_axis_load_fu_453_p1();
    void thread_i_1_fu_660_p2();
    void thread_indvar_next_fu_706_p2();
    void thread_indvar_phi_fu_399_p4();
    void thread_j_1_phi_fu_421_p4();
    void thread_j_2_fu_1101_p2();
    void thread_j_3_fu_772_p2();
    void thread_j_4_fu_846_p2();
    void thread_mem_index_gep_fu_797_p2();
    void thread_offset_1_fu_1335_p2();
    void thread_offset_fu_615_p2();
    void thread_outStream_channel_1_V_TDATA();
    void thread_outStream_channel_1_V_TDATA_blk_n();
    void thread_outStream_channel_1_V_TVALID();
    void thread_outstream_channel_2_V_TDATA();
    void thread_outstream_channel_2_V_TDATA_blk_n();
    void thread_outstream_channel_2_V_TVALID();
    void thread_p_BASE_ADDRESS_flag_fu_565_p1();
    void thread_p_BASE_ADDRESS_flag_fu_565_p2();
    void thread_p_FRAME_BUFFER_DIM_flag_fu_527_p1();
    void thread_p_FRAME_BUFFER_DIM_flag_fu_527_p2();
    void thread_p_FRAME_BUFFER_NUMBER_flag_fu_547_p1();
    void thread_p_FRAME_BUFFER_NUMBER_flag_fu_547_p2();
    void thread_p_FRAME_OFFSET_flag_fu_541_p1();
    void thread_p_FRAME_OFFSET_flag_fu_541_p2();
    void thread_start_pos1_fu_1107_p3();
    void thread_start_pos2_fu_1218_p3();
    void thread_start_pos3_fu_852_p3();
    void thread_start_pos_fu_958_p3();
    void thread_storemerge_fu_686_p3();
    void thread_tmp_10_fu_717_p3();
    void thread_tmp_11_fu_1072_p1();
    void thread_tmp_14_fu_1213_p2();
    void thread_tmp_15_fu_1120_p2();
    void thread_tmp_17_fu_1126_p1();
    void thread_tmp_18_fu_729_p2();
    void thread_tmp_19_fu_1130_p1();
    void thread_tmp_1_FRAME_BUFFER_NUMBER_loc_fu_553_p0();
    void thread_tmp_1_FRAME_BUFFER_NUMBER_loc_fu_553_p3();
    void thread_tmp_1_FRAME_BUFFER_NUMBER_loc_s_fu_561_p1();
    void thread_tmp_1_fu_666_p1();
    void thread_tmp_20_fu_735_p2();
    void thread_tmp_22_fu_1134_p2();
    void thread_tmp_23_fu_1140_p2();
    void thread_tmp_24_fu_1146_p2();
    void thread_tmp_25_fu_1152_p3();
    void thread_tmp_26_fu_1160_p3();
    void thread_tmp_27_fu_1168_p3();
    void thread_tmp_28_fu_1176_p2();
    void thread_tmp_29_fu_1182_p1();
    void thread_tmp_2_fu_601_p4();
    void thread_tmp_30_fu_1186_p1();
    void thread_tmp_31_fu_1190_p2();
    void thread_tmp_32_fu_1196_p2();
    void thread_tmp_33_fu_1202_p2();
    void thread_tmp_34_fu_1208_p1();
    void thread_tmp_35_fu_1232_p2();
    void thread_tmp_36_fu_1238_p1();
    void thread_tmp_37_fu_1242_p1();
    void thread_tmp_38_fu_1246_p4();
    void thread_tmp_39_fu_1256_p2();
    void thread_tmp_3_fu_677_p2();
    void thread_tmp_40_fu_1262_p2();
    void thread_tmp_41_fu_1268_p2();
    void thread_tmp_42_fu_1274_p3();
    void thread_tmp_43_fu_1282_p3();
    void thread_tmp_44_fu_1290_p3();
    void thread_tmp_45_fu_1298_p2();
    void thread_tmp_46_fu_1304_p1();
    void thread_tmp_47_fu_1308_p1();
    void thread_tmp_48_fu_1312_p2();
    void thread_tmp_49_fu_1318_p2();
    void thread_tmp_4_fu_681_p2();
    void thread_tmp_50_fu_1324_p2();
    void thread_tmp_52_fu_779_p1();
    void thread_tmp_53_fu_783_p4();
    void thread_tmp_54_fu_971_p2();
    void thread_tmp_55_fu_977_p1();
    void thread_tmp_56_fu_981_p1();
    void thread_tmp_58_fu_985_p2();
    void thread_tmp_59_fu_991_p2();
    void thread_tmp_60_fu_997_p2();
    void thread_tmp_61_fu_1003_p3();
    void thread_tmp_62_fu_1011_p3();
    void thread_tmp_63_fu_1019_p3();
    void thread_tmp_64_fu_1027_p2();
    void thread_tmp_65_fu_1033_p1();
    void thread_tmp_66_fu_1037_p1();
    void thread_tmp_67_fu_1041_p2();
    void thread_tmp_68_fu_1047_p2();
    void thread_tmp_69_fu_1053_p2();
    void thread_tmp_6_fu_712_p1();
    void thread_tmp_70_fu_1059_p1();
    void thread_tmp_71_fu_747_p1();
    void thread_tmp_72_fu_865_p2();
    void thread_tmp_73_fu_871_p1();
    void thread_tmp_74_fu_875_p1();
    void thread_tmp_76_fu_879_p2();
    void thread_tmp_77_fu_885_p2();
    void thread_tmp_78_fu_891_p2();
    void thread_tmp_79_fu_897_p3();
    void thread_tmp_7_BASE_ADDRESS_loc_fu_587_p0();
    void thread_tmp_7_BASE_ADDRESS_loc_fu_587_p3();
    void thread_tmp_7_base_address_fu_571_p0();
    void thread_tmp_7_base_address_fu_571_p3();
    void thread_tmp_7_fu_513_p4();
    void thread_tmp_80_fu_905_p3();
    void thread_tmp_81_fu_913_p3();
    void thread_tmp_82_fu_921_p2();
    void thread_tmp_83_fu_927_p1();
    void thread_tmp_84_fu_931_p1();
    void thread_tmp_85_fu_935_p2();
    void thread_tmp_86_fu_941_p2();
    void thread_tmp_87_fu_947_p2();
    void thread_tmp_88_fu_953_p1();
    void thread_tmp_8_fu_523_p1();
    void thread_tmp_9_fu_611_p1();
    void thread_tmp_fu_1064_p3();
    void thread_tmp_s_fu_595_p0();
    void thread_tmp_s_fu_595_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
