Parsing PAO project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
Parsing PAO project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit vga_control is vhdl ...
WARNING:EDK:2221 - Project file C:\Projects\EDK_Trial_3\pcores/vga_control.prj
   already exists, will be overwrite and removed afterward ...
INFO:EDK:948 - Create temparary xst project file:
   C:\Projects\EDK_Trial_3\pcores/vga_control.prj
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/
ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/h
dl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/h
dl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl
/vhdl/interrupt_control.vhd" in Library interrupt_control_v2_01_a.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/h
dl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Projects/EDK_Trial_3/pcores/vga_control_v1_00_a/hdl/vhdl/user_logic.vhd" in
Library vga_control_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Projects/EDK_Trial_3/pcores/vga_control_v1_00_a/hdl/vhdl/vga_control.vhd" in
Library vga_control_v1_00_a.
Entity <vga_control> compiled.
Entity <vga_control> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = vga_control
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
WARNING:EDK:2579 - Unable to delete temparary project file
   C:\Projects\EDK_Trial_3\pcores\vga_control.prj : 13
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal VFBC_Cmd_Clk
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal VFBC_Wd_Clk
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal VFBC_Rd_Clk
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal VFBC_Cmd_Clk
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal VFBC_Wd_Clk
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal VFBC_Rd_Clk
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - SLAVE PLBV46 parameter is not defined
   in the HDL source
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Clk!
INFO:EDK:1631 - Infer bus clock [SPLB_Clk] for bus interface SPLB ...
ERROR:EDK:1987 - No port was associated to bus connector SPLB_Rst!
ERROR:EDK:1987 - No port was associated to bus connector PLB_abort!
ERROR:EDK:1987 - No port was associated to bus connector PLB_ABus!
ERROR:EDK:1987 - No port was associated to bus connector PLB_UABus!
ERROR:EDK:1987 - No port was associated to bus connector PLB_BE!
ERROR:EDK:1987 - No port was associated to bus connector PLB_busLock!
ERROR:EDK:1987 - No port was associated to bus connector PLB_lockErr!
ERROR:EDK:1987 - No port was associated to bus connector PLB_masterID!
ERROR:EDK:1987 - No port was associated to bus connector PLB_PAValid!
ERROR:EDK:1987 - No port was associated to bus connector PLB_rdPendPri!
ERROR:EDK:1987 - No port was associated to bus connector PLB_wrPendPri!
ERROR:EDK:1987 - No port was associated to bus connector PLB_rdPendReq!
ERROR:EDK:1987 - No port was associated to bus connector PLB_wrPendReq!
ERROR:EDK:1987 - No port was associated to bus connector PLB_rdBurst!
ERROR:EDK:1987 - No port was associated to bus connector PLB_rdPrim!
ERROR:EDK:1987 - No port was associated to bus connector PLB_reqPri!
ERROR:EDK:1987 - No port was associated to bus connector PLB_RNW!
ERROR:EDK:1987 - No port was associated to bus connector PLB_SAValid!
ERROR:EDK:1987 - No port was associated to bus connector PLB_MSize!
ERROR:EDK:1987 - No port was associated to bus connector PLB_size!
ERROR:EDK:1987 - No port was associated to bus connector PLB_TAttribute!
ERROR:EDK:1987 - No port was associated to bus connector PLB_type!
ERROR:EDK:1987 - No port was associated to bus connector PLB_wrBurst!
ERROR:EDK:1987 - No port was associated to bus connector PLB_wrDBus!
ERROR:EDK:1987 - No port was associated to bus connector PLB_wrPrim!
ERROR:EDK:1987 - No port was associated to bus connector Sl_addrAck!
ERROR:EDK:1987 - No port was associated to bus connector Sl_MBusy!
ERROR:EDK:1987 - No port was associated to bus connector Sl_MRdErr!
ERROR:EDK:1987 - No port was associated to bus connector Sl_MWrErr!
ERROR:EDK:1987 - No port was associated to bus connector Sl_MIRQ!
ERROR:EDK:1987 - No port was associated to bus connector Sl_rdBTerm!
ERROR:EDK:1987 - No port was associated to bus connector Sl_rdComp!
ERROR:EDK:1987 - No port was associated to bus connector Sl_rdDAck!
ERROR:EDK:1987 - No port was associated to bus connector Sl_rdDBus!
ERROR:EDK:1987 - No port was associated to bus connector Sl_rdWdAddr!
ERROR:EDK:1987 - No port was associated to bus connector Sl_rearbitrate!
ERROR:EDK:1987 - No port was associated to bus connector Sl_SSize!
ERROR:EDK:1987 - No port was associated to bus connector Sl_wait!
ERROR:EDK:1987 - No port was associated to bus connector Sl_wrBTerm!
ERROR:EDK:1987 - No port was associated to bus connector Sl_wrComp!
ERROR:EDK:1987 - No port was associated to bus connector Sl_wrDAck!
Copying file user_logic.vhd to
C:\Projects\EDK_Trial_3\pcores/vga_control_v1_00_a/hdl/vhdl/ ...
Copying file vga_control.vhd to
C:\Projects\EDK_Trial_3\pcores/vga_control_v1_00_a/hdl/vhdl/ ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under C:\Projects\EDK_Trial_3\pcores\vga_control_v1_00_a.

Summary:

  Logical library     : vga_control_v1_00_a
  Version             : 1.00.a
  Bus interface(s)    : SPLB 

The following sub-directories will be created:

  - vga_control_v1_00_a\data
  - vga_control_v1_00_a\hdl
  - vga_control_v1_00_a\hdl\vhdl


The following HDL source files will be copied into the
vga_control_v1_00_a\hdl\vhdl directory:

  - user_logic.vhd
  - vga_control.vhd

The following files will be created under the vga_control_v1_00_a\data
directory:

  - vga_control_v2_1_0.mpd
  - vga_control_v2_1_0.pao


