// Seed: 2376659628
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    output id_3,
    input id_4
    , id_6,
    input id_5
);
  assign id_1 = id_0;
  type_8(
      id_3, 1, 1
  );
  assign id_2 = 1 ^ id_6;
endmodule
