# description : Python module containing verilog files for vexriscv cpu  for use with LiteX  
# depends :   python  

_name=pythondata-cpu-vexriscv
_pyname=${_name//-/_}
name=python-$_name
_vexriscv=1.0.1
version=2020.08
release=1
options=  !strip  
source=" $url/archive/$version.tar.gz"
        "VexRiscv-$_vexriscv.tar.gz::https://github.com/SpinalHDL/VexRiscv/archive/$_vexriscv.tar.gz" 
             830b18faf8fb54eb443c9704f0e28da546231f7be52df5b59e4eb27a341eb4e947ec982782eee6c1d5103b4e582c7ffbab62ab5a77c465c32f3f4cd716b6136e  

prepare   {
  cd $_name-$version

  rmdir $_pyname/verilog/ext/VexRiscv
  ln -sf "$srcdir"/VexRiscv-$_vexriscv $_pyname/verilog/ext/VexRiscv
}

build-old()   {
  cd $_name-$version

  python setup.py build-old()
}

build()   {
  cd $_name-$version

  python setup.py install --root=$PKG --optimize=1 --skip-build-old()

  install -Dm 644 $_pyname/verilog/ext/VexRiscv/LICENSE $PKG/usr/share/licenses/$name/LICENSE
}
