Enables (nets)
-------
	Enable: i_axi_pkt_gen.un2_new_data_val_Z
	Enable: i_axi_pkt_chk.data_enable_d_Z
	Enable: i_reg_control_block.axi_state_o_3[0]
	Enable: i_axi_pkt_chk.N_4_i_0
	Enable: i_axi_pkt_chk.arid_pipe_awe1_Z
	Enable: i_axi_pkt_chk.arid_pipe_awe0_Z
	Enable: i_axi_pkt_chk.rlast_d_Z
	Enable: i_axi_pkt_chk.un2_gen_new_value_Z
	Enable: i_axi_pkt_chk.data_error_latch_0_0_Z
	Enable: i_ds_col_pkt_chk.rdy_and_valid_d2_Z
	Enable: i_ds_col_pkt_chk.fail_low_counte
	Enable: i_ds_col_pkt_chk.total_low_carry_Z
	Enable: i_ds_col_pkt_chk.match_low_carry_Z
	Enable: i_ds_col_pkt_chk.fail_low_carry_Z
	Enable: i_ds_col_pkt_chk.rdy_and_valid_d1_Z
	Enable: i_ds_col_pkt_chk.N_732_i_0
	Enable: i_ds_col_pkt_chk.N_47_mux_i_0
	Enable: i_ds_col_pkt_chk.un1_chk_state_0_sqmuxa_2_i_0
	Enable: i_ds_col_pkt_chk.N_744_i_0
	Enable: i_axi_bram_rsp.xact_wr_en12_Z
	Enable: i_axi_bram_rsp.axi_if_mas.rreadykeep
	Enable: i_axi_bram_rsp.N_11
	Enable: i_axi_bram_rsp.N_13
	Enable: i_axi_bram_rsp.N_25
	Enable: i_axi_bram_rsp.N_29_i_Z
	Enable: i_axi_bram_rsp.N_8_i_0_Z
	Enable: i_axi_bram_rsp.N_6418_i_0
	Enable: i_axi_bram_rsp.N_14_i_0
	Enable: i_axi_bram_rsp.xact_ar_len_4_0_0__buff_2
	Enable: i_ds_row_pkt_chk.N_725_i_0_RR_DUP_51
	Enable: i_ds_row_pkt_chk.N_725_i_0_RR_DUP_53
	Enable: i_ds_row_pkt_chk.N_725_i_0_RR_DUP_52
	Enable: i_ds_row_pkt_gen.un1_start_edge_detect6_i_0_RR_DUP_5
	Enable: i_axi_bram_rsp.N_14_i_0_RR_DUP_8
	Enable: i_ds_row_pkt_gen.un1_start_edge_detect6_i_0_RR_DUP_4
	Enable: i_axi_bram_rsp.N_14_i_0_RR_DUP_7
	Enable: i_ds_row_pkt_gen.un1_start_edge_detect6_i_0_RR_DUP_3
	Enable: i_axi_bram_rsp.N_14_i_0_RR_DUP_6
	Enable: i_ds_row_pkt_gen.un1_start_edge_detect6_i_0_RR_DUP_2
	Enable: i_ds_row_pkt_gen.un1_start_edge_detect6_i_0_RR_DUP_0
	Enable: i_ds_row_pkt_gen.un1_start_edge_detect6_i_0_RR_DUP_1
	Enable: i_ds_row_pkt_gen.N_30_i_0_RR_DUP_42
	Enable: i_ds_row_pkt_gen.N_30_i_0_RR_DUP_43
	Enable: i_ds_row_pkt_gen.N_30_i_0_RR_DUP_44
	Enable: i_ds_row_pkt_gen.data_stream_reg3_RR_DUP_38
	Enable: i_ds_row_pkt_gen.data_stream_reg3_RR_DUP_37
	Enable: i_ds_row_pkt_gen.data_stream_reg3_RR_DUP_36
	Enable: i_ds_col_pkt_chk.N_744_i_0_RR_DUP_35
	Enable: i_ds_col_pkt_chk.N_744_i_0_RR_DUP_34
	Enable: i_ds_col_pkt_chk.N_744_i_0_RR_DUP_33
	Enable: i_ds_col_pkt_gen.un1_start_edge_detect16_i_0_RR_DUP_26
	Enable: i_ds_col_pkt_gen.un1_start_edge_detect16_i_0_RR_DUP_25
	Enable: i_ds_col_pkt_gen.un1_start_edge_detect16_i_0_RR_DUP_24
	Enable: i_ds_col_pkt_gen.if_data_stream.valid_8_1_Z_RR_DUP_23
	Enable: i_ds_col_pkt_gen.if_data_stream.valid_8_1_Z_RR_DUP_22
	Enable: i_ds_col_pkt_gen.if_data_stream.valid_8_1_Z_RR_DUP_21
	Enable: i_ds_col_pkt_gen.data_stream_reg8_Z_RR_DUP_20
	Enable: i_ds_col_pkt_gen.data_stream_reg8_Z_RR_DUP_19
	Enable: i_ds_col_pkt_gen.data_stream_reg8_Z_RR_DUP_18
	Enable: i_ds_row_pkt_chk.i1_i_RR_DUP_14
	Enable: i_ds_row_pkt_chk.i1_i_RR_DUP_13
	Enable: i_axi_bram_rsp.N_14_i_0_RR_DUP_10
	Enable: i_axi_bram_rsp.N_14_i_0_RR_DUP_9
	Enable: i_axi_pkt_gen_wr_state[5]
	Enable: i_axi_pkt_gen_wr_state[1]
	Enable: un1_start_d_h_1_Z
	Enable: reg_rstn
	Enable: nap_send_rstn
	Enable: axi_slave_if.arready
	Enable: i_axi_pkt_gen_wr_state_8_sqmuxa
	Enable: un1_start_d_v_1_Z
	Enable: N_42
	Enable: i5_mux
	Enable: i_ds_col_pkt_chk.i1_i_RR_DUP_2
	Enable: N_1867_i_0
	Enable: N_170_i_0
	Enable: test_gen_count_4_0_0__buff_2
	Enable: i_axi_pkt_gen_un1_wr_state_7_i_0
	Enable: N_161_i_0
	Enable: N_1872_i_0
	Enable: N_166_i_0
	Enable: i_axi_pkt_gen_wr_state_8_sqmuxa_0
	Enable: i_axi_pkt_chk_ar_state[0]
	Enable: i_ds_row_pkt_gen.data_stream_reg3
	Enable: i_ds_row_pkt_gen.N_5
	Enable: i_ds_row_pkt_gen.N_36_i_0
	Enable: i_ds_row_pkt_gen.un1_start_edge_detect6_i_0
	Enable: i_ds_row_pkt_gen.N_30_i_0
	Enable: i_ds_row_pkt_chk.start_edge_detect_mod[0]
	Enable: i_ds_row_pkt_chk.rdy_and_valid_d2_Z
	Enable: i_ds_row_pkt_chk.fail_low_counte
	Enable: i_ds_row_pkt_chk.total_low_carry_Z
	Enable: i_ds_row_pkt_chk.match_low_carry_Z
	Enable: i_ds_row_pkt_chk.fail_low_carry_Z
	Enable: i_ds_row_pkt_chk.i1_i
	Enable: i_ds_row_pkt_chk.rdy_and_valid_d1_Z
	Enable: i_ds_row_pkt_chk.N_713_i_0
	Enable: i_ds_row_pkt_chk.un1_chk_state_0_sqmuxa_2_i_0
	Enable: i_ds_row_pkt_chk.N_47_mux_i_0
	Enable: i_ds_row_pkt_chk.N_725_i_0
	Enable: i_reg_control_block.axi_state_0_sqmuxa_2
	Enable: i_reg_control_block.user_regs_out_pre_pipe_9_2
	Enable: i_reg_control_block.user_regs_out_pre_pipe_0_2
	Enable: i_reg_control_block.user_regs_out_pre_pipe_2_2
	Enable: i_reg_control_block.axi_state_1_sqmuxa_2
	Enable: i_reg_control_block.un1_axi_state43_2_i_0
	Enable: i_reg_control_block.un1_axi_state43_i_0
	Enable: i_axi_pkt_chk.un2_gen_new_value_Z_RR_DUP_61
	Enable: i_axi_pkt_chk.un2_gen_new_value_Z_RR_DUP_60
	Enable: i_ds_col_pkt_gen.start_edge_detectkeep
	Enable: i_ds_col_pkt_gen.data_stream_reg8_Z
	Enable: i_ds_col_pkt_gen.if_data_stream.valid_8_1_Z
	Enable: i_ds_col_pkt_gen.N_5
	Enable: i_ds_col_pkt_gen.if_data_stream.valid13_i_0
	Enable: i_ds_col_pkt_gen.un1_start_edge_detect16_i_0
	Enable: i_ds_col_pkt_chk.start_edge_detect_mod[0]
	Enable: i_ds_col_pkt_chk.i1_i_RR_DUP_77
	Enable: i_axi_bram_rsp.xact_wr_en12_Z_RR_DUP_65
	Enable: i_axi_bram_rsp.xact_wr_en12_Z_RR_DUP_64
	Enable: i_axi_pkt_gen.un2_new_data_val_Z_RR_DUP_62

Resets (nets)
------
	Reset: i_reg_control_block.reg_addr_i_0[4]
	Reset: i_reg_control_block.axi_state_i_0[0]
	Reset: i_reg_control_block.wready_Z[0]
	Reset: i_reg_control_block.reg_addr[25]
	Reset: i_reg_control_block.reg_addr[4]
	Reset: i_axi_pkt_chk.data_match_ret_3_Z
	Reset: i_axi_pkt_chk.new_data_read_3d_Z
	Reset: i_ds_col_pkt_chk.i1_i
	Reset: i_ds_col_pkt_chk.N_743_i_0
	Reset: i_ds_col_pkt_chk.pkt_error_pipe_ret_3_Z
	Reset: i_axi_bram_rsp.xact_rd_availkeep[1]
	Reset: i_axi_bram_rsp.N_7820_i
	Reset: i_axi_bram_rsp.xact_wlast_3_i
	Reset: pll_chk_clk_lock_ipin_net
	Reset: pll_send_clk_lock_ipin_net
	Reset: i_ds_row_pkt_chk.N_724_i_0_RR_DUP_48
	Reset: i_ds_row_pkt_chk.N_724_i_0_RR_DUP_49
	Reset: N_210_mux_i_0_RR_DUP_55
	Reset: i_ds_row_pkt_chk.N_724_i_0_RR_DUP_50
	Reset: N_210_mux_i_0_RR_DUP_54
	Reset: i_ds_row_pkt_gen.i_data_gen.dout_int5_RR_DUP_46
	Reset: i_ds_row_pkt_gen.i_data_gen.dout_int5_RR_DUP_45
	Reset: i_ds_col_pkt_chk.N_743_i_0_RR_DUP_32
	Reset: i_ds_col_pkt_chk.N_743_i_0_RR_DUP_31
	Reset: i_ds_col_pkt_chk.N_743_i_0_RR_DUP_30
	Reset: i_ds_col_pkt_gen.i_data_gen.dout_int13_Z_RR_DUP_29
	Reset: i_ds_col_pkt_gen.i_data_gen.dout_int13_Z_RR_DUP_28
	Reset: i_ds_col_pkt_gen.i_data_gen.dout_int13_Z_RR_DUP_27
	Reset: i_ds_row_pkt_chk.i1_i_RR_DUP_14
	Reset: i_ds_row_pkt_chk.i1_i_RR_DUP_13
	Reset: i_ds_row_pkt_chk.i1_i_RR_DUP_12
	Reset: i_ds_row_pkt_chk.i1_i_RR_DUP_11
	Reset: axi_if.rready_mod[0]
	Reset: reg_rstn
	Reset: start_h_send
	Reset: start_v_send
	Reset: nap_row_ds_tx_1.ready
	Reset: nap_row_ds_rx_2.valid
	Reset: start_h_chk_pipe
	Reset: nap_chk_rstn
	Reset: nap_send_rstn
	Reset: nap_col_ds_rx_4.valid
	Reset: axi_slave_if.rlast
	Reset: fifo_full
	Reset: N_3_i
	Reset: d_N_8_mux
	Reset: i_ds_col_pkt_chk.i1_i_RR_DUP_2
	Reset: continuous_test_i_0
	Reset: N_210_mux_i_0
	Reset: reset_pipe[31]
	Reset: i_reset_processor_reg.un2_master_rstn
	Reset: i_ds_row_pkt_gen.i_data_gen.dout_int5_RR_DUP_47
	Reset: i_ds_row_pkt_gen.i_data_gen.dout_int5
	Reset: i_ds_row_pkt_chk.fail_low_count[1]
	Reset: i_ds_row_pkt_chk.match_low_count[15]
	Reset: i_ds_row_pkt_chk.total_low_count[9]
	Reset: i_ds_row_pkt_chk.pkt_sample_mod[0]
	Reset: i_ds_row_pkt_chk.N_724_i_0
	Reset: i_ds_row_pkt_chk.pkt_error_pipe_ret_3_Z
	Reset: i_reg_control_block.awready_i
	Reset: i_reg_control_block.N_131
	Reset: i_reg_control_block.rresp56_13_0_a2_1_6
	Reset: i_reg_control_block.bresp48_3
	Reset: i_reg_control_block.awready8keep
	Reset: i_reg_control_block.i_reset_n_o
	Reset: i_reg_control_block.N_121
	Reset: i_reg_control_block.wready_0
	Reset: i_ds_col_pkt_gen.i_data_gen.dout_int13_Z
	Reset: i_ds_col_pkt_chk.fail_low_count[1]
	Reset: i_ds_col_pkt_chk.match_low_count[15]
	Reset: i_ds_col_pkt_chk.total_low_count[9]
	Reset: i_ds_col_pkt_chk.pkt_sample_mod[0]
	Reset: i_ds_col_pkt_chk.i1_i_RR_DUP_77
