Beigne, E., Clermidy, F., Lhermet, H., Miermont, S., Thonnart, Y., Tran, X., Valaentina, A., Varreau, D., Vivet, P., Popon, X., et al. 2009. An asynchronous power aware and adaptive NoC-based circuit. IEEE J. Solid-State Circ. 44, 4, 1107--1177.
Salvatore Carta , Andrea Alimonda , Alessandro Pisano , Andrea Acquaviva , Luca Benini, A control theoretic approach to energy-efficient pipelined computation in MPSoCs, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.4, p.27-es, September 2007[doi>10.1145/1274858.1274865]
Salvatore Carta , Andrea Alimonda , Alessandro Pisano , Andrea Acquaviva , Luca Benini, A control theoretic approach to energy-efficient pipelined computation in MPSoCs, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.4, p.27-es, September 2007[doi>10.1145/1274858.1274865]
Clermidy, F., Bernard, C., Lemaire, R., Martin, J., Miro-Panades, I., Thonnart, Y., Vivet, P., and Wehn, N. 2010. MAGALI: A network-on-chip based multi-core system-on-chip for mimo 4g sdr. In Proceedings of the IEEE International Conference on IC Design and Technology (ICICDT'10). 74--77.
Dighe, S., Vangal, S., Aseron, P., Kumar, S., Jacob, T., Bowman, K., Howard, J., Tschanz, J., Erraguntla, V., Borkar, N., et al. 2010. Within-Die variation-aware dynamic-voltage-frequency scaling core mapping and thread hopping for an 80-core processor. In Proceedings of the IEEE Solid-State Circuits Conference (Digest of Technical Papers). 174--175.
Siddharth Garg , Diana Marculescu , Radu Marculescu, Custom feedback control: enabling truly scalable on-chip power management for MPSoCs, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA[doi>10.1145/1840845.1840939]
Nathan Goulding-Hotta , Jack Sampson , Ganesh Venkatesh , Saturnino Garcia , Joe Auricchio , Po-Chao Huang , Manish Arora , Siddhartha Nath , Vikram Bhatt , Jonathan Babb , Steven Swanson , Michael Taylor, The GreenDroid Mobile Application Processor: An Architecture for Silicon's Dark Future, IEEE Micro, v.31 n.2, p.86-95, March 2011[doi>10.1109/MM.2011.18]
Wooyoung Jang , Duo Ding , David Z. Pan, A voltage-frequency island aware energy optimization framework for networks-on-chip, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Keskin, G., Li, X., and Pileggi, L. 2006. Active on-die suppression of power supply noise. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC'06). 813--816.
Kim, W., Gupta, M., Wei, G., and Brooks, D. 2008. System level analysis of fast,per-core dvfs using on-chip switching regulators. In Proceedings of the 14<sup>th</sup> International Symposium on High Performance Computer Architecture (HPCA'08). 123--134.
Kuo, B. 1992. Digital Control Systems. Oxford University Press, New York.
Diana Marculescu , Siddharth Garg, System-level process-driven variability analysis for single and multiple voltage-frequency island systems, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233611]
Andrey V. Mezhiba , Eby G. Friedman, Scaling trends of on-chip power distribution noise, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.4, p.386-394, April 2004[doi>10.1109/TVLSI.2004.825834]
Koushik Niyogi , Diana Marculescu, Speed and voltage selection for GALS systems based on voltage/frequency islands, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120852]
Umit Y. Ogras , Radu Marculescu , Diana Marculescu, Variation-adaptive feedback control for networks-on-chip with multiple clock domains, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391627]
Royden, H. 1968. Real Analysis. Macmillan, New York.
Salihundam, P., Jain, S., Jacob, T., Kumar, S., Erraguntla, V., Hoskote, Y., Vangal, S., Ruhl, G., and Borkar, N. 2011. A 2 th/s 6.times.4 mesh network for a single-chip cloud computer with dvfs in 45 nm cmos. IEEE J. Solid-State Circ. 46, 4, 757--766.
Phillip Stanley-Marbell , Diana Marculescu, Sunflower: full-system, embedded, microarchitecture evaluation, Proceedings of the 2nd international conference on High performance embedded architectures and compilers, January 28-30, 2007, Ghent, Belgium
Truong, D., Cheng, W., Mohsenin, T., Yu, Z., Jacobson, T., Landge, G., Meeuwsen, M., Watnik, C., Mejia, P., Tran, A., et al. 2008. A 167-processor 65 nm computational platform with per-processor dynamic supply voltage and dynamic clock frequency scaling. In Proceedings of the IEEE Symposium on VLSI Circuits. 22--23.
Yefu Wang , Kai Ma , Xiaorui Wang, Temperature-constrained power control for chip multiprocessors with online model estimation, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009[doi>10.1145/1555815.1555794]
Chris Wilkerson , Hongliang Gao , Alaa R. Alameldeen , Zeshan Chishti , Muhammad Khellah , Shih-Lien Lu, Trading off Cache Capacity for Reliability to Enable Low Voltage Operation, ACM SIGARCH Computer Architecture News, v.36 n.3, p.203-214, June 2008[doi>10.1145/1394608.1382139]
Qiang Wu , Philo Juang , Margaret Martonosi , Douglas W. Clark, Formal online methods for voltage/frequency control in multiple clock domain microprocessors, ACM SIGARCH Computer Architecture News, v.32 n.5, December 2004[doi>10.1145/1037947.1024423]
Zanini, F., Atienza, D., Benini, L, and de Micheli, G. 2009. Multicore thermal management with model predictive control. In Proceedings of the European Conference on Circuit Theory and Design (ECCTD'09). 711--714.
Wei Zhao , Yu Cao, New Generation of Predictive Technology Model for Sub-45nm Design Exploration, Proceedings of the 7th International Symposium on Quality Electronic Design, p.585-590, March 27-29, 2006[doi>10.1109/ISQED.2006.91]
