INFO-FLOW: Workspace /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1 opened at Tue Jul 09 12:48:28 CEST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu3eg-sbva484-1-e 
Execute       create_platform xczu3eg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
Command       create_platform done; 0.86 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.98 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.99 sec.
Execute   set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
Execute     create_platform xczu3eg-sbva484-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] Analyzing design file '../Archivos_Fuente/mmult/mmult_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../Archivos_Fuente/mmult/mmult_accel.cpp as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang ../Archivos_Fuente/mmult/mmult_accel.cpp -foptimization-record-file=/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 > /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.cpp.clang.out.log 2> /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.cpp.clang.err.log 
Command       ap_eval done; 0.14 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top mmult_hw_wrapped -name=mmult_hw_wrapped 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 > /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/clang.out.log 2> /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.46 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/.systemc_flag -fix-errors /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.4 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/all.directive.json -fix-errors /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.58 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.36 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.66 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.7 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.4 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 > /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.pp.0.cpp.clang.out.log 2> /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.46 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.34 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.58 seconds; current allocated memory: 132.496 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_accel.g.bc -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.0.bc > /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.47 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.47 sec.
Execute       run_link_or_opt -opt -out /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mmult_hw_wrapped -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mmult_hw_wrapped -reflow-float-conversion -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.86 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.86 sec.
Execute       run_link_or_opt -out /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mmult_hw_wrapped 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mmult_hw_wrapped -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=mmult_hw_wrapped -mllvm -hls-db-dir -mllvm /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 > /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.26 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_120_9' is marked as complete unroll implied by the pipeline pragma (../Archivos_Fuente/mmult/mmult_accel.cpp:120:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_6' is marked as complete unroll implied by the pipeline pragma (../Archivos_Fuente/mmult/mmult_accel.cpp:102:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_89_3' is marked as complete unroll implied by the pipeline pragma (../Archivos_Fuente/mmult/mmult_accel.cpp:89:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_9' (../Archivos_Fuente/mmult/mmult_accel.cpp:120:22) in function 'mmult_hw_wrapped' completely with a factor of 1 (../Archivos_Fuente/mmult/mmult_accel.cpp:68:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_6' (../Archivos_Fuente/mmult/mmult_accel.cpp:102:22) in function 'mmult_hw_wrapped' completely with a factor of 1 (../Archivos_Fuente/mmult/mmult_accel.cpp:68:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_89_3' (../Archivos_Fuente/mmult/mmult_accel.cpp:89:21) in function 'mmult_hw_wrapped' completely with a factor of 1 (../Archivos_Fuente/mmult/mmult_accel.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'dataflow_func(float (*) [32], float (*) [32], float (*) [32], int, int)' into 'mmult_hw(float (*) [32], float (*) [32], float (*) [32])' (../Archivos_Fuente/mmult/mmult_accel.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'mmult_hw(float (*) [32], float (*) [32], float (*) [32])' into 'mmult_hw_wrapped(hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul>, 0>&)' (../Archivos_Fuente/mmult/mmult_accel.cpp:68:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<32>s.i32' into 'mmult_hw_wrapped(hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'mmult_hw_wrapped(hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'mmult_hw_wrapped(hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'mmult_hw_wrapped(hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint<32>s' into 'mmult_hw_wrapped(hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'mmult_hw_wrapped(hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'mmult_hw_wrapped(hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'mmult_hw_wrapped(hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 4ul, 5ul, 5ul>, 0>&)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.62 seconds. CPU system time: 0.33 seconds. Elapsed time: 4 seconds; current allocated memory: 133.621 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 133.621 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mmult_hw_wrapped -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.0.bc -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 141.305 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.1.bc -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 150.770 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.g.1.bc to /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.o.1.bc -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'L2' (../Archivos_Fuente/mmult/mmult_accel.cpp:49) in function 'mmult_hw_wrapped' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L2' (../Archivos_Fuente/mmult/mmult_accel.cpp:49) in function 'mmult_hw_wrapped' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L3' (../Archivos_Fuente/mmult/mmult_accel.cpp:34) in function 'mmult_hw_wrapped' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'L4' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'mmult_hw_wrapped' completely with a factor of 32.
WARNING: [HLS 200-805] An internal stream 'sum_v' (../Archivos_Fuente/mmult/mmult_accel.cpp:32) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
Command         transform done; 0.14 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 184.355 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.o.2.bc -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_1' (../Archivos_Fuente/mmult/mmult_accel.cpp:83:27) in function 'mmult_hw_wrapped'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_4' (../Archivos_Fuente/mmult/mmult_accel.cpp:96:27) in function 'mmult_hw_wrapped'.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (../Archivos_Fuente/mmult/mmult_accel.cpp:48:14) in function 'mmult_hw_wrapped'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_7' (../Archivos_Fuente/mmult/mmult_accel.cpp:113:28) in function 'mmult_hw_wrapped'.
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../Archivos_Fuente/mmult/mmult_accel.cpp:91:15)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (../Archivos_Fuente/mmult/mmult_accel.cpp:104:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (../Archivos_Fuente/mmult/mmult_accel.cpp:41:14)
Command         transform done; 0.22 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 219.738 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.63 sec.
Command     elaborate done; 8.21 sec.
Execute     ap_eval exec zip -j /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'mmult_hw_wrapped' ...
Execute       ap_set_top_model mmult_hw_wrapped 
Execute       get_model_list mmult_hw_wrapped -filter all-wo-channel -topdown 
Execute       preproc_iomode -model mmult_hw_wrapped 
Execute       preproc_iomode -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 
Execute       preproc_iomode -model mmult_hw_wrapped_Pipeline_L1_L2 
Execute       preproc_iomode -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 
Execute       preproc_iomode -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 
Execute       get_model_list mmult_hw_wrapped -filter all-wo-channel 
INFO-FLOW: Model list for configure: mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 mmult_hw_wrapped_Pipeline_L1_L2 mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 mmult_hw_wrapped
INFO-FLOW: Configuring Module : mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 ...
Execute       set_default_model mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 
Execute       apply_spec_resource_limit mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 
INFO-FLOW: Configuring Module : mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 ...
Execute       set_default_model mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 
Execute       apply_spec_resource_limit mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 
INFO-FLOW: Configuring Module : mmult_hw_wrapped_Pipeline_L1_L2 ...
Execute       set_default_model mmult_hw_wrapped_Pipeline_L1_L2 
Execute       apply_spec_resource_limit mmult_hw_wrapped_Pipeline_L1_L2 
INFO-FLOW: Configuring Module : mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 ...
Execute       set_default_model mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 
Execute       apply_spec_resource_limit mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 
INFO-FLOW: Configuring Module : mmult_hw_wrapped ...
Execute       set_default_model mmult_hw_wrapped 
Execute       apply_spec_resource_limit mmult_hw_wrapped 
INFO-FLOW: Model list for preprocess: mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 mmult_hw_wrapped_Pipeline_L1_L2 mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 mmult_hw_wrapped
INFO-FLOW: Preprocessing Module: mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 ...
Execute       set_default_model mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 
Execute       cdfg_preprocess -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 
Execute       rtl_gen_preprocess mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 
INFO-FLOW: Preprocessing Module: mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 ...
Execute       set_default_model mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 
Execute       cdfg_preprocess -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 
Execute       rtl_gen_preprocess mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 
INFO-FLOW: Preprocessing Module: mmult_hw_wrapped_Pipeline_L1_L2 ...
Execute       set_default_model mmult_hw_wrapped_Pipeline_L1_L2 
Execute       cdfg_preprocess -model mmult_hw_wrapped_Pipeline_L1_L2 
Execute       rtl_gen_preprocess mmult_hw_wrapped_Pipeline_L1_L2 
INFO-FLOW: Preprocessing Module: mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 ...
Execute       set_default_model mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 
Execute       cdfg_preprocess -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 
Execute       rtl_gen_preprocess mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 
INFO-FLOW: Preprocessing Module: mmult_hw_wrapped ...
Execute       set_default_model mmult_hw_wrapped 
Execute       cdfg_preprocess -model mmult_hw_wrapped 
Execute       rtl_gen_preprocess mmult_hw_wrapped 
INFO-FLOW: Model list for synthesis: mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 mmult_hw_wrapped_Pipeline_L1_L2 mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 mmult_hw_wrapped
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 
Execute       schedule -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1_VITIS_LOOP_84_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_83_1_VITIS_LOOP_84_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 220.535 MB.
Execute       syn_report -verbosereport -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2.sched.adb -f 
INFO-FLOW: Finish scheduling mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2.
Execute       set_default_model mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 
Execute       bind -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 220.535 MB.
Execute       syn_report -verbosereport -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2.bind.adb -f 
INFO-FLOW: Finish binding mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 
Execute       schedule -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_4_VITIS_LOOP_97_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_96_4_VITIS_LOOP_97_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 220.879 MB.
Execute       syn_report -verbosereport -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5.sched.adb -f 
INFO-FLOW: Finish scheduling mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5.
Execute       set_default_model mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 
Execute       bind -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 220.879 MB.
Execute       syn_report -verbosereport -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5.bind.adb -f 
INFO-FLOW: Finish binding mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_hw_wrapped_Pipeline_L1_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmult_hw_wrapped_Pipeline_L1_L2 
Execute       schedule -model mmult_hw_wrapped_Pipeline_L1_L2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'L1_L2'.
WARNING: [HLS 200-880] The II Violation in module 'mmult_hw_wrapped_Pipeline_L1_L2' (loop 'L1_L2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('sum_v_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('sum_v_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'mmult_hw_wrapped_Pipeline_L1_L2' (loop 'L1_L2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('sum_v_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('sum_v_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'mmult_hw_wrapped_Pipeline_L1_L2' (loop 'L1_L2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('sum_v_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('sum_v_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'mmult_hw_wrapped_Pipeline_L1_L2' (loop 'L1_L2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('sum_v_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) and fifo write operation ('sum_v_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'mmult_hw_wrapped_Pipeline_L1_L2' (loop 'L1_L2'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between fifo read operation ('sum_v_read_4', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo write operation ('sum_v_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'mmult_hw_wrapped_Pipeline_L1_L2' (loop 'L1_L2'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between fifo read operation ('sum_v_read_20', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo write operation ('sum_v_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'mmult_hw_wrapped_Pipeline_L1_L2' (loop 'L1_L2'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0) between fifo read operation ('sum_v_read_28', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo write operation ('sum_v_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'mmult_hw_wrapped_Pipeline_L1_L2' (loop 'L1_L2'): Unable to enforce a carried dependence constraint (II = 61, distance = 1, offset = 0) between fifo read operation ('sum_v_read_30', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo write operation ('sum_v_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
WARNING: [HLS 200-880] The II Violation in module 'mmult_hw_wrapped_Pipeline_L1_L2' (loop 'L1_L2'): Unable to enforce a carried dependence constraint (II = 62, distance = 1, offset = 0) between fifo read operation ('sum_v_read_31', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) and fifo write operation ('sum_v_write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_v' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 63, Depth = 198, loop 'L1_L2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.63 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.67 seconds; current allocated memory: 236.074 MB.
Execute       syn_report -verbosereport -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_L1_L2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.76 sec.
Execute       db_write -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_L1_L2.sched.adb -f 
INFO-FLOW: Finish scheduling mmult_hw_wrapped_Pipeline_L1_L2.
Execute       set_default_model mmult_hw_wrapped_Pipeline_L1_L2 
Execute       bind -model mmult_hw_wrapped_Pipeline_L1_L2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.34 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 236.074 MB.
Execute       syn_report -verbosereport -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_L1_L2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.46 sec.
Execute       db_write -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_L1_L2.bind.adb -f 
INFO-FLOW: Finish binding mmult_hw_wrapped_Pipeline_L1_L2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 
Execute       schedule -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_7_VITIS_LOOP_114_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_113_7_VITIS_LOOP_114_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 236.074 MB.
Execute       syn_report -verbosereport -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8.sched.adb -f 
INFO-FLOW: Finish scheduling mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8.
Execute       set_default_model mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 
Execute       bind -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 236.074 MB.
Execute       syn_report -verbosereport -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8.bind.adb -f 
INFO-FLOW: Finish binding mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_hw_wrapped' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmult_hw_wrapped 
Execute       schedule -model mmult_hw_wrapped 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 236.074 MB.
Execute       syn_report -verbosereport -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped.sched.adb -f 
INFO-FLOW: Finish scheduling mmult_hw_wrapped.
Execute       set_default_model mmult_hw_wrapped 
Execute       bind -model mmult_hw_wrapped 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 236.074 MB.
Execute       syn_report -verbosereport -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped.bind.adb -f 
INFO-FLOW: Finish binding mmult_hw_wrapped.
Execute       get_model_list mmult_hw_wrapped -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 
Execute       rtl_gen_preprocess mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 
Execute       rtl_gen_preprocess mmult_hw_wrapped_Pipeline_L1_L2 
Execute       rtl_gen_preprocess mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 
Execute       rtl_gen_preprocess mmult_hw_wrapped 
INFO-FLOW: Model list for RTL generation: mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 mmult_hw_wrapped_Pipeline_L1_L2 mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 mmult_hw_wrapped
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 -top_prefix mmult_hw_wrapped_ -sub_prefix mmult_hw_wrapped_ -mg_file /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 236.074 MB.
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 -style xilinx -f -lang vhdl -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/syn/vhdl/mmult_hw_wrapped_mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 
Execute       gen_rtl mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 -style xilinx -f -lang vlog -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/syn/verilog/mmult_hw_wrapped_mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 
Execute       syn_report -csynth -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/syn/report/mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/syn/report/mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 -f -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2.adb 
Execute       db_write -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 -bindview -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 -p /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 -top_prefix mmult_hw_wrapped_ -sub_prefix mmult_hw_wrapped_ -mg_file /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 236.074 MB.
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 -style xilinx -f -lang vhdl -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/syn/vhdl/mmult_hw_wrapped_mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 
Execute       gen_rtl mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 -style xilinx -f -lang vlog -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/syn/verilog/mmult_hw_wrapped_mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 
Execute       syn_report -csynth -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/syn/report/mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/syn/report/mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 -f -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5.adb 
Execute       db_write -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 -bindview -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 -p /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_hw_wrapped_Pipeline_L1_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mmult_hw_wrapped_Pipeline_L1_L2 -top_prefix mmult_hw_wrapped_ -sub_prefix mmult_hw_wrapped_ -mg_file /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_L1_L2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_hw_wrapped_Pipeline_L1_L2' pipeline 'L1_L2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_hw_wrapped_Pipeline_L1_L2'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 236.074 MB.
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmult_hw_wrapped_Pipeline_L1_L2 -style xilinx -f -lang vhdl -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/syn/vhdl/mmult_hw_wrapped_mmult_hw_wrapped_Pipeline_L1_L2 
Execute       gen_rtl mmult_hw_wrapped_Pipeline_L1_L2 -style xilinx -f -lang vlog -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/syn/verilog/mmult_hw_wrapped_mmult_hw_wrapped_Pipeline_L1_L2 
Execute       syn_report -csynth -model mmult_hw_wrapped_Pipeline_L1_L2 -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/syn/report/mmult_hw_wrapped_Pipeline_L1_L2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mmult_hw_wrapped_Pipeline_L1_L2 -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/syn/report/mmult_hw_wrapped_Pipeline_L1_L2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mmult_hw_wrapped_Pipeline_L1_L2 -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_L1_L2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.5 sec.
Execute       db_write -model mmult_hw_wrapped_Pipeline_L1_L2 -f -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_L1_L2.adb 
Execute       db_write -model mmult_hw_wrapped_Pipeline_L1_L2 -bindview -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info mmult_hw_wrapped_Pipeline_L1_L2 -p /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_L1_L2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 -top_prefix mmult_hw_wrapped_ -sub_prefix mmult_hw_wrapped_ -mg_file /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8' pipeline 'VITIS_LOOP_113_7_VITIS_LOOP_114_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 242.113 MB.
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 -style xilinx -f -lang vhdl -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/syn/vhdl/mmult_hw_wrapped_mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 
Execute       gen_rtl mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 -style xilinx -f -lang vlog -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/syn/verilog/mmult_hw_wrapped_mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 
Execute       syn_report -csynth -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/syn/report/mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/syn/report/mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 -f -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8.adb 
Execute       db_write -model mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 -bindview -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 -p /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_hw_wrapped' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mmult_hw_wrapped -top_prefix  -sub_prefix mmult_hw_wrapped_ -mg_file /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw_wrapped/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw_wrapped/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw_wrapped/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw_wrapped/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw_wrapped/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw_wrapped/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw_wrapped/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw_wrapped/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw_wrapped/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw_wrapped/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw_wrapped/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw_wrapped/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw_wrapped/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw_wrapped/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult_hw_wrapped' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_hw_wrapped'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 242.730 MB.
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmult_hw_wrapped -istop -style xilinx -f -lang vhdl -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/syn/vhdl/mmult_hw_wrapped 
Execute       gen_rtl mmult_hw_wrapped -istop -style xilinx -f -lang vlog -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/syn/verilog/mmult_hw_wrapped 
Execute       syn_report -csynth -model mmult_hw_wrapped -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/syn/report/mmult_hw_wrapped_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mmult_hw_wrapped -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/syn/report/mmult_hw_wrapped_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mmult_hw_wrapped -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -model mmult_hw_wrapped -f -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped.adb 
Execute       db_write -model mmult_hw_wrapped -bindview -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mmult_hw_wrapped -p /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped 
Execute       export_constraint_db -f -tool general -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped.constraint.tcl 
Execute       syn_report -designview -model mmult_hw_wrapped -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped.design.xml 
Command       syn_report done; 0.17 sec.
Execute       syn_report -csynthDesign -model mmult_hw_wrapped -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model mmult_hw_wrapped -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model mmult_hw_wrapped -o /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks mmult_hw_wrapped 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain mmult_hw_wrapped 
INFO-FLOW: Model list for RTL component generation: mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 mmult_hw_wrapped_Pipeline_L1_L2 mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 mmult_hw_wrapped
INFO-FLOW: Handling components in module [mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2] ... 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2.compgen.tcl 
INFO-FLOW: Found component mmult_hw_wrapped_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mmult_hw_wrapped_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5] ... 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5.compgen.tcl 
INFO-FLOW: Found component mmult_hw_wrapped_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mmult_hw_wrapped_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mmult_hw_wrapped_Pipeline_L1_L2] ... 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_L1_L2.compgen.tcl 
INFO-FLOW: Found component mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component mmult_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model mmult_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component mmult_hw_wrapped_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mmult_hw_wrapped_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8] ... 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8.compgen.tcl 
INFO-FLOW: Found component mmult_hw_wrapped_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mmult_hw_wrapped_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mmult_hw_wrapped] ... 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped.compgen.tcl 
INFO-FLOW: Found component mmult_hw_wrapped_a_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model mmult_hw_wrapped_a_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component mmult_hw_wrapped_out_RAM_AUTO_1R1W.
INFO-FLOW: Append model mmult_hw_wrapped_out_RAM_AUTO_1R1W
INFO-FLOW: Found component mmult_hw_wrapped_fifo_w32_d2_S.
INFO-FLOW: Append model mmult_hw_wrapped_fifo_w32_d2_S
INFO-FLOW: Found component mmult_hw_wrapped_CONTROL_BUS_s_axi.
INFO-FLOW: Append model mmult_hw_wrapped_CONTROL_BUS_s_axi
INFO-FLOW: Found component mmult_hw_wrapped_regslice_both.
INFO-FLOW: Append model mmult_hw_wrapped_regslice_both
INFO-FLOW: Found component mmult_hw_wrapped_regslice_both.
INFO-FLOW: Append model mmult_hw_wrapped_regslice_both
INFO-FLOW: Found component mmult_hw_wrapped_regslice_both.
INFO-FLOW: Append model mmult_hw_wrapped_regslice_both
INFO-FLOW: Found component mmult_hw_wrapped_regslice_both.
INFO-FLOW: Append model mmult_hw_wrapped_regslice_both
INFO-FLOW: Found component mmult_hw_wrapped_regslice_both.
INFO-FLOW: Append model mmult_hw_wrapped_regslice_both
INFO-FLOW: Found component mmult_hw_wrapped_regslice_both.
INFO-FLOW: Append model mmult_hw_wrapped_regslice_both
INFO-FLOW: Found component mmult_hw_wrapped_regslice_both.
INFO-FLOW: Append model mmult_hw_wrapped_regslice_both
INFO-FLOW: Found component mmult_hw_wrapped_regslice_both.
INFO-FLOW: Append model mmult_hw_wrapped_regslice_both
INFO-FLOW: Found component mmult_hw_wrapped_regslice_both.
INFO-FLOW: Append model mmult_hw_wrapped_regslice_both
INFO-FLOW: Found component mmult_hw_wrapped_regslice_both.
INFO-FLOW: Append model mmult_hw_wrapped_regslice_both
INFO-FLOW: Found component mmult_hw_wrapped_regslice_both.
INFO-FLOW: Append model mmult_hw_wrapped_regslice_both
INFO-FLOW: Found component mmult_hw_wrapped_regslice_both.
INFO-FLOW: Append model mmult_hw_wrapped_regslice_both
INFO-FLOW: Found component mmult_hw_wrapped_regslice_both.
INFO-FLOW: Append model mmult_hw_wrapped_regslice_both
INFO-FLOW: Found component mmult_hw_wrapped_regslice_both.
INFO-FLOW: Append model mmult_hw_wrapped_regslice_both
INFO-FLOW: Append model mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2
INFO-FLOW: Append model mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5
INFO-FLOW: Append model mmult_hw_wrapped_Pipeline_L1_L2
INFO-FLOW: Append model mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8
INFO-FLOW: Append model mmult_hw_wrapped
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: mmult_hw_wrapped_flow_control_loop_pipe_sequential_init mmult_hw_wrapped_flow_control_loop_pipe_sequential_init mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1 mmult_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1 mmult_hw_wrapped_flow_control_loop_pipe_sequential_init mmult_hw_wrapped_flow_control_loop_pipe_sequential_init mmult_hw_wrapped_a_RAM_1WNR_AUTO_1R1W mmult_hw_wrapped_out_RAM_AUTO_1R1W mmult_hw_wrapped_fifo_w32_d2_S mmult_hw_wrapped_CONTROL_BUS_s_axi mmult_hw_wrapped_regslice_both mmult_hw_wrapped_regslice_both mmult_hw_wrapped_regslice_both mmult_hw_wrapped_regslice_both mmult_hw_wrapped_regslice_both mmult_hw_wrapped_regslice_both mmult_hw_wrapped_regslice_both mmult_hw_wrapped_regslice_both mmult_hw_wrapped_regslice_both mmult_hw_wrapped_regslice_both mmult_hw_wrapped_regslice_both mmult_hw_wrapped_regslice_both mmult_hw_wrapped_regslice_both mmult_hw_wrapped_regslice_both mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 mmult_hw_wrapped_Pipeline_L1_L2 mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 mmult_hw_wrapped
INFO-FLOW: Generating /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model mmult_hw_wrapped_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mmult_hw_wrapped_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model mmult_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model mmult_hw_wrapped_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mmult_hw_wrapped_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mmult_hw_wrapped_a_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model mmult_hw_wrapped_out_RAM_AUTO_1R1W
INFO-FLOW: To file: write model mmult_hw_wrapped_fifo_w32_d2_S
INFO-FLOW: To file: write model mmult_hw_wrapped_CONTROL_BUS_s_axi
INFO-FLOW: To file: write model mmult_hw_wrapped_regslice_both
INFO-FLOW: To file: write model mmult_hw_wrapped_regslice_both
INFO-FLOW: To file: write model mmult_hw_wrapped_regslice_both
INFO-FLOW: To file: write model mmult_hw_wrapped_regslice_both
INFO-FLOW: To file: write model mmult_hw_wrapped_regslice_both
INFO-FLOW: To file: write model mmult_hw_wrapped_regslice_both
INFO-FLOW: To file: write model mmult_hw_wrapped_regslice_both
INFO-FLOW: To file: write model mmult_hw_wrapped_regslice_both
INFO-FLOW: To file: write model mmult_hw_wrapped_regslice_both
INFO-FLOW: To file: write model mmult_hw_wrapped_regslice_both
INFO-FLOW: To file: write model mmult_hw_wrapped_regslice_both
INFO-FLOW: To file: write model mmult_hw_wrapped_regslice_both
INFO-FLOW: To file: write model mmult_hw_wrapped_regslice_both
INFO-FLOW: To file: write model mmult_hw_wrapped_regslice_both
INFO-FLOW: To file: write model mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2
INFO-FLOW: To file: write model mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5
INFO-FLOW: To file: write model mmult_hw_wrapped_Pipeline_L1_L2
INFO-FLOW: To file: write model mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8
INFO-FLOW: To file: write model mmult_hw_wrapped
INFO-FLOW: Generating /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/vhdl' dstVlogDir='/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/vlog' tclDir='/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db' modelList='mmult_hw_wrapped_flow_control_loop_pipe_sequential_init
mmult_hw_wrapped_flow_control_loop_pipe_sequential_init
mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1
mmult_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1
mmult_hw_wrapped_flow_control_loop_pipe_sequential_init
mmult_hw_wrapped_flow_control_loop_pipe_sequential_init
mmult_hw_wrapped_a_RAM_1WNR_AUTO_1R1W
mmult_hw_wrapped_out_RAM_AUTO_1R1W
mmult_hw_wrapped_fifo_w32_d2_S
mmult_hw_wrapped_CONTROL_BUS_s_axi
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2
mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5
mmult_hw_wrapped_Pipeline_L1_L2
mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8
mmult_hw_wrapped
' expOnly='0'
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2.compgen.tcl 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5.compgen.tcl 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_L1_L2.compgen.tcl 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8.compgen.tcl 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_wrapped_a_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_wrapped_out_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'sum_v_U(mmult_hw_wrapped_fifo_w32_d2_S)' using Shift Registers.
Execute         source ./CONTROL_BUS.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 247.648 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='mmult_hw_wrapped_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='mmult_hw_wrapped_flow_control_loop_pipe_sequential_init
mmult_hw_wrapped_flow_control_loop_pipe_sequential_init
mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1
mmult_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1
mmult_hw_wrapped_flow_control_loop_pipe_sequential_init
mmult_hw_wrapped_flow_control_loop_pipe_sequential_init
mmult_hw_wrapped_a_RAM_1WNR_AUTO_1R1W
mmult_hw_wrapped_out_RAM_AUTO_1R1W
mmult_hw_wrapped_fifo_w32_d2_S
mmult_hw_wrapped_CONTROL_BUS_s_axi
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_regslice_both
mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2
mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5
mmult_hw_wrapped_Pipeline_L1_L2
mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8
mmult_hw_wrapped
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped.tbgen.tcl 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped.compgen.dataonly.tcl 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped.rtl_wrap.cfg.tcl 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2.tbgen.tcl 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5.tbgen.tcl 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_L1_L2.tbgen.tcl 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8.tbgen.tcl 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped.tbgen.tcl 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/mmult_hw_wrapped.constraint.tcl 
Execute       sc_get_clocks mmult_hw_wrapped 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/impl/misc/mmult_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source /home/andresitocc99/Documentos/GitHub/SSEE_Xilinx/Vitis_HLS/mmult/solution1/impl/misc/mmult_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME CONTROL_BUS_s_axi_U SOURCE {} VARIABLE {} MODULE mmult_hw_wrapped LOOP {} BUNDLEDNAME CONTROL_BUS DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST mmult_hw_wrapped MODULE2INSTS {mmult_hw_wrapped mmult_hw_wrapped mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_fu_90 mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5_fu_109 mmult_hw_wrapped_Pipeline_L1_L2 grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_128 mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8_fu_136} INST2MODULE {mmult_hw_wrapped mmult_hw_wrapped grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_fu_90 mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5_fu_109 mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_128 mmult_hw_wrapped_Pipeline_L1_L2 grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8_fu_136 mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8} INSTDATA {mmult_hw_wrapped {DEPTH 1 CHILDREN {grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_fu_90 grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5_fu_109 grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_128 grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8_fu_136}} grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_fu_90 {DEPTH 2 CHILDREN {}} grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5_fu_109 {DEPTH 2 CHILDREN {}} grp_mmult_hw_wrapped_Pipeline_L1_L2_fu_128 {DEPTH 2 CHILDREN {}} grp_mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8_fu_136 {DEPTH 2 CHILDREN {}}} MODULEDATA {mmult_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_1_fu_129_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:83 VARIABLE add_ln83_1 LOOP VITIS_LOOP_83_1_VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_141_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:83 VARIABLE add_ln83 LOOP VITIS_LOOP_83_1_VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_185_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_83_1_VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_205_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:84 VARIABLE add_ln84 LOOP VITIS_LOOP_83_1_VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mmult_hw_wrapped_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_97_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_1_fu_129_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:96 VARIABLE add_ln96_1 LOOP VITIS_LOOP_96_4_VITIS_LOOP_97_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_141_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:96 VARIABLE add_ln96 LOOP VITIS_LOOP_96_4_VITIS_LOOP_97_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_185_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:104 VARIABLE add_ln104 LOOP VITIS_LOOP_96_4_VITIS_LOOP_97_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_205_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:97 VARIABLE add_ln97 LOOP VITIS_LOOP_96_4_VITIS_LOOP_97_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mmult_hw_wrapped_Pipeline_L1_L2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_1_fu_815_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:48 VARIABLE add_ln48_1 LOOP L1_L2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_827_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:48 VARIABLE add_ln48 LOOP L1_L2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_911_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE add_ln35 LOOP L1_L2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_1_fu_957_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE add_ln35_1 LOOP L1_L2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_2_fu_1005_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE add_ln35_2 LOOP L1_L2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_3_fu_1056_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE add_ln35_3 LOOP L1_L2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_4_fu_1109_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE add_ln35_4 LOOP L1_L2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_5_fu_1161_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE add_ln35_5 LOOP L1_L2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_6_fu_1258_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE add_ln35_6 LOOP L1_L2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_7_fu_1311_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE add_ln35_7 LOOP L1_L2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_8_fu_1363_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE add_ln35_8 LOOP L1_L2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_9_fu_1415_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE add_ln35_9 LOOP L1_L2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_10_fu_1467_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE add_ln35_10 LOOP L1_L2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_1667_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:41 VARIABLE add_ln41 LOOP L1_L2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_1 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_2 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_3 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_4 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_5 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_6 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_7 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_8 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_9 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_s LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_10 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_11 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_12 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_13 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_14 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_15 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_16 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_17 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_18 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_19 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_20 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_21 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_22 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_23 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_24 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_25 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_26 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_27 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_28 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_29 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U18 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:35 VARIABLE mul_i_i_30 LOOP L1_L2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_1 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_2 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_3 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_4 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_5 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_6 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_7 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_8 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_9 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_s LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_10 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_11 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_12 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_13 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_14 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_15 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_16 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_17 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_18 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_19 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_20 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_21 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_22 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_23 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_24 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_25 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_26 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_27 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_28 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_29 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U17 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:39 VARIABLE p_sum_1_30 LOOP L1_L2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_877_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:49 VARIABLE add_ln49 LOOP L1_L2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 5 BRAM 0 URAM 0}} mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_1_fu_149_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:113 VARIABLE add_ln113_1 LOOP VITIS_LOOP_113_7_VITIS_LOOP_114_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_161_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_113_7_VITIS_LOOP_114_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_fu_225_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:122 VARIABLE add_ln122 LOOP VITIS_LOOP_113_7_VITIS_LOOP_114_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_248_p2 SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_113_7_VITIS_LOOP_114_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mmult_hw_wrapped {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_v_fifo_U SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:32 VARIABLE sum_v LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME a_U SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:78 VARIABLE a LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME b_U SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:79 VARIABLE b LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_U SOURCE ../Archivos_Fuente/mmult/mmult_accel.cpp:80 VARIABLE out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 5 BRAM 6 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 256.680 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult_hw_wrapped.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult_hw_wrapped.
Execute       syn_report -model mmult_hw_wrapped -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 146.24 MHz
Command     autosyn done; 6.29 sec.
Command   csynth_design done; 14.54 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.72 seconds. CPU system time: 1.05 seconds. Elapsed time: 14.54 seconds; current allocated memory: -909.160 MB.
Command ap_source done; 15.66 sec.
Execute cleanup_all 
