Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto fe6827eec09642be81d17414ce1ade88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot comparator_testbench2_behav xil_defaultlib.comparator_testbench2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.two_bit_comp [two_bit_comp_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator_testbench2
Built simulation snapshot comparator_testbench2_behav
