Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr  7 02:50:49 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7s25
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               5 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             121 |           53 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------------------+-------------------------+------------------+----------------+--------------+
|   Clock Signal   |              Enable Signal              |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-----------------------------------------+-------------------------+------------------+----------------+--------------+
|  i_Clk_IBUF_BUFG | cu/cu_clock/initialize_fetch_reg_4[0]   | registers/Reg_SP/i_nRst |                4 |              4 |         1.00 |
|  i_Clk_IBUF_BUFG |                                         | registers/Reg_SP/i_nRst |                4 |              5 |         1.25 |
|  i_Clk_IBUF_BUFG | i_Enable_IBUF                           | registers/Reg_SP/i_nRst |                1 |              5 |         5.00 |
|  i_Clk_IBUF_BUFG | instruction_register/i_Enable[0]        | registers/Reg_SP/i_nRst |                5 |              8 |         1.60 |
|  i_Clk_IBUF_BUFG | instruction_register/o_Data_reg[0]_1[0] | registers/Reg_SP/i_nRst |                2 |              8 |         4.00 |
|  i_Clk_IBUF_BUFG | instruction_register/o_Data_reg[4]_5[0] | registers/Reg_SP/i_nRst |                3 |              8 |         2.67 |
|  i_Clk_IBUF_BUFG | instruction_register/o_Data_reg[3]_4[0] | registers/Reg_SP/i_nRst |                3 |              8 |         2.67 |
|  i_Clk_IBUF_BUFG | instruction_register/o_Data_reg[4]_6[0] | registers/Reg_SP/i_nRst |                4 |              8 |         2.00 |
|  i_Clk_IBUF_BUFG | instruction_register/o_Data_reg[3]_6[0] | registers/Reg_SP/i_nRst |                2 |              8 |         4.00 |
|  i_Clk_IBUF_BUFG | instruction_register/o_Data_reg[3]_5[0] | registers/Reg_SP/i_nRst |                2 |              8 |         4.00 |
|  i_Clk_IBUF_BUFG | instruction_register/o_Data_reg[3]_7[0] | registers/Reg_SP/i_nRst |                2 |              8 |         4.00 |
|  i_Clk_IBUF_BUFG | cu/cu_clock/handling_interrupt_reg_4[0] | registers/Reg_SP/i_nRst |                3 |              8 |         2.67 |
|  i_Clk_IBUF_BUFG | cu/cu_clock/o_Step_reg[3]_14[0]         | registers/Reg_SP/i_nRst |                3 |              8 |         2.67 |
|  i_Clk_IBUF_BUFG | instruction_register/E[0]               | registers/Reg_SP/i_nRst |               11 |             16 |         1.45 |
|  i_Clk_IBUF_BUFG | cu/cu_clock/E[0]                        | registers/Reg_SP/i_nRst |                8 |             16 |         2.00 |
+------------------+-----------------------------------------+-------------------------+------------------+----------------+--------------+


