
---------- Begin Simulation Statistics ----------
simSeconds                                   0.209136                       # Number of seconds simulated (Second)
simTicks                                 209135748000                       # Number of ticks simulated (Tick)
finalTick                                209135748000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1675.03                       # Real time elapsed on the host (Second)
hostTickRate                                124854866                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8958340                       # Number of bytes of host memory used (Byte)
simInsts                                    137675339                       # Number of instructions simulated (Count)
simOps                                      255861416                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    82193                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     152750                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage     0.900000                       # Voltage in Volts (Volt)
system.cpu0.numCycles                       209135749                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              1.519050                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.658306                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      298774552                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                   21457                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     286386510                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                297138                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined            42934587                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined         72803775                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved               7891                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          194303502                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.473913                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.220624                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                115560288     59.47%     59.47% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                 14839462      7.64%     67.11% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                 14240402      7.33%     74.44% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 11985509      6.17%     80.61% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                 10980321      5.65%     86.26% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  9047603      4.66%     90.92% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  8922873      4.59%     95.51% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  5403172      2.78%     98.29% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  3323872      1.71%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            194303502                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                3507047     83.24%     83.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     83.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     83.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     83.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     83.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     83.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     83.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     83.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     83.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     83.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     83.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                    39      0.00%     83.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     83.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                 22403      0.53%     83.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                    78      0.00%     83.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                  1606      0.04%     83.81% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                 3703      0.09%     83.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     83.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     83.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     83.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                 353      0.01%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%     83.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                434647     10.32%     94.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite               147634      3.50%     97.73% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead            68217      1.62%     99.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           27618      0.66%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass      3434789      1.20%      1.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu    215816109     75.36%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult       106178      0.04%     76.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv        31423      0.01%     76.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd       288373      0.10%     76.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            2      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt           65      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            6      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv           38      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd        17283      0.01%     76.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu       404517      0.14%     76.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp        13790      0.00%     76.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt       148262      0.05%     76.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc       828808      0.29%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift        10539      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd          347      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            1      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt          944      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           10      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult          366      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead     43847648     15.31%     92.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite     19375087      6.77%     99.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead       756174      0.26%     99.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      1305751      0.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     286386510                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.369381                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            4213345                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.014712                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               763307917                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites              336917337                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses      278711966                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                  8279088                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                 4837918                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses         3943198                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                  282969359                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                     4195707                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                  2103760                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                        1305391                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                       14832247                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads      46316828                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores     21554544                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads      1836020                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores      1516931                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch         6933      0.02%      0.02% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return      2283317      6.14%      6.16% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect      1235241      3.32%      9.48% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect       954423      2.57%     12.04% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond     30020203     80.71%     92.76% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond      1268865      3.41%     96.17% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     96.17% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond      1425837      3.83%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total      37194819                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch         6292      0.08%      0.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return       506093      6.46%      6.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect       212186      2.71%      9.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect       200249      2.56%     11.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond      6166332     78.77%     90.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond       347172      4.43%     95.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     95.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond       390200      4.98%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total      7828524                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch         1499      0.12%      0.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return         9627      0.79%      0.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect        33831      2.79%      3.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect        90641      7.47%     11.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond       869442     71.67%     82.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond        34180      2.82%     85.66% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     85.66% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond       173921     14.34%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total      1213141                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch          641      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return      1777224      6.05%      6.05% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect      1023055      3.48%      9.54% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect       754174      2.57%     12.11% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond     23853868     81.23%     93.33% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond       921693      3.14%     96.47% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     96.47% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond      1035637      3.53%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total     29366292                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch          641      0.06%      0.06% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return         2750      0.26%      0.32% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect        24141      2.29%      2.61% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect        76580      7.27%      9.88% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond       766482     72.77%     82.66% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond        16642      1.58%     84.24% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     84.24% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond       166001     15.76%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total      1053237                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget     25017448     67.26%     67.26% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB      8138605     21.88%     89.14% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS      2283317      6.14%     95.28% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect      1755449      4.72%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total     37194819                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch       776396     64.35%     64.35% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return       329761     27.33%     91.68% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect         9627      0.80%     92.48% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect        90786      7.52%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total      1206570                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted         30027103                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken      5943213                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect          1213141                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss         79051                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted       899984                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted       313157                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups            37194819                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates              624296                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits               16778159                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.451089                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted         123804                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups        2380259                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits           1755449                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses          624810                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch         6933      0.02%      0.02% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return      2283317      6.14%      6.16% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect      1235241      3.32%      9.48% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect       954423      2.57%     12.04% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond     30020203     80.71%     92.76% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond      1268865      3.41%     96.17% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     96.17% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond      1425837      3.83%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total     37194819                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch         1020      0.00%      0.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return      2282048     11.18%     11.18% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect        41164      0.20%     11.38% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect       948406      4.65%     16.03% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond     15685386     76.83%     92.86% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond        32969      0.16%     93.02% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     93.02% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond      1425667      6.98%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total     20416660                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect        33831      5.42%      5.42% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%      5.42% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond       556285     89.11%     94.53% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond        34180      5.47%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total       624296                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect        33831      5.42%      5.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%      5.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond       556285     89.11%     94.53% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond        34180      5.47%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total       624296                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups      2380259                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits      1755449                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses       624810                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords       264562                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords      2644822                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes             2695757                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops               2695752                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes            918528                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used               1777224                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct            1774474                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect             2750                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.commit.commitSquashedInsts       42909846                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls          13566                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts          1144219                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    188026724                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.360772                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.511066                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      127208849     67.65%     67.65% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1       13374516      7.11%     74.77% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        7850674      4.18%     78.94% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3       11871921      6.31%     85.26% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        3548966      1.89%     87.14% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        3300298      1.76%     88.90% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6        2282186      1.21%     90.11% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7        1935193      1.03%     91.14% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8       16654121      8.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    188026724                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                       9020                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls              1777229                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass      2717836      1.06%      1.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu    192762201     75.34%     76.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult       103236      0.04%     76.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv        28669      0.01%     76.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd       254756      0.10%     76.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     76.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt           64      0.00%     76.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     76.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     76.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     76.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     76.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd        14120      0.01%     76.56% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.56% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu       368433      0.14%     76.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp        12642      0.00%     76.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt       132138      0.05%     76.76% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc       799377      0.31%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift         4940      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd          339      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            1      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt          843      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           10      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult          339      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     77.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead     38860660     15.19%     92.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite     18017734      7.04%     99.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead       606901      0.24%     99.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      1176177      0.46%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    255861416                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples     16654121                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts           137675339                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps             255861416                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP     137675339                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP       255861416                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 1.519050                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.658306                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs          58661472                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts           3653836                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts        251540420                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts        39467561                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts       19193911                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass      2717836      1.06%      1.06% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu    192762201     75.34%     76.40% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult       103236      0.04%     76.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv        28669      0.01%     76.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd       254756      0.10%     76.55% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt           64      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd        14120      0.01%     76.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu       368433      0.14%     76.70% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp        12642      0.00%     76.71% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt       132138      0.05%     76.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc       799377      0.31%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift         4940      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd          339      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            1      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt          843      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv           10      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult          339      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead     38860660     15.19%     92.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite     18017734      7.04%     99.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead       606901      0.24%     99.54% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite      1176177      0.46%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total    255861416                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl     29366292                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl     25798616                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl      3567035                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl     23853868                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl      5511783                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall      1777229                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn      1777224                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::cpu0.data     57048847                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         57048847                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     57049543                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        57049543                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      2605143                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        2605143                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      2607579                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       2607579                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 197604436909                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 197604436909                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 197604436909                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 197604436909                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     59653990                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     59653990                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     59657122                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     59657122                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.043671                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.043671                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.043709                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.043709                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 75851.666073                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 75851.666073                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 75780.805456                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 75780.805456                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs      3072029                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets          614                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs        99878                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           16                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     30.757815                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    38.375000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       752142                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           752142                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      1040181                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      1040181                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      1040181                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      1040181                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1564962                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1564962                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1567394                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1567394                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data 119283495912                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total 119283495912                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data 119468835912                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 119468835912                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.026234                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.026234                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.026273                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.026273                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 76221.336947                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 76221.336947                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 76221.317621                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 76221.317621                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1563309                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data         4503                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total         4503                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data            7                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total            7                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       696000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       696000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data         4510                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total         4510                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.001552                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.001552                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 99428.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 99428.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data            7                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total            7                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data     36416000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total     36416000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.001552                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.001552                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 5202285.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 5202285.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data         4510                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total         4510                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data         4510                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total         4510                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     38027083                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       38027083                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      2434765                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      2434765                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 183014542000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 183014542000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     40461848                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     40461848                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.060174                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.060174                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 75167.230513                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 75167.230513                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      1038203                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      1038203                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data      1396562                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total      1396562                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data 105161872000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total 105161872000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.034516                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.034516                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 75300.539468                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 75300.539468                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::cpu0.data          696                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total          696                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data         2436                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total         2436                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data         3132                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total         3132                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.777778                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.777778                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::cpu0.data         2432                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total         2432                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::cpu0.data    185340000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total    185340000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::cpu0.data     0.776501                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.776501                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::cpu0.data 76208.881579                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 76208.881579                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data     19021764                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      19021764                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       170378                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       170378                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  14589894909                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  14589894909                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data     19192142                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     19192142                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.008877                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.008877                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 85632.504836                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 85632.504836                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data         1978                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total         1978                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       168400                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       168400                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  14121623912                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  14121623912                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.008774                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.008774                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 83857.624181                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 83857.624181                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1023.534622                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            58626769                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1564333                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             37.477167                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             227000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1023.534622                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999546                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999546                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           63                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          811                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          150                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         120896617                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        120896617                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                90025143                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles             56576399                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 43166897                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              3367699                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles               1167364                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             7909858                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                76850                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             309848946                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts               347513                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts          284282750                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches        31574424                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts       44069385                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts      20509302                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           1.359322                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads     151421728                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites     84144706                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads       4931470                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites      2561412                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads    346769410                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites    200928649                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs         64578687                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads    132672652                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites           36                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches          12177371                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     98606017                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                2486182                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.tlbCycles                        62                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu0.fetch.miscStallCycles                7521                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        50906                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles         1936                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                 21885336                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes               584981                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         194303502                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.639021                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.018677                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               144050519     74.14%     74.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 2947484      1.52%     75.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 2713575      1.40%     77.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 2757873      1.42%     78.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 3603445      1.85%     80.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 3422909      1.76%     82.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 2782500      1.43%     83.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 2605672      1.34%     84.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                29419525     15.14%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           194303502                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts            171253195                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.818861                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches          37194819                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.177850                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles     94393969                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst     18484503                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         18484503                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     18484503                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        18484503                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst      3400825                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total        3400825                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst      3400825                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total       3400825                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst 105534085941                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total 105534085941                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst 105534085941                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total 105534085941                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     21885328                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     21885328                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     21885328                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     21885328                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.155393                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.155393                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.155393                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.155393                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 31031.907240                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 31031.907240                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 31031.907240                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 31031.907240                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs        25731                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs         1320                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     19.493182                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks          179                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total              179                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst        69904                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total        69904                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst        69904                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total        69904                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst      3330921                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total      3330921                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst      3330921                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total      3330921                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst  96416070955                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total  96416070955                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst  96416070955                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total  96416070955                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.152199                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.152199                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.152199                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.152199                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 28945.769340                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 28945.769340                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 28945.769340                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 28945.769340                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements               3328071                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst     18484503                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       18484503                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst      3400825                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total      3400825                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst 105534085941                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total 105534085941                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     21885328                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     21885328                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.155393                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.155393                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 31031.907240                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 31031.907240                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst        69904                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total        69904                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst      3330921                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total      3330921                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst  96416070955                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total  96416070955                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.152199                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.152199                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 28945.769340                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 28945.769340                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          255.519812                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            21815423                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs           3330920                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs              6.549369                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick             107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   255.519812                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.998124                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.998124                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0           78                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          144                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2           30                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          47101576                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         47101576                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                  1167364                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  26362358                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                 3858202                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             298796009                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts               99223                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                46316828                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts               21554544                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                 8646                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   328288                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                 3312248                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents         25606                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect        463113                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect       867833                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts             1330946                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               283111180                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              282655164                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                202000780                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                320864987                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.351539                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.629551                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                    3227130                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                6849267                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses               10643                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation              25606                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores               2360633                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                3436                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 86500                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          39466349                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             7.251963                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           20.836575                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              37337992     94.61%     94.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               50566      0.13%     94.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              673783      1.71%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39               74718      0.19%     96.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49               14384      0.04%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               16605      0.04%     96.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               29368      0.07%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               25986      0.07%     96.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               43883      0.11%     96.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99              601817      1.52%     98.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109            111384      0.28%     98.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119            194415      0.49%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129            172090      0.44%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             15849      0.04%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149              7790      0.02%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159              8536      0.02%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169              9493      0.02%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             10607      0.03%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             13049      0.03%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199              9852      0.02%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              6643      0.02%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219              4613      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229              3255      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239              2084      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249              1481      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259              1381      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269              1600      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279              1462      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289              2232      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299              2209      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows           17222      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value             672                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            39466349                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               43731749                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses               20513468                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                   617778                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                    31868                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               21893795                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                    69007                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles               1167364                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                91624823                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               39872002                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          6539                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 44604738                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             17028036                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             305950454                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              1092706                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               5383015                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents               7462790                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents               4122071                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents            306                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands          482923838                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  997068359                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               380645127                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                  5341782                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            400602544                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                82321285                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    224                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                217                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 16258477                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       470113081                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      603853379                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               137675339                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 255861416                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                  800                       # Number of system calls (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.replacements                     0                       # number of replacements (Count)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.replacements                     0                       # number of replacements (Count)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu1.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.replacements                     0                       # number of replacements (Count)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu2.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.replacements                     0                       # number of replacements (Count)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu2.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorMisc                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorConfig                0                       # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.replacements                     0                       # number of replacements (Count)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu3.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu3.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.l2bus.transDist::ReadResp              4729831                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty        1200898                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict            4887124                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq               3069                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp              3069                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq              165422                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp             165422                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq         4729832                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2cache.cpu_side_port      9986394                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2cache.cpu_side_port      4697875                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                 14684269                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2cache.cpu_side_port    212965248                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2cache.cpu_side_port    148242752                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                 361208000                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                           1200398                       # Total snoops (Count)
system.l2bus.snoopTraffic                    28945664                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             6094966                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.024552                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.156566                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   5947044     97.57%     97.57% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                    146203      2.40%     99.97% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                      1719      0.03%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::3                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::4                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::5                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::6                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::7                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::8                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               6094966                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy          11294344999                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy          9994549209                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy          4698609456                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         9789702                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests      4892146                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests        70299                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             77535                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        75816                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops         1719                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu0.inst          3128544                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu0.data           589217                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total              3717761                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu0.inst         3128544                       # number of overall hits (Count)
system.l2cache.overallHits::cpu0.data          589217                       # number of overall hits (Count)
system.l2cache.overallHits::total             3717761                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu0.inst         198860                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu0.data         974934                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total            1173794                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu0.inst        198860                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu0.data        974934                       # number of overall misses (Count)
system.l2cache.overallMisses::total           1173794                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu0.inst  20626609000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu0.data 101987043000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  122613652000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu0.inst  20626609000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu0.data 101987043000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 122613652000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu0.inst      3327404                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu0.data      1564151                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total          4891555                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu0.inst      3327404                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu0.data      1564151                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total         4891555                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu0.inst     0.059764                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu0.data     0.623299                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.239963                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu0.inst     0.059764                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu0.data     0.623299                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.239963                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu0.inst 103724.273358                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu0.data 104609.176621                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 104459.259461                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu0.inst 103724.273358                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu0.data 104609.176621                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 104459.259461                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          448577                       # number of writebacks (Count)
system.l2cache.writebacks::total               448577                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu0.inst          668                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu0.data           46                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total              714                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu0.inst          668                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu0.data           46                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total             714                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu0.inst       198192                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu0.data       974888                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total        1173080                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu0.inst       198192                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu0.data       974888                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total       1173080                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu0.inst  16589063002                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu0.data  82485212000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total  99074275002                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu0.inst  16589063002                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu0.data  82485212000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total  99074275002                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu0.inst     0.059564                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu0.data     0.623270                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.239817                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu0.inst     0.059564                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu0.data     0.623270                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.239817                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu0.inst 83701.980917                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu0.data 84609.936731                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 84456.537493                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu0.inst 83701.980917                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu0.data 84609.936731                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 84456.537493                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                   1196643                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks        39768                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total        39768                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu0.data        39797                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total            39797                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu0.data       125606                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total         125606                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu0.data  12693081000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total  12693081000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu0.data       165403                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total       165403                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu0.data     0.759394                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.759394                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu0.data 101054.734646                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 101054.734646                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu0.data       125606                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total       125606                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu0.data  10180961000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total  10180961000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.759394                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.759394                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 81054.734646                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 81054.734646                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu0.inst      3128544                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu0.data       549420                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total      3677964                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu0.inst       198860                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu0.data       849328                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total      1048188                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu0.inst  20626609000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu0.data  89293962000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total 109920571000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu0.inst      3327404                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu0.data      1398748                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total      4726152                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu0.inst     0.059764                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu0.data     0.607206                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.221785                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu0.inst 103724.273358                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 105134.838366                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 104867.228970                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu0.inst          668                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu0.data           46                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total          714                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu0.inst       198192                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu0.data       849282                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total      1047474                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu0.inst  16589063002                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data  72304251000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total  88893314002                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu0.inst     0.059564                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.607173                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.221634                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.inst 83701.980917                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 85135.739366                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 84864.458690                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu0.data         2665                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total            2665                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.misses::cpu0.data          348                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.misses::total           348                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.missLatency::cpu0.data      2390000                       # number of UpgradeReq miss ticks (Tick)
system.l2cache.UpgradeReq.missLatency::total      2390000                       # number of UpgradeReq miss ticks (Tick)
system.l2cache.UpgradeReq.accesses::cpu0.data         3013                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total         3013                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.missRate::cpu0.data     0.115500                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.missRate::total     0.115500                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMissLatency::cpu0.data  6867.816092                       # average UpgradeReq miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMissLatency::total  6867.816092                       # average UpgradeReq miss latency ((Tick/Count))
system.l2cache.UpgradeReq.mshrMisses::cpu0.data          348                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMisses::total          348                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMissLatency::cpu0.data     10530000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissLatency::total     10530000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissRate::cpu0.data     0.115500                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMissRate::total     0.115500                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMshrMissLatency::cpu0.data 30258.620690                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMshrMissLatency::total 30258.620690                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks       752321                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       752321                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       752321                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       752321                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4092.587983                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 9713290                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs               1200739                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  8.089427                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  86000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    84.884537                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu0.inst   780.701376                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu0.data  3227.002070                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.020724                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu0.inst       0.190601                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu0.data       0.787842                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999167                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             142                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             872                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            3080                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3               2                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses              79233323                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses             79233323                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    448536.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.inst::samples    198187.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.data::samples    971072.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.006695292500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         26767                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         26767                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              2766398                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              422323                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1173072                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      448577                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1173072                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    448577                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    3813                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     41                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.19                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.04                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1173072                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                448577                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   852918                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   239124                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    62403                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    14398                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                      384                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       30                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    8753                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    9330                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   22309                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   25947                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   26932                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   27147                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   27153                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   27124                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   27198                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   27256                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   27332                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   27688                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   27586                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   27916                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   28307                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   26921                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   26790                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   26777                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      46                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        26767                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       43.682221                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      32.974092                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     188.670810                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-1023         26751     99.94%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-2047            4      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-3071            1      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-4095            1      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-5119            3      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-6143            2      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7168-8191            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-11263            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11264-12287            2      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17408-18431            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          26767                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        26767                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.755968                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.722313                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.084387                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             17325     64.73%     64.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               513      1.92%     66.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              7568     28.27%     94.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               957      3.58%     98.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20               313      1.17%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                84      0.31%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 6      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          26767                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   244032                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 75076608                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              28708928                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               358985055.00838619                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               137274130.67611951                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   209135697000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      128964.84                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu0.inst     12683968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu0.data     62148608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     28704448                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu0.inst 60649449.562300555408                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu0.data 297168746.110301494598                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 137252709.182936996222                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu0.inst       198191                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu0.data       974881                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       448577                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu0.inst   6403865750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu0.data  32402928000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 5018899379500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu0.inst     32311.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu0.data     33237.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  11188490.22                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu0.inst     12684224                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu0.data     62392384                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        75076608                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu0.inst     12684224                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     12684224                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     28708928                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     28708928                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu0.inst       198191                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu0.data       974881                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1173072                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       448577                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          448577                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu0.inst       60650674                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu0.data      298334381                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          358985055                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu0.inst     60650674                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       60650674                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    137274131                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         137274131                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    137274131                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.inst      60650674                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.data     298334381                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         496259186                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1169259                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               448507                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         77203                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         83691                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         67051                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65436                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         77136                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         68712                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         68446                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         78453                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         85443                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         67909                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        71297                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        66530                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        75903                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        72468                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        73391                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        70190                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         25774                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         31184                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         26857                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         26798                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         28253                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         28739                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         27419                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         28239                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         32167                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         27469                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        27161                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        27627                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        28353                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        28461                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        28360                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        25646                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              16883187500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             5846295000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         38806793750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 14439.22                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            33189.22                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               785195                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              199272                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             67.15                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            44.43                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       633288                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   163.488587                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   112.182779                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   195.762872                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       351752     55.54%     55.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       167936     26.52%     82.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        50351      7.95%     90.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        21983      3.47%     93.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        11444      1.81%     95.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         6650      1.05%     96.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         4299      0.68%     97.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         3189      0.50%     97.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        15684      2.48%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       633288                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           74832576                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        28704448                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               357.818196                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               137.252709                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     3.87                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.80                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                1.07                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                60.85                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       2285671080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       1214840220                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      4184953920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     1165432860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 16508615760.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  75113144790                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  17054952960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   117527611590                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    561.968065                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  43662333000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   6983340000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 158490075000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       2236083780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       1188487740                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      4163555340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     1175773680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 16508615760.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  74104663170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  17904200640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   117281380110                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    560.790688                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  45871784750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   6983340000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 156280623250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1047473                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        448577                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            719818                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               411                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             125600                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            125599                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1047473                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port      3514951                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total      3514951                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3514951                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port    103785536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total    103785536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                103785536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                               57                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1173484                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1173484    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1173484                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 209135748000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer8.occupancy          4136130000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         6248582250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2341879                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1169390                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
