# Compile of SPI_Master.sv was successful.
# Compile of SPI_Master_tb.sv was successful.
# Compile of SPI_Master_w_CS.sv was successful.
# Compile of SPI_Master_w_CS_tb.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.SPI_Master_w_CS_tb
# vsim -gui work.SPI_Master_w_CS_tb 
# Start time: 11:06:22 on Mar 04,2025
# Loading sv_std.std
# Loading work.SPI_Master_w_CS_tb
# Loading work.SPI_Master_w_CS
# Loading work.SPI_Master
add wave -position end  sim:/SPI_Master_w_CS_tb/SPI_MODE
add wave -position end  sim:/SPI_Master_w_CS_tb/CLKS_PER_HALF_BIT
add wave -position end  sim:/SPI_Master_w_CS_tb/MAIN_CLK_DELAY
add wave -position end  sim:/SPI_Master_w_CS_tb/MAX_BYTES_PER_CS
add wave -position end  sim:/SPI_Master_w_CS_tb/CS_INACTIVE_CLKS
add wave -position end  sim:/SPI_Master_w_CS_tb/rst
add wave -position end  sim:/SPI_Master_w_CS_tb/SCK
add wave -position end  sim:/SPI_Master_w_CS_tb/clk
add wave -position end  sim:/SPI_Master_w_CS_tb/CS_L
add wave -position end  sim:/SPI_Master_w_CS_tb/MOSI
add wave -position end  sim:/SPI_Master_w_CS_tb/Master_MOSI_Byte_r
add wave -position end  sim:/SPI_Master_w_CS_tb/Master_MOSI_DV_r
add wave -position end  sim:/SPI_Master_w_CS_tb/Master_MOSI_Ready
add wave -position end  sim:/SPI_Master_w_CS_tb/Master_MISO_DV
add wave -position end  sim:/SPI_Master_w_CS_tb/Master_MISO_Byte
add wave -position end  sim:/SPI_Master_w_CS_tb/Master_MISO_Count
add wave -position end  sim:/SPI_Master_w_CS_tb/Master_MOSI_Count_r
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Antonio  Hostname: DESKTOP-4RU3HP3  ProcessID: 21020
#           Attempting to use alternate WLF file "./wlft8jcfky".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8jcfky
run -all
# Sent out 0x37, Received 0x37
# Sent out 0x38, Received 0x38
# ** Note: $finish    : C:/Users/Antonio/Documents/Senior Design/SmartWatchBase/SPI/SPI_Master_w_CS_tb.sv(77)
#    Time: 702 ps  Iteration: 1  Instance: /SPI_Master_w_CS_tb
# 1
# Break in Module SPI_Master_w_CS_tb at C:/Users/Antonio/Documents/Senior Design/SmartWatchBase/SPI/SPI_Master_w_CS_tb.sv line 77
