{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558125016368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558125016386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 15:30:16 2019 " "Processing started: Fri May 17 15:30:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558125016386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125016386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125016386 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558125022706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558125022707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm " "Found entity 1: on_chip_fsm" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_irq_mapper " "Found entity 1: on_chip_fsm_irq_mapper" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_irq_mapper.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0 " "Found entity 1: on_chip_fsm_mm_interconnect_0" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_avalon_st_adapter " "Found entity 1: on_chip_fsm_mm_interconnect_0_avalon_st_adapter" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_rsp_mux_001 " "Found entity 1: on_chip_fsm_mm_interconnect_0_rsp_mux_001" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043393 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_rsp_mux " "Found entity 1: on_chip_fsm_mm_interconnect_0_rsp_mux" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_rsp_demux_001 " "Found entity 1: on_chip_fsm_mm_interconnect_0_rsp_demux_001" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_rsp_demux " "Found entity 1: on_chip_fsm_mm_interconnect_0_rsp_demux" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_cmd_mux_001 " "Found entity 1: on_chip_fsm_mm_interconnect_0_cmd_mux_001" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_cmd_mux " "Found entity 1: on_chip_fsm_mm_interconnect_0_cmd_mux" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_cmd_demux_001 " "Found entity 1: on_chip_fsm_mm_interconnect_0_cmd_demux_001" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_cmd_demux " "Found entity 1: on_chip_fsm_mm_interconnect_0_cmd_demux" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel on_chip_fsm_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at on_chip_fsm_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558125043525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel on_chip_fsm_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at on_chip_fsm_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558125043525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_router_003_default_decode " "Found entity 1: on_chip_fsm_mm_interconnect_0_router_003_default_decode" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043532 ""} { "Info" "ISGN_ENTITY_NAME" "2 on_chip_fsm_mm_interconnect_0_router_003 " "Found entity 2: on_chip_fsm_mm_interconnect_0_router_003" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel on_chip_fsm_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at on_chip_fsm_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558125043549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel on_chip_fsm_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at on_chip_fsm_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558125043549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_router_002_default_decode " "Found entity 1: on_chip_fsm_mm_interconnect_0_router_002_default_decode" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043560 ""} { "Info" "ISGN_ENTITY_NAME" "2 on_chip_fsm_mm_interconnect_0_router_002 " "Found entity 2: on_chip_fsm_mm_interconnect_0_router_002" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel on_chip_fsm_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at on_chip_fsm_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558125043584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel on_chip_fsm_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at on_chip_fsm_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558125043585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_router_001_default_decode " "Found entity 1: on_chip_fsm_mm_interconnect_0_router_001_default_decode" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043604 ""} { "Info" "ISGN_ENTITY_NAME" "2 on_chip_fsm_mm_interconnect_0_router_001 " "Found entity 2: on_chip_fsm_mm_interconnect_0_router_001" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel on_chip_fsm_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at on_chip_fsm_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558125043622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel on_chip_fsm_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at on_chip_fsm_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558125043623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mm_interconnect_0_router_default_decode " "Found entity 1: on_chip_fsm_mm_interconnect_0_router_default_decode" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043631 ""} { "Info" "ISGN_ENTITY_NAME" "2 on_chip_fsm_mm_interconnect_0_router " "Found entity 2: on_chip_fsm_mm_interconnect_0_router" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_sysid_qsys_0 " "Found entity 1: on_chip_fsm_sysid_qsys_0" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_sysid_qsys_0.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_otg_hpi_data " "Found entity 1: on_chip_fsm_otg_hpi_data" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_otg_hpi_data.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_otg_hpi_address " "Found entity 1: on_chip_fsm_otg_hpi_address" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_otg_hpi_address.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_onchip_memory2_0 " "Found entity 1: on_chip_fsm_onchip_memory2_0" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_onchip_memory2_0.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_nios2_gen2_0 " "Found entity 1: on_chip_fsm_nios2_gen2_0" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: on_chip_fsm_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043986 ""} { "Info" "ISGN_ENTITY_NAME" "2 on_chip_fsm_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: on_chip_fsm_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043986 ""} { "Info" "ISGN_ENTITY_NAME" "3 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043986 ""} { "Info" "ISGN_ENTITY_NAME" "4 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043986 ""} { "Info" "ISGN_ENTITY_NAME" "5 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043986 ""} { "Info" "ISGN_ENTITY_NAME" "6 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043986 ""} { "Info" "ISGN_ENTITY_NAME" "7 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043986 ""} { "Info" "ISGN_ENTITY_NAME" "8 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043986 ""} { "Info" "ISGN_ENTITY_NAME" "9 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043986 ""} { "Info" "ISGN_ENTITY_NAME" "10 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043986 ""} { "Info" "ISGN_ENTITY_NAME" "11 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043986 ""} { "Info" "ISGN_ENTITY_NAME" "12 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043986 ""} { "Info" "ISGN_ENTITY_NAME" "13 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043986 ""} { "Info" "ISGN_ENTITY_NAME" "14 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043986 ""} { "Info" "ISGN_ENTITY_NAME" "15 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043986 ""} { "Info" "ISGN_ENTITY_NAME" "16 on_chip_fsm_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: on_chip_fsm_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043986 ""} { "Info" "ISGN_ENTITY_NAME" "17 on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: on_chip_fsm_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043986 ""} { "Info" "ISGN_ENTITY_NAME" "18 on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: on_chip_fsm_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043986 ""} { "Info" "ISGN_ENTITY_NAME" "19 on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043986 ""} { "Info" "ISGN_ENTITY_NAME" "20 on_chip_fsm_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: on_chip_fsm_nios2_gen2_0_cpu_nios2_oci" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043986 ""} { "Info" "ISGN_ENTITY_NAME" "21 on_chip_fsm_nios2_gen2_0_cpu " "Found entity 21: on_chip_fsm_nios2_gen2_0_cpu" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125043986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125043986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_nios2_gen2_0_cpu_test_bench " "Found entity 1: on_chip_fsm_nios2_gen2_0_cpu_test_bench" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mouse_x.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mouse_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_mouse_x " "Found entity 1: on_chip_fsm_mouse_x" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mouse_x.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_mouse_x.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_jtag_uart_0_sim_scfifo_w " "Found entity 1: on_chip_fsm_jtag_uart_0_sim_scfifo_w" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044216 ""} { "Info" "ISGN_ENTITY_NAME" "2 on_chip_fsm_jtag_uart_0_scfifo_w " "Found entity 2: on_chip_fsm_jtag_uart_0_scfifo_w" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044216 ""} { "Info" "ISGN_ENTITY_NAME" "3 on_chip_fsm_jtag_uart_0_sim_scfifo_r " "Found entity 3: on_chip_fsm_jtag_uart_0_sim_scfifo_r" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044216 ""} { "Info" "ISGN_ENTITY_NAME" "4 on_chip_fsm_jtag_uart_0_scfifo_r " "Found entity 4: on_chip_fsm_jtag_uart_0_scfifo_r" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044216 ""} { "Info" "ISGN_ENTITY_NAME" "5 on_chip_fsm_jtag_uart_0 " "Found entity 5: on_chip_fsm_jtag_uart_0" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_calibrate_start.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_calibrate_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_calibrate_start " "Found entity 1: on_chip_fsm_calibrate_start" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_calibrate_start.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_calibrate_start.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_blue.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_blue.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_fsm_blue " "Found entity 1: on_chip_fsm_blue" {  } { { "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_blue.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_blue.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044277 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Tlxw tlxw fsm.sv(22) " "Verilog HDL Declaration information at fsm.sv(22): object \"Tlxw\" differs only in case from object \"tlxw\" in the same scope" {  } { { "usb_nios_ball/fsm.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/fsm.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558125044291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Brxw brxw fsm.sv(22) " "Verilog HDL Declaration information at fsm.sv(22): object \"Brxw\" differs only in case from object \"brxw\" in the same scope" {  } { { "usb_nios_ball/fsm.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/fsm.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558125044292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Tlyw tlyw fsm.sv(22) " "Verilog HDL Declaration information at fsm.sv(22): object \"Tlyw\" differs only in case from object \"tlyw\" in the same scope" {  } { { "usb_nios_ball/fsm.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/fsm.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558125044292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Bryw bryw fsm.sv(22) " "Verilog HDL Declaration information at fsm.sv(22): object \"Bryw\" differs only in case from object \"bryw\" in the same scope" {  } { { "usb_nios_ball/fsm.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/fsm.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558125044292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/fsm.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_nios_ball/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "usb_nios_ball/fsm.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/fsm.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044332 ""} { "Info" "ISGN_ENTITY_NAME" "2 register12 " "Found entity 2: register12" {  } { { "usb_nios_ball/fsm.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/fsm.sv" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/on_chip_with_keyboard_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/on_chip_with_keyboard_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio " "Found entity 1: on_chip_with_keyboard_pio" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/on_chip_with_keyboard_pio.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/on_chip_with_keyboard_pio.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_irq_mapper " "Found entity 1: on_chip_with_keyboard_pio_irq_mapper" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_irq_mapper.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0 " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux_001 " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux_001" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044588 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux_001 " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux_001" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux_001 " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux_001" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux_001 " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux_001" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558125044814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558125044816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_router_003_default_decode " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_router_003_default_decode" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044834 ""} { "Info" "ISGN_ENTITY_NAME" "2 on_chip_with_keyboard_pio_mm_interconnect_0_router_003 " "Found entity 2: on_chip_with_keyboard_pio_mm_interconnect_0_router_003" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044834 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558125044846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558125044848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_router_002_default_decode " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_router_002_default_decode" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044865 ""} { "Info" "ISGN_ENTITY_NAME" "2 on_chip_with_keyboard_pio_mm_interconnect_0_router_002 " "Found entity 2: on_chip_with_keyboard_pio_mm_interconnect_0_router_002" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558125044877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558125044878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_router_001_default_decode " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_router_001_default_decode" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044894 ""} { "Info" "ISGN_ENTITY_NAME" "2 on_chip_with_keyboard_pio_mm_interconnect_0_router_001 " "Found entity 2: on_chip_with_keyboard_pio_mm_interconnect_0_router_001" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel on_chip_with_keyboard_pio_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at on_chip_with_keyboard_pio_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558125044906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel on_chip_with_keyboard_pio_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at on_chip_with_keyboard_pio_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558125044907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mm_interconnect_0_router_default_decode " "Found entity 1: on_chip_with_keyboard_pio_mm_interconnect_0_router_default_decode" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044925 ""} { "Info" "ISGN_ENTITY_NAME" "2 on_chip_with_keyboard_pio_mm_interconnect_0_router " "Found entity 2: on_chip_with_keyboard_pio_mm_interconnect_0_router" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125044996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125044996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_sysid_qsys_0 " "Found entity 1: on_chip_with_keyboard_pio_sysid_qsys_0" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_sysid_qsys_0.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_otg_hpi_data " "Found entity 1: on_chip_with_keyboard_pio_otg_hpi_data" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_otg_hpi_data.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_otg_hpi_address " "Found entity 1: on_chip_with_keyboard_pio_otg_hpi_address" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_otg_hpi_address.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_onchip_memory2_0 " "Found entity 1: on_chip_with_keyboard_pio_onchip_memory2_0" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_onchip_memory2_0.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_nios2_gen2_0 " "Found entity 1: on_chip_with_keyboard_pio_nios2_gen2_0" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045469 ""} { "Info" "ISGN_ENTITY_NAME" "2 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045469 ""} { "Info" "ISGN_ENTITY_NAME" "3 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045469 ""} { "Info" "ISGN_ENTITY_NAME" "4 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045469 ""} { "Info" "ISGN_ENTITY_NAME" "5 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045469 ""} { "Info" "ISGN_ENTITY_NAME" "6 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045469 ""} { "Info" "ISGN_ENTITY_NAME" "7 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045469 ""} { "Info" "ISGN_ENTITY_NAME" "8 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045469 ""} { "Info" "ISGN_ENTITY_NAME" "9 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045469 ""} { "Info" "ISGN_ENTITY_NAME" "10 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045469 ""} { "Info" "ISGN_ENTITY_NAME" "11 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045469 ""} { "Info" "ISGN_ENTITY_NAME" "12 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045469 ""} { "Info" "ISGN_ENTITY_NAME" "13 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045469 ""} { "Info" "ISGN_ENTITY_NAME" "14 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045469 ""} { "Info" "ISGN_ENTITY_NAME" "15 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045469 ""} { "Info" "ISGN_ENTITY_NAME" "16 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045469 ""} { "Info" "ISGN_ENTITY_NAME" "17 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045469 ""} { "Info" "ISGN_ENTITY_NAME" "18 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045469 ""} { "Info" "ISGN_ENTITY_NAME" "19 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045469 ""} { "Info" "ISGN_ENTITY_NAME" "20 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045469 ""} { "Info" "ISGN_ENTITY_NAME" "21 on_chip_with_keyboard_pio_nios2_gen2_0_cpu " "Found entity 21: on_chip_with_keyboard_pio_nios2_gen2_0_cpu" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_nios2_gen2_0_cpu_test_bench " "Found entity 1: on_chip_with_keyboard_pio_nios2_gen2_0_cpu_test_bench" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mouse_x.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mouse_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mouse_x " "Found entity 1: on_chip_with_keyboard_pio_mouse_x" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mouse_x.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mouse_x.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mouse_click.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mouse_click.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_mouse_click " "Found entity 1: on_chip_with_keyboard_pio_mouse_click" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mouse_click.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_mouse_click.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_jtag_uart_0_sim_scfifo_w " "Found entity 1: on_chip_with_keyboard_pio_jtag_uart_0_sim_scfifo_w" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045701 ""} { "Info" "ISGN_ENTITY_NAME" "2 on_chip_with_keyboard_pio_jtag_uart_0_scfifo_w " "Found entity 2: on_chip_with_keyboard_pio_jtag_uart_0_scfifo_w" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045701 ""} { "Info" "ISGN_ENTITY_NAME" "3 on_chip_with_keyboard_pio_jtag_uart_0_sim_scfifo_r " "Found entity 3: on_chip_with_keyboard_pio_jtag_uart_0_sim_scfifo_r" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045701 ""} { "Info" "ISGN_ENTITY_NAME" "4 on_chip_with_keyboard_pio_jtag_uart_0_scfifo_r " "Found entity 4: on_chip_with_keyboard_pio_jtag_uart_0_scfifo_r" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045701 ""} { "Info" "ISGN_ENTITY_NAME" "5 on_chip_with_keyboard_pio_jtag_uart_0 " "Found entity 5: on_chip_with_keyboard_pio_jtag_uart_0" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_blue.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_blue.v" { { "Info" "ISGN_ENTITY_NAME" "1 on_chip_with_keyboard_pio_blue " "Found entity 1: on_chip_with_keyboard_pio_blue" {  } { { "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_blue.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_blue.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045731 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hpi_io_intf.sv(51) " "Verilog HDL warning at hpi_io_intf.sv(51): extended using \"x\" or \"z\"" {  } { { "usb_nios_ball/hpi_io_intf.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/hpi_io_intf.sv" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1558125045742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "usb_nios_ball/hpi_io_intf.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/hpi_io_intf.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_nios_ball/ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "usb_nios_ball/ball.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/ball.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_color_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_color_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_color_out " "Found entity 1: vga_color_out" {  } { { "vga_color_out.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/vga_color_out.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_ccd.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_ccd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_CCD " "Found entity 1: DE2_CCD" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_CCD_Config.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125045981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125045981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "Line_Buffer.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Line_Buffer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125046016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125046016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Reset_Delay.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125046051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125046051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/SEG7_LUT.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125046087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125046087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/SEG7_LUT_8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125046123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125046123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125046167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125046167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125046214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125046214 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1558125046237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125046262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125046262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125046306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125046306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125046342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125046342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125046381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125046381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "RAW2RGB.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/RAW2RGB.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125046417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125046417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "CCD_Capture.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/CCD_Capture.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125046485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125046485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirror_col.v 1 1 " "Found 1 design units, including 1 entities, in source file mirror_col.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mirror_Col " "Found entity 1: Mirror_Col" {  } { { "Mirror_Col.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Mirror_Col.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125046559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125046559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file my_line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Line_Buffer " "Found entity 1: my_Line_Buffer" {  } { { "my_Line_Buffer.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Line_Buffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125046611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125046611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_stack_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file my_stack_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Stack_RAM " "Found entity 1: my_Stack_RAM" {  } { { "my_Stack_RAM.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Stack_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125046661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125046661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/my_sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Sdram_RD_FIFO " "Found entity 1: my_Sdram_RD_FIFO" {  } { { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125046709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125046709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/my_sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Sdram_WR_FIFO " "Found entity 1: my_Sdram_WR_FIFO" {  } { { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125046762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125046762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/my_sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Sdram_PLL " "Found entity 1: my_Sdram_PLL" {  } { { "Sdram_Control_4Port/my_Sdram_PLL.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125046829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125046829 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 color_mapper.sv(40) " "Verilog HDL Expression warning at color_mapper.sv(40): truncated literal to match 10 bits" {  } { { "color_mapper.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/color_mapper.sv" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1558125046842 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 color_mapper.sv(41) " "Verilog HDL Expression warning at color_mapper.sv(41): truncated literal to match 10 bits" {  } { { "color_mapper.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/color_mapper.sv" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1558125046843 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 color_mapper.sv(42) " "Verilog HDL Expression warning at color_mapper.sv(42): truncated literal to match 10 bits" {  } { { "color_mapper.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/color_mapper.sv" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1558125046843 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 color_mapper.sv(47) " "Verilog HDL Expression warning at color_mapper.sv(47): truncated literal to match 10 bits" {  } { { "color_mapper.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/color_mapper.sv" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1558125046843 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 color_mapper.sv(54) " "Verilog HDL Expression warning at color_mapper.sv(54): truncated literal to match 10 bits" {  } { { "color_mapper.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/color_mapper.sv" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1558125046843 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 color_mapper.sv(55) " "Verilog HDL Expression warning at color_mapper.sv(55): truncated literal to match 10 bits" {  } { { "color_mapper.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/color_mapper.sv" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1558125046843 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 color_mapper.sv(63) " "Verilog HDL Expression warning at color_mapper.sv(63): truncated literal to match 10 bits" {  } { { "color_mapper.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/color_mapper.sv" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1558125046843 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 color_mapper.sv(69) " "Verilog HDL Expression warning at color_mapper.sv(69): truncated literal to match 10 bits" {  } { { "color_mapper.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/color_mapper.sv" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1558125046844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "color_mapper.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/color_mapper.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125046870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125046870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_nios_ball/tracker.sv 3 3 " "Found 3 design units, including 3 entities, in source file usb_nios_ball/tracker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tracker " "Found entity 1: tracker" {  } { { "usb_nios_ball/tracker.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/tracker.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125046951 ""} { "Info" "ISGN_ENTITY_NAME" "2 threshold_checker " "Found entity 2: threshold_checker" {  } { { "usb_nios_ball/tracker.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/tracker.sv" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125046951 ""} { "Info" "ISGN_ENTITY_NAME" "3 register10 " "Found entity 3: register10" {  } { { "usb_nios_ball/tracker.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/tracker.sv" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125046951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125046951 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SRAM_DQ DE2_CCD.v(148) " "Verilog HDL Implicit Net warning at DE2_CCD.v(148): created implicit net for \"SRAM_DQ\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125046952 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hexValue DE2_CCD.v(241) " "Verilog HDL Implicit Net warning at DE2_CCD.v(241): created implicit net for \"hexValue\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 241 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125046952 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "red_gain DE2_CCD.v(545) " "Verilog HDL Implicit Net warning at DE2_CCD.v(545): created implicit net for \"red_gain\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 545 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125046952 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "blue_gain DE2_CCD.v(546) " "Verilog HDL Implicit Net warning at DE2_CCD.v(546): created implicit net for \"blue_gain\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 546 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125046952 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "green1_gain DE2_CCD.v(547) " "Verilog HDL Implicit Net warning at DE2_CCD.v(547): created implicit net for \"green1_gain\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 547 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125046952 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "green2_gain DE2_CCD.v(548) " "Verilog HDL Implicit Net warning at DE2_CCD.v(548): created implicit net for \"green2_gain\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 548 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125046952 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(75) " "Verilog HDL Instantiation warning at Mirror_Col.v(75): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Mirror_Col.v" 75 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1558125047115 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(83) " "Verilog HDL Instantiation warning at Mirror_Col.v(83): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Mirror_Col.v" 83 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1558125047115 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(91) " "Verilog HDL Instantiation warning at Mirror_Col.v(91): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Mirror_Col.v" 91 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1558125047116 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_CCD " "Elaborating entity \"DE2_CCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558125050142 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SRAM_DQ DE2_CCD.v(148) " "Verilog HDL or VHDL warning at DE2_CCD.v(148): object \"SRAM_DQ\" assigned a value but never read" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558125050146 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 DE2_CCD.v(148) " "Verilog HDL assignment warning at DE2_CCD.v(148): truncated value with size 16 to match size of target (1)" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125050147 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG DE2_CCD.v(105) " "Output port \"LEDG\" at DE2_CCD.v(105) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558125050160 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR DE2_CCD.v(124) " "Output port \"OTG_ADDR\" at DE2_CCD.v(124) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558125050160 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N DE2_CCD.v(125) " "Output port \"OTG_CS_N\" at DE2_CCD.v(125) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 125 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558125050160 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N DE2_CCD.v(126) " "Output port \"OTG_RD_N\" at DE2_CCD.v(126) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 126 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558125050162 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N DE2_CCD.v(127) " "Output port \"OTG_WR_N\" at DE2_CCD.v(127) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 127 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558125050162 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N DE2_CCD.v(128) " "Output port \"OTG_RST_N\" at DE2_CCD.v(128) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 128 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558125050162 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2_CCD.v(133) " "Output port \"I2C_SCLK\" at DE2_CCD.v(133) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558125050162 "|DE2_CCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u5 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u5\"" {  } { { "DE2_CCD.v" "u5" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125050240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u5\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u5\|SEG7_LUT:u0\"" {  } { { "SEG7_LUT_8.v" "u0" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/SEG7_LUT_8.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125050268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "DE2_CCD.v" "u1" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125050491 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gray VGA_Controller.v(85) " "Verilog HDL or VHDL warning at VGA_Controller.v(85): object \"gray\" assigned a value but never read" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558125050497 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 VGA_Controller.v(88) " "Verilog HDL assignment warning at VGA_Controller.v(88): truncated value with size 12 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125050497 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(90) " "Verilog HDL assignment warning at VGA_Controller.v(90): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125050498 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(93) " "Verilog HDL assignment warning at VGA_Controller.v(93): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125050498 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(96) " "Verilog HDL assignment warning at VGA_Controller.v(96): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125050498 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(127) " "Verilog HDL assignment warning at VGA_Controller.v(127): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125050498 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(153) " "Verilog HDL assignment warning at VGA_Controller.v(153): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125050498 "|DE2_CCD|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "DE2_CCD.v" "u2" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125050593 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Reset_Delay.v(40) " "Verilog HDL assignment warning at Reset_Delay.v(40): truncated value with size 32 to match size of target (22)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Reset_Delay.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125050599 "|DE2_CCD|Reset_Delay:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "DE2_CCD.v" "u3" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125050659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CCD_Capture.v(92) " "Verilog HDL assignment warning at CCD_Capture.v(92): truncated value with size 32 to match size of target (11)" {  } { { "CCD_Capture.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/CCD_Capture.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125050663 "|DE2_CCD|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CCD_Capture.v(96) " "Verilog HDL assignment warning at CCD_Capture.v(96): truncated value with size 32 to match size of target (11)" {  } { { "CCD_Capture.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/CCD_Capture.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125050663 "|DE2_CCD|CCD_Capture:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "DE2_CCD.v" "u4" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125050700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Line_Buffer RAW2RGB:u4\|my_Line_Buffer:u0 " "Elaborating entity \"my_Line_Buffer\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\"" {  } { { "RAW2RGB.v" "u0" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/RAW2RGB.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125050752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "my_Line_Buffer.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Line_Buffer.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125051254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "my_Line_Buffer.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Line_Buffer.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125051257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125051258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125051258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125051258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125051258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125051258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125051258 ""}  } { { "my_Line_Buffer.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Line_Buffer.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558125051258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1uv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1uv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1uv " "Found entity 1: shift_taps_1uv" {  } { { "db/shift_taps_1uv.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/shift_taps_1uv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125051460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125051460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_1uv RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated " "Elaborating entity \"shift_taps_1uv\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125051486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jma1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jma1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jma1 " "Found entity 1: altsyncram_jma1" {  } { { "db/altsyncram_jma1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_jma1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125051653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125051653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jma1 RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|altsyncram_jma1:altsyncram2 " "Elaborating entity \"altsyncram_jma1\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|altsyncram_jma1:altsyncram2\"" {  } { { "db/shift_taps_1uv.tdf" "altsyncram2" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/shift_taps_1uv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125051696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lvf " "Found entity 1: cntr_lvf" {  } { { "db/cntr_lvf.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/cntr_lvf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125051856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125051856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lvf RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|cntr_lvf:cntr1 " "Elaborating entity \"cntr_lvf\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|cntr_lvf:cntr1\"" {  } { { "db/shift_taps_1uv.tdf" "cntr1" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/shift_taps_1uv.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125051915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8ic " "Found entity 1: cmpr_8ic" {  } { { "db/cmpr_8ic.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/cmpr_8ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125052100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8ic RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|cntr_lvf:cntr1\|cmpr_8ic:cmpr4 " "Elaborating entity \"cmpr_8ic\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|cntr_lvf:cntr1\|cmpr_8ic:cmpr4\"" {  } { { "db/cntr_lvf.tdf" "cmpr4" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/cntr_lvf.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125052145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u6 " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u6\"" {  } { { "DE2_CCD.v" "u6" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125052231 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(546) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(546): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125052259 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(584) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558125052259 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(584) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558125052259 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR3_MAX_ADDR Sdram_Control_4Port.v(584) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable \"rWR3_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558125052259 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR4_MAX_ADDR Sdram_Control_4Port.v(584) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable \"rWR4_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558125052259 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(584) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558125052259 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(584) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558125052260 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD3_MAX_ADDR Sdram_Control_4Port.v(584) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable \"rRD3_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558125052260 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD4_MAX_ADDR Sdram_Control_4Port.v(584) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable \"rRD4_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558125052260 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[0\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052260 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[1\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052260 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[2\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052260 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[3\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052260 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[4\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052260 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[5\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052260 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[6\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052260 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[7\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052260 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[8\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052260 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[9\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052260 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[10\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052260 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[11\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052260 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[12\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052261 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[13\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052261 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[14\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052261 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[15\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052261 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[16\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052261 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[17\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052261 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[18\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052261 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[19\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052261 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[20\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052262 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[21\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052262 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[22\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052262 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[0\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052262 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[1\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052262 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[2\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052262 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[3\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052262 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[4\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052262 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[5\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052262 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[6\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[7\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[8\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[9\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[10\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[11\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[12\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[13\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[14\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[15\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[16\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[17\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[18\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[19\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[20\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[21\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[22\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052263 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[0\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[1\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[2\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[3\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[4\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052268 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[5\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052272 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[6\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052272 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[7\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052272 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[8\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052272 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[9\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052272 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[10\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052272 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[11\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052272 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[12\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052272 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[13\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052272 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[14\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052272 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[15\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052272 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[16\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052272 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[17\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052272 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[18\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052272 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[19\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052272 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[20\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052273 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[21\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052273 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[22\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052273 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[0\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052273 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[1\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052273 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[2\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052273 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[3\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052273 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[4\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052273 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[5\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052273 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[6\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052273 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[7\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052273 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[8\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052273 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[9\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052273 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[10\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052273 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[11\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052273 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[12\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052273 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[13\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052274 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[14\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052274 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[15\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052274 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[16\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052274 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[17\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052274 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[18\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052274 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[19\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052274 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[20\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052274 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[21\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052274 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[22\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052274 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052274 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052274 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052274 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052274 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052275 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052275 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052275 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052275 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052275 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052275 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052275 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052275 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052276 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052276 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052276 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052276 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052276 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052276 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052276 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052276 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052276 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052276 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052276 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052276 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052276 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052277 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052277 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052277 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052277 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052277 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052277 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052277 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052277 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052277 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052277 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052277 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052278 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052278 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052278 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052278 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052278 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052278 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052278 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052278 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052278 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052279 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Sdram_PLL Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1 " "Elaborating entity \"my_Sdram_PLL\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "sdram_pll1" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125052337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_PLL.v" "altpll_component" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_PLL.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125052623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_PLL.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_PLL.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125052627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -6000 " "Parameter \"clk1_phase_shift\" = \"-6000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_Sdram_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_Sdram_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125052627 ""}  } { { "Sdram_Control_4Port/my_Sdram_PLL.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_PLL.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558125052627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Sdram_PLL_altpll " "Found entity 1: my_Sdram_PLL_altpll" {  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/my_sdram_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125052852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125052852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Sdram_PLL_altpll Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated " "Elaborating entity \"my_Sdram_PLL_altpll\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125052917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u6\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u6\|control_interface:control1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125053010 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125053013 "|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125053014 "|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125053014 "|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u6\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u6\|command:command1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125053064 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558125053070 "|DE2_CCD|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558125053070 "|DE2_CCD|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558125053070 "|DE2_CCD|Sdram_Control_4Port:u6|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u6\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u6\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125053126 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125053129 "|DE2_CCD|Sdram_Control_4Port:u6|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Sdram_WR_FIFO Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"my_Sdram_WR_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125053199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "dcfifo_component" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125054159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125054162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125054162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125054162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125054162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125054162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125054162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125054162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125054162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125054162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125054162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125054162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125054162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125054162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125054162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125054162 ""}  } { { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558125054162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_klp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_klp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_klp1 " "Found entity 1: dcfifo_klp1" {  } { { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125054480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125054480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_klp1 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated " "Elaborating entity \"dcfifo_klp1\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125054509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125054609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125054609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_klp1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125054644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_577.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125054955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125054955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_klp1.tdf" "rdptr_g1p" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125055018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125055179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125055179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_klp1.tdf" "wrptr_g1p" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125055214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lr81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lr81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lr81 " "Found entity 1: altsyncram_lr81" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125055380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125055380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lr81 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram " "Elaborating entity \"altsyncram_lr81\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\"" {  } { { "db/dcfifo_klp1.tdf" "fifo_ram" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125055417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125055546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125055546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_klp1.tdf" "rs_brp" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125055591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125055793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125055793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_klp1.tdf" "rs_dgwp" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125055831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125055978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125055978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125056032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125056236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125056236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_klp1.tdf" "ws_dgrp" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125056272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125056371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125056371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125056421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/cmpr_n76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125056590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125056590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_klp1.tdf" "rdempty_eq_comp" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125056628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Sdram_RD_FIFO Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"my_Sdram_RD_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "read_fifo1" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125062529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "dcfifo_component" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125063225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125063229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125063229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125063229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125063229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125063229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125063229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125063229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125063229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125063229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125063229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125063229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125063229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125063229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125063229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125063229 ""}  } { { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558125063229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ssp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ssp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ssp1 " "Found entity 1: dcfifo_ssp1" {  } { { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125063582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125063582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ssp1 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated " "Elaborating entity \"dcfifo_ssp1\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125063622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125063771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125063771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ssp1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125063815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125064177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125064177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_ssp1.tdf" "rdptr_g1p" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125064235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125064418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125064418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_ssp1.tdf" "wrptr_g1p" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125064461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5u81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5u81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5u81 " "Found entity 1: altsyncram_5u81" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125064634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125064634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5u81 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram " "Elaborating entity \"altsyncram_5u81\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\"" {  } { { "db/dcfifo_ssp1.tdf" "fifo_ram" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125064670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125064783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125064783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|dffpipe_re9:rs_brp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|dffpipe_re9:rs_brp\"" {  } { { "db/dcfifo_ssp1.tdf" "rs_brp" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125064822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125065007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125065007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_ssp1.tdf" "rs_dgwp" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125065054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125065163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125065163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_se9:dffpipe13 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_se9:dffpipe13\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe13" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125065211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125065433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125065433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_ssp1.tdf" "ws_dgrp" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125065469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125065568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125065568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_te9:dffpipe16 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_te9:dffpipe16\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe16" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125065618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125065788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125065788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_ssp1.tdf" "rdempty_eq_comp" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125065855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u7 " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u7\"" {  } { { "DE2_CCD.v" "u7" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125071680 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(61) " "Verilog HDL assignment warning at I2C_CCD_Config.v(61): truncated value with size 32 to match size of target (16)" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_CCD_Config.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125071687 "|DE2_CCD|I2C_CCD_Config:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(109) " "Verilog HDL assignment warning at I2C_CCD_Config.v(109): truncated value with size 32 to match size of target (6)" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_CCD_Config.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125071687 "|DE2_CCD|I2C_CCD_Config:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u7\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u7\|I2C_Controller:u0\"" {  } { { "I2C_CCD_Config.v" "u0" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_CCD_Config.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125071740 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125071743 "|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125071743 "|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125071743 "|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mirror_Col Mirror_Col:u8 " "Elaborating entity \"Mirror_Col\" for hierarchy \"Mirror_Col:u8\"" {  } { { "DE2_CCD.v" "u8" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125071785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Stack_RAM Mirror_Col:u8\|my_Stack_RAM:comb_62 " "Elaborating entity \"my_Stack_RAM\" for hierarchy \"Mirror_Col:u8\|my_Stack_RAM:comb_62\"" {  } { { "Mirror_Col.v" "comb_62" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Mirror_Col.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125071831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\"" {  } { { "my_Stack_RAM.v" "altsyncram_component" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Stack_RAM.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125072357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\"" {  } { { "my_Stack_RAM.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Stack_RAM.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125072359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Instantiated megafunction \"Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125072360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125072360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125072360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125072360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125072360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125072360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125072360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 640 " "Parameter \"numwords_a\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125072360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 640 " "Parameter \"numwords_b\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125072360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125072360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125072360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125072360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125072360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125072360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125072360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125072360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125072360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125072360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125072360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125072360 ""}  } { { "my_Stack_RAM.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Stack_RAM.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558125072360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgp1 " "Found entity 1: altsyncram_pgp1" {  } { { "db/altsyncram_pgp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_pgp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125072611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125072611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgp1 Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_pgp1:auto_generated " "Elaborating entity \"altsyncram_pgp1\" for hierarchy \"Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_pgp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125072647 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 41 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 73 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 105 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 137 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 169 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 201 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 233 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 265 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 297 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 329 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 361 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 393 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 425 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 457 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 489 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 521 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 41 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 73 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 105 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 137 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 169 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 201 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 233 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 265 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 297 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 329 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 361 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 393 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 425 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 457 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 489 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 521 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 41 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 452 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 73 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 452 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 361 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 452 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 393 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 452 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 521 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 452 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 41 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 438 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 73 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 438 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 521 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 438 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125074415 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1558125074415 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1558125074415 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 41 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075580 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 73 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075580 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 105 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075580 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 137 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075580 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 169 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075580 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 201 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075580 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 233 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075580 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 265 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075580 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 297 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075580 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 329 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075580 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 361 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075580 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 393 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075580 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 425 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075580 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 457 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075580 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 489 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075580 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 521 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075580 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1558125075580 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1558125075580 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 41 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075632 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 73 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075632 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 105 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075632 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 137 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075632 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 169 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075632 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 201 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075632 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 233 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075632 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 265 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075632 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 297 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075632 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 329 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075632 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 361 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075632 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 393 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075632 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 425 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075632 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 457 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075632 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 489 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075632 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 521 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125075632 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1558125075632 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1558125075632 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1558125077731 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558125077977 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1558125077977 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "bidirectional pin \"OTG_DATA\[0\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "bidirectional pin \"OTG_DATA\[1\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "bidirectional pin \"OTG_DATA\[2\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "bidirectional pin \"OTG_DATA\[3\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "bidirectional pin \"OTG_DATA\[4\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "bidirectional pin \"OTG_DATA\[5\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "bidirectional pin \"OTG_DATA\[6\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "bidirectional pin \"OTG_DATA\[7\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "bidirectional pin \"OTG_DATA\[8\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "bidirectional pin \"OTG_DATA\[9\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "bidirectional pin \"OTG_DATA\[10\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "bidirectional pin \"OTG_DATA\[11\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "bidirectional pin \"OTG_DATA\[12\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "bidirectional pin \"OTG_DATA\[13\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "bidirectional pin \"OTG_DATA\[14\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "bidirectional pin \"OTG_DATA\[15\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125077977 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1558125077977 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/a_graycounter_677.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_677.tdf" 32 2 0 } } { "I2C_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_Controller.v" 72 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_677.tdf" 46 2 0 } } { "I2C_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_Controller.v" 68 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_2lc.tdf" 46 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_577.tdf" 32 2 0 } } { "I2C_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_Controller.v" 63 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_1lc.tdf" 32 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_577.tdf" 45 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_1lc.tdf" 45 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1558125078011 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1558125078011 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125079001 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125079001 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1558125079001 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125079002 "|DE2_CCD|VGA_B[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558125079002 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "265 " "265 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558125080087 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125080106 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "LCD_test 24 " "Ignored 24 assignments for entity \"LCD_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LCD_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125080277 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125080277 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125080277 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125080277 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125080277 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125080277 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125080277 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125080277 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125080277 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125080277 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125080277 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125080277 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125080277 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125080277 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125080277 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125080277 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125080277 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125080277 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125080277 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125080277 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125080277 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125080277 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125080277 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125080277 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080277 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 46 " "Ignored 46 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 128 " "Ignored 128 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 110 " "Ignored 110 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 106 " "Ignored 106 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 136 " "Ignored 136 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 70 " "Ignored 70 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm 19 " "Ignored 19 assignments for entity \"on_chip_fsm\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_blue 22 " "Ignored 22 assignments for entity \"on_chip_fsm_blue\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_calibrate_start 22 " "Ignored 22 assignments for entity \"on_chip_fsm_calibrate_start\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_irq_mapper 14 " "Ignored 14 assignments for entity \"on_chip_fsm_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_jtag_uart_0 24 " "Ignored 24 assignments for entity \"on_chip_fsm_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"on_chip_fsm_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"on_chip_fsm_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"on_chip_fsm_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"on_chip_fsm_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"on_chip_fsm_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"on_chip_fsm_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"on_chip_fsm_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"on_chip_fsm_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"on_chip_fsm_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"on_chip_fsm_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"on_chip_fsm_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"on_chip_fsm_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"on_chip_fsm_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"on_chip_fsm_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mouse_x 22 " "Ignored 22 assignments for entity \"on_chip_fsm_mouse_x\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"on_chip_fsm_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"on_chip_fsm_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_onchip_memory2_0 34 " "Ignored 34 assignments for entity \"on_chip_fsm_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_otg_hpi_address 22 " "Ignored 22 assignments for entity \"on_chip_fsm_otg_hpi_address\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_otg_hpi_data 25 " "Ignored 25 assignments for entity \"on_chip_fsm_otg_hpi_data\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"on_chip_fsm_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio 19 " "Ignored 19 assignments for entity \"on_chip_with_keyboard_pio\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_blue 22 " "Ignored 22 assignments for entity \"on_chip_with_keyboard_pio_blue\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_irq_mapper 14 " "Ignored 14 assignments for entity \"on_chip_with_keyboard_pio_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_jtag_uart_0 24 " "Ignored 24 assignments for entity \"on_chip_with_keyboard_pio_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mouse_click 22 " "Ignored 22 assignments for entity \"on_chip_with_keyboard_pio_mouse_click\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mouse_x 22 " "Ignored 22 assignments for entity \"on_chip_with_keyboard_pio_mouse_x\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"on_chip_with_keyboard_pio_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"on_chip_with_keyboard_pio_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_onchip_memory2_0 34 " "Ignored 34 assignments for entity \"on_chip_with_keyboard_pio_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_otg_hpi_address 22 " "Ignored 22 assignments for entity \"on_chip_with_keyboard_pio_otg_hpi_address\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_otg_hpi_data 25 " "Ignored 25 assignments for entity \"on_chip_with_keyboard_pio_otg_hpi_data\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"on_chip_with_keyboard_pio_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125080279 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.map.smsg " "Generated suppressed messages file C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125081005 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558125091172 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125091172 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125091390 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125091390 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125091391 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125091391 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125091391 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125091392 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125091393 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125091393 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125091394 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125091394 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125091395 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125091395 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125091395 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125091396 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125091396 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125091397 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a15"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125091784 "|DE2_CCD|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125091784 "|DE2_CCD|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1558125091784 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1830 " "Implemented 1830 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558125091786 ""} { "Info" "ICUT_CUT_TM_OPINS" "147 " "Implemented 147 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558125091786 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "69 " "Implemented 69 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1558125091786 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1466 " "Implemented 1466 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558125091786 ""} { "Info" "ICUT_CUT_TM_RAMS" "122 " "Implemented 122 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1558125091786 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1558125091786 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558125091786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 379 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 379 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558125092027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 15:31:32 2019 " "Processing ended: Fri May 17 15:31:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558125092027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558125092027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:43 " "Total CPU time (on all processors): 00:01:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558125092027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125092027 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1558125095614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558125095629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 15:31:33 2019 " "Processing started: Fri May 17 15:31:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558125095629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1558125095629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1558125095629 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1558125096120 ""}
{ "Info" "0" "" "Project  = DE2_CCD" {  } {  } 0 0 "Project  = DE2_CCD" 0 0 "Fitter" 0 0 1558125096122 ""}
{ "Info" "0" "" "Revision = DE2_CCD" {  } {  } 0 0 "Revision = DE2_CCD" 0 0 "Fitter" 0 0 1558125096122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1558125096425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1558125096426 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_CCD EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_CCD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558125096514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558125096653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558125096657 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] -324.0 degrees -326.3 degrees " "Can't achieve requested value -324.0 degrees for clock output Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter phase shift -- achieved value of -326.3 degrees" {  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/my_sdram_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 1211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1558125096793 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/my_sdram_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 1210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1558125096793 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 3 1 -326 -6042 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of -326 degrees (-6042 ps) for Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/my_sdram_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 1211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1558125096793 ""}  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/my_sdram_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 1210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1558125096793 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a0 " "Atom \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1558125096801 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1558125096801 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125097499 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125097509 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125097510 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125097510 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125097511 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125097511 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125097511 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125097512 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125097513 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125097513 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125097513 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125097513 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125097515 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125097515 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125097515 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 538 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125097515 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a15"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558125097532 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1558125097577 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558125098903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558125098903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558125098903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558125098903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558125098903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558125098903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558125098903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558125098903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558125098903 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1558125098903 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 6526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558125098923 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 6528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558125098923 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 6530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558125098923 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 6532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558125098923 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1558125098923 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1558125098943 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1558125099572 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 241 " "No exact pin location assignment(s) for 7 pins of 241 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1558125101459 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_klp1 " "Entity dcfifo_klp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558125102829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558125102829 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558125102829 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ssp1 " "Entity dcfifo_ssp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558125102829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558125102829 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558125102829 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1558125102829 ""}
{ "Info" "ISTA_SDC_FOUND" "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1558125102851 ""}
{ "Info" "ISTA_SDC_FOUND" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1558125102859 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 46 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(46): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102864 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 46 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(46): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102868 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102869 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 47 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(47): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102871 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 47 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(47): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102874 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102875 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 48 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(48): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 48 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(48): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102880 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102881 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 49 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(49): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102882 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 49 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(49): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102883 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102884 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102884 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 50 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(50): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102885 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102885 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 51 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(51): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102890 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 51 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(51): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sr*    -to *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sr*    -to *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102893 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102894 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102895 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 52 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(52): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102899 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102899 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102899 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102900 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102900 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 53 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(53): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102905 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$on_chip_fsm_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$on_chip_fsm_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102905 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102905 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102905 ""}
{ "Info" "ISTA_SDC_FOUND" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1558125102905 ""}
{ "Info" "ISTA_SDC_FOUND" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1558125102911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 46 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_break:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(46): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_break:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102915 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 46 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(46): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102918 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102918 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 47 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(47): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 47 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(47): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102921 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102923 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 48 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(48): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102923 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 48 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(48): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102927 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102928 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 49 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(49): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102929 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 49 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(49): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102932 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 50 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(50): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102933 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102933 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 51 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(51): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102933 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 51 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(51): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr*    -to *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr*    -to *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102937 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102937 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 52 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(52): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102942 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102942 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102942 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102942 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 53 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(53): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102946 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102947 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102947 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_CCD.out.sdc " "Reading SDC File: 'DE2_CCD.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1558125102948 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 49 u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\] pin " "Ignored filter at DE2_CCD.out.sdc(49): u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102952 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 49 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] pin " "Ignored filter at DE2_CCD.out.sdc(49): u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102953 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}\]  " "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}\] " {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102954 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(49): Argument -source is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102954 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 50 u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] pin " "Ignored filter at DE2_CCD.out.sdc(50): u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102955 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -108.000 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}\]  " "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -108.000 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}\] " {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102955 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102956 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 217 OTG_DREQ0 port " "Ignored filter at DE2_CCD.out.sdc(217): OTG_DREQ0 could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102972 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 217 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(217): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DREQ0\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DREQ0\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102973 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102973 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 218 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(218): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DREQ0\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DREQ0\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 218 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102973 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 218 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102973 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 219 OTG_DREQ1 port " "Ignored filter at DE2_CCD.out.sdc(219): OTG_DREQ1 could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102973 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 219 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(219): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DREQ1\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DREQ1\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102973 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102973 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 220 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(220): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DREQ1\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DREQ1\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 220 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102977 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102977 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 221 OTG_INT0 port " "Ignored filter at DE2_CCD.out.sdc(221): OTG_INT0 could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102978 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 221 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(221): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_INT0\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_INT0\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102979 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102979 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 222 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(222): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_INT0\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_INT0\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 222 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102980 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 222 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102980 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 223 OTG_INT1 port " "Ignored filter at DE2_CCD.out.sdc(223): OTG_INT1 could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102981 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 223 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(223): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_INT1\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_INT1\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102982 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102982 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 224 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(224): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_INT1\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_INT1\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 224 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102983 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 224 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102983 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 342 ENET_CLK port " "Ignored filter at DE2_CCD.out.sdc(342): ENET_CLK could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 342 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102996 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 342 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(342): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CLK\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CLK\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 342 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102999 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 342 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102999 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 343 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(343): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CLK\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CLK\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 343 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125102999 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 343 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125102999 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 344 ENET_CMD port " "Ignored filter at DE2_CCD.out.sdc(344): ENET_CMD could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 344 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125102999 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 344 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(344): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CMD\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CMD\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 344 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103001 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 344 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 345 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(345): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CMD\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CMD\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 345 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103001 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 345 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 346 ENET_CS_N port " "Ignored filter at DE2_CCD.out.sdc(346): ENET_CS_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 346 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103002 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 346 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(346): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CS_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CS_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 346 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103002 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 346 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103002 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 347 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(347): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CS_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CS_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 347 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103002 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 347 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103002 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 348 ENET_DATA\[0\] port " "Ignored filter at DE2_CCD.out.sdc(348): ENET_DATA\[0\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 348 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103002 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 348 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(348): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 348 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103002 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 348 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103002 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 349 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(349): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 349 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103006 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 349 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 350 ENET_DATA\[1\] port " "Ignored filter at DE2_CCD.out.sdc(350): ENET_DATA\[1\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 350 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 350 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(350): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 350 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103006 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 350 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 351 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(351): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 351 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103006 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 351 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 352 ENET_DATA\[2\] port " "Ignored filter at DE2_CCD.out.sdc(352): ENET_DATA\[2\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 352 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 352 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(352): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 352 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103006 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 352 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 353 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(353): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 353 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103010 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 353 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103010 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 354 ENET_DATA\[3\] port " "Ignored filter at DE2_CCD.out.sdc(354): ENET_DATA\[3\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 354 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 354 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(354): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 354 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103011 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 354 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 355 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(355): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 355 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103013 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 355 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103013 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 356 ENET_DATA\[4\] port " "Ignored filter at DE2_CCD.out.sdc(356): ENET_DATA\[4\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 356 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 356 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(356): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 356 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103014 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 356 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 357 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(357): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 357 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103015 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 357 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103015 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 358 ENET_DATA\[5\] port " "Ignored filter at DE2_CCD.out.sdc(358): ENET_DATA\[5\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 358 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 358 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(358): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 358 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103015 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 358 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 359 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(359): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 359 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103017 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 359 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103017 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 360 ENET_DATA\[6\] port " "Ignored filter at DE2_CCD.out.sdc(360): ENET_DATA\[6\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 360 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 360 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(360): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 360 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103019 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 360 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 361 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(361): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 361 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103020 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 361 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103020 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 362 ENET_DATA\[7\] port " "Ignored filter at DE2_CCD.out.sdc(362): ENET_DATA\[7\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 362 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 362 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(362): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 362 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103021 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 362 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 363 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(363): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 363 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103021 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 363 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103021 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 364 ENET_DATA\[8\] port " "Ignored filter at DE2_CCD.out.sdc(364): ENET_DATA\[8\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 364 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 364 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(364): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[8\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[8\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 364 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103024 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 364 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 365 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(365): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[8\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[8\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 365 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103024 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 365 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103024 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 366 ENET_DATA\[9\] port " "Ignored filter at DE2_CCD.out.sdc(366): ENET_DATA\[9\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 366 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 366 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(366): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[9\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[9\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 366 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103028 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 366 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 367 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(367): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[9\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[9\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 367 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103028 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 367 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103028 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 368 ENET_DATA\[10\] port " "Ignored filter at DE2_CCD.out.sdc(368): ENET_DATA\[10\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 368 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 368 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(368): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[10\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[10\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 368 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103030 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 368 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 369 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(369): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[10\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[10\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 369 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103030 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 369 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103030 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 370 ENET_DATA\[11\] port " "Ignored filter at DE2_CCD.out.sdc(370): ENET_DATA\[11\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 370 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 370 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(370): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[11\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[11\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 370 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103031 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 370 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 371 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(371): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[11\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[11\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 371 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103032 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 371 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103032 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 372 ENET_DATA\[12\] port " "Ignored filter at DE2_CCD.out.sdc(372): ENET_DATA\[12\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 372 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 372 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(372): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[12\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[12\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 372 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103032 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 372 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 373 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(373): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[12\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[12\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 373 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103032 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 373 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103032 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 374 ENET_DATA\[13\] port " "Ignored filter at DE2_CCD.out.sdc(374): ENET_DATA\[13\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 374 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 374 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(374): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[13\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[13\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 374 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103032 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 374 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 375 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(375): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[13\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[13\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 375 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103036 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 375 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103036 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 376 ENET_DATA\[14\] port " "Ignored filter at DE2_CCD.out.sdc(376): ENET_DATA\[14\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 376 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 376 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(376): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[14\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[14\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 376 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103036 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 376 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 377 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(377): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[14\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[14\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 377 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103036 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 377 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103036 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 378 ENET_DATA\[15\] port " "Ignored filter at DE2_CCD.out.sdc(378): ENET_DATA\[15\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 378 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 378 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(378): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[15\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[15\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 378 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103036 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 378 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 379 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(379): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[15\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[15\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 379 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103040 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 379 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103040 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 380 ENET_RD_N port " "Ignored filter at DE2_CCD.out.sdc(380): ENET_RD_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 380 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103040 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 380 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(380): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_RD_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_RD_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 380 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103040 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 380 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103040 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 381 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(381): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_RD_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_RD_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 381 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103040 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 381 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103040 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 382 ENET_RST_N port " "Ignored filter at DE2_CCD.out.sdc(382): ENET_RST_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 382 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103040 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 382 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(382): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_RST_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_RST_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 382 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103043 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 382 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 383 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(383): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_RST_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_RST_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 383 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103044 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 383 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103044 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 384 ENET_WR_N port " "Ignored filter at DE2_CCD.out.sdc(384): ENET_WR_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 384 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 384 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(384): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_WR_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_WR_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 384 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103045 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 384 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 385 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(385): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_WR_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_WR_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 385 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103045 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 385 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103045 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 386 FL_ADDR\[0\] port " "Ignored filter at DE2_CCD.out.sdc(386): FL_ADDR\[0\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 386 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 386 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(386): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 386 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103046 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 386 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 387 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(387): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 387 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103047 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 387 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103047 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 388 FL_ADDR\[1\] port " "Ignored filter at DE2_CCD.out.sdc(388): FL_ADDR\[1\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 388 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 388 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(388): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 388 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103048 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 388 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 389 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(389): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 389 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103049 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 389 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 390 FL_ADDR\[2\] port " "Ignored filter at DE2_CCD.out.sdc(390): FL_ADDR\[2\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 390 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 390 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(390): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 390 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103051 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 390 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 391 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(391): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 391 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103051 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 391 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 392 FL_ADDR\[3\] port " "Ignored filter at DE2_CCD.out.sdc(392): FL_ADDR\[3\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 392 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 392 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(392): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 392 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103052 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 392 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 393 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(393): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 393 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103053 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 393 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103053 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 394 FL_ADDR\[4\] port " "Ignored filter at DE2_CCD.out.sdc(394): FL_ADDR\[4\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 394 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103053 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 394 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(394): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 394 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103054 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 394 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 395 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(395): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 395 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103054 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 395 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103054 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 396 FL_ADDR\[5\] port " "Ignored filter at DE2_CCD.out.sdc(396): FL_ADDR\[5\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 396 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 396 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(396): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 396 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103054 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 396 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 397 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(397): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 397 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103054 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 397 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103054 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 398 FL_ADDR\[6\] port " "Ignored filter at DE2_CCD.out.sdc(398): FL_ADDR\[6\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 398 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 398 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(398): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 398 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103058 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 398 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 399 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(399): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 399 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103060 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 399 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103060 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 400 FL_ADDR\[7\] port " "Ignored filter at DE2_CCD.out.sdc(400): FL_ADDR\[7\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 400 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 400 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(400): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 400 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103062 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 400 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 401 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(401): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 401 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103063 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 401 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103063 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 402 FL_ADDR\[8\] port " "Ignored filter at DE2_CCD.out.sdc(402): FL_ADDR\[8\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 402 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 402 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(402): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[8\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[8\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 402 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103064 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 402 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 403 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(403): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[8\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[8\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 403 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103064 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 403 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103064 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 404 FL_ADDR\[9\] port " "Ignored filter at DE2_CCD.out.sdc(404): FL_ADDR\[9\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 404 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 404 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(404): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[9\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[9\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 404 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103064 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 404 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 405 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(405): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[9\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[9\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 405 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103064 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 405 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103064 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 406 FL_ADDR\[10\] port " "Ignored filter at DE2_CCD.out.sdc(406): FL_ADDR\[10\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 406 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 406 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(406): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[10\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[10\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 406 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103068 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 406 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 407 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(407): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[10\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[10\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 407 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103068 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 407 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103068 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 408 FL_ADDR\[11\] port " "Ignored filter at DE2_CCD.out.sdc(408): FL_ADDR\[11\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 408 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 408 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(408): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[11\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[11\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 408 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103068 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 408 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 409 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(409): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[11\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[11\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 409 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103068 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 409 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103068 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 410 FL_ADDR\[12\] port " "Ignored filter at DE2_CCD.out.sdc(410): FL_ADDR\[12\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 410 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 410 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(410): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[12\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[12\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 410 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103071 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 410 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 411 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(411): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[12\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[12\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 411 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103072 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 411 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 412 FL_ADDR\[13\] port " "Ignored filter at DE2_CCD.out.sdc(412): FL_ADDR\[13\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 412 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 412 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(412): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[13\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[13\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 412 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103073 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 412 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 413 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(413): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[13\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[13\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 413 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103073 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 413 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 414 FL_ADDR\[14\] port " "Ignored filter at DE2_CCD.out.sdc(414): FL_ADDR\[14\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 414 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 414 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(414): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[14\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[14\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 414 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103074 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 414 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 415 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(415): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[14\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[14\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 415 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103074 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 415 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 416 FL_ADDR\[15\] port " "Ignored filter at DE2_CCD.out.sdc(416): FL_ADDR\[15\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 416 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 416 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(416): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[15\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[15\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 416 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103074 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 416 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 417 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(417): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[15\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[15\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 417 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103074 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 417 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 418 FL_ADDR\[16\] port " "Ignored filter at DE2_CCD.out.sdc(418): FL_ADDR\[16\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 418 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103078 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 418 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(418): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[16\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[16\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 418 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103079 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 418 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 419 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(419): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[16\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[16\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 419 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103080 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 419 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 420 FL_ADDR\[17\] port " "Ignored filter at DE2_CCD.out.sdc(420): FL_ADDR\[17\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 420 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 420 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(420): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[17\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[17\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 420 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103081 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 420 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 421 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(421): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[17\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[17\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 421 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103082 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 421 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 422 FL_ADDR\[18\] port " "Ignored filter at DE2_CCD.out.sdc(422): FL_ADDR\[18\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 422 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 422 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(422): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[18\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[18\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 422 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103083 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 422 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 423 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(423): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[18\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[18\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 423 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103083 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 423 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 424 FL_ADDR\[19\] port " "Ignored filter at DE2_CCD.out.sdc(424): FL_ADDR\[19\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 424 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 424 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(424): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[19\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[19\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 424 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103085 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 424 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 425 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(425): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[19\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[19\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 425 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103086 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 425 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 426 FL_ADDR\[20\] port " "Ignored filter at DE2_CCD.out.sdc(426): FL_ADDR\[20\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 426 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 426 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(426): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[20\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[20\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 426 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103087 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 426 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 427 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(427): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[20\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[20\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 427 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103087 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 427 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103087 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 428 FL_ADDR\[21\] port " "Ignored filter at DE2_CCD.out.sdc(428): FL_ADDR\[21\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 428 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 428 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(428): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[21\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[21\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 428 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103089 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 428 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 429 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(429): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[21\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[21\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 429 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103090 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 429 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 430 FL_CE_N port " "Ignored filter at DE2_CCD.out.sdc(430): FL_CE_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 430 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 430 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(430): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_CE_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_CE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 430 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103091 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 430 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 431 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(431): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_CE_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_CE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 431 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103092 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 431 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103092 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 432 FL_DQ\[0\] port " "Ignored filter at DE2_CCD.out.sdc(432): FL_DQ\[0\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 432 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 432 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(432): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 432 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103092 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 432 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 433 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(433): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 433 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103093 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 433 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 434 FL_DQ\[1\] port " "Ignored filter at DE2_CCD.out.sdc(434): FL_DQ\[1\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 434 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 434 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(434): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 434 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103094 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 434 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 435 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(435): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 435 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103094 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 435 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 436 FL_DQ\[2\] port " "Ignored filter at DE2_CCD.out.sdc(436): FL_DQ\[2\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 436 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 436 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(436): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 436 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103099 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 436 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 437 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(437): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 437 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103099 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 437 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103099 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 438 FL_DQ\[3\] port " "Ignored filter at DE2_CCD.out.sdc(438): FL_DQ\[3\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 438 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 438 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(438): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 438 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103101 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 438 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 439 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(439): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 439 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103102 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 439 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103102 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 440 FL_DQ\[4\] port " "Ignored filter at DE2_CCD.out.sdc(440): FL_DQ\[4\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 440 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 440 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(440): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 440 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103102 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 440 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 441 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(441): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 441 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103102 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 441 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103102 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 442 FL_DQ\[5\] port " "Ignored filter at DE2_CCD.out.sdc(442): FL_DQ\[5\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 442 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 442 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(442): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 442 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103102 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 442 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 443 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(443): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 443 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103106 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 443 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 444 FL_DQ\[6\] port " "Ignored filter at DE2_CCD.out.sdc(444): FL_DQ\[6\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 444 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 444 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(444): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 444 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103106 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 444 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 445 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(445): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 445 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103106 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 445 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 446 FL_DQ\[7\] port " "Ignored filter at DE2_CCD.out.sdc(446): FL_DQ\[7\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 446 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 446 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(446): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 446 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103106 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 446 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 447 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(447): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 447 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103110 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 447 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103110 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 448 FL_OE_N port " "Ignored filter at DE2_CCD.out.sdc(448): FL_OE_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 448 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103111 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 448 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(448): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_OE_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_OE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 448 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103111 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 448 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103111 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 449 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(449): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_OE_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_OE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 449 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103112 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 449 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103112 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 450 FL_RST_N port " "Ignored filter at DE2_CCD.out.sdc(450): FL_RST_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 450 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 450 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(450): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_RST_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_RST_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 450 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103114 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 450 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 451 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(451): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_RST_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_RST_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 451 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103114 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 451 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103114 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 452 FL_WE_N port " "Ignored filter at DE2_CCD.out.sdc(452): FL_WE_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 452 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 452 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(452): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_WE_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_WE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 452 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103115 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 452 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 453 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(453): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_WE_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_WE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 453 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103117 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 453 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103117 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 702 OTG_DACK0_N port " "Ignored filter at DE2_CCD.out.sdc(702): OTG_DACK0_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 702 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 702 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(702): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DACK0_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DACK0_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 702 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103133 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 702 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 703 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(703): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DACK0_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DACK0_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 703 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103136 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 703 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103136 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 704 OTG_DACK1_N port " "Ignored filter at DE2_CCD.out.sdc(704): OTG_DACK1_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 704 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 704 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(704): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DACK1_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DACK1_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 704 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103138 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 704 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 705 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(705): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DACK1_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DACK1_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 705 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103140 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 705 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103140 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 738 OTG_FSPEED port " "Ignored filter at DE2_CCD.out.sdc(738): OTG_FSPEED could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 738 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 738 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(738): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_FSPEED\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_FSPEED\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 738 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103143 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 738 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 739 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(739): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_FSPEED\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_FSPEED\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 739 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103144 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 739 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103144 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 740 OTG_LSPEED port " "Ignored filter at DE2_CCD.out.sdc(740): OTG_LSPEED could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 740 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125103145 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 740 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(740): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_LSPEED\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_LSPEED\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 740 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103146 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 740 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 741 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(741): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_LSPEED\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_LSPEED\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 741 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125103147 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 741 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125103147 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CCD_MCLK " "Node: CCD_MCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\] CCD_MCLK " "Register Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\] is being clocked by CCD_MCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558125103167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558125103167 "|DE2_CCD|CCD_MCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[10\] " "Node: GPIO_1\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[0\] GPIO_1\[10\] " "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[0\] is being clocked by GPIO_1\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558125103167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558125103167 "|DE2_CCD|GPIO_1[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558125103167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558125103167 "|DE2_CCD|I2C_CCD_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558125103199 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558125103199 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1558125103199 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558125103200 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558125103200 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1558125103200 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1558125103200 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558125103200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558125103200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558125103200 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1558125103200 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558125103602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CCD_MCLK " "Destination node CCD_MCLK" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 296 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 1696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125103603 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Destination node I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_CCD_Config.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125103603 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1558125103603 ""}  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 6516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558125103602 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "GPIO_1\[10\]~input  " "Promoted node GPIO_1\[10\]~input " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558125103603 ""}  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 6492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558125103603 ""}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "GPIO_1\[10\]~input Global Clock " "Pin GPIO_1\[10\]~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 6492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176342 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1558125103604 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558125103604 ""}  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/my_sdram_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 1210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558125103604 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558125103604 ""}  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/my_sdram_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 1210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558125103604 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CCD_MCLK  " "Automatically promoted node CCD_MCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558125103604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO_1\[11\]~output " "Destination node GPIO_1\[11\]~output" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 3644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125103604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CCD_MCLK~0 " "Destination node CCD_MCLK~0" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 296 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 3571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125103604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 136 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125103604 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1558125103604 ""}  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 296 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 1696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558125103604 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_CCD_Config:u7\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558125103604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u7\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node I2C_CCD_Config:u7\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_Controller.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 2754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125103604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK~0 " "Destination node I2C_CCD_Config:u7\|mI2C_CTRL_CLK~0" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_CCD_Config.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 2905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125103604 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1558125103604 ""}  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_CCD_Config.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558125103604 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_0  " "Automatically promoted node Reset_Delay:u2\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558125103604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|RD_MASK\[1\]~1 " "Destination node Sdram_Control_4Port:u6\|RD_MASK\[1\]~1" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 757 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 2655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125103604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_0~0 " "Destination node Reset_Delay:u2\|oRST_0~0" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Reset_Delay.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 2682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125103604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[20\]~21 " "Destination node Sdram_Control_4Port:u6\|rRD1_ADDR\[20\]~21" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 640 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 3116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125103604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[20\]~25 " "Destination node Sdram_Control_4Port:u6\|rRD1_ADDR\[20\]~25" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 640 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 3121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125103604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rWR2_ADDR\[19\]~23 " "Destination node Sdram_Control_4Port:u6\|rWR2_ADDR\[19\]~23" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 640 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 3132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125103604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rWR2_ADDR\[19\]~24 " "Destination node Sdram_Control_4Port:u6\|rWR2_ADDR\[19\]~24" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 640 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 3133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125103604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[21\]~21 " "Destination node Sdram_Control_4Port:u6\|rRD2_ADDR\[21\]~21" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 640 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 3140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125103604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[21\]~24 " "Destination node Sdram_Control_4Port:u6\|rRD2_ADDR\[21\]~24" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 640 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 3146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125103604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rWR1_ADDR\[17\]~21 " "Destination node Sdram_Control_4Port:u6\|rWR1_ADDR\[17\]~21" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 640 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 3153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125103604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rWR1_ADDR\[17\]~24 " "Destination node Sdram_Control_4Port:u6\|rWR1_ADDR\[17\]~24" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 640 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 3158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125103604 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1558125103604 ""}  } { { "Reset_Delay.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Reset_Delay.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 1623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558125103604 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_1  " "Automatically promoted node Reset_Delay:u2\|oRST_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558125103609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_1~0 " "Destination node Reset_Delay:u2\|oRST_1~0" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Reset_Delay.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 3301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125103609 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1558125103609 ""}  } { { "Reset_Delay.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Reset_Delay.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 1624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558125103609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_2  " "Automatically promoted node Reset_Delay:u2\|oRST_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558125103609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_2~0 " "Destination node Reset_Delay:u2\|oRST_2~0" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Reset_Delay.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 2598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125103609 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1558125103609 ""}  } { { "Reset_Delay.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Reset_Delay.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 1621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558125103609 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558125105061 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558125105066 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558125105068 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558125105075 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558125105090 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558125105100 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558125105100 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558125105105 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558125106180 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 I/O Input Buffer " "Packed 12 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1558125106192 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558125106192 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 3.3V 1 6 0 " "Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 1 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1558125106383 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1558125106383 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1558125106383 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 22 34 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558125106386 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 37 26 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 37 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558125106386 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 2 71 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558125106386 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 68 3 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 68 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558125106386 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 34 31 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558125106386 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 8 50 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558125106386 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 30 42 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558125106386 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 37 34 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 37 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558125106386 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1558125106386 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1558125106386 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_CSn " "Node \"LCD_CSn\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_CSn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D_Cn " "Node \"LCD_D_Cn\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D_Cn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_WEn " "Node \"LCD_WEn\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_WEn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk " "Node \"clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "load " "Node \"load\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "load" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset " "Node \"reset\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125107446 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1558125107446 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558125107454 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1558125107470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558125113639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558125114595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558125114770 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558125124832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558125124832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558125126372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X34_Y24 X45_Y36 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36" {  } { { "loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} { { 12 { 0 ""} 34 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1558125133900 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558125133900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1558125134987 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1558125134987 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558125134987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558125134992 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.74 " "Total time spent on timing analysis during the Fitter is 1.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1558125135355 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558125135402 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558125136223 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558125136225 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558125137043 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558125139790 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1558125141433 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "94 Cyclone IV E " "94 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_27 3.3-V LVTTL AG15 " "Pin CLOCK_27 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { CLOCK_27 } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT 3.3-V LVTTL D5 " "Pin OTG_INT uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_INT } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[16\] 3.3-V LVTTL AF25 " "Pin GPIO_1\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[17\] 3.3-V LVTTL AC22 " "Pin GPIO_1\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[18\] 3.3-V LVTTL AE22 " "Pin GPIO_1\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[19\] 3.3-V LVTTL AF21 " "Pin GPIO_1\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[20\] 3.3-V LVTTL AF22 " "Pin GPIO_1\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[21\] 3.3-V LVTTL AD22 " "Pin GPIO_1\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[22\] 3.3-V LVTTL AG25 " "Pin GPIO_1\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[23\] 3.3-V LVTTL AD25 " "Pin GPIO_1\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[24\] 3.3-V LVTTL AH25 " "Pin GPIO_1\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[25\] 3.3-V LVTTL AE25 " "Pin GPIO_1\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[26\] 3.3-V LVTTL AG22 " "Pin GPIO_1\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[27\] 3.3-V LVTTL AE24 " "Pin GPIO_1\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[28\] 3.3-V LVTTL AH22 " "Pin GPIO_1\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[29\] 3.3-V LVTTL AF26 " "Pin GPIO_1\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[30\] 3.3-V LVTTL AE20 " "Pin GPIO_1\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[31\] 3.3-V LVTTL AG23 " "Pin GPIO_1\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[32\] 3.3-V LVTTL AF20 " "Pin GPIO_1\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[33\] 3.3-V LVTTL AH26 " "Pin GPIO_1\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[34\] 3.3-V LVTTL AH23 " "Pin GPIO_1\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[35\] 3.3-V LVTTL AG26 " "Pin GPIO_1\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[0\] 3.3-V LVTTL AB22 " "Pin GPIO_1\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[1\] 3.3-V LVTTL AC15 " "Pin GPIO_1\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[2\] 3.3-V LVTTL AB21 " "Pin GPIO_1\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[3\] 3.3-V LVTTL Y17 " "Pin GPIO_1\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[4\] 3.3-V LVTTL AC21 " "Pin GPIO_1\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[5\] 3.3-V LVTTL Y16 " "Pin GPIO_1\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[6\] 3.3-V LVTTL AD21 " "Pin GPIO_1\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[7\] 3.3-V LVTTL AE16 " "Pin GPIO_1\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[8\] 3.3-V LVTTL AD15 " "Pin GPIO_1\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[9\] 3.3-V LVTTL AE15 " "Pin GPIO_1\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[10\] 3.3-V LVTTL AC19 " "Pin GPIO_1\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[11\] 3.3-V LVTTL AF16 " "Pin GPIO_1\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[12\] 3.3-V LVTTL AD19 " "Pin GPIO_1\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[13\] 3.3-V LVTTL AF15 " "Pin GPIO_1\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[14\] 3.3-V LVTTL AF24 " "Pin GPIO_1\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[15\] 3.3-V LVTTL AE21 " "Pin GPIO_1\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125141591 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1558125141591 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "52 " "Following 52 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125141604 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1558125141604 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.fit.smsg " "Generated suppressed messages file C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558125142185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 407 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 407 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5751 " "Peak virtual memory: 5751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558125145355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 15:32:25 2019 " "Processing ended: Fri May 17 15:32:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558125145355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558125145355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558125145355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558125145355 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1558125148281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558125148297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 15:32:27 2019 " "Processing started: Fri May 17 15:32:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558125148297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1558125148297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1558125148297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1558125150101 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1558125156320 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1558125156573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558125160517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 15:32:40 2019 " "Processing ended: Fri May 17 15:32:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558125160517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558125160517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558125160517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1558125160517 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1558125161603 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1558125163999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558125164013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 15:32:42 2019 " "Processing started: Fri May 17 15:32:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558125164013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1558125164013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_CCD -c DE2_CCD " "Command: quartus_sta DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1558125164014 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1558125164509 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "LCD_test 24 " "Ignored 24 assignments for entity \"LCD_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LCD_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125169255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125169255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125169255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125169255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125169255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125169255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125169255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125169255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125169255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125169255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125169255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125169255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125169255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125169255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125169255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125169255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125169255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125169255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125169255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125169255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125169255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125169255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125169255 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125169255 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169255 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 46 " "Ignored 46 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169256 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 128 " "Ignored 128 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169256 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 110 " "Ignored 110 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169256 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 106 " "Ignored 106 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169256 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 136 " "Ignored 136 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169257 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 70 " "Ignored 70 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169257 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm 19 " "Ignored 19 assignments for entity \"on_chip_fsm\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169257 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_blue 22 " "Ignored 22 assignments for entity \"on_chip_fsm_blue\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169257 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_calibrate_start 22 " "Ignored 22 assignments for entity \"on_chip_fsm_calibrate_start\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169257 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_irq_mapper 14 " "Ignored 14 assignments for entity \"on_chip_fsm_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169257 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_jtag_uart_0 24 " "Ignored 24 assignments for entity \"on_chip_fsm_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169257 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"on_chip_fsm_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169257 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"on_chip_fsm_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169257 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"on_chip_fsm_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169257 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"on_chip_fsm_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169257 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"on_chip_fsm_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169257 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"on_chip_fsm_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169257 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"on_chip_fsm_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169257 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"on_chip_fsm_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169257 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"on_chip_fsm_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169258 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"on_chip_fsm_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169258 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"on_chip_fsm_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169258 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"on_chip_fsm_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169258 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"on_chip_fsm_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169258 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"on_chip_fsm_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169258 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"on_chip_fsm_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169258 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_mouse_x 22 " "Ignored 22 assignments for entity \"on_chip_fsm_mouse_x\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169258 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"on_chip_fsm_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"on_chip_fsm_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_onchip_memory2_0 34 " "Ignored 34 assignments for entity \"on_chip_fsm_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_otg_hpi_address 22 " "Ignored 22 assignments for entity \"on_chip_fsm_otg_hpi_address\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_otg_hpi_data 25 " "Ignored 25 assignments for entity \"on_chip_fsm_otg_hpi_data\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_fsm_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"on_chip_fsm_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio 19 " "Ignored 19 assignments for entity \"on_chip_with_keyboard_pio\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_blue 22 " "Ignored 22 assignments for entity \"on_chip_with_keyboard_pio_blue\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_irq_mapper 14 " "Ignored 14 assignments for entity \"on_chip_with_keyboard_pio_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_jtag_uart_0 24 " "Ignored 24 assignments for entity \"on_chip_with_keyboard_pio_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"on_chip_with_keyboard_pio_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mouse_click 22 " "Ignored 22 assignments for entity \"on_chip_with_keyboard_pio_mouse_click\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_mouse_x 22 " "Ignored 22 assignments for entity \"on_chip_with_keyboard_pio_mouse_x\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"on_chip_with_keyboard_pio_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169259 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"on_chip_with_keyboard_pio_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169261 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_onchip_memory2_0 34 " "Ignored 34 assignments for entity \"on_chip_with_keyboard_pio_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169261 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_otg_hpi_address 22 " "Ignored 22 assignments for entity \"on_chip_with_keyboard_pio_otg_hpi_address\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169261 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_otg_hpi_data 25 " "Ignored 25 assignments for entity \"on_chip_with_keyboard_pio_otg_hpi_data\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169261 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "on_chip_with_keyboard_pio_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"on_chip_with_keyboard_pio_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125169261 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1558125170357 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1558125170357 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125170573 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125170573 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_klp1 " "Entity dcfifo_klp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558125171824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558125171824 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558125171824 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ssp1 " "Entity dcfifo_ssp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558125171824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558125171824 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558125171824 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1558125171824 ""}
{ "Info" "ISTA_SDC_FOUND" "usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'usb_nios_ball/on_chip_fsm/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1558125171849 ""}
{ "Info" "ISTA_SDC_FOUND" "usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1558125171871 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 46 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(46): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171878 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 46 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(46): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125171883 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171883 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171884 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 47 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(47): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171886 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 47 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(47): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125171888 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171889 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 48 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(48): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171891 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 48 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(48): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125171894 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171894 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 49 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(49): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 49 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(49): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171897 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125171898 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171898 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171899 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 50 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(50): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171901 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125171903 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171903 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171903 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 51 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(51): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171904 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 51 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(51): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171908 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sr*    -to *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sr*    -to *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125171908 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171908 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171909 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171912 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 52 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(52): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_fsm_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$on_chip_fsm_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125171915 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171916 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171918 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_fsm_nios2_gen2_0_cpu.sdc 53 *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at on_chip_fsm_nios2_gen2_0_cpu.sdc(53): *on_chip_fsm_nios2_gen2_0_cpu:*\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci\|on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_fsm_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$on_chip_fsm_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$on_chip_fsm_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125171922 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_fsm_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at on_chip_fsm_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_fsm/synthesis/submodules/on_chip_fsm_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171923 ""}
{ "Info" "ISTA_SDC_FOUND" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1558125171931 ""}
{ "Info" "ISTA_SDC_FOUND" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1558125171945 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 46 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_break:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(46): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_break:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 46 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(46): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125171954 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171955 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 47 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(47): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171956 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 47 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(47): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125171957 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 48 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(48): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171959 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 48 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(48): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171961 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125171962 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171962 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171962 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 49 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(49): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171963 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 49 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(49): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171964 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125171966 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171967 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 50 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(50): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_ocimem:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171968 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125171969 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171969 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171970 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 51 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(51): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171972 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 51 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(51): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171974 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr*    -to *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sr*    -to *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125171974 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171974 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171976 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 52 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(52): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_wrapper\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171979 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125171979 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171979 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171979 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 53 *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(53): *on_chip_with_keyboard_pio_nios2_gen2_0_cpu:*\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci\|on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug:the_on_chip_with_keyboard_pio_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$on_chip_with_keyboard_pio_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125171984 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171984 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/usb_nios_ball/on_chip_with_keyboard_pio/synthesis/submodules/on_chip_with_keyboard_pio_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171985 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_CCD.out.sdc " "Reading SDC File: 'DE2_CCD.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1558125171993 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 49 u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\] pin " "Ignored filter at DE2_CCD.out.sdc(49): u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171996 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 49 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] pin " "Ignored filter at DE2_CCD.out.sdc(49): u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171998 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}\]  " "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}\] " {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125171999 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125171999 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(49): Argument -source is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172000 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 50 u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] pin " "Ignored filter at DE2_CCD.out.sdc(50): u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172001 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -108.000 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}\]  " "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -108.000 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}\] " {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172001 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172002 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 217 OTG_DREQ0 port " "Ignored filter at DE2_CCD.out.sdc(217): OTG_DREQ0 could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 217 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(217): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DREQ0\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DREQ0\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172014 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 218 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(218): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DREQ0\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DREQ0\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 218 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172014 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 218 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172014 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 219 OTG_DREQ1 port " "Ignored filter at DE2_CCD.out.sdc(219): OTG_DREQ1 could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 219 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(219): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DREQ1\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DREQ1\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172015 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 220 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(220): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DREQ1\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DREQ1\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 220 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172015 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172015 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 221 OTG_INT0 port " "Ignored filter at DE2_CCD.out.sdc(221): OTG_INT0 could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 221 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(221): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_INT0\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_INT0\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172015 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 222 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(222): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_INT0\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_INT0\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 222 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172019 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 222 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 223 OTG_INT1 port " "Ignored filter at DE2_CCD.out.sdc(223): OTG_INT1 could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 223 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(223): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_INT1\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_INT1\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172021 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 224 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(224): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_INT1\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_INT1\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 224 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172023 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 224 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172023 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 342 ENET_CLK port " "Ignored filter at DE2_CCD.out.sdc(342): ENET_CLK could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 342 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 342 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(342): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CLK\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CLK\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 342 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172033 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 342 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172033 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 343 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(343): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CLK\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CLK\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 343 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172035 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 343 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172035 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 344 ENET_CMD port " "Ignored filter at DE2_CCD.out.sdc(344): ENET_CMD could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 344 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 344 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(344): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CMD\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CMD\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 344 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172037 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 344 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172037 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 345 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(345): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CMD\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CMD\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 345 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172037 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 345 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172037 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 346 ENET_CS_N port " "Ignored filter at DE2_CCD.out.sdc(346): ENET_CS_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 346 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172037 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 346 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(346): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CS_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CS_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 346 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172038 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 346 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172038 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 347 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(347): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CS_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CS_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 347 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172039 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 347 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172039 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 348 ENET_DATA\[0\] port " "Ignored filter at DE2_CCD.out.sdc(348): ENET_DATA\[0\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 348 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172039 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 348 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(348): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 348 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172040 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 348 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172040 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 349 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(349): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 349 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172041 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 349 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 350 ENET_DATA\[1\] port " "Ignored filter at DE2_CCD.out.sdc(350): ENET_DATA\[1\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 350 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 350 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(350): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 350 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172042 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 350 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 351 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(351): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 351 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172042 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 351 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172042 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 352 ENET_DATA\[2\] port " "Ignored filter at DE2_CCD.out.sdc(352): ENET_DATA\[2\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 352 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 352 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(352): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 352 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172043 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 352 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 353 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(353): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 353 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172043 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 353 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 354 ENET_DATA\[3\] port " "Ignored filter at DE2_CCD.out.sdc(354): ENET_DATA\[3\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 354 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 354 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(354): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 354 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172043 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 354 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 355 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(355): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 355 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172043 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 355 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 356 ENET_DATA\[4\] port " "Ignored filter at DE2_CCD.out.sdc(356): ENET_DATA\[4\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 356 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 356 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(356): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 356 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172050 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 356 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172050 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 357 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(357): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 357 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172051 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 357 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 358 ENET_DATA\[5\] port " "Ignored filter at DE2_CCD.out.sdc(358): ENET_DATA\[5\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 358 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 358 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(358): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 358 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172053 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 358 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172053 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 359 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(359): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 359 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172053 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 359 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172053 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 360 ENET_DATA\[6\] port " "Ignored filter at DE2_CCD.out.sdc(360): ENET_DATA\[6\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 360 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172053 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 360 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(360): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 360 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172055 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 360 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172055 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 361 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(361): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 361 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172055 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 361 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172055 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 362 ENET_DATA\[7\] port " "Ignored filter at DE2_CCD.out.sdc(362): ENET_DATA\[7\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 362 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 362 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(362): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 362 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172057 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 362 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 363 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(363): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 363 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172058 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 363 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 364 ENET_DATA\[8\] port " "Ignored filter at DE2_CCD.out.sdc(364): ENET_DATA\[8\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 364 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 364 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(364): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[8\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[8\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 364 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172059 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 364 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 365 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(365): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[8\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[8\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 365 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172059 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 365 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 366 ENET_DATA\[9\] port " "Ignored filter at DE2_CCD.out.sdc(366): ENET_DATA\[9\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 366 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 366 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(366): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[9\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[9\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 366 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172061 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 366 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 367 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(367): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[9\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[9\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 367 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172062 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 367 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172062 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 368 ENET_DATA\[10\] port " "Ignored filter at DE2_CCD.out.sdc(368): ENET_DATA\[10\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 368 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 368 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(368): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[10\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[10\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 368 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172063 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 368 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 369 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(369): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[10\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[10\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 369 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172064 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 369 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172064 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 370 ENET_DATA\[11\] port " "Ignored filter at DE2_CCD.out.sdc(370): ENET_DATA\[11\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 370 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 370 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(370): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[11\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[11\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 370 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172065 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 370 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 371 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(371): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[11\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[11\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 371 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172065 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 371 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172065 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 372 ENET_DATA\[12\] port " "Ignored filter at DE2_CCD.out.sdc(372): ENET_DATA\[12\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 372 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 372 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(372): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[12\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[12\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 372 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172065 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 372 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 373 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(373): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[12\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[12\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 373 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172069 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 373 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172069 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 374 ENET_DATA\[13\] port " "Ignored filter at DE2_CCD.out.sdc(374): ENET_DATA\[13\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 374 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 374 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(374): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[13\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[13\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 374 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172071 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 374 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 375 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(375): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[13\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[13\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 375 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172072 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 375 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 376 ENET_DATA\[14\] port " "Ignored filter at DE2_CCD.out.sdc(376): ENET_DATA\[14\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 376 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 376 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(376): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[14\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[14\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 376 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172073 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 376 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 377 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(377): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[14\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[14\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 377 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172074 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 377 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 378 ENET_DATA\[15\] port " "Ignored filter at DE2_CCD.out.sdc(378): ENET_DATA\[15\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 378 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 378 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(378): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[15\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[15\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 378 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172075 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 378 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 379 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(379): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[15\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[15\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 379 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172076 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 379 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172076 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 380 ENET_RD_N port " "Ignored filter at DE2_CCD.out.sdc(380): ENET_RD_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 380 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 380 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(380): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_RD_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_RD_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 380 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172076 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 380 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 381 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(381): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_RD_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_RD_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 381 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172078 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 381 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172078 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 382 ENET_RST_N port " "Ignored filter at DE2_CCD.out.sdc(382): ENET_RST_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 382 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 382 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(382): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_RST_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_RST_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 382 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172079 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 382 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 383 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(383): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_RST_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_RST_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 383 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172080 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 383 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 384 ENET_WR_N port " "Ignored filter at DE2_CCD.out.sdc(384): ENET_WR_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 384 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 384 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(384): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_WR_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_WR_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 384 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172081 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 384 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 385 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(385): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_WR_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_WR_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 385 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172083 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 385 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 386 FL_ADDR\[0\] port " "Ignored filter at DE2_CCD.out.sdc(386): FL_ADDR\[0\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 386 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 386 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(386): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 386 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172084 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 386 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 387 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(387): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 387 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172084 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 387 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 388 FL_ADDR\[1\] port " "Ignored filter at DE2_CCD.out.sdc(388): FL_ADDR\[1\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 388 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 388 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(388): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 388 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172086 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 388 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 389 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(389): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 389 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172086 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 389 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 390 FL_ADDR\[2\] port " "Ignored filter at DE2_CCD.out.sdc(390): FL_ADDR\[2\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 390 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 390 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(390): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 390 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172087 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 390 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 391 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(391): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 391 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172089 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 391 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 392 FL_ADDR\[3\] port " "Ignored filter at DE2_CCD.out.sdc(392): FL_ADDR\[3\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 392 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 392 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(392): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 392 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172090 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 392 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 393 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(393): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 393 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172090 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 393 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 394 FL_ADDR\[4\] port " "Ignored filter at DE2_CCD.out.sdc(394): FL_ADDR\[4\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 394 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 394 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(394): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 394 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172091 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 394 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 395 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(395): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 395 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172092 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 395 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172092 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 396 FL_ADDR\[5\] port " "Ignored filter at DE2_CCD.out.sdc(396): FL_ADDR\[5\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 396 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 396 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(396): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 396 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172093 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 396 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 397 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(397): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 397 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172094 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 397 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 398 FL_ADDR\[6\] port " "Ignored filter at DE2_CCD.out.sdc(398): FL_ADDR\[6\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 398 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 398 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(398): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 398 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172095 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 398 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 399 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(399): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 399 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172095 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 399 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 400 FL_ADDR\[7\] port " "Ignored filter at DE2_CCD.out.sdc(400): FL_ADDR\[7\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 400 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 400 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(400): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 400 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172097 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 400 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 401 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(401): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 401 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172099 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 401 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172099 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 402 FL_ADDR\[8\] port " "Ignored filter at DE2_CCD.out.sdc(402): FL_ADDR\[8\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 402 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 402 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(402): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[8\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[8\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 402 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172101 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 402 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 403 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(403): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[8\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[8\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 403 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172102 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 403 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172102 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 404 FL_ADDR\[9\] port " "Ignored filter at DE2_CCD.out.sdc(404): FL_ADDR\[9\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 404 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 404 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(404): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[9\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[9\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 404 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172103 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 404 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 405 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(405): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[9\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[9\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 405 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172104 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 405 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172104 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 406 FL_ADDR\[10\] port " "Ignored filter at DE2_CCD.out.sdc(406): FL_ADDR\[10\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 406 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 406 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(406): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[10\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[10\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 406 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172106 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 406 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 407 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(407): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[10\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[10\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 407 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172107 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 407 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172107 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 408 FL_ADDR\[11\] port " "Ignored filter at DE2_CCD.out.sdc(408): FL_ADDR\[11\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 408 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 408 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(408): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[11\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[11\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 408 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172108 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 408 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 409 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(409): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[11\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[11\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 409 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172108 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 409 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172108 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 410 FL_ADDR\[12\] port " "Ignored filter at DE2_CCD.out.sdc(410): FL_ADDR\[12\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 410 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 410 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(410): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[12\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[12\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 410 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172109 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 410 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 411 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(411): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[12\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[12\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 411 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172111 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 411 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172111 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 412 FL_ADDR\[13\] port " "Ignored filter at DE2_CCD.out.sdc(412): FL_ADDR\[13\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 412 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172111 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 412 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(412): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[13\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[13\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 412 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172112 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 412 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 413 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(413): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[13\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[13\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 413 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172112 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 413 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172112 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 414 FL_ADDR\[14\] port " "Ignored filter at DE2_CCD.out.sdc(414): FL_ADDR\[14\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 414 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 414 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(414): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[14\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[14\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 414 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172114 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 414 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 415 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(415): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[14\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[14\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 415 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172114 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 415 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172114 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 416 FL_ADDR\[15\] port " "Ignored filter at DE2_CCD.out.sdc(416): FL_ADDR\[15\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 416 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 416 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(416): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[15\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[15\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 416 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172116 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 416 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 417 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(417): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[15\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[15\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 417 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172117 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 417 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172117 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 418 FL_ADDR\[16\] port " "Ignored filter at DE2_CCD.out.sdc(418): FL_ADDR\[16\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 418 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 418 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(418): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[16\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[16\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 418 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172118 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 418 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 419 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(419): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[16\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[16\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 419 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172119 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 419 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172119 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 420 FL_ADDR\[17\] port " "Ignored filter at DE2_CCD.out.sdc(420): FL_ADDR\[17\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 420 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172120 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 420 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(420): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[17\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[17\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 420 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172120 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 420 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172120 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 421 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(421): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[17\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[17\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 421 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172121 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 421 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172121 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 422 FL_ADDR\[18\] port " "Ignored filter at DE2_CCD.out.sdc(422): FL_ADDR\[18\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 422 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 422 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(422): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[18\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[18\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 422 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172122 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 422 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 423 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(423): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[18\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[18\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 423 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172123 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 423 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172123 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 424 FL_ADDR\[19\] port " "Ignored filter at DE2_CCD.out.sdc(424): FL_ADDR\[19\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 424 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172123 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 424 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(424): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[19\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[19\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 424 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172124 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 424 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 425 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(425): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[19\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[19\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 425 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172124 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 425 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172124 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 426 FL_ADDR\[20\] port " "Ignored filter at DE2_CCD.out.sdc(426): FL_ADDR\[20\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 426 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 426 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(426): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[20\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[20\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 426 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172125 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 426 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 427 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(427): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[20\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[20\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 427 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172125 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 427 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172125 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 428 FL_ADDR\[21\] port " "Ignored filter at DE2_CCD.out.sdc(428): FL_ADDR\[21\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 428 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 428 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(428): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[21\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[21\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 428 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172125 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 428 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 429 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(429): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[21\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[21\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 429 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172125 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 429 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172125 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 430 FL_CE_N port " "Ignored filter at DE2_CCD.out.sdc(430): FL_CE_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 430 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172129 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 430 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(430): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_CE_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_CE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 430 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172130 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 430 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 431 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(431): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_CE_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_CE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 431 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172130 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 431 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172130 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 432 FL_DQ\[0\] port " "Ignored filter at DE2_CCD.out.sdc(432): FL_DQ\[0\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 432 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 432 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(432): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 432 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172132 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 432 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 433 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(433): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 433 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172132 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 433 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172132 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 434 FL_DQ\[1\] port " "Ignored filter at DE2_CCD.out.sdc(434): FL_DQ\[1\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 434 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 434 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(434): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 434 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172132 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 434 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 435 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(435): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 435 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172132 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 435 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172132 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 436 FL_DQ\[2\] port " "Ignored filter at DE2_CCD.out.sdc(436): FL_DQ\[2\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 436 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 436 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(436): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 436 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172136 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 436 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 437 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(437): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 437 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172137 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 437 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 438 FL_DQ\[3\] port " "Ignored filter at DE2_CCD.out.sdc(438): FL_DQ\[3\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 438 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 438 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(438): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 438 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172138 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 438 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 439 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(439): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 439 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172140 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 439 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172140 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 440 FL_DQ\[4\] port " "Ignored filter at DE2_CCD.out.sdc(440): FL_DQ\[4\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 440 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 440 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(440): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 440 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172141 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 440 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 441 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(441): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 441 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172143 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 441 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172143 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 442 FL_DQ\[5\] port " "Ignored filter at DE2_CCD.out.sdc(442): FL_DQ\[5\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 442 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172144 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 442 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(442): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 442 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172144 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 442 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172144 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 443 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(443): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 443 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172145 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 443 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172145 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 444 FL_DQ\[6\] port " "Ignored filter at DE2_CCD.out.sdc(444): FL_DQ\[6\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 444 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 444 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(444): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 444 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172146 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 444 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 445 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(445): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 445 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172148 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 445 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172148 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 446 FL_DQ\[7\] port " "Ignored filter at DE2_CCD.out.sdc(446): FL_DQ\[7\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 446 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 446 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(446): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 446 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172150 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 446 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172150 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 447 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(447): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 447 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172151 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 447 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172151 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 448 FL_OE_N port " "Ignored filter at DE2_CCD.out.sdc(448): FL_OE_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 448 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 448 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(448): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_OE_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_OE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 448 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172152 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 448 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 449 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(449): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_OE_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_OE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 449 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172152 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 449 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172152 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 450 FL_RST_N port " "Ignored filter at DE2_CCD.out.sdc(450): FL_RST_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 450 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 450 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(450): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_RST_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_RST_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 450 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172152 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 450 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 451 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(451): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_RST_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_RST_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 451 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172157 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 451 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172157 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 452 FL_WE_N port " "Ignored filter at DE2_CCD.out.sdc(452): FL_WE_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 452 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 452 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(452): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_WE_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_WE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 452 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172160 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 452 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 453 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(453): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_WE_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_WE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 453 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172161 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 453 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172161 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 702 OTG_DACK0_N port " "Ignored filter at DE2_CCD.out.sdc(702): OTG_DACK0_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 702 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 702 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(702): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DACK0_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DACK0_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 702 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172182 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 702 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 703 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(703): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DACK0_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DACK0_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 703 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172187 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 703 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172187 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 704 OTG_DACK1_N port " "Ignored filter at DE2_CCD.out.sdc(704): OTG_DACK1_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 704 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172188 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 704 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(704): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DACK1_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DACK1_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 704 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172190 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 704 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172190 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 705 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(705): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DACK1_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DACK1_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 705 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172190 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 705 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172190 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 738 OTG_FSPEED port " "Ignored filter at DE2_CCD.out.sdc(738): OTG_FSPEED could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 738 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 738 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(738): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_FSPEED\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_FSPEED\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 738 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172194 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 738 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 739 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(739): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_FSPEED\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_FSPEED\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 739 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172196 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 739 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172196 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 740 OTG_LSPEED port " "Ignored filter at DE2_CCD.out.sdc(740): OTG_LSPEED could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 740 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 740 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(740): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_LSPEED\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_LSPEED\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 740 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172197 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 740 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 741 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(741): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_LSPEED\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_LSPEED\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 741 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125172198 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 741 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125172198 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CCD_MCLK " "Node: CCD_MCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\] CCD_MCLK " "Register Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\] is being clocked by CCD_MCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558125172227 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558125172227 "|DE2_CCD|CCD_MCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[10\] " "Node: GPIO_1\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[3\] GPIO_1\[10\] " "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[3\] is being clocked by GPIO_1\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558125172227 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558125172227 "|DE2_CCD|GPIO_1[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558125172227 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558125172227 "|DE2_CCD|I2C_CCD_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558125172247 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558125172247 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558125172247 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558125172249 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558125172249 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1558125172249 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1558125172252 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1558125172296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.030 " "Worst-case setup slack is 5.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125172364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125172364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.030               0.000 clk  " "    5.030               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125172364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125172364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.207 " "Worst-case hold slack is 0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125172381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125172381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 clk  " "    0.207               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125172381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125172381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.552 " "Worst-case recovery slack is 12.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125172395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125172395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.552               0.000 clk  " "   12.552               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125172395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125172395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.653 " "Worst-case removal slack is 3.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125172408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125172408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.653               0.000 clk  " "    3.653               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125172408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125172408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.573 " "Worst-case minimum pulse width slack is 9.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125172419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125172419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.573               0.000 clk  " "    9.573               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125172419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125172419 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1558125172509 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 42 synchronizer chains. " "Report Metastability: Found 42 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125172535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 42 " "Number of Synchronizer Chains Found: 42" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125172535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125172535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125172535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.767 ns " "Worst Case Available Settling Time: 34.767 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125172535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125172535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125172535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125172535 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558125172535 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558125172547 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1558125172606 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1558125173571 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CCD_MCLK " "Node: CCD_MCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\] CCD_MCLK " "Register Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\] is being clocked by CCD_MCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558125173783 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558125173783 "|DE2_CCD|CCD_MCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[10\] " "Node: GPIO_1\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[3\] GPIO_1\[10\] " "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[3\] is being clocked by GPIO_1\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558125173784 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558125173784 "|DE2_CCD|GPIO_1[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558125173784 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558125173784 "|DE2_CCD|I2C_CCD_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558125173789 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558125173789 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558125173789 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558125173790 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558125173790 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1558125173790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.830 " "Worst-case setup slack is 5.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125173830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125173830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.830               0.000 clk  " "    5.830               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125173830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125173830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.176 " "Worst-case hold slack is 0.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125173847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125173847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 clk  " "    0.176               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125173847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125173847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.374 " "Worst-case recovery slack is 13.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125173861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125173861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.374               0.000 clk  " "   13.374               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125173861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125173861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.447 " "Worst-case removal slack is 3.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125173874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125173874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.447               0.000 clk  " "    3.447               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125173874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125173874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.551 " "Worst-case minimum pulse width slack is 9.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125173887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125173887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.551               0.000 clk  " "    9.551               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125173887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125173887 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1558125173985 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 42 synchronizer chains. " "Report Metastability: Found 42 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125174011 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 42 " "Number of Synchronizer Chains Found: 42" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125174011 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125174011 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125174011 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.192 ns " "Worst Case Available Settling Time: 35.192 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125174011 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125174011 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125174011 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125174011 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558125174011 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558125174029 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CCD_MCLK " "Node: CCD_MCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\] CCD_MCLK " "Register Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\] is being clocked by CCD_MCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558125174300 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558125174300 "|DE2_CCD|CCD_MCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[10\] " "Node: GPIO_1\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[3\] GPIO_1\[10\] " "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[3\] is being clocked by GPIO_1\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558125174300 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558125174300 "|DE2_CCD|GPIO_1[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558125174301 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558125174301 "|DE2_CCD|I2C_CCD_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558125174306 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558125174306 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558125174306 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558125174307 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558125174307 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1558125174307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.100 " "Worst-case setup slack is 6.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125174329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125174329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.100               0.000 clk  " "    6.100               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125174329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125174329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.040 " "Worst-case hold slack is 0.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125174348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125174348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 clk  " "    0.040               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125174348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125174348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.296 " "Worst-case recovery slack is 14.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125174367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125174367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.296               0.000 clk  " "   14.296               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125174367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125174367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.727 " "Worst-case removal slack is 2.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125174382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125174382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.727               0.000 clk  " "    2.727               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125174382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125174382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.152 " "Worst-case minimum pulse width slack is 9.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125174394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125174394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.152               0.000 clk  " "    9.152               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125174394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125174394 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1558125174500 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 42 synchronizer chains. " "Report Metastability: Found 42 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125174522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 42 " "Number of Synchronizer Chains Found: 42" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125174522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125174522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125174522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.443 ns " "Worst Case Available Settling Time: 37.443 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125174522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125174522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125174522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125174522 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558125174522 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558125175876 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558125175876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 375 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 375 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558125176276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 15:32:56 2019 " "Processing ended: Fri May 17 15:32:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558125176276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558125176276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558125176276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1558125176276 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1558125178924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558125178938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 15:32:58 2019 " "Processing started: Fri May 17 15:32:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558125178938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1558125178938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1558125178938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1558125181755 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_7_1200mv_85c_slow.svo C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/ simulation " "Generated file DE2_CCD_7_1200mv_85c_slow.svo in folder \"C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558125183003 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_7_1200mv_0c_slow.svo C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/ simulation " "Generated file DE2_CCD_7_1200mv_0c_slow.svo in folder \"C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558125183738 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_min_1200mv_0c_fast.svo C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/ simulation " "Generated file DE2_CCD_min_1200mv_0c_fast.svo in folder \"C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558125184579 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD.svo C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/ simulation " "Generated file DE2_CCD.svo in folder \"C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558125185427 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_7_1200mv_85c_v_slow.sdo C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/ simulation " "Generated file DE2_CCD_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558125185832 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_7_1200mv_0c_v_slow.sdo C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/ simulation " "Generated file DE2_CCD_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558125186263 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_min_1200mv_0c_v_fast.sdo C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/ simulation " "Generated file DE2_CCD_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558125186653 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2_CCD_v.sdo C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/ simulation " "Generated file DE2_CCD_v.sdo in folder \"C:/Users/Harris Mohamed/Documents/College/Projects/Camera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558125187082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558125187259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 15:33:07 2019 " "Processing ended: Fri May 17 15:33:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558125187259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558125187259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558125187259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1558125187259 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1163 s " "Quartus Prime Full Compilation was successful. 0 errors, 1163 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1558125188349 ""}
