[
{"bit_blasted_port_style":"%s_%d",
"boundary_optimize_invert_hier_pins":"false",
"boundary_optimize_invert_hier_pins_renaming_extension":"_BAR",
"delete_unloaded_insts":"true",
"delete_unloaded_seqs":"true",
"driver_for_unloaded_hier_pins":"Z",
"has_resized_timing_model":"false",
"hdl_array_naming_style":"%s[%d]",
"hdl_create_label_for_unlabeled_generate":"true",
"hdl_cse_for_registers":"false",
"hdl_flatten_complex_port":"false",
"hdl_generate_index_style":"%s[%d]",
"hdl_generate_separator":".",
"hdl_instance_array_naming_style":"%s[%d]",
"hdl_interface_separator":"_",
"hdl_keep_first_module_definition":"false",
"hdl_latch_keep_feedback":"false",
"hdl_max_loop_limit":"1024",
"hdl_parameter_naming_style":"_%s%d",
"hdl_preserve_unused_flop":"false",
"hdl_preserve_unused_latch":"false",
"hdl_record_naming_style":"%s[%s]",
"hdl_reg_naming_style":"%s_reg%s",
"init_hdl_search_path":".",
"hdl_unconnected_input_port_value":"0",
"hdl_undriven_output_port_value":"0",
"hdl_undriven_signal_value":"0",
"hdl_use_block_prefix":"true",
"hdl_use_current_dir_before_hdl_search_path":"false",
"hdl_use_for_generate_prefix":"true",
"hdl_use_if_generate_prefix":"true",
"hdl_vhdl_preferred_architecture":"",
"lbr_seq_in_out_phase_opto":"false",
"lef_library":"/vol/ece303/genus_tutorial/NangateOpenCellLibrary.lef",
"init_lib_search_path":". /vol/cadence2018/GENUS181/tools.lnx86/lib/tech",
"lib_search_path":". /vol/cadence2018/GENUS181/tools.lnx86/lib/tech",
"lp_clock_gating_auto_control":"none",
"lp_insert_clock_gating":"false",
"multibit_prefix_string":"CDN_MBIT_",
"multibit_seqs_name_concat_string":"_MB_",
"optimize_seq_x_to":"0",
"program_version":"18.14-s037_1",
"ungroup_separator":"_",
"wlec_add_golden_driver_info":"true",
"wlec_add_noblack_box_retime_subdesign":"true",
"wlec_analyze_abort":"false",
"wlec_analyze_module_partial_sum":"false",
"wlec_analyze_setup":"false",
"wlec_cg_declone_hier_compare":"true",
"wlec_cut_point":"none",
"wlec_g1_has_iso_inserted":"false",
"wlec_hier_comp_threshold":"50",
"wlec_keep_top_level_constraints":"false",
"wlec_lib_statetable":"true",
"wlec_ncprotect_keydb":"true",
"wlec_one_hot_mux":"false",
"wlec_pre_compare":"",
"wlec_pre_design_read":"",
"wlec_pre_exit":"",
"wlec_pre_read":"",
"wlec_retime_module_uniquify":"true",
"wlec_rtl_top":"",
"wlec_set_cdn_synth_root":"false",
"wlec_uniquify":"true",
"wlec_use_constant_function_timing_model":"true",
"wlec_use_cpf_for_library":"true",
"wlec_use_extconst":"false",
"wlec_use_io_pad":"true",
"wlec_use_lec_model":"true",
"wlec_write_cpf_lp_ec_flow":"true",
"write_vlog_bit_blast_mapped_ports":"false",
"write_vlog_convert_onebit_vector_to_scalar":"false",
"hdl_convert_onebit_vector_to_scalar":"false",
"write_vlog_no_negative_index":"false",
"wlec_auto_analyze":"true",
"wlec_checkpoint":"",
"wlec_compare_threads":"4",
"wlec_ignore_ovf":"false",
"wlec_parallel_threads":"4",
"use_abstract_models":"false",
"wlec_stop_after_syn_eqn_mismatch":"false",
"write_vlog_empty_module_for_black_box":"false",
"hdl_allow_inout_const_port_connect":"false",
"hdl_allow_instance_name_conflict":"false",
"hdl_append_generic_ports":"true",
"hdl_async_set_reset":"",
"hdl_auto_async_set_reset":"false",
"hdl_auto_exec_sdc_scripts":"true",
"hdl_auto_sync_set_reset":"true",
"hdl_bidirectional_assign":"true",
"hdl_bidirectional_wand_wor_assign":"false",
"hdl_bus_wire_naming_style":"%s[%d]",
"hdl_case_mux_threshold":"2",
"hdl_case_sensitive_instances":"none",
"hdl_decimal_parameter_name":"false",
"hdl_delete_transparent_latch":"true",
"hdl_enable_proc_name":"false",
"hdl_ff_keep_explicit_feedback":"true",
"hdl_ff_keep_feedback":"false",
"hdl_ignore_pragma_names":"coverage",
"hdl_index_mux_threshold":"8",
"hdl_infer_unresolved_from_logic_abstract":"true",
"hdl_link_from_any_lib":"true",
"hdl_max_map_to_mux_control_width":"10",
"hdl_max_memory_address_range":"16384",
"hdl_max_recursion_limit":"1024",
"hdl_nc_compatible_module_linking":"true",
"hdl_overwrite_command_line_macros":"true",
"hdl_preserve_async_sr_priority_logic":"false",
"hdl_preserve_dangling_output_nets":"true",
"hdl_preserve_supply_nets":"true",
"hdl_preserve_sync_ctrl_logic":"false",
"hdl_preserve_sync_set_reset":"false",
"hdl_preserve_unused_registers":"false",
"hdl_primitive_input_multibit":"false",
"hdl_rename_cdn_flop_pins":"",
"hdl_report_case_info":"false",
"hdl_resolve_instance_with_libcell":"false",
"hdl_resolve_parameterized_instance_with_structural_module":"false",
"hdl_sv_module_wrapper":"false",
"hdl_sync_set_reset":"",
"hdl_track_filename_row_col":"false",
"hdl_track_module_elab_memory_and_runtime":"false",
"hdl_unconnected_value":"0",
"hdl_use_cw_first":"false",
"hdl_use_default_parameter_values_in_design_name":"false",
"hdl_use_default_parameter_values_in_name":"false",
"hdl_use_parameterized_module_by_name":"false",
"hdl_use_params_in_cell_search":"true",
"hdl_use_port_default_value":"true",
"hdl_verilog_defines":"SYNTHESIS",
"hdl_vhdl_assign_width_mismatch":"false",
"hdl_vhdl_case":"original",
"hdl_vhdl_environment":"common",
"hdl_vhdl_lrm_compliance":"false",
"hdl_vhdl_range_opto":"false",
"hdl_vhdl_read_version":"1993",
"hdl_zero_replicate_is_null":"true",
"multibit_allow_unused_bits":"true",
"multibit_auto_exclude_registers_with_exceptions":"false",
"multibit_cells_from_different_busses":"true",
"multibit_predefined_allow_unused_bits":"false",
"multibit_preserve_inferred_instances":"false",
"multibit_preserved_net_check":"false",
"multibit_seqs_instance_naming_style":"concat",
"multibit_seqs_members_naming_style":"%s%d %s%d_reg %s_%d_ %s_%d_reg {%s[%d]} {%s[%d]_reg}",
"multibit_short_prefix_string":"_CDN_CPX_",
"multibit_split_string":"_split_",
"multibit_unused_input_value":"0",
"wlec_composite_compare":"true",
"wlec_dft_constraint_file":"",
"wlec_no_exit":"false",
"wlec_old_lp_ec_flow":"false",
"wlec_skip_iso_check_hier_compare":"false",
"wlec_skip_lvl_check_hier_compare":"false",
"optimize_constant_feedback_seqs":"true",
"optimize_constant_0_flops":"true",
"optimize_constant_1_flops":"true",
"optimize_merge_flops":"true",
"optimize_constant_latches":"true",
"optimize_merge_latches":"true",
"iopt_sequential_duplication":"false",
"iopt_sequential_resynthesis":"true",
"iopt_sequential_resynthesis_min_effort":"high",
"object":"/",
"type":"root"},

{"commit_cpf_done":"false",
"hdl_filelist":"{default -v2001 {SYNTHESIS} {lib/EX_stage.v lib/Extender.v lib/and_6.v lib/ifecth.v lib/IF_stage.v lib/PC.v lib/WB_stage.v lib/Mem_stage.v lib/RegisterFiles.v lib/CPU.v lib/control.v lib/JumpBranch.v lib/alu_behavioral.v lib/not_gate_n.v lib/not_gate.v lib/and_gate.v lib/or_gate.v lib/xnor_gate.v lib/dff.v lib/mux_32.v lib/mux.v} {} {}}",
"hdl_parameters":"{file_name 120'h2e2e2f646174612f6669622e646174 0}",
"hdl_user_name":"CPU",
"is_retimed":"false",
"lp_clock_gating_style":"latch",
"pi_commit_done":"false",
"seq_reason_deleted":"{ctrl/jumpBranch/writeSelect unloaded} {MemWrite_ex unloaded} {pcPlusFour_ex unloaded} {cpu_ex/cpu_alu/Set_reg unloaded} {{cpu_ex/genblk1[0].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[1].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[2].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[3].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[4].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[5].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[6].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[7].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[8].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[9].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[10].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[11].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[12].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[13].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[14].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[15].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[16].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[17].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[18].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[19].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[20].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[21].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[22].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[23].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[24].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[25].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[26].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[27].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[28].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[29].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[30].reg32_mem_data/q_reg} unloaded} {{cpu_ex/genblk1[31].reg32_mem_data/q_reg} unloaded} {cpu_ex/reg_carryout/q_reg unloaded} {cpu_ex/reg_Overflow/q_reg unloaded} {cpu_ex/reg_Zero/q_reg unloaded} {cpu_ex/reg_Set/q_reg unloaded} {cpu_ex/reg_MemWrite/q_reg unloaded} {cpu_ex/reg_Branch/q_reg unloaded} {cpu_ex/reg_lw_stall_ex/q_reg unloaded} {cpu_ex/reg_lw_stall_delay/q_reg unloaded} {{cpu_ex/genblk2[0].reg_opcode0/q_reg} unloaded} {{cpu_ex/genblk2[0].reg_opcode2/q_reg} unloaded} {{cpu_ex/genblk2[1].reg_opcode0/q_reg} unloaded} {{cpu_ex/genblk2[1].reg_opcode2/q_reg} unloaded} {{cpu_ex/genblk2[2].reg_opcode0/q_reg} unloaded} {{cpu_ex/genblk2[2].reg_opcode2/q_reg} unloaded} {{cpu_ex/genblk2[3].reg_opcode0/q_reg} unloaded} {{cpu_ex/genblk2[3].reg_opcode2/q_reg} unloaded} {{cpu_ex/genblk2[4].reg_opcode0/q_reg} unloaded} {{cpu_ex/genblk2[4].reg_opcode2/q_reg} unloaded} {cpu_ex/reg_opcode3/q_reg unloaded} {cpu_ex/reg_opcode4/q_reg unloaded} {{cpu_ex/genblk3[0].reg_immed/q_reg} unloaded} {{cpu_ex/genblk3[1].reg_immed/q_reg} unloaded} {{cpu_ex/genblk3[2].reg_immed/q_reg} unloaded} {{cpu_ex/genblk3[3].reg_immed/q_reg} unloaded} {{cpu_ex/genblk3[4].reg_immed/q_reg} unloaded} {{cpu_ex/genblk3[5].reg_immed/q_reg} unloaded} {{cpu_ex/genblk3[6].reg_immed/q_reg} unloaded} {{cpu_ex/genblk3[7].reg_immed/q_reg} unloaded} {{cpu_ex/genblk3[8].reg_immed/q_reg} unloaded} {{cpu_ex/genblk3[9].reg_immed/q_reg} unloaded} {{cpu_ex/genblk3[10].reg_immed/q_reg} unloaded} {{cpu_ex/genblk3[11].reg_immed/q_reg} unloaded} {{cpu_ex/genblk3[12].reg_immed/q_reg} unloaded} {{cpu_ex/genblk3[13].reg_immed/q_reg} unloaded} {{cpu_ex/genblk3[14].reg_immed/q_reg} unloaded} {{cpu_ex/genblk3[15].reg_immed/q_reg} unloaded} {cpu_mem/reg_Branch_mem0/q_reg unloaded} {cpu_mem/reg_Branch_mem1/q_reg unloaded} {cpu_mem/reg_Branch_mem2/q_reg unloaded} {{ALUop_ex_reg[4]} {{constant 0}}} {{cpu_mem/genblk1[7].reg32_Mem/q_reg} {{constant 0}}} {{cpu_mem/genblk1[6].reg32_Mem/q_reg} {{constant 0}}} {{cpu_mem/genblk1[5].reg32_Mem/q_reg} {{constant 0}}} {{cpu_mem/genblk1[4].reg32_Mem/q_reg} {{constant 0}}} {{cpu_mem/genblk1[3].reg32_Mem/q_reg} {{constant 0}}} {{cpu_mem/genblk1[2].reg32_Mem/q_reg} {{constant 0}}} {{cpu_mem/genblk1[1].reg32_Mem/q_reg} {{constant 0}}} {{cpu_mem/genblk1[0].reg32_Mem/q_reg} {{constant 0}}} {{is_lb_ex_reg[0]} unloaded} {{is_lb_ex_reg[1]} unloaded} {{is_lb_mem_reg[0]} unloaded} {{is_lb_mem_reg[1]} unloaded} {{cpu_mem_genblk1[31].reg32_Mem/q_reg} {{constant 0(*)}}} {{cpu_mem_genblk1[30].reg32_Mem/q_reg} {{constant 0(*)}}} {{cpu_mem_genblk1[29].reg32_Mem/q_reg} {{constant 0(*)}}} {{cpu_mem_genblk1[28].reg32_Mem/q_reg} {{constant 0(*)}}} {{cpu_mem_genblk1[27].reg32_Mem/q_reg} {{constant 0(*)}}} {{cpu_mem_genblk1[26].reg32_Mem/q_reg} {{constant 0(*)}}} {{cpu_mem_genblk1[25].reg32_Mem/q_reg} {{constant 0(*)}}} {{cpu_mem_genblk1[24].reg32_Mem/q_reg} {{constant 0(*)}}} {{cpu_mem_genblk1[23].reg32_Mem/q_reg} {{constant 0(*)}}} {{cpu_mem_genblk1[22].reg32_Mem/q_reg} {{constant 0(*)}}} {{cpu_mem_genblk1[21].reg32_Mem/q_reg} {{constant 0(*)}}} {{cpu_mem_genblk1[20].reg32_Mem/q_reg} {{constant 0(*)}}} {{cpu_mem_genblk1[19].reg32_Mem/q_reg} {{constant 0(*)}}} {{cpu_mem_genblk1[18].reg32_Mem/q_reg} {{constant 0(*)}}} {{cpu_mem_genblk1[17].reg32_Mem/q_reg} {{constant 0(*)}}} {{cpu_mem_genblk1[16].reg32_Mem/q_reg} {{constant 0(*)}}} {{cpu_mem_genblk1[15].reg32_Mem/q_reg} {{constant 0(*)}}} {{cpu_mem_genblk1[14].reg32_Mem/q_reg} {{constant 0(*)}}} {{cpu_mem_genblk1[13].reg32_Mem/q_reg} {{constant 0(*)}}} {{cpu_mem_genblk1[12].reg32_Mem/q_reg} {{constant 0(*)}}} {{cpu_mem_genblk1[11].reg32_Mem/q_reg} {{constant 0(*)}}} {{cpu_mem_genblk1[10].reg32_Mem/q_reg} {{constant 0(*)}}} {{cpu_mem_genblk1[9].reg32_Mem/q_reg} {{constant 0(*)}}} {{cpu_mem_genblk1[8].reg32_Mem/q_reg} {{constant 0(*)}}} {{cpu_mem_genblk1[31].reg32_Mem_q_reg} unloaded} {{cpu_mem_genblk1[30].reg32_Mem_q_reg} unloaded} {{cpu_mem_genblk1[29].reg32_Mem_q_reg} unloaded} {{cpu_mem_genblk1[28].reg32_Mem_q_reg} unloaded} {{cpu_mem_genblk1[27].reg32_Mem_q_reg} unloaded} {{cpu_mem_genblk1[26].reg32_Mem_q_reg} unloaded} {{cpu_mem_genblk1[25].reg32_Mem_q_reg} unloaded} {{cpu_mem_genblk1[24].reg32_Mem_q_reg} unloaded} {{cpu_mem_genblk1[23].reg32_Mem_q_reg} unloaded} {{cpu_mem_genblk1[22].reg32_Mem_q_reg} unloaded} {{cpu_mem_genblk1[21].reg32_Mem_q_reg} unloaded} {{cpu_mem_genblk1[20].reg32_Mem_q_reg} unloaded} {{cpu_mem_genblk1[19].reg32_Mem_q_reg} unloaded} {{cpu_mem_genblk1[18].reg32_Mem_q_reg} unloaded} {{cpu_mem_genblk1[17].reg32_Mem_q_reg} unloaded} {{cpu_mem_genblk1[16].reg32_Mem_q_reg} unloaded} {{cpu_mem_genblk1[15].reg32_Mem_q_reg} unloaded} {{cpu_mem_genblk1[14].reg32_Mem_q_reg} unloaded} {{cpu_mem_genblk1[13].reg32_Mem_q_reg} unloaded} {{cpu_mem_genblk1[12].reg32_Mem_q_reg} unloaded} {{cpu_mem_genblk1[11].reg32_Mem_q_reg} unloaded} {{cpu_mem_genblk1[10].reg32_Mem_q_reg} unloaded} {{cpu_mem_genblk1[9].reg32_Mem_q_reg} unloaded} {{cpu_mem_genblk1[8].reg32_Mem_q_reg} unloaded} {{cpu_rf_rs1_out_reg[0]} transparent} {{cpu_rf_rs1_out_reg[1]} transparent} {{cpu_rf_rs1_out_reg[2]} transparent} {{cpu_rf_rs1_out_reg[3]} transparent} {{cpu_rf_rs1_out_reg[4]} transparent} {{cpu_rf_rs1_out_reg[5]} transparent} {{cpu_rf_rs1_out_reg[6]} transparent} {{cpu_rf_rs1_out_reg[7]} transparent} {{cpu_rf_rs1_out_reg[8]} transparent} {{cpu_rf_rs1_out_reg[9]} transparent} {{cpu_rf_rs1_out_reg[10]} transparent} {{cpu_rf_rs1_out_reg[11]} transparent} {{cpu_rf_rs1_out_reg[12]} transparent} {{cpu_rf_rs1_out_reg[13]} transparent} {{cpu_rf_rs1_out_reg[14]} transparent} {{cpu_rf_rs1_out_reg[15]} transparent} {{cpu_rf_rs1_out_reg[16]} transparent} {{cpu_rf_rs1_out_reg[17]} transparent} {{cpu_rf_rs1_out_reg[18]} transparent} {{cpu_rf_rs1_out_reg[19]} transparent} {{cpu_rf_rs1_out_reg[20]} transparent} {{cpu_rf_rs1_out_reg[21]} transparent} {{cpu_rf_rs1_out_reg[22]} transparent} {{cpu_rf_rs1_out_reg[23]} transparent} {{cpu_rf_rs1_out_reg[24]} transparent} {{cpu_rf_rs1_out_reg[25]} transparent} {{cpu_rf_rs1_out_reg[26]} transparent} {{cpu_rf_rs1_out_reg[27]} transparent} {{cpu_rf_rs1_out_reg[28]} transparent} {{cpu_rf_rs1_out_reg[29]} transparent} {{cpu_rf_rs1_out_reg[30]} transparent} {{cpu_rf_rs1_out_reg[31]} transparent} {{cpu_rf_rs2_out_reg[0]} transparent} {{cpu_rf_rs2_out_reg[1]} transparent} {{cpu_rf_rs2_out_reg[2]} transparent} {{cpu_rf_rs2_out_reg[3]} transparent} {{cpu_rf_rs2_out_reg[4]} transparent} {{cpu_rf_rs2_out_reg[5]} transparent} {{cpu_rf_rs2_out_reg[6]} transparent} {{cpu_rf_rs2_out_reg[7]} transparent} {{cpu_rf_rs2_out_reg[8]} transparent} {{cpu_rf_rs2_out_reg[9]} transparent} {{cpu_rf_rs2_out_reg[10]} transparent} {{cpu_rf_rs2_out_reg[11]} transparent} {{cpu_rf_rs2_out_reg[12]} transparent} {{cpu_rf_rs2_out_reg[13]} transparent} {{cpu_rf_rs2_out_reg[14]} transparent} {{cpu_rf_rs2_out_reg[15]} transparent} {{cpu_rf_rs2_out_reg[16]} transparent} {{cpu_rf_rs2_out_reg[17]} transparent} {{cpu_rf_rs2_out_reg[18]} transparent} {{cpu_rf_rs2_out_reg[19]} transparent} {{cpu_rf_rs2_out_reg[20]} transparent} {{cpu_rf_rs2_out_reg[21]} transparent} {{cpu_rf_rs2_out_reg[22]} transparent} {{cpu_rf_rs2_out_reg[23]} transparent} {{cpu_rf_rs2_out_reg[24]} transparent} {{cpu_rf_rs2_out_reg[25]} transparent} {{cpu_rf_rs2_out_reg[26]} transparent} {{cpu_rf_rs2_out_reg[27]} transparent} {{cpu_rf_rs2_out_reg[28]} transparent} {{cpu_rf_rs2_out_reg[29]} transparent} {{cpu_rf_rs2_out_reg[30]} transparent} {{cpu_rf_rs2_out_reg[31]} transparent}",
"state":"mapped",
"obsolete_state":"mapped",
"has_dp_shared_gint":"true",
"has_dp_rewrite_gint":"false",
"object":"/designs/CPU",
"type":"design"},

{"logical_hier":"true",
"instances":"/designs/CPU/instances_hier/cpu_if0",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/CPU/subdesigns/IF_stage_inst_name120h2e2e2f646174612f6669622e646174",
"type":"subdesign"},

{"checkpoint_equation":"\" assign Z = A > B ; \"",
"logical_hier":"false",
"instances":"/designs/CPU/instances_hier/cpu_ex_cpu_alu_gt_99_19",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/CPU/subdesigns/gt_unsigned",
"type":"subdesign"},

{"logical_hier":"true",
"instances":"/designs/CPU/instances_hier/cpu_if0/instances_hier/instr_read",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/CPU/subdesigns/ifetch_inst_name120h2e2e2f646174612f6669622e646174",
"type":"subdesign"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[25].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[6].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[10].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[22].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[26].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[31].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[16].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[20].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[11].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[3].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[15].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[19].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[30].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[29].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[28].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[0].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[18].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[23].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[21].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[27].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[2].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[17].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[14].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[13].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[12].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[9].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[8].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[7].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[5].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[4].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[1].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_if0/instances_seq/genblk1[24].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/ALUSrc_ex_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/Extop_ex_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/RegDst_ex_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/RegDst_ex_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/RegDst_ex_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/RegDst_ex_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/RegDst_ex_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/RegWrite_ex_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk2[0].reg_towrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk2[1].reg_towrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk2[2].reg_towrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk2[3].reg_towrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk2[4].reg_towrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_reg_MemtoReg_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_reg_RegWrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[0].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[1].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[2].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[3].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[4].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[5].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[6].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[7].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[8].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[9].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[10].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[11].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[12].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[13].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[14].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk3[0].reg_towrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk3[1].reg_towrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk3[2].reg_towrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk3[3].reg_towrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk3[4].reg_towrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_reg_MemtoReg_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_reg_RegWrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/immed_ex_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/immed_ex_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/immed_ex_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/immed_ex_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/immed_ex_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/immed_ex_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/immed_ex_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/immed_ex_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/immed_ex_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/immed_ex_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/immed_ex_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/immed_ex_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/immed_ex_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/immed_ex_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/immed_ex_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/immed_ex_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_sel_ex_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_sel_ex_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_sel_ex_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_sel_ex_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_sel_ex_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_ex_preforward_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_sel_ex_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_sel_ex_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_sel_ex_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_sel_ex_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs2_sel_ex_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/ALUop_ex_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/ALUop_ex_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/ALUop_ex_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/ALUop_ex_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/MemtoReg_ex_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[0].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[1].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[2].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[3].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[4].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[5].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[6].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[7].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[8].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[9].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[10].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[11].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[12].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[13].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[14].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[15].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[16].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[17].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[18].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[19].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[20].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[21].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[22].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[23].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[24].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[25].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[26].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[27].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[28].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[29].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[30].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[31].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[15].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[16].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[17].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[18].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[19].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[20].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[21].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[22].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[23].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[24].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[25].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[26].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[27].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[28].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[29].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[30].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_mem_genblk2[31].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[1][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[2][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[3][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[4][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[5][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[6][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[7][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[8][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[9][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[10][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[11][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[12][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[13][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[14][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[15][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[16][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[17][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[18][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[19][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[20][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[21][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[22][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[23][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[24][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[25][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[26][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[27][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[28][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[29][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[30][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][0]1307",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][1]1308",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][2]1309",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][3]1310",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][4]1311",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][5]1312",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][6]1313",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][7]1314",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][8]1315",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][9]1316",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][10]1317",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][11]1318",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][12]1319",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][13]1320",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][14]1321",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][15]1322",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][16]1323",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][17]1324",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][18]1325",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][19]1326",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][20]1327",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][21]1328",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][22]1329",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][23]1330",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][24]1331",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][25]1332",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][26]1333",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][27]1334",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][28]1335",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][29]1336",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][30]1337",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_r_reg[31][31]1338",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_newPC_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pc_nextPc_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/rs1_ex_preforward_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/should_be_killed_id_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[31]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/pcPlusFour_id_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[16]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[17]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[18]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[19]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[20]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[21]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[22]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[23]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[24]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[25]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[26]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[27]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[28]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[29]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[30]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/CPU/instances_seq/ctrl_jumpBranch_register31_reg[31]",
"type":"instance"},

{"index": "1", 
 "date": "Wed Mar 03 21:02:16 CST 2021",
 "seconds": 1614826936.95288,
 "netlist": "fv/CPU/fv_map.v.gz", 
 "design_name": "CPU", 
 "synth_workdir": "/home/qcb2982/362/dlxcapstone/final_pipeline/final_pipeline", 
 "synthesis_command":"",
 "current_label": "fv_map", 
 "previous_label": "rtl", 
 "write_verif_file_runtime": 0.7975639999999999 
 }
]
