// Seed: 899184905
module module_0 (
    input id_0,
    inout logic id_1,
    output wire id_2,
    output id_3,
    output logic id_4
);
  logic id_5;
  logic id_6;
  assign id_2[1] = id_1;
endmodule
