{"Source Block": ["oh/gpio/hdl/gpio.v@109:119@HdlStmAssign", "     else if(odataand_write)\n       odata_reg[N-1:0] <= data_in[N-1:0] & odata_reg[N-1:0];\n     else if(odataorr_write)\n       odata_reg[N-1:0] <= data_in[N-1:0] | odata_reg[N-1:0];\n   \n   assign gpio_out[N-1:0] = odata_reg[N-1:0];\n\n   //OEN\n   always @ (posedge clk)\n     if(oen_write)\n       oen_reg[N-1:0] <= data_in[N-1:0];\n"], "Clone Blocks": [["oh/gpio/hdl/gpio.v@101:117", "   //################################\n   //# OUTPUT CONTROL REGISTERS\n   //################################ \n\n   //ODATA\n   always @ (posedge clk)\n     if(odata_write)\n       odata_reg[N-1:0] <= data_in[N-1:0];\n     else if(odataand_write)\n       odata_reg[N-1:0] <= data_in[N-1:0] & odata_reg[N-1:0];\n     else if(odataorr_write)\n       odata_reg[N-1:0] <= data_in[N-1:0] | odata_reg[N-1:0];\n   \n   assign gpio_out[N-1:0] = odata_reg[N-1:0];\n\n   //OEN\n   always @ (posedge clk)\n"], ["oh/gpio/hdl/gpio.v@112:124", "       odata_reg[N-1:0] <= data_in[N-1:0] | odata_reg[N-1:0];\n   \n   assign gpio_out[N-1:0] = odata_reg[N-1:0];\n\n   //OEN\n   always @ (posedge clk)\n     if(oen_write)\n       oen_reg[N-1:0] <= data_in[N-1:0];\n\n   assign gpio_en[N-1:0] = oen_reg[N-1:0];\n\n   //################################\n   //# INPUT CONTROL REGISTERS\n"]], "Diff Content": {"Delete": [], "Add": [[114, "   always @ (posedge clk or negedge nreset)\n"], [114, "     if(!nreset)\n"], [114, "       ien_reg[63:0] <= {(64){1'b1}}; \n"], [114, "     else if(ien_write & reg_double)\n"], [114, "       ien_reg[63:0] <= reg_wdata[63:0];\n"], [114, "     else if(ien_write)\n"], [114, "       ien_reg[31:0] <= reg_wdata[31:0];\n"]]}}