$comment
	File created using the following command:
		vcd file lab_7.msim.vcd -direction
$end
$date
	Mon Dec 05 09:50:41 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module lab_7_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 8 " Input [7:0] $end
$var reg 1 # resetn $end
$var wire 1 $ Output [7] $end
$var wire 1 % Output [6] $end
$var wire 1 & Output [5] $end
$var wire 1 ' Output [4] $end
$var wire 1 ( Output [3] $end
$var wire 1 ) Output [2] $end
$var wire 1 * Output [1] $end
$var wire 1 + Output [0] $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 inst|y.s12~regout $end
$var wire 1 4 inst9|alu_result~0_combout $end
$var wire 1 5 inst9|alu_result~1_combout $end
$var wire 1 6 inst9|alu_result~2_combout $end
$var wire 1 7 inst9|alu_result~5_combout $end
$var wire 1 8 inst9|alu_result~6_combout $end
$var wire 1 9 inst|y.s12~feeder_combout $end
$var wire 1 : clk~combout $end
$var wire 1 ; clk~clkctrl_outclk $end
$var wire 1 < inst|y.s0~feeder_combout $end
$var wire 1 = resetn~combout $end
$var wire 1 > resetn~clkctrl_outclk $end
$var wire 1 ? inst|y.s0~regout $end
$var wire 1 @ inst|Selector12~0_combout $end
$var wire 1 A inst|y.s13~regout $end
$var wire 1 B inst|WideOr16~0_combout $end
$var wire 1 C inst|y.s1~0_combout $end
$var wire 1 D inst|y.s1~regout $end
$var wire 1 E inst|y.s2~feeder_combout $end
$var wire 1 F inst|y.s2~regout $end
$var wire 1 G inst|y.s3~regout $end
$var wire 1 H inst|y.s4~regout $end
$var wire 1 I inst|y.s5~regout $end
$var wire 1 J inst|y.s6~feeder_combout $end
$var wire 1 K inst|y.s6~regout $end
$var wire 1 L inst|y.s7~regout $end
$var wire 1 M inst|y.s8~feeder_combout $end
$var wire 1 N inst|y.s8~regout $end
$var wire 1 O inst|y.s9~regout $end
$var wire 1 P inst|y.s10~regout $end
$var wire 1 Q inst|y.s11~regout $end
$var wire 1 R inst|WideOr13~combout $end
$var wire 1 S inst11|Mux7~0_combout $end
$var wire 1 T inst11|Mux6~2_combout $end
$var wire 1 U inst|WideOr15~0_combout $end
$var wire 1 V inst|WideOr13~0_combout $end
$var wire 1 W inst11|Mux4~0_combout $end
$var wire 1 X inst9|Add3~1 $end
$var wire 1 Y inst9|Add3~3_cout $end
$var wire 1 Z inst9|Add3~5_cout $end
$var wire 1 [ inst9|Add3~7_cout $end
$var wire 1 \ inst9|Add3~9_cout $end
$var wire 1 ] inst9|Add3~11_cout $end
$var wire 1 ^ inst9|Add3~13_cout $end
$var wire 1 _ inst9|Add3~14_combout $end
$var wire 1 ` inst10|store_signal~7_combout $end
$var wire 1 a inst9|Add0~1 $end
$var wire 1 b inst9|Add0~3 $end
$var wire 1 c inst9|Add0~4_combout $end
$var wire 1 d inst9|alu_result~4_combout $end
$var wire 1 e inst10|store_signal[2]~4_combout $end
$var wire 1 f inst9|Add0~6_combout $end
$var wire 1 g inst9|alu_result~3_combout $end
$var wire 1 h inst10|store_signal[3]~3_combout $end
$var wire 1 i inst|WideOr15~combout $end
$var wire 1 j inst11|Mux0~0_combout $end
$var wire 1 k inst10|store_signal[6]~9_combout $end
$var wire 1 l inst9|Add0~5 $end
$var wire 1 m inst9|Add0~7 $end
$var wire 1 n inst9|Add0~8_combout $end
$var wire 1 o inst10|store_signal[4]~2_combout $end
$var wire 1 p inst9|Add0~10_combout $end
$var wire 1 q inst10|store_signal[5]~1_combout $end
$var wire 1 r inst9|Add0~12_combout $end
$var wire 1 s inst10|store_signal[6]~0_combout $end
$var wire 1 t inst9|Add0~9 $end
$var wire 1 u inst9|Add0~11 $end
$var wire 1 v inst9|Add0~13 $end
$var wire 1 w inst9|Add0~14_combout $end
$var wire 1 x inst10|store_signal~6_combout $end
$var wire 1 y inst10|store_signal~8_combout $end
$var wire 1 z inst9|Add0~2_combout $end
$var wire 1 { inst10|store_signal[1]~5_combout $end
$var wire 1 | inst9|Add3~0_combout $end
$var wire 1 } inst9|Add0~0_combout $end
$var wire 1 ~ inst9|Mux7~0_combout $end
$var wire 1 !! inst9|Mux7~1_combout $end
$var wire 1 "! inst10|store_signal~10_combout $end
$var wire 1 #! inst7|q_signal [7] $end
$var wire 1 $! inst7|q_signal [6] $end
$var wire 1 %! inst7|q_signal [5] $end
$var wire 1 &! inst7|q_signal [4] $end
$var wire 1 '! inst7|q_signal [3] $end
$var wire 1 (! inst7|q_signal [2] $end
$var wire 1 )! inst7|q_signal [1] $end
$var wire 1 *! inst7|q_signal [0] $end
$var wire 1 +! inst10|store_signal [7] $end
$var wire 1 ,! inst10|store_signal [6] $end
$var wire 1 -! inst10|store_signal [5] $end
$var wire 1 .! inst10|store_signal [4] $end
$var wire 1 /! inst10|store_signal [3] $end
$var wire 1 0! inst10|store_signal [2] $end
$var wire 1 1! inst10|store_signal [1] $end
$var wire 1 2! inst10|store_signal [0] $end
$var wire 1 3! Input~combout [7] $end
$var wire 1 4! Input~combout [6] $end
$var wire 1 5! Input~combout [5] $end
$var wire 1 6! Input~combout [4] $end
$var wire 1 7! Input~combout [3] $end
$var wire 1 8! Input~combout [2] $end
$var wire 1 9! Input~combout [1] $end
$var wire 1 :! Input~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
0#
0+
0*
0)
0(
0'
0&
0%
0$
x,
0-
1.
x/
10
11
12
03
04
05
06
07
08
09
0:
0;
1<
0=
0>
0?
0@
0A
0B
1C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
1R
1S
1T
0U
1V
0W
0X
1Y
0Z
1[
0\
1]
0^
1_
0`
0a
1b
0c
0d
0e
0f
0g
0h
1i
0j
0k
0l
1m
0n
0o
0p
0q
0r
0s
0t
1u
0v
0w
0x
0y
0z
0{
1|
0}
1~
0!!
0"!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0:!
09!
08!
07!
06!
05!
04!
03!
$end
#25000
1!
1#
1:
1=
1>
1;
0,
1D
1?
1E
0R
0C
1B
1k
0i
1W
0k
#50000
0!
0:
0;
1,
#75000
1!
1:
1;
0,
1F
0D
0T
0B
0E
0~
1`
1k
1i
0W
0S
#100000
0!
0:
0;
1,
#125000
b1 "
1!
1:!
1:
1;
0,
1G
0F
1T
1B
0`
0i
1W
1S
0k
1!!
1~
1"!
0!!
0"!
#150000
0!
0:
0;
1,
#175000
1!
1:
1;
0,
1*!
1H
0G
1}
1X
0|
1i
0W
0S
0Y
1!!
1k
1Z
1"!
0[
1\
0]
1^
0_
#200000
0!
0:
0;
1,
#225000
b11 "
b10 "
1!
0:!
19!
1:
1;
0,
12!
1I
0H
1a
0}
18
1J
0i
1W
1S
1+
1z
0k
1{
#250000
0!
0:
0;
1,
#275000
1!
1:
1;
0,
0*!
1)!
1K
0I
0a
1}
0X
1|
08
0b
0z
1U
0J
1b
1z
1c
0{
1i
0W
0S
0c
1{
1e
1k
0e
#300000
0!
0:
0;
1,
#325000
b110 "
b100 "
b101 "
1!
1:!
09!
18!
1:
1;
0,
11!
1L
0K
0b
0z
17
1M
0U
1*
1c
0{
0i
1W
1S
1e
0k
#350000
0!
0:
0;
1,
#375000
1!
1:
1;
0,
1(!
1*!
0)!
1N
0L
1l
0c
1a
0}
1X
0|
18
1b
1z
1Y
07
1U
0M
1f
0e
0b
0z
0Y
0l
1c
1{
1i
0W
0S
1h
1l
0c
0{
0f
1e
1k
0~
1f
0e
0h
0!!
1h
0"!
#400000
0!
0:
0;
1,
#425000
b1101 "
b1001 "
b1000 "
1!
0:!
08!
17!
1:
1;
0,
02!
01!
1/!
1O
0N
0a
1}
08
1b
1z
0m
0f
0U
0+
0*
1(
0z
1~
0l
1c
1{
1n
0h
0i
1W
1S
0{
1m
1f
1e
1o
0k
0n
1h
0o
#450000
0!
0:
0;
1,
#475000
1!
1:
1;
0,
0(!
0*!
1'!
1P
0O
0c
0}
0X
1|
1g
0m
0f
1U
0e
1Y
0h
1n
1i
0W
0S
0Z
1o
1k
1!!
0~
1"!
0!!
0"!
#500000
0!
0:
0;
1,
#525000
b0 "
1!
07!
1:
1;
0,
1.!
0/!
1Q
0P
1t
0n
0g
1m
1f
0V
1R
19
0U
1'
0(
1p
0o
1h
0t
1n
0k
1S
0i
1q
0p
1o
1!!
1~
1k
1j
0q
0!!
#550000
0!
0:
0;
1,
#575000
1!
1:
1;
0,
0.!
1/!
0Q
13
0n
1g
0m
0f
09
1@
0'
1(
0o
0h
1n
1o
#600000
0!
0:
0;
1,
#625000
1!
1:
1;
0,
10!
0/!
1A
03
1c
0g
1m
1f
0B
1V
1)
0(
1e
1h
0n
1i
0o
0k
0j
#650000
0!
0:
0;
1,
#675000
1!
1:
1;
0,
#700000
0!
0:
0;
1,
#725000
1!
1:
1;
0,
#750000
0!
0:
0;
1,
#775000
1!
1:
1;
0,
#800000
0!
0:
0;
1,
#825000
1!
1:
1;
0,
#850000
0!
0:
0;
1,
#875000
1!
1:
1;
0,
#900000
0!
0:
0;
1,
#925000
1!
1:
1;
0,
#950000
0!
0:
0;
1,
#975000
1!
1:
1;
0,
#1000000
