# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/clock_div.vhd" \
"../../../../project_1.srcs/sources_1/new/lab1_toplevel.vhd" \
"../../../../project_1.srcs/sim_1/new/tb_lab1.vhd" \

# Do not sort compile order
nosort
