<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>axidma: xaxidma_hw.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">axidma
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xaxidma__hw_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">xaxidma_hw.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga170ce0e12eb12686a03e006610e2acd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga170ce0e12eb12686a03e006610e2acd2">XAXIDMA_DESC_LSB_MASK</a>&#160;&#160;&#160;(0xFFFFFFC0U)</td></tr>
<tr class="memdesc:ga170ce0e12eb12686a03e006610e2acd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSB Address mask.  <a href="group__axidma__v9__4.html#ga170ce0e12eb12686a03e006610e2acd2">More...</a><br /></td></tr>
<tr class="separator:ga170ce0e12eb12686a03e006610e2acd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DMA Transfer Direction</div></td></tr>
<tr class="memitem:ga6d21b8539047064dabb29f2019631d7a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_DMA_TO_DEVICE</b>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ga6d21b8539047064dabb29f2019631d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d084cfadd0109365865418e7cde7729"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_DEVICE_TO_DMA</b>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ga8d084cfadd0109365865418e7cde7729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Buffer Descriptor Alignment</div></td></tr>
<tr class="memitem:ga7957d90570574e9c7a7ee308b290ecab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga7957d90570574e9c7a7ee308b290ecab">XAXIDMA_BD_MINIMUM_ALIGNMENT</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="memdesc:ga7957d90570574e9c7a7ee308b290ecab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum byte alignment requirement for descriptors to satisfy both hardware/software needs.  <a href="group__axidma__v9__4.html#ga7957d90570574e9c7a7ee308b290ecab">More...</a><br /></td></tr>
<tr class="separator:ga7957d90570574e9c7a7ee308b290ecab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Micro DMA Buffer Address Alignment</div></td></tr>
<tr class="memitem:gaf0f7e862f42d26800868816eea2a949b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gaf0f7e862f42d26800868816eea2a949b">XAXIDMA_MICROMODE_MIN_BUF_ALIGN</a>&#160;&#160;&#160;0xFFF</td></tr>
<tr class="memdesc:gaf0f7e862f42d26800868816eea2a949b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum byte alignment requirement for buffer address in Micro DMA mode.  <a href="group__axidma__v9__4.html#gaf0f7e862f42d26800868816eea2a949b">More...</a><br /></td></tr>
<tr class="separator:gaf0f7e862f42d26800868816eea2a949b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Maximum transfer length</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This is determined by hardware </p>
</div></td></tr>
<tr class="memitem:ga8d030b2413647190f71b14b635a9ea2b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_MAX_TRANSFER_LEN</b>&#160;&#160;&#160;0x7FFFFF  /* Max length hw supports */</td></tr>
<tr class="separator:ga8d030b2413647190f71b14b635a9ea2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58140e7d518a5cec1c601b60c5b9adec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_MCHAN_MAX_TRANSFER_LEN</b></td></tr>
<tr class="separator:ga58140e7d518a5cec1c601b60c5b9adec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Device registers</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Register sets on TX and RX channels are identical </p>
</div></td></tr>
<tr class="memitem:ga88232281611059fd669f0339888cd44e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga88232281611059fd669f0339888cd44e">XAXIDMA_TX_OFFSET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:ga88232281611059fd669f0339888cd44e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX channel registers base offset.  <a href="group__axidma__v9__4.html#ga88232281611059fd669f0339888cd44e">More...</a><br /></td></tr>
<tr class="separator:ga88232281611059fd669f0339888cd44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfdc083e0b249c04624a66e700d7a7c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gadfdc083e0b249c04624a66e700d7a7c4">XAXIDMA_RX_OFFSET</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr class="memdesc:gadfdc083e0b249c04624a66e700d7a7c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX channel registers base offset.  <a href="group__axidma__v9__4.html#gadfdc083e0b249c04624a66e700d7a7c4">More...</a><br /></td></tr>
<tr class="separator:gadfdc083e0b249c04624a66e700d7a7c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8534b07ed878f92d2062dc1680fb0391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga8534b07ed878f92d2062dc1680fb0391">XAXIDMA_CR_OFFSET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:ga8534b07ed878f92d2062dc1680fb0391"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel control.  <a href="group__axidma__v9__4.html#ga8534b07ed878f92d2062dc1680fb0391">More...</a><br /></td></tr>
<tr class="separator:ga8534b07ed878f92d2062dc1680fb0391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50d6957f8447d4eab9e444666730f692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga50d6957f8447d4eab9e444666730f692">XAXIDMA_SR_OFFSET</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga50d6957f8447d4eab9e444666730f692"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status.  <a href="group__axidma__v9__4.html#ga50d6957f8447d4eab9e444666730f692">More...</a><br /></td></tr>
<tr class="separator:ga50d6957f8447d4eab9e444666730f692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24b47801eed2ab0ba326b8b40d24f2b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga24b47801eed2ab0ba326b8b40d24f2b1">XAXIDMA_CDESC_OFFSET</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga24b47801eed2ab0ba326b8b40d24f2b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current descriptor pointer.  <a href="group__axidma__v9__4.html#ga24b47801eed2ab0ba326b8b40d24f2b1">More...</a><br /></td></tr>
<tr class="separator:ga24b47801eed2ab0ba326b8b40d24f2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ee7a235750d8795961223455407051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga00ee7a235750d8795961223455407051">XAXIDMA_CDESC_MSB_OFFSET</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr class="memdesc:ga00ee7a235750d8795961223455407051"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current descriptor pointer.  <a href="group__axidma__v9__4.html#ga00ee7a235750d8795961223455407051">More...</a><br /></td></tr>
<tr class="separator:ga00ee7a235750d8795961223455407051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8626fb2bed7230a2c82a7e1db0ddd35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gac8626fb2bed7230a2c82a7e1db0ddd35">XAXIDMA_TDESC_OFFSET</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:gac8626fb2bed7230a2c82a7e1db0ddd35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tail descriptor pointer.  <a href="group__axidma__v9__4.html#gac8626fb2bed7230a2c82a7e1db0ddd35">More...</a><br /></td></tr>
<tr class="separator:gac8626fb2bed7230a2c82a7e1db0ddd35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6063ffb7cb46cdca589e6f31069f7758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga6063ffb7cb46cdca589e6f31069f7758">XAXIDMA_TDESC_MSB_OFFSET</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr class="memdesc:ga6063ffb7cb46cdca589e6f31069f7758"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tail descriptor pointer.  <a href="group__axidma__v9__4.html#ga6063ffb7cb46cdca589e6f31069f7758">More...</a><br /></td></tr>
<tr class="separator:ga6063ffb7cb46cdca589e6f31069f7758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386fad6446792679302b362ed34022cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga386fad6446792679302b362ed34022cf">XAXIDMA_SRCADDR_OFFSET</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr class="memdesc:ga386fad6446792679302b362ed34022cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simple mode source address pointer.  <a href="group__axidma__v9__4.html#ga386fad6446792679302b362ed34022cf">More...</a><br /></td></tr>
<tr class="separator:ga386fad6446792679302b362ed34022cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaafc49751e690d818d604efe368c481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gafaafc49751e690d818d604efe368c481">XAXIDMA_SRCADDR_MSB_OFFSET</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr class="memdesc:gafaafc49751e690d818d604efe368c481"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simple mode source address pointer.  <a href="group__axidma__v9__4.html#gafaafc49751e690d818d604efe368c481">More...</a><br /></td></tr>
<tr class="separator:gafaafc49751e690d818d604efe368c481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e98e82ed389c23918315d833b457ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga4e98e82ed389c23918315d833b457ea9">XAXIDMA_DESTADDR_OFFSET</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr class="memdesc:ga4e98e82ed389c23918315d833b457ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simple mode destination address pointer.  <a href="group__axidma__v9__4.html#ga4e98e82ed389c23918315d833b457ea9">More...</a><br /></td></tr>
<tr class="separator:ga4e98e82ed389c23918315d833b457ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a54e372851dbae81c33997ef2ba8d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga3a54e372851dbae81c33997ef2ba8d2f">XAXIDMA_DESTADDR_MSB_OFFSET</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr class="memdesc:ga3a54e372851dbae81c33997ef2ba8d2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simple mode destination address pointer.  <a href="group__axidma__v9__4.html#ga3a54e372851dbae81c33997ef2ba8d2f">More...</a><br /></td></tr>
<tr class="separator:ga3a54e372851dbae81c33997ef2ba8d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7ede468ba17bf106101d4850184dc74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gaa7ede468ba17bf106101d4850184dc74">XAXIDMA_BUFFLEN_OFFSET</a>&#160;&#160;&#160;0x00000028</td></tr>
<tr class="memdesc:gaa7ede468ba17bf106101d4850184dc74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tail descriptor pointer.  <a href="group__axidma__v9__4.html#gaa7ede468ba17bf106101d4850184dc74">More...</a><br /></td></tr>
<tr class="separator:gaa7ede468ba17bf106101d4850184dc74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab26580f9b4a94b3ab1d373ddeab7b3b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gab26580f9b4a94b3ab1d373ddeab7b3b6">XAXIDMA_SGCTL_OFFSET</a>&#160;&#160;&#160;0x0000002c</td></tr>
<tr class="memdesc:gab26580f9b4a94b3ab1d373ddeab7b3b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SG Control Register.  <a href="group__axidma__v9__4.html#gab26580f9b4a94b3ab1d373ddeab7b3b6">More...</a><br /></td></tr>
<tr class="separator:gab26580f9b4a94b3ab1d373ddeab7b3b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d2eca90f2554b8c893b2f9a70c795c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga79d2eca90f2554b8c893b2f9a70c795c">XAXIDMA_RX_CDESC0_OFFSET</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga79d2eca90f2554b8c893b2f9a70c795c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multi-Channel DMA Descriptor Offsets.  <a href="group__axidma__v9__4.html#ga79d2eca90f2554b8c893b2f9a70c795c">More...</a><br /></td></tr>
<tr class="separator:ga79d2eca90f2554b8c893b2f9a70c795c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80414a88feceb1da4b9f77096d1d590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gad80414a88feceb1da4b9f77096d1d590">XAXIDMA_RX_CDESC0_MSB_OFFSET</a>&#160;&#160;&#160;0x00000044</td></tr>
<tr class="memdesc:gad80414a88feceb1da4b9f77096d1d590"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx Current Descriptor 0.  <a href="group__axidma__v9__4.html#gad80414a88feceb1da4b9f77096d1d590">More...</a><br /></td></tr>
<tr class="separator:gad80414a88feceb1da4b9f77096d1d590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfa4d02f0dd1fd005c695e9977457722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gadfa4d02f0dd1fd005c695e9977457722">XAXIDMA_RX_TDESC0_OFFSET</a>&#160;&#160;&#160;0x00000048</td></tr>
<tr class="memdesc:gadfa4d02f0dd1fd005c695e9977457722"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx Tail Descriptor 0.  <a href="group__axidma__v9__4.html#gadfa4d02f0dd1fd005c695e9977457722">More...</a><br /></td></tr>
<tr class="separator:gadfa4d02f0dd1fd005c695e9977457722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b5991af857e7bac763311fd917978d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gaa9b5991af857e7bac763311fd917978d">XAXIDMA_RX_TDESC0_MSB_OFFSET</a>&#160;&#160;&#160;0x0000004C</td></tr>
<tr class="memdesc:gaa9b5991af857e7bac763311fd917978d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx Tail Descriptor 0.  <a href="group__axidma__v9__4.html#gaa9b5991af857e7bac763311fd917978d">More...</a><br /></td></tr>
<tr class="separator:gaa9b5991af857e7bac763311fd917978d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc559cbc93b62195de6ecaf25492467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga6fc559cbc93b62195de6ecaf25492467">XAXIDMA_RX_NDESC_OFFSET</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga6fc559cbc93b62195de6ecaf25492467"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx Next Descriptor Offset.  <a href="group__axidma__v9__4.html#ga6fc559cbc93b62195de6ecaf25492467">More...</a><br /></td></tr>
<tr class="separator:ga6fc559cbc93b62195de6ecaf25492467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks of XAXIDMA_CR_OFFSET register</div></td></tr>
<tr class="memitem:gab0ebdf6b7776e79941efe1325aac5aa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gab0ebdf6b7776e79941efe1325aac5aa9">XAXIDMA_CR_RUNSTOP_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gab0ebdf6b7776e79941efe1325aac5aa9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start/stop DMA channel.  <a href="group__axidma__v9__4.html#gab0ebdf6b7776e79941efe1325aac5aa9">More...</a><br /></td></tr>
<tr class="separator:gab0ebdf6b7776e79941efe1325aac5aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33fda61f0837d37da36d3b72b90b0fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga33fda61f0837d37da36d3b72b90b0fba">XAXIDMA_CR_RESET_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga33fda61f0837d37da36d3b72b90b0fba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset DMA engine.  <a href="group__axidma__v9__4.html#ga33fda61f0837d37da36d3b72b90b0fba">More...</a><br /></td></tr>
<tr class="separator:ga33fda61f0837d37da36d3b72b90b0fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bdf83c8ba16d8217a2a6486a9b5b521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga8bdf83c8ba16d8217a2a6486a9b5b521">XAXIDMA_CR_KEYHOLE_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga8bdf83c8ba16d8217a2a6486a9b5b521"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keyhole feature.  <a href="group__axidma__v9__4.html#ga8bdf83c8ba16d8217a2a6486a9b5b521">More...</a><br /></td></tr>
<tr class="separator:ga8bdf83c8ba16d8217a2a6486a9b5b521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d34bf268de2f2ef4d32351043835f68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga2d34bf268de2f2ef4d32351043835f68">XAXIDMA_CR_CYCLIC_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga2d34bf268de2f2ef4d32351043835f68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cyclic Mode.  <a href="group__axidma__v9__4.html#ga2d34bf268de2f2ef4d32351043835f68">More...</a><br /></td></tr>
<tr class="separator:ga2d34bf268de2f2ef4d32351043835f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks of XAXIDMA_SR_OFFSET register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register reports status of a DMA channel, including run/stop/idle state, errors, and interrupts (note that interrupt masks are shared with XAXIDMA_CR_OFFSET register, and are defined in the <em>IRQ</em> section.</p>
<p>The interrupt coalescing threshold value and delay counter value are also shared with XAXIDMA_CR_OFFSET register, and are defined in a later section. </p>
</div></td></tr>
<tr class="memitem:ga70671c3d8cd1e51c56723e298d268cce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga70671c3d8cd1e51c56723e298d268cce">XAXIDMA_HALTED_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga70671c3d8cd1e51c56723e298d268cce"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel halted.  <a href="group__axidma__v9__4.html#ga70671c3d8cd1e51c56723e298d268cce">More...</a><br /></td></tr>
<tr class="separator:ga70671c3d8cd1e51c56723e298d268cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3538e8c2a6e024641259c85368667f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gaa3538e8c2a6e024641259c85368667f0">XAXIDMA_IDLE_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gaa3538e8c2a6e024641259c85368667f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel idle.  <a href="group__axidma__v9__4.html#gaa3538e8c2a6e024641259c85368667f0">More...</a><br /></td></tr>
<tr class="separator:gaa3538e8c2a6e024641259c85368667f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87ac559811703a8ca33fc6b427913f2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga87ac559811703a8ca33fc6b427913f2b">XAXIDMA_ERR_INTERNAL_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga87ac559811703a8ca33fc6b427913f2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Datamover internal err.  <a href="group__axidma__v9__4.html#ga87ac559811703a8ca33fc6b427913f2b">More...</a><br /></td></tr>
<tr class="separator:ga87ac559811703a8ca33fc6b427913f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d50743f6c9d6474561f6727eb956915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga6d50743f6c9d6474561f6727eb956915">XAXIDMA_ERR_SLAVE_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga6d50743f6c9d6474561f6727eb956915"><td class="mdescLeft">&#160;</td><td class="mdescRight">Datamover slave err.  <a href="group__axidma__v9__4.html#ga6d50743f6c9d6474561f6727eb956915">More...</a><br /></td></tr>
<tr class="separator:ga6d50743f6c9d6474561f6727eb956915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa19b93d226e97afd08d3869dc530b692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gaa19b93d226e97afd08d3869dc530b692">XAXIDMA_ERR_DECODE_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:gaa19b93d226e97afd08d3869dc530b692"><td class="mdescLeft">&#160;</td><td class="mdescRight">Datamover decode err.  <a href="group__axidma__v9__4.html#gaa19b93d226e97afd08d3869dc530b692">More...</a><br /></td></tr>
<tr class="separator:gaa19b93d226e97afd08d3869dc530b692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9ef0d10a7456a25a4b244955659d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga1f9ef0d10a7456a25a4b244955659d65">XAXIDMA_ERR_SG_INT_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:ga1f9ef0d10a7456a25a4b244955659d65"><td class="mdescLeft">&#160;</td><td class="mdescRight">SG internal err.  <a href="group__axidma__v9__4.html#ga1f9ef0d10a7456a25a4b244955659d65">More...</a><br /></td></tr>
<tr class="separator:ga1f9ef0d10a7456a25a4b244955659d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0d25fd68716e868742115c9a28c18c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga0f0d25fd68716e868742115c9a28c18c">XAXIDMA_ERR_SG_SLV_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:ga0f0d25fd68716e868742115c9a28c18c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SG slave err.  <a href="group__axidma__v9__4.html#ga0f0d25fd68716e868742115c9a28c18c">More...</a><br /></td></tr>
<tr class="separator:ga0f0d25fd68716e868742115c9a28c18c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ecb16ea8e8d09a33364a17610d8909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga43ecb16ea8e8d09a33364a17610d8909">XAXIDMA_ERR_SG_DEC_MASK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:ga43ecb16ea8e8d09a33364a17610d8909"><td class="mdescLeft">&#160;</td><td class="mdescRight">SG decode err.  <a href="group__axidma__v9__4.html#ga43ecb16ea8e8d09a33364a17610d8909">More...</a><br /></td></tr>
<tr class="separator:ga43ecb16ea8e8d09a33364a17610d8909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4102192c408420feb5b7db14d47c6d5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga4102192c408420feb5b7db14d47c6d5c">XAXIDMA_ERR_ALL_MASK</a>&#160;&#160;&#160;0x00000770</td></tr>
<tr class="memdesc:ga4102192c408420feb5b7db14d47c6d5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">All errors.  <a href="group__axidma__v9__4.html#ga4102192c408420feb5b7db14d47c6d5c">More...</a><br /></td></tr>
<tr class="separator:ga4102192c408420feb5b7db14d47c6d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmask for interrupts</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>These masks are shared by XAXIDMA_CR_OFFSET register and XAXIDMA_SR_OFFSET register </p>
</div></td></tr>
<tr class="memitem:gae420f2ad87e1e00456a6ee3a80d2480d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gae420f2ad87e1e00456a6ee3a80d2480d">XAXIDMA_IRQ_IOC_MASK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:gae420f2ad87e1e00456a6ee3a80d2480d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Completion intr.  <a href="group__axidma__v9__4.html#gae420f2ad87e1e00456a6ee3a80d2480d">More...</a><br /></td></tr>
<tr class="separator:gae420f2ad87e1e00456a6ee3a80d2480d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4a45d09bcbf852f29b880935d607dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gadc4a45d09bcbf852f29b880935d607dc">XAXIDMA_IRQ_DELAY_MASK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="memdesc:gadc4a45d09bcbf852f29b880935d607dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delay interrupt.  <a href="group__axidma__v9__4.html#gadc4a45d09bcbf852f29b880935d607dc">More...</a><br /></td></tr>
<tr class="separator:gadc4a45d09bcbf852f29b880935d607dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ceb68e74761910e4253795a9b4992cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga6ceb68e74761910e4253795a9b4992cf">XAXIDMA_IRQ_ERROR_MASK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="memdesc:ga6ceb68e74761910e4253795a9b4992cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error interrupt.  <a href="group__axidma__v9__4.html#ga6ceb68e74761910e4253795a9b4992cf">More...</a><br /></td></tr>
<tr class="separator:ga6ceb68e74761910e4253795a9b4992cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8347e41a5c01bdabefce9c8484a7ced1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga8347e41a5c01bdabefce9c8484a7ced1">XAXIDMA_IRQ_ALL_MASK</a>&#160;&#160;&#160;0x00007000</td></tr>
<tr class="memdesc:ga8347e41a5c01bdabefce9c8484a7ced1"><td class="mdescLeft">&#160;</td><td class="mdescRight">All interrupts.  <a href="group__axidma__v9__4.html#ga8347e41a5c01bdabefce9c8484a7ced1">More...</a><br /></td></tr>
<tr class="separator:ga8347e41a5c01bdabefce9c8484a7ced1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmask and shift for delay and coalesce</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>These masks are shared by XAXIDMA_CR_OFFSET register and XAXIDMA_SR_OFFSET register </p>
</div></td></tr>
<tr class="memitem:gae3ad7ae6b5814b99de67bba06ec77ed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gae3ad7ae6b5814b99de67bba06ec77ed1">XAXIDMA_DELAY_MASK</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr class="memdesc:gae3ad7ae6b5814b99de67bba06ec77ed1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delay timeout counter.  <a href="group__axidma__v9__4.html#gae3ad7ae6b5814b99de67bba06ec77ed1">More...</a><br /></td></tr>
<tr class="separator:gae3ad7ae6b5814b99de67bba06ec77ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280fd988ea7ec3fadfe7cf1293f39e36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga280fd988ea7ec3fadfe7cf1293f39e36">XAXIDMA_COALESCE_MASK</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr class="memdesc:ga280fd988ea7ec3fadfe7cf1293f39e36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coalesce counter.  <a href="group__axidma__v9__4.html#ga280fd988ea7ec3fadfe7cf1293f39e36">More...</a><br /></td></tr>
<tr class="separator:ga280fd988ea7ec3fadfe7cf1293f39e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7152d174fbce44a674e0872a3d82c320"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_DELAY_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga7152d174fbce44a674e0872a3d82c320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1628424aed5e5be66b41756c4f5eab04"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_COALESCE_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga1628424aed5e5be66b41756c4f5eab04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Buffer Descriptor offsets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>USR* fields are defined by higher level IP.</p>
<p>setup for EMAC type devices. The first 13 words are used by hardware. All words after the 13rd word are for software use only. </p>
</div></td></tr>
<tr class="memitem:ga64e86b7df328bc7209a28152f86fd609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga64e86b7df328bc7209a28152f86fd609">XAXIDMA_BD_NDESC_OFFSET</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga64e86b7df328bc7209a28152f86fd609"><td class="mdescLeft">&#160;</td><td class="mdescRight">Next descriptor pointer.  <a href="group__axidma__v9__4.html#ga64e86b7df328bc7209a28152f86fd609">More...</a><br /></td></tr>
<tr class="separator:ga64e86b7df328bc7209a28152f86fd609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga730aa200407e3c7e38e6fad914ad1eb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga730aa200407e3c7e38e6fad914ad1eb0">XAXIDMA_BD_NDESC_MSB_OFFSET</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:ga730aa200407e3c7e38e6fad914ad1eb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Next descriptor pointer.  <a href="group__axidma__v9__4.html#ga730aa200407e3c7e38e6fad914ad1eb0">More...</a><br /></td></tr>
<tr class="separator:ga730aa200407e3c7e38e6fad914ad1eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb69f2401305faa1d89fb8dc31e770f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga8bb69f2401305faa1d89fb8dc31e770f">XAXIDMA_BD_BUFA_OFFSET</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:ga8bb69f2401305faa1d89fb8dc31e770f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer address.  <a href="group__axidma__v9__4.html#ga8bb69f2401305faa1d89fb8dc31e770f">More...</a><br /></td></tr>
<tr class="separator:ga8bb69f2401305faa1d89fb8dc31e770f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccd48ccba559728721eac77a4acc23d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gaccd48ccba559728721eac77a4acc23d1">XAXIDMA_BD_BUFA_MSB_OFFSET</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="memdesc:gaccd48ccba559728721eac77a4acc23d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer address.  <a href="group__axidma__v9__4.html#gaccd48ccba559728721eac77a4acc23d1">More...</a><br /></td></tr>
<tr class="separator:gaccd48ccba559728721eac77a4acc23d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6daf74c6d99207a0d8ba91a049e661c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga6daf74c6d99207a0d8ba91a049e661c6">XAXIDMA_BD_MCCTL_OFFSET</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:ga6daf74c6d99207a0d8ba91a049e661c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multichannel Control Fields.  <a href="group__axidma__v9__4.html#ga6daf74c6d99207a0d8ba91a049e661c6">More...</a><br /></td></tr>
<tr class="separator:ga6daf74c6d99207a0d8ba91a049e661c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d7d4d6e88ab44910242b61fcd7f8fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga83d7d4d6e88ab44910242b61fcd7f8fe">XAXIDMA_BD_STRIDE_VSIZE_OFFSET</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="memdesc:ga83d7d4d6e88ab44910242b61fcd7f8fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">2D Transfer Sizes  <a href="group__axidma__v9__4.html#ga83d7d4d6e88ab44910242b61fcd7f8fe">More...</a><br /></td></tr>
<tr class="separator:ga83d7d4d6e88ab44910242b61fcd7f8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3372d0a1625537d5b637f40ca20f52c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gac3372d0a1625537d5b637f40ca20f52c">XAXIDMA_BD_CTRL_LEN_OFFSET</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="memdesc:gac3372d0a1625537d5b637f40ca20f52c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control/buffer length.  <a href="group__axidma__v9__4.html#gac3372d0a1625537d5b637f40ca20f52c">More...</a><br /></td></tr>
<tr class="separator:gac3372d0a1625537d5b637f40ca20f52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71ad6cd79fc11e699bc10e3736fa08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gac71ad6cd79fc11e699bc10e3736fa08c">XAXIDMA_BD_STS_OFFSET</a>&#160;&#160;&#160;0x1C</td></tr>
<tr class="memdesc:gac71ad6cd79fc11e699bc10e3736fa08c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status.  <a href="group__axidma__v9__4.html#gac71ad6cd79fc11e699bc10e3736fa08c">More...</a><br /></td></tr>
<tr class="separator:gac71ad6cd79fc11e699bc10e3736fa08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace0f0376ed9e0aad3d3e3c80254b20b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gace0f0376ed9e0aad3d3e3c80254b20b4">XAXIDMA_BD_USR0_OFFSET</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:gace0f0376ed9e0aad3d3e3c80254b20b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">User IP specific word0.  <a href="group__axidma__v9__4.html#gace0f0376ed9e0aad3d3e3c80254b20b4">More...</a><br /></td></tr>
<tr class="separator:gace0f0376ed9e0aad3d3e3c80254b20b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d9d62be0e0ed11b18f185b62dc72f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga7d9d62be0e0ed11b18f185b62dc72f67">XAXIDMA_BD_USR1_OFFSET</a>&#160;&#160;&#160;0x24</td></tr>
<tr class="memdesc:ga7d9d62be0e0ed11b18f185b62dc72f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">User IP specific word1.  <a href="group__axidma__v9__4.html#ga7d9d62be0e0ed11b18f185b62dc72f67">More...</a><br /></td></tr>
<tr class="separator:ga7d9d62be0e0ed11b18f185b62dc72f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc83ff22099fdf61a5237965ce082504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gadc83ff22099fdf61a5237965ce082504">XAXIDMA_BD_USR2_OFFSET</a>&#160;&#160;&#160;0x28</td></tr>
<tr class="memdesc:gadc83ff22099fdf61a5237965ce082504"><td class="mdescLeft">&#160;</td><td class="mdescRight">User IP specific word2.  <a href="group__axidma__v9__4.html#gadc83ff22099fdf61a5237965ce082504">More...</a><br /></td></tr>
<tr class="separator:gadc83ff22099fdf61a5237965ce082504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c5981447fe5ac113a6da3c1e19d6ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gae1c5981447fe5ac113a6da3c1e19d6ed">XAXIDMA_BD_USR3_OFFSET</a>&#160;&#160;&#160;0x2C</td></tr>
<tr class="memdesc:gae1c5981447fe5ac113a6da3c1e19d6ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">User IP specific word3.  <a href="group__axidma__v9__4.html#gae1c5981447fe5ac113a6da3c1e19d6ed">More...</a><br /></td></tr>
<tr class="separator:gae1c5981447fe5ac113a6da3c1e19d6ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ccae584923d0b6d0851a8bbae4528c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga1ccae584923d0b6d0851a8bbae4528c9">XAXIDMA_BD_USR4_OFFSET</a>&#160;&#160;&#160;0x30</td></tr>
<tr class="memdesc:ga1ccae584923d0b6d0851a8bbae4528c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">User IP specific word4.  <a href="group__axidma__v9__4.html#ga1ccae584923d0b6d0851a8bbae4528c9">More...</a><br /></td></tr>
<tr class="separator:ga1ccae584923d0b6d0851a8bbae4528c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga117e266cba3edbd1fd2f1e29305dcfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga117e266cba3edbd1fd2f1e29305dcfc8">XAXIDMA_BD_ID_OFFSET</a>&#160;&#160;&#160;0x34</td></tr>
<tr class="memdesc:ga117e266cba3edbd1fd2f1e29305dcfc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sw ID.  <a href="group__axidma__v9__4.html#ga117e266cba3edbd1fd2f1e29305dcfc8">More...</a><br /></td></tr>
<tr class="separator:ga117e266cba3edbd1fd2f1e29305dcfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819b1b14cd4d386e588679105a8738a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga819b1b14cd4d386e588679105a8738a6">XAXIDMA_BD_HAS_STSCNTRL_OFFSET</a>&#160;&#160;&#160;0x38</td></tr>
<tr class="memdesc:ga819b1b14cd4d386e588679105a8738a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether has stscntrl strm.  <a href="group__axidma__v9__4.html#ga819b1b14cd4d386e588679105a8738a6">More...</a><br /></td></tr>
<tr class="separator:ga819b1b14cd4d386e588679105a8738a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932a4ab54f38046e6635b9b87a584c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga932a4ab54f38046e6635b9b87a584c79">XAXIDMA_BD_HAS_DRE_OFFSET</a>&#160;&#160;&#160;0x3C</td></tr>
<tr class="memdesc:ga932a4ab54f38046e6635b9b87a584c79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether has DRE.  <a href="group__axidma__v9__4.html#ga932a4ab54f38046e6635b9b87a584c79">More...</a><br /></td></tr>
<tr class="separator:ga932a4ab54f38046e6635b9b87a584c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40d36cf3371ad3d176835933dc85e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gad40d36cf3371ad3d176835933dc85e4b">XAXIDMA_BD_HAS_DRE_MASK</a>&#160;&#160;&#160;0xF00</td></tr>
<tr class="memdesc:gad40d36cf3371ad3d176835933dc85e4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether has DRE mask.  <a href="group__axidma__v9__4.html#gad40d36cf3371ad3d176835933dc85e4b">More...</a><br /></td></tr>
<tr class="separator:gad40d36cf3371ad3d176835933dc85e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcbd1a131c650a5d6ceee6be15008a77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gafcbd1a131c650a5d6ceee6be15008a77">XAXIDMA_BD_WORDLEN_MASK</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:gafcbd1a131c650a5d6ceee6be15008a77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether has DRE mask.  <a href="group__axidma__v9__4.html#gafcbd1a131c650a5d6ceee6be15008a77">More...</a><br /></td></tr>
<tr class="separator:gafcbd1a131c650a5d6ceee6be15008a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac15dd4e956aa14d53a6f92544db468d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gac15dd4e956aa14d53a6f92544db468d1">XAXIDMA_BD_HAS_DRE_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gac15dd4e956aa14d53a6f92544db468d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether has DRE shift.  <a href="group__axidma__v9__4.html#gac15dd4e956aa14d53a6f92544db468d1">More...</a><br /></td></tr>
<tr class="separator:gac15dd4e956aa14d53a6f92544db468d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db5b1d09deab9660ff65c06136acbc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga3db5b1d09deab9660ff65c06136acbc5">XAXIDMA_BD_WORDLEN_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga3db5b1d09deab9660ff65c06136acbc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether has DRE shift.  <a href="group__axidma__v9__4.html#ga3db5b1d09deab9660ff65c06136acbc5">More...</a><br /></td></tr>
<tr class="separator:ga3db5b1d09deab9660ff65c06136acbc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eac2b100bcdf0aa763d1575f43c822b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga9eac2b100bcdf0aa763d1575f43c822b">XAXIDMA_BD_START_CLEAR</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga9eac2b100bcdf0aa763d1575f43c822b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset to start clear.  <a href="group__axidma__v9__4.html#ga9eac2b100bcdf0aa763d1575f43c822b">More...</a><br /></td></tr>
<tr class="separator:ga9eac2b100bcdf0aa763d1575f43c822b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ec6974f990aef9ea2298c1df5d72c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga97ec6974f990aef9ea2298c1df5d72c3">XAXIDMA_BD_BYTES_TO_CLEAR</a>&#160;&#160;&#160;48</td></tr>
<tr class="memdesc:ga97ec6974f990aef9ea2298c1df5d72c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">BD specific bytes to be cleared.  <a href="group__axidma__v9__4.html#ga97ec6974f990aef9ea2298c1df5d72c3">More...</a><br /></td></tr>
<tr class="separator:ga97ec6974f990aef9ea2298c1df5d72c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751f6662ab9baed908685eef30d322b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga751f6662ab9baed908685eef30d322b8">XAXIDMA_BD_NUM_WORDS</a>&#160;&#160;&#160;16U</td></tr>
<tr class="memdesc:ga751f6662ab9baed908685eef30d322b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of words for one BD.  <a href="group__axidma__v9__4.html#ga751f6662ab9baed908685eef30d322b8">More...</a><br /></td></tr>
<tr class="separator:ga751f6662ab9baed908685eef30d322b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ddf1d33d85b0a7508b9a072d95bf14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gae8ddf1d33d85b0a7508b9a072d95bf14">XAXIDMA_BD_HW_NUM_BYTES</a>&#160;&#160;&#160;52</td></tr>
<tr class="memdesc:gae8ddf1d33d85b0a7508b9a072d95bf14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes hw used.  <a href="group__axidma__v9__4.html#gae8ddf1d33d85b0a7508b9a072d95bf14">More...</a><br /></td></tr>
<tr class="separator:gae8ddf1d33d85b0a7508b9a072d95bf14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60de0663a52d2daeee3aaad1f663716c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_LAST_APPWORD</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga60de0663a52d2daeee3aaad1f663716c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks of XAXIDMA_BD_CTRL_OFFSET register</div></td></tr>
<tr class="memitem:gac279d381208f7f123ac07736702f8ff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gac279d381208f7f123ac07736702f8ff1">XAXIDMA_BD_CTRL_TXSOF_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="memdesc:gac279d381208f7f123ac07736702f8ff1"><td class="mdescLeft">&#160;</td><td class="mdescRight">First tx packet.  <a href="group__axidma__v9__4.html#gac279d381208f7f123ac07736702f8ff1">More...</a><br /></td></tr>
<tr class="separator:gac279d381208f7f123ac07736702f8ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9f4d328b9fb0bbdcadd6dc4c09fd4fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gae9f4d328b9fb0bbdcadd6dc4c09fd4fa">XAXIDMA_BD_CTRL_TXEOF_MASK</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="memdesc:gae9f4d328b9fb0bbdcadd6dc4c09fd4fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Last tx packet.  <a href="group__axidma__v9__4.html#gae9f4d328b9fb0bbdcadd6dc4c09fd4fa">More...</a><br /></td></tr>
<tr class="separator:gae9f4d328b9fb0bbdcadd6dc4c09fd4fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa409dba5ec46ad5a31953e22c4d3333f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gaa409dba5ec46ad5a31953e22c4d3333f">XAXIDMA_BD_CTRL_ALL_MASK</a>&#160;&#160;&#160;0x0C000000</td></tr>
<tr class="memdesc:gaa409dba5ec46ad5a31953e22c4d3333f"><td class="mdescLeft">&#160;</td><td class="mdescRight">All control bits.  <a href="group__axidma__v9__4.html#gaa409dba5ec46ad5a31953e22c4d3333f">More...</a><br /></td></tr>
<tr class="separator:gaa409dba5ec46ad5a31953e22c4d3333f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks of XAXIDMA_BD_STS_OFFSET register</div></td></tr>
<tr class="memitem:gadb7c73caf5e5007dcb56ea029d7390ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gadb7c73caf5e5007dcb56ea029d7390ba">XAXIDMA_BD_STS_COMPLETE_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:gadb7c73caf5e5007dcb56ea029d7390ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Completed.  <a href="group__axidma__v9__4.html#gadb7c73caf5e5007dcb56ea029d7390ba">More...</a><br /></td></tr>
<tr class="separator:gadb7c73caf5e5007dcb56ea029d7390ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae79c77f87a9887510ea53480c1e9a998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gae79c77f87a9887510ea53480c1e9a998">XAXIDMA_BD_STS_DEC_ERR_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="memdesc:gae79c77f87a9887510ea53480c1e9a998"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decode error.  <a href="group__axidma__v9__4.html#gae79c77f87a9887510ea53480c1e9a998">More...</a><br /></td></tr>
<tr class="separator:gae79c77f87a9887510ea53480c1e9a998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f7727fc139a6b3100a5a17cb110efa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga1f7727fc139a6b3100a5a17cb110efa6">XAXIDMA_BD_STS_SLV_ERR_MASK</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="memdesc:ga1f7727fc139a6b3100a5a17cb110efa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave error.  <a href="group__axidma__v9__4.html#ga1f7727fc139a6b3100a5a17cb110efa6">More...</a><br /></td></tr>
<tr class="separator:ga1f7727fc139a6b3100a5a17cb110efa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e502148e375f2d695d6d5d6e1797d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga09e502148e375f2d695d6d5d6e1797d2">XAXIDMA_BD_STS_INT_ERR_MASK</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="memdesc:ga09e502148e375f2d695d6d5d6e1797d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal err.  <a href="group__axidma__v9__4.html#ga09e502148e375f2d695d6d5d6e1797d2">More...</a><br /></td></tr>
<tr class="separator:ga09e502148e375f2d695d6d5d6e1797d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8018932d7e9b743c4c5c76ab3d373de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga8018932d7e9b743c4c5c76ab3d373de1">XAXIDMA_BD_STS_ALL_ERR_MASK</a>&#160;&#160;&#160;0x70000000</td></tr>
<tr class="memdesc:ga8018932d7e9b743c4c5c76ab3d373de1"><td class="mdescLeft">&#160;</td><td class="mdescRight">All errors.  <a href="group__axidma__v9__4.html#ga8018932d7e9b743c4c5c76ab3d373de1">More...</a><br /></td></tr>
<tr class="separator:ga8018932d7e9b743c4c5c76ab3d373de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29915484fd9f840a8ab727cf83bbfe81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga29915484fd9f840a8ab727cf83bbfe81">XAXIDMA_BD_STS_RXSOF_MASK</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="memdesc:ga29915484fd9f840a8ab727cf83bbfe81"><td class="mdescLeft">&#160;</td><td class="mdescRight">First rx pkt.  <a href="group__axidma__v9__4.html#ga29915484fd9f840a8ab727cf83bbfe81">More...</a><br /></td></tr>
<tr class="separator:ga29915484fd9f840a8ab727cf83bbfe81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b0504c621f6c06b0df4752fe65ee3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga91b0504c621f6c06b0df4752fe65ee3a">XAXIDMA_BD_STS_RXEOF_MASK</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="memdesc:ga91b0504c621f6c06b0df4752fe65ee3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Last rx pkt.  <a href="group__axidma__v9__4.html#ga91b0504c621f6c06b0df4752fe65ee3a">More...</a><br /></td></tr>
<tr class="separator:ga91b0504c621f6c06b0df4752fe65ee3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac433a776854849cbeaadcbed14132cb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gac433a776854849cbeaadcbed14132cb6">XAXIDMA_BD_STS_ALL_MASK</a>&#160;&#160;&#160;0xFC000000</td></tr>
<tr class="memdesc:gac433a776854849cbeaadcbed14132cb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">All status bits.  <a href="group__axidma__v9__4.html#gac433a776854849cbeaadcbed14132cb6">More...</a><br /></td></tr>
<tr class="separator:gac433a776854849cbeaadcbed14132cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks and shift values for XAXIDMA_BD_MCCTL_OFFSET register</div></td></tr>
<tr class="memitem:ga4ea9159938fe936dea123b19fb183eb8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_BD_TDEST_FIELD_MASK</b>&#160;&#160;&#160;0x0000000F</td></tr>
<tr class="separator:ga4ea9159938fe936dea123b19fb183eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b971868c3a489967f9e0a464b1dd57c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_BD_TID_FIELD_MASK</b>&#160;&#160;&#160;0x00000F00</td></tr>
<tr class="separator:ga8b971868c3a489967f9e0a464b1dd57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf471f34da8477719021d6d4b6a556d9b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_BD_TUSER_FIELD_MASK</b>&#160;&#160;&#160;0x000F0000</td></tr>
<tr class="separator:gaf471f34da8477719021d6d4b6a556d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e72e534b1395058f8e520291dae3ff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_BD_ARCACHE_FIELD_MASK</b>&#160;&#160;&#160;0x0F000000</td></tr>
<tr class="separator:ga07e72e534b1395058f8e520291dae3ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e3414556458d79e8b9df51836633b16"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_BD_ARUSER_FIELD_MASK</b>&#160;&#160;&#160;0xF0000000</td></tr>
<tr class="separator:ga0e3414556458d79e8b9df51836633b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafc25bc10cd15e818a1d2f8b95f86cfb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_BD_TDEST_FIELD_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaafc25bc10cd15e818a1d2f8b95f86cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78adf110257e059fe493d8f2dfa69b6a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_BD_TID_FIELD_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga78adf110257e059fe493d8f2dfa69b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c7229708879df93f1505113d2658c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_BD_TUSER_FIELD_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga88c7229708879df93f1505113d2658c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9c664e370859c1792146f98c76c34b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_BD_ARCACHE_FIELD_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga1c9c664e370859c1792146f98c76c34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedace57317c6fe9a72a6dcbff50955ca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_BD_ARUSER_FIELD_SHIFT</b>&#160;&#160;&#160;28</td></tr>
<tr class="separator:gaedace57317c6fe9a72a6dcbff50955ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks and shift values for XAXIDMA_BD_STRIDE_VSIZE_OFFSET register</div></td></tr>
<tr class="memitem:gabb6120d7369559e9ee19611387d5a123"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_BD_STRIDE_FIELD_MASK</b>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr class="separator:gabb6120d7369559e9ee19611387d5a123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c64f4da6fa4a20c9e277bfffda69e3d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_BD_VSIZE_FIELD_MASK</b>&#160;&#160;&#160;0xFFF80000</td></tr>
<tr class="separator:ga7c64f4da6fa4a20c9e277bfffda69e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3206729ffb0431fd3b7f405d1146ec4a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_BD_STRIDE_FIELD_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3206729ffb0431fd3b7f405d1146ec4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36e1ba2852b6f1311b1a68eb9e33a40d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAXIDMA_BD_VSIZE_FIELD_SHIFT</b>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga36e1ba2852b6f1311b1a68eb9e33a40d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72fb349658447c76f6a58fdcc9ef8332"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAxiDma_In32</b>&#160;&#160;&#160;Xil_In32</td></tr>
<tr class="separator:ga72fb349658447c76f6a58fdcc9ef8332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ce053696200c5a5273e5f62201c081"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XAxiDma_Out32</b>&#160;&#160;&#160;Xil_Out32</td></tr>
<tr class="separator:ga67ce053696200c5a5273e5f62201c081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea426ef26fc5473a78723cd2b92aba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#gadea426ef26fc5473a78723cd2b92aba5">XAxiDma_ReadReg</a>(BaseAddress,  RegOffset)&#160;&#160;&#160;XAxiDma_In32((BaseAddress) + (RegOffset))</td></tr>
<tr class="memdesc:gadea426ef26fc5473a78723cd2b92aba5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the given register.  <a href="group__axidma__v9__4.html#gadea426ef26fc5473a78723cd2b92aba5">More...</a><br /></td></tr>
<tr class="separator:gadea426ef26fc5473a78723cd2b92aba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73dabf09bac8a209e0cc367f6ccdf44b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__axidma__v9__4.html#ga73dabf09bac8a209e0cc367f6ccdf44b">XAxiDma_WriteReg</a>(BaseAddress,  RegOffset,  Data)&#160;&#160;&#160;XAxiDma_Out32((BaseAddress) + (RegOffset), (Data))</td></tr>
<tr class="memdesc:ga73dabf09bac8a209e0cc367f6ccdf44b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write the given register.  <a href="group__axidma__v9__4.html#ga73dabf09bac8a209e0cc367f6ccdf44b">More...</a><br /></td></tr>
<tr class="separator:ga73dabf09bac8a209e0cc367f6ccdf44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
