Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec 31 23:40:14 2025
| Host         : Sanmugavel running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_gunshot_system_control_sets_placed.rpt
| Design       : top_gunshot_system
| Device       : xc7a35ti
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      5 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              99 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            2 |
| Yes          | No                    | No                     |              48 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------+-----------------------+------------------+----------------+
|      Clock Signal     | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-----------------------+---------------+-----------------------+------------------+----------------+
|  clk_100mhz_IBUF_BUFG |               |                       |                2 |              5 |
| ~bclk_BUFG            |               | rx/bit_cnt[4]_i_1_n_0 |                2 |              5 |
| ~bclk_BUFG            | rx/ch4        |                       |               16 |             48 |
| ~bclk_BUFG            |               |                       |               30 |             94 |
+-----------------------+---------------+-----------------------+------------------+----------------+


