From c1eea4d104e2eb635e55726f6445e632d9d1d792 Mon Sep 17 00:00:00 2001
From: Hyun Kwon <hyun.kwon@xilinx.com>
Date: Fri, 12 Jun 2015 09:42:20 -0700
Subject: [PATCH 633/827] drm: xilinx: dp: Set and clear the PHY config register

This patch comes from:
  https://github.com/Xilinx/linux-xlnx.git

There are variations of this register field between IP core versions,
but the driver is only interested in reseting the PHY. So, instead of
overwriting the default values, read-update-write the PHY reset bits.
Remove unused definition by this change.

Reported-by: Andrei-Liviu Simion <andrei.simion@xilinx.com>
Signed-off-by: Hyun Kwon <hyun.kwon@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
(cherry picked from commit 4c522eea2f112bacabe9abc6257a1baa7c6a2a23)
Signed-off-by: Zumeng Chen <zumeng.chen@windriver.com>
---
 drivers/gpu/drm/xilinx/xilinx_drm_dp.c | 11 ++++-------
 1 file changed, 4 insertions(+), 7 deletions(-)

diff --git a/drivers/gpu/drm/xilinx/xilinx_drm_dp.c b/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
index c0645bf..c730d6e 100644
--- a/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
+++ b/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
@@ -201,7 +201,6 @@
 							 XILINX_DP_TX_PHY_CONFIG_GTTX_RESET | \
 							 XILINX_DP_TX_PHY_CONFIG_PHY_PMA_RESET | \
 							 XILINX_DP_TX_PHY_CONFIG_PHY_PCS_RESET)
-#define XILINX_DP_SUB_TX_PHY_CONFIG_EN_8B_10B		BIT(16)
 #define XILINX_DP_TX_PHY_PREEMPHASIS_LANE_0		0x210
 #define XILINX_DP_TX_PHY_PREEMPHASIS_LANE_1		0x214
 #define XILINX_DP_TX_PHY_PREEMPHASIS_LANE_2		0x218
@@ -1071,7 +1070,6 @@ static int xilinx_drm_dp_encoder_init(struct platform_device *pdev,
 {
 	struct xilinx_drm_dp *dp = platform_get_drvdata(pdev);
 	int clock_rate;
-	u32 reg = 0;
 
 	encoder->slave_priv = dp;
 	encoder->slave_funcs = &xilinx_drm_dp_encoder_funcs;
@@ -1087,9 +1085,8 @@ static int xilinx_drm_dp_encoder_init(struct platform_device *pdev,
 
 	xilinx_drm_writel(dp->iomem, XILINX_DP_TX_CLK_DIVIDER,
 			  clock_rate / XILINX_DP_TX_CLK_DIVIDER_MHZ);
-	if (dp->dp_sub)
-		reg = XILINX_DP_SUB_TX_PHY_CONFIG_EN_8B_10B;
-	xilinx_drm_writel(dp->iomem, XILINX_DP_TX_PHY_CONFIG, reg);
+	xilinx_drm_clr(dp->iomem, XILINX_DP_TX_PHY_CONFIG,
+		       XILINX_DP_TX_PHY_CONFIG_ALL_RESET);
 
 	if (dp->dp_sub)
 		xilinx_drm_writel(dp->iomem, XILINX_DP_SUB_TX_INTR_EN,
@@ -1349,8 +1346,8 @@ static int xilinx_drm_dp_probe(struct platform_device *pdev)
 
 	platform_set_drvdata(pdev, dp);
 
-	xilinx_drm_writel(dp->iomem, XILINX_DP_TX_PHY_CONFIG,
-			  XILINX_DP_TX_PHY_CONFIG_ALL_RESET);
+	xilinx_drm_set(dp->iomem, XILINX_DP_TX_PHY_CONFIG,
+		       XILINX_DP_TX_PHY_CONFIG_ALL_RESET);
 	xilinx_drm_writel(dp->iomem, XILINX_DP_TX_FORCE_SCRAMBLER_RESET, 1);
 	xilinx_drm_writel(dp->iomem, XILINX_DP_TX_ENABLE, 0);
 	if (dp->dp_sub)
-- 
2.9.3

