// Seed: 1156269386
module module_0 (
    output supply1 id_0,
    input tri id_1,
    output supply0 id_2,
    output tri id_3,
    input supply1 id_4,
    output uwire id_5
);
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output tri id_2,
    output tri1 id_3,
    output tri1 id_4,
    input supply1 id_5,
    output uwire id_6,
    input wand id_7,
    output wire id_8#(
        .id_22(1),
        .id_23(!1),
        .id_24(1),
        .id_25(1),
        .id_26(-1'b0),
        .id_27(~1)
    )
    , id_28,
    input supply0 id_9,
    input tri id_10,
    output wor id_11,
    input tri0 id_12,
    output tri0 id_13,
    input uwire id_14,
    output wand id_15,
    input supply1 id_16,
    output wire id_17,
    input wand id_18,
    input tri0 id_19,
    input tri0 id_20
);
  always force id_13 = id_14;
  module_0 modCall_1 (
      id_8,
      id_20,
      id_4,
      id_4,
      id_9,
      id_13
  );
  assign modCall_1.id_4 = 0;
endmodule
