// Seed: 76255185
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri0 id_14, id_15, id_16;
  wire id_17, id_18;
  assign id_8 = 1;
  wire id_19;
  always id_10 = 1'b0;
  assign id_14 = 1;
  assign id_5  = 1;
  id_20(
      id_3
  );
  wire id_21;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply0 id_5 = id_3;
  wire id_6;
  module_0(
      id_3, id_1, id_3, id_2, id_1, id_4, id_5, id_5, id_3, id_6, id_6, id_2, id_2
  );
  wire  id_7;
  uwire id_8 = 0;
  assign id_3 = 1;
endmodule
