# 1 "arch/arm/boot/dts/r8a7743-sk-rzg1m.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/r8a7743-sk-rzg1m.dts"
# 11 "arch/arm/boot/dts/r8a7743-sk-rzg1m.dts"
/dts-v1/;
# 1 "arch/arm/boot/dts/r8a7743.dtsi" 1
# 11 "arch/arm/boot/dts/r8a7743.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 12 "arch/arm/boot/dts/r8a7743.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 13 "arch/arm/boot/dts/r8a7743.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/r8a7743-cpg-mssr.h" 1
# 12 "./scripts/dtc/include-prefixes/dt-bindings/clock/r8a7743-cpg-mssr.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/renesas-cpg-mssr.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/clock/r8a7743-cpg-mssr.h" 2
# 14 "arch/arm/boot/dts/r8a7743.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/r8a7743-sysc.h" 1
# 15 "arch/arm/boot/dts/r8a7743.dtsi" 2

/ {
 compatible = "renesas,r8a7743";
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  i2c4 = &i2c4;
  i2c5 = &i2c5;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  enable-method = "renesas,apmu";

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a15";
   reg = <0>;
   clock-frequency = <1500000000>;
   clocks = <&cpg 0 0>;
   clock-latency = <300000>;
   power-domains = <&sysc 0>;
   next-level-cache = <&L2_CA15>;


   operating-points = <1500000 1000000>,
        <1312500 1000000>,
        <1125000 1000000>,
        < 937500 1000000>,
        < 750000 1000000>,
        < 375000 1000000>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a15";
   reg = <1>;
   clock-frequency = <1500000000>;
   power-domains = <&sysc 1>;
   next-level-cache = <&L2_CA15>;
  };

  L2_CA15: cache-controller-0 {
   compatible = "cache";
   cache-unified;
   cache-level = <2>;
   power-domains = <&sysc 12>;
  };
 };

 soc {
  compatible = "simple-bus";
  interrupt-parent = <&gic>;

  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  apmu@e6152000 {
   compatible = "renesas,r8a7743-apmu", "renesas,apmu";
   reg = <0 0xe6152000 0 0x188>;
   cpus = <&cpu0 &cpu1>;
  };

  gic: interrupt-controller@f1001000 {
   compatible = "arm,gic-400";
   #interrupt-cells = <3>;
   #address-cells = <0>;
   interrupt-controller;
   reg = <0 0xf1001000 0 0x1000>,
         <0 0xf1002000 0 0x2000>,
         <0 0xf1004000 0 0x2000>,
         <0 0xf1006000 0 0x2000>;
   interrupts = <1 9 ((((1 << (2)) - 1) << 8) |
       4)>;
   clocks = <&cpg 1 408>;
   clock-names = "clk";
   power-domains = <&sysc 32>;
   resets = <&cpg 408>;
  };

  gpio0: gpio@e6050000 {
   compatible = "renesas,gpio-r8a7743",
         "renesas,gpio-rcar";
   reg = <0 0xe6050000 0 0x50>;
   interrupts = <0 4 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 0 32>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 912>;
   power-domains = <&sysc 32>;
   resets = <&cpg 912>;
  };

  gpio1: gpio@e6051000 {
   compatible = "renesas,gpio-r8a7743",
         "renesas,gpio-rcar";
   reg = <0 0xe6051000 0 0x50>;
   interrupts = <0 5 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 32 26>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 911>;
   power-domains = <&sysc 32>;
   resets = <&cpg 911>;
  };

  gpio2: gpio@e6052000 {
   compatible = "renesas,gpio-r8a7743",
         "renesas,gpio-rcar";
   reg = <0 0xe6052000 0 0x50>;
   interrupts = <0 6 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 64 32>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 910>;
   power-domains = <&sysc 32>;
   resets = <&cpg 910>;
  };

  gpio3: gpio@e6053000 {
   compatible = "renesas,gpio-r8a7743",
         "renesas,gpio-rcar";
   reg = <0 0xe6053000 0 0x50>;
   interrupts = <0 7 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 96 32>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 909>;
   power-domains = <&sysc 32>;
   resets = <&cpg 909>;
  };

  gpio4: gpio@e6054000 {
   compatible = "renesas,gpio-r8a7743",
         "renesas,gpio-rcar";
   reg = <0 0xe6054000 0 0x50>;
   interrupts = <0 8 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 128 32>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 908>;
   power-domains = <&sysc 32>;
   resets = <&cpg 908>;
  };

  gpio5: gpio@e6055000 {
   compatible = "renesas,gpio-r8a7743",
         "renesas,gpio-rcar";
   reg = <0 0xe6055000 0 0x50>;
   interrupts = <0 9 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 160 32>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 907>;
   power-domains = <&sysc 32>;
   resets = <&cpg 907>;
  };

  gpio6: gpio@e6055400 {
   compatible = "renesas,gpio-r8a7743",
         "renesas,gpio-rcar";
   reg = <0 0xe6055400 0 0x50>;
   interrupts = <0 10 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 192 32>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 905>;
   power-domains = <&sysc 32>;
   resets = <&cpg 905>;
  };

  gpio7: gpio@e6055800 {
   compatible = "renesas,gpio-r8a7743",
         "renesas,gpio-rcar";
   reg = <0 0xe6055800 0 0x50>;
   interrupts = <0 11 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 224 26>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 904>;
   power-domains = <&sysc 32>;
   resets = <&cpg 904>;
  };

  irqc: interrupt-controller@e61c0000 {
   compatible = "renesas,irqc-r8a7743", "renesas,irqc";
   #interrupt-cells = <2>;
   interrupt-controller;
   reg = <0 0xe61c0000 0 0x200>;
   interrupts = <0 0 4>,
         <0 1 4>,
         <0 2 4>,
         <0 3 4>,
         <0 12 4>,
         <0 13 4>,
         <0 14 4>,
         <0 15 4>,
         <0 16 4>,
         <0 17 4>;
   clocks = <&cpg 1 407>;
   power-domains = <&sysc 32>;
   resets = <&cpg 407>;
  };

  timer {
   compatible = "arm,armv7-timer";
   interrupts = <1 13 ((((1 << (2)) - 1) << 8) |
        8)>,
         <1 14 ((((1 << (2)) - 1) << 8) |
        8)>,
         <1 11 ((((1 << (2)) - 1) << 8) |
        8)>,
         <1 10 ((((1 << (2)) - 1) << 8) |
        8)>;
  };

  cpg: clock-controller@e6150000 {
   compatible = "renesas,r8a7743-cpg-mssr";
   reg = <0 0xe6150000 0 0x1000>;
   clocks = <&extal_clk>, <&usb_extal_clk>;
   clock-names = "extal", "usb_extal";
   #clock-cells = <2>;
   #power-domain-cells = <0>;
   #reset-cells = <1>;
  };

  prr: chipid@ff000044 {
   compatible = "renesas,prr";
   reg = <0 0xff000044 0 4>;
  };

  rst: reset-controller@e6160000 {
   compatible = "renesas,r8a7743-rst";
   reg = <0 0xe6160000 0 0x100>;
  };

  sysc: system-controller@e6180000 {
   compatible = "renesas,r8a7743-sysc";
   reg = <0 0xe6180000 0 0x200>;
   #power-domain-cells = <1>;
  };

  pfc: pin-controller@e6060000 {
   compatible = "renesas,pfc-r8a7743";
   reg = <0 0xe6060000 0 0x250>;
  };

  dmac0: dma-controller@e6700000 {
   compatible = "renesas,dmac-r8a7743",
         "renesas,rcar-dmac";
   reg = <0 0xe6700000 0 0x20000>;
   interrupts = <0 197 4
          0 200 4
          0 201 4
          0 202 4
          0 203 4
          0 204 4
          0 205 4
          0 206 4
          0 207 4
          0 208 4
          0 209 4
          0 210 4
          0 211 4
          0 212 4
          0 213 4
          0 214 4>;
   interrupt-names = "error",
     "ch0", "ch1", "ch2", "ch3",
     "ch4", "ch5", "ch6", "ch7",
     "ch8", "ch9", "ch10", "ch11",
     "ch12", "ch13", "ch14";
   clocks = <&cpg 1 219>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   resets = <&cpg 219>;
   #dma-cells = <1>;
   dma-channels = <15>;
  };

  dmac1: dma-controller@e6720000 {
   compatible = "renesas,dmac-r8a7743",
         "renesas,rcar-dmac";
   reg = <0 0xe6720000 0 0x20000>;
   interrupts = <0 220 4
          0 216 4
          0 217 4
          0 218 4
          0 219 4
          0 308 4
          0 309 4
          0 310 4
          0 311 4
          0 312 4
          0 313 4
          0 314 4
          0 315 4
          0 316 4
          0 317 4
          0 318 4>;
   interrupt-names = "error",
     "ch0", "ch1", "ch2", "ch3",
     "ch4", "ch5", "ch6", "ch7",
     "ch8", "ch9", "ch10", "ch11",
     "ch12", "ch13", "ch14";
   clocks = <&cpg 1 218>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   resets = <&cpg 218>;
   #dma-cells = <1>;
   dma-channels = <15>;
  };




  i2c0: i2c@e6508000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "renesas,i2c-r8a7743",
         "renesas,rcar-gen2-i2c";
   reg = <0 0xe6508000 0 0x40>;
   interrupts = <0 287 4>;
   clocks = <&cpg 1 931>;
   power-domains = <&sysc 32>;
   resets = <&cpg 931>;
   i2c-scl-internal-delay-ns = <6>;
   status = "disabled";
  };

  i2c1: i2c@e6518000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "renesas,i2c-r8a7743",
         "renesas,rcar-gen2-i2c";
   reg = <0 0xe6518000 0 0x40>;
   interrupts = <0 288 4>;
   clocks = <&cpg 1 930>;
   power-domains = <&sysc 32>;
   resets = <&cpg 930>;
   i2c-scl-internal-delay-ns = <6>;
   status = "disabled";
  };

  i2c2: i2c@e6530000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "renesas,i2c-r8a7743",
         "renesas,rcar-gen2-i2c";
   reg = <0 0xe6530000 0 0x40>;
   interrupts = <0 286 4>;
   clocks = <&cpg 1 929>;
   power-domains = <&sysc 32>;
   resets = <&cpg 929>;
   i2c-scl-internal-delay-ns = <6>;
   status = "disabled";
  };

  i2c3: i2c@e6540000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "renesas,i2c-r8a7743",
         "renesas,rcar-gen2-i2c";
   reg = <0 0xe6540000 0 0x40>;
   interrupts = <0 290 4>;
   clocks = <&cpg 1 928>;
   power-domains = <&sysc 32>;
   resets = <&cpg 928>;
   i2c-scl-internal-delay-ns = <6>;
   status = "disabled";
  };

  i2c4: i2c@e6520000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "renesas,i2c-r8a7743",
         "renesas,rcar-gen2-i2c";
   reg = <0 0xe6520000 0 0x40>;
   interrupts = <0 19 4>;
   clocks = <&cpg 1 927>;
   power-domains = <&sysc 32>;
   resets = <&cpg 927>;
   i2c-scl-internal-delay-ns = <6>;
   status = "disabled";
  };

  i2c5: i2c@e6528000 {

   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "renesas,i2c-r8a7743",
         "renesas,rcar-gen2-i2c";
   reg = <0 0xe6528000 0 0x40>;
   interrupts = <0 20 4>;
   clocks = <&cpg 1 925>;
   power-domains = <&sysc 32>;
   resets = <&cpg 925>;
   i2c-scl-internal-delay-ns = <110>;
   status = "disabled";
  };

  scifa0: serial@e6c40000 {
   compatible = "renesas,scifa-r8a7743",
         "renesas,rcar-gen2-scifa", "renesas,scifa";
   reg = <0 0xe6c40000 0 0x40>;
   interrupts = <0 144 4>;
   clocks = <&cpg 1 204>;
   clock-names = "fck";
   dmas = <&dmac0 0x21>, <&dmac0 0x22>,
          <&dmac1 0x21>, <&dmac1 0x22>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 204>;
   status = "disabled";
  };

  scifa1: serial@e6c50000 {
   compatible = "renesas,scifa-r8a7743",
         "renesas,rcar-gen2-scifa", "renesas,scifa";
   reg = <0 0xe6c50000 0 0x40>;
   interrupts = <0 145 4>;
   clocks = <&cpg 1 203>;
   clock-names = "fck";
   dmas = <&dmac0 0x25>, <&dmac0 0x26>,
          <&dmac1 0x25>, <&dmac1 0x26>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 203>;
   status = "disabled";
  };

  scifa2: serial@e6c60000 {
   compatible = "renesas,scifa-r8a7743",
         "renesas,rcar-gen2-scifa", "renesas,scifa";
   reg = <0 0xe6c60000 0 0x40>;
   interrupts = <0 151 4>;
   clocks = <&cpg 1 202>;
   clock-names = "fck";
   dmas = <&dmac0 0x27>, <&dmac0 0x28>,
          <&dmac1 0x27>, <&dmac1 0x28>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 202>;
   status = "disabled";
  };

  scifa3: serial@e6c70000 {
   compatible = "renesas,scifa-r8a7743",
         "renesas,rcar-gen2-scifa", "renesas,scifa";
   reg = <0 0xe6c70000 0 0x40>;
   interrupts = <0 29 4>;
   clocks = <&cpg 1 1106>;
   clock-names = "fck";
   dmas = <&dmac0 0x1b>, <&dmac0 0x1c>,
          <&dmac1 0x1b>, <&dmac1 0x1c>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 1106>;
   status = "disabled";
  };

  scifa4: serial@e6c78000 {
   compatible = "renesas,scifa-r8a7743",
         "renesas,rcar-gen2-scifa", "renesas,scifa";
   reg = <0 0xe6c78000 0 0x40>;
   interrupts = <0 30 4>;
   clocks = <&cpg 1 1107>;
   clock-names = "fck";
   dmas = <&dmac0 0x1f>, <&dmac0 0x20>,
          <&dmac1 0x1f>, <&dmac1 0x20>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 1107>;
   status = "disabled";
  };

  scifa5: serial@e6c80000 {
   compatible = "renesas,scifa-r8a7743",
         "renesas,rcar-gen2-scifa", "renesas,scifa";
   reg = <0 0xe6c80000 0 0x40>;
   interrupts = <0 31 4>;
   clocks = <&cpg 1 1108>;
   clock-names = "fck";
   dmas = <&dmac0 0x23>, <&dmac0 0x24>,
          <&dmac1 0x23>, <&dmac1 0x24>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 1108>;
   status = "disabled";
  };

  scifb0: serial@e6c20000 {
   compatible = "renesas,scifb-r8a7743",
         "renesas,rcar-gen2-scifb", "renesas,scifb";
   reg = <0 0xe6c20000 0 0x100>;
   interrupts = <0 148 4>;
   clocks = <&cpg 1 206>;
   clock-names = "fck";
   dmas = <&dmac0 0x3d>, <&dmac0 0x3e>,
          <&dmac1 0x3d>, <&dmac1 0x3e>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 206>;
   status = "disabled";
  };

  scifb1: serial@e6c30000 {
   compatible = "renesas,scifb-r8a7743",
         "renesas,rcar-gen2-scifb", "renesas,scifb";
   reg = <0 0xe6c30000 0 0x100>;
   interrupts = <0 149 4>;
   clocks = <&cpg 1 207>;
   clock-names = "fck";
   dmas = <&dmac0 0x19>, <&dmac0 0x1a>,
          <&dmac1 0x19>, <&dmac1 0x1a>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 207>;
   status = "disabled";
  };

  scifb2: serial@e6ce0000 {
   compatible = "renesas,scifb-r8a7743",
         "renesas,rcar-gen2-scifb", "renesas,scifb";
   reg = <0 0xe6ce0000 0 0x100>;
   interrupts = <0 150 4>;
   clocks = <&cpg 1 216>;
   clock-names = "fck";
   dmas = <&dmac0 0x1d>, <&dmac0 0x1e>,
          <&dmac1 0x1d>, <&dmac1 0x1e>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 216>;
   status = "disabled";
  };

  scif0: serial@e6e60000 {
   compatible = "renesas,scif-r8a7743",
         "renesas,rcar-gen2-scif", "renesas,scif";
   reg = <0 0xe6e60000 0 0x40>;
   interrupts = <0 152 4>;
   clocks = <&cpg 1 721>,
     <&cpg 0 6>, <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x29>, <&dmac0 0x2a>,
          <&dmac1 0x29>, <&dmac1 0x2a>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 721>;
   status = "disabled";
  };

  scif1: serial@e6e68000 {
   compatible = "renesas,scif-r8a7743",
         "renesas,rcar-gen2-scif", "renesas,scif";
   reg = <0 0xe6e68000 0 0x40>;
   interrupts = <0 153 4>;
   clocks = <&cpg 1 720>,
     <&cpg 0 6>, <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x2d>, <&dmac0 0x2e>,
          <&dmac1 0x2d>, <&dmac1 0x2e>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 720>;
   status = "disabled";
  };

  scif2: serial@e6e58000 {
   compatible = "renesas,scif-r8a7743",
         "renesas,rcar-gen2-scif", "renesas,scif";
   reg = <0 0xe6e58000 0 0x40>;
   interrupts = <0 22 4>;
   clocks = <&cpg 1 719>,
     <&cpg 0 6>, <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x2b>, <&dmac0 0x2c>,
          <&dmac1 0x2b>, <&dmac1 0x2c>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 719>;
   status = "disabled";
  };

  scif3: serial@e6ea8000 {
   compatible = "renesas,scif-r8a7743",
         "renesas,rcar-gen2-scif", "renesas,scif";
   reg = <0 0xe6ea8000 0 0x40>;
   interrupts = <0 23 4>;
   clocks = <&cpg 1 718>,
     <&cpg 0 6>, <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x2f>, <&dmac0 0x30>,
          <&dmac1 0x2f>, <&dmac1 0x30>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 718>;
   status = "disabled";
  };

  scif4: serial@e6ee0000 {
   compatible = "renesas,scif-r8a7743",
         "renesas,rcar-gen2-scif", "renesas,scif";
   reg = <0 0xe6ee0000 0 0x40>;
   interrupts = <0 24 4>;
   clocks = <&cpg 1 715>,
     <&cpg 0 6>, <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0xfb>, <&dmac0 0xfc>,
          <&dmac1 0xfb>, <&dmac1 0xfc>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 715>;
   status = "disabled";
  };

  scif5: serial@e6ee8000 {
   compatible = "renesas,scif-r8a7743",
         "renesas,rcar-gen2-scif", "renesas,scif";
   reg = <0 0xe6ee8000 0 0x40>;
   interrupts = <0 25 4>;
   clocks = <&cpg 1 714>,
     <&cpg 0 6>, <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0xfd>, <&dmac0 0xfe>,
          <&dmac1 0xfd>, <&dmac1 0xfe>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 714>;
   status = "disabled";
  };

  hscif0: serial@e62c0000 {
   compatible = "renesas,hscif-r8a7743",
         "renesas,rcar-gen2-hscif", "renesas,hscif";
   reg = <0 0xe62c0000 0 0x60>;
   interrupts = <0 154 4>;
   clocks = <&cpg 1 717>,
     <&cpg 0 6>, <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x39>, <&dmac0 0x3a>,
          <&dmac1 0x39>, <&dmac1 0x3a>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 717>;
   status = "disabled";
  };

  hscif1: serial@e62c8000 {
   compatible = "renesas,hscif-r8a7743",
         "renesas,rcar-gen2-hscif", "renesas,hscif";
   reg = <0 0xe62c8000 0 0x60>;
   interrupts = <0 155 4>;
   clocks = <&cpg 1 716>,
     <&cpg 0 6>, <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x4d>, <&dmac0 0x4e>,
          <&dmac1 0x4d>, <&dmac1 0x4e>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 716>;
   status = "disabled";
  };

  hscif2: serial@e62d0000 {
   compatible = "renesas,hscif-r8a7743",
         "renesas,rcar-gen2-hscif", "renesas,hscif";
   reg = <0 0xe62d0000 0 0x60>;
   interrupts = <0 21 4>;
   clocks = <&cpg 1 713>,
     <&cpg 0 6>, <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x3b>, <&dmac0 0x3c>,
          <&dmac1 0x3b>, <&dmac1 0x3c>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 713>;
   status = "disabled";
  };

  icram2: sram@e6300000 {
   compatible = "mmio-sram";
   reg = <0 0xe6300000 0 0x40000>;
  };

  icram0: sram@e63a0000 {
   compatible = "mmio-sram";
   reg = <0 0xe63a0000 0 0x12000>;
  };

  icram1: sram@e63c0000 {
   compatible = "mmio-sram";
   reg = <0 0xe63c0000 0 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0 0xe63c0000 0x1000>;

   smp-sram@0 {
    compatible = "renesas,smp-sram";
    reg = <0 0x10>;
   };
  };

  ether: ethernet@ee700000 {
   compatible = "renesas,ether-r8a7743";
   reg = <0 0xee700000 0 0x400>;
   interrupts = <0 162 4>;
   clocks = <&cpg 1 813>;
   power-domains = <&sysc 32>;
   resets = <&cpg 813>;
   phy-mode = "rmii";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  avb: ethernet@e6800000 {
   compatible = "renesas,etheravb-r8a7743",
         "renesas,etheravb-rcar-gen2";
   reg = <0 0xe6800000 0 0x800>, <0 0xee0e8000 0 0x4000>;
   interrupts = <0 163 4>;
   clocks = <&cpg 1 812>;
   power-domains = <&sysc 32>;
   resets = <&cpg 812>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  mmcif0: mmc@ee200000 {
   compatible = "renesas,mmcif-r8a7743",
         "renesas,sh-mmcif";
   reg = <0 0xee200000 0 0x80>;
   interrupts = <0 169 4>;
   clocks = <&cpg 1 315>;
   dmas = <&dmac0 0xd1>, <&dmac0 0xd2>,
          <&dmac1 0xd1>, <&dmac1 0xd2>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 315>;
   reg-io-width = <4>;
   max-frequency = <97500000>;
   status = "disabled";
  };
 };


 extal_clk: extal {
  compatible = "fixed-clock";
  #clock-cells = <0>;

  clock-frequency = <0>;
 };


 usb_extal_clk: usb_extal {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <48000000>;
 };


 scif_clk: scif {
  compatible = "fixed-clock";
  #clock-cells = <0>;

  clock-frequency = <0>;
 };
};
# 13 "arch/arm/boot/dts/r8a7743-sk-rzg1m.dts" 2

/ {
 model = "SK-RZG1M";
 compatible = "renesas,sk-rzg1m", "renesas,r8a7743";

 aliases {
  serial0 = &scif0;
 };

 chosen {
  bootargs = "ignore_loglevel rw root=/dev/nfs ip=dhcp";
  stdout-path = "serial0:115200n8";
 };

 memory@40000000 {
  device_type = "memory";
  reg = <0 0x40000000 0 0x40000000>;
 };

 memory@200000000 {
  device_type = "memory";
  reg = <2 0x00000000 0 0x40000000>;
 };
};

&extal_clk {
 clock-frequency = <20000000>;
};

&pfc {
 scif0_pins: scif0 {
  groups = "scif0_data_d";
  function = "scif0";
 };

 ether_pins: ether {
  groups = "eth_link", "eth_mdio", "eth_rmii";
  function = "eth";
 };

 phy1_pins: phy1 {
  groups = "intc_irq0";
  function = "intc";
 };
};

&scif0 {
 pinctrl-0 = <&scif0_pins>;
 pinctrl-names = "default";

 status = "okay";
};

&ether {
 pinctrl-0 = <&ether_pins &phy1_pins>;
 pinctrl-names = "default";

 phy-handle = <&phy1>;
 renesas,ether-link-active-low;
 status = "okay";

 phy1: ethernet-phy@1 {
  reg = <1>;
  interrupt-parent = <&irqc>;
  interrupts = <0 8>;
  micrel,led-mode = <1>;
 };
};
