Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (win64) Build 6060944 Thu Mar 06 19:10:01 MST 2025
| Date         : Mon Jul 21 12:10:16 2025
| Host         : Jupiter running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pfet_system_wrapper_timing_summary_routed.rpt -pb pfet_system_wrapper_timing_summary_routed.pb -rpx pfet_system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pfet_system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                      Violations  
---------  --------  -----------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                     1           
PDRC-190   Warning   Suboptimally placed synchronized register chain  32          
TIMING-18  Warning   Missing input or output delay                    4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.550        0.000                      0                30116        0.009        0.000                      0                30116        8.750        0.000                       0                 10485  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         10.550        0.000                      0                30013        0.009        0.000                      0                30013        8.750        0.000                       0                 10485  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              14.898        0.000                      0                  103        0.430        0.000                      0                  103  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.550ns  (required time - arrival time)
  Source:                 pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 1.847ns (20.852%)  route 7.011ns (79.148%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.737     3.031    pfet_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[30])
                                                      1.447     4.478 f  pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[30]
                         net (fo=1, routed)           3.038     7.516    <hidden>
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.640 r  <hidden>
                         net (fo=5, routed)           2.212     9.852    <hidden>
    SLICE_X28Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.976 f  <hidden>
                         net (fo=8, routed)           1.110    11.085    <hidden>
    SLICE_X28Y104        LUT2 (Prop_lut2_I1_O)        0.152    11.237 r  <hidden>
                         net (fo=2, routed)           0.651    11.889    <hidden>
    SLICE_X28Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.699    22.878    <hidden>
    SLICE_X28Y104        FDRE                                         r  <hidden>
                         clock pessimism              0.129    23.007    
                         clock uncertainty           -0.302    22.705    
    SLICE_X28Y104        FDRE (Setup_fdre_C_D)       -0.266    22.439    <hidden>
  -------------------------------------------------------------------
                         required time                         22.439    
                         arrival time                         -11.889    
  -------------------------------------------------------------------
                         slack                                 10.550    

Slack (MET) :             10.728ns  (required time - arrival time)
  Source:                 pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.710ns  (logic 1.847ns (21.206%)  route 6.863ns (78.794%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.737     3.031    pfet_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[30])
                                                      1.447     4.478 f  pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[30]
                         net (fo=1, routed)           3.038     7.516    <hidden>
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.640 r  <hidden>
                         net (fo=5, routed)           2.212     9.852    <hidden>
    SLICE_X28Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.976 f  <hidden>
                         net (fo=8, routed)           1.110    11.085    <hidden>
    SLICE_X28Y104        LUT2 (Prop_lut2_I1_O)        0.152    11.237 r  <hidden>
                         net (fo=2, routed)           0.503    11.741    <hidden>
    SLICE_X30Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.699    22.878    <hidden>
    SLICE_X30Y104        FDRE                                         r  <hidden>
                         clock pessimism              0.129    23.007    
                         clock uncertainty           -0.302    22.705    
    SLICE_X30Y104        FDRE (Setup_fdre_C_D)       -0.236    22.469    <hidden>
  -------------------------------------------------------------------
                         required time                         22.469    
                         arrival time                         -11.741    
  -------------------------------------------------------------------
                         slack                                 10.728    

Slack (MET) :             10.799ns  (required time - arrival time)
  Source:                 pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 1.819ns (20.637%)  route 6.995ns (79.363%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.737     3.031    pfet_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[30])
                                                      1.447     4.478 r  pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[30]
                         net (fo=1, routed)           3.038     7.516    <hidden>
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.640 f  <hidden>
                         net (fo=5, routed)           2.212     9.852    <hidden>
    SLICE_X28Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.976 r  <hidden>
                         net (fo=8, routed)           1.110    11.085    <hidden>
    SLICE_X28Y104        LUT2 (Prop_lut2_I1_O)        0.124    11.209 r  <hidden>
                         net (fo=2, routed)           0.636    11.845    <hidden>
    SLICE_X28Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.699    22.878    <hidden>
    SLICE_X28Y104        FDRE                                         r  <hidden>
                         clock pessimism              0.129    23.007    
                         clock uncertainty           -0.302    22.705    
    SLICE_X28Y104        FDRE (Setup_fdre_C_D)       -0.061    22.644    <hidden>
  -------------------------------------------------------------------
                         required time                         22.644    
                         arrival time                         -11.845    
  -------------------------------------------------------------------
                         slack                                 10.799    

Slack (MET) :             10.814ns  (required time - arrival time)
  Source:                 pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.577ns  (logic 1.845ns (21.510%)  route 6.732ns (78.490%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.737     3.031    pfet_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[30])
                                                      1.447     4.478 f  pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[30]
                         net (fo=1, routed)           3.038     7.516    <hidden>
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.640 r  <hidden>
                         net (fo=5, routed)           2.212     9.852    <hidden>
    SLICE_X28Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.976 f  <hidden>
                         net (fo=8, routed)           0.895    10.871    <hidden>
    SLICE_X28Y104        LUT2 (Prop_lut2_I1_O)        0.150    11.021 r  <hidden>
                         net (fo=2, routed)           0.587    11.608    <hidden>
    SLICE_X28Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.699    22.878    <hidden>
    SLICE_X28Y104        FDRE                                         r  <hidden>
                         clock pessimism              0.129    23.007    
                         clock uncertainty           -0.302    22.705    
    SLICE_X28Y104        FDRE (Setup_fdre_C_D)       -0.283    22.422    <hidden>
  -------------------------------------------------------------------
                         required time                         22.422    
                         arrival time                         -11.608    
  -------------------------------------------------------------------
                         slack                                 10.814    

Slack (MET) :             11.057ns  (required time - arrival time)
  Source:                 pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 1.943ns (22.483%)  route 6.699ns (77.517%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 22.874 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.737     3.031    pfet_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[30])
                                                      1.447     4.478 r  pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[30]
                         net (fo=1, routed)           3.038     7.516    <hidden>
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.640 f  <hidden>
                         net (fo=5, routed)           2.227     9.867    <hidden>
    SLICE_X27Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.991 r  <hidden>
                         net (fo=10, routed)          0.758    10.749    <hidden>
    SLICE_X27Y103        LUT4 (Prop_lut4_I1_O)        0.124    10.873 f  <hidden>
                         net (fo=2, routed)           0.676    11.549    <hidden>
    SLICE_X27Y103        LUT5 (Prop_lut5_I2_O)        0.124    11.673 r  <hidden>
                         net (fo=1, routed)           0.000    11.673    <hidden>
    SLICE_X27Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.695    22.874    <hidden>
    SLICE_X27Y103        FDRE                                         r  <hidden>
                         clock pessimism              0.129    23.003    
                         clock uncertainty           -0.302    22.701    
    SLICE_X27Y103        FDRE (Setup_fdre_C_D)        0.029    22.730    <hidden>
  -------------------------------------------------------------------
                         required time                         22.730    
                         arrival time                         -11.673    
  -------------------------------------------------------------------
                         slack                                 11.057    

Slack (MET) :             11.096ns  (required time - arrival time)
  Source:                 pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 1.845ns (22.144%)  route 6.487ns (77.856%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.737     3.031    pfet_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[30])
                                                      1.447     4.478 f  pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[30]
                         net (fo=1, routed)           3.038     7.516    <hidden>
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.640 r  <hidden>
                         net (fo=5, routed)           2.212     9.852    <hidden>
    SLICE_X28Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.976 f  <hidden>
                         net (fo=8, routed)           0.895    10.871    <hidden>
    SLICE_X28Y104        LUT2 (Prop_lut2_I1_O)        0.150    11.021 r  <hidden>
                         net (fo=2, routed)           0.342    11.362    <hidden>
    SLICE_X30Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.699    22.878    <hidden>
    SLICE_X30Y104        FDRE                                         r  <hidden>
                         clock pessimism              0.129    23.007    
                         clock uncertainty           -0.302    22.705    
    SLICE_X30Y104        FDRE (Setup_fdre_C_D)       -0.247    22.458    <hidden>
  -------------------------------------------------------------------
                         required time                         22.458    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                 11.096    

Slack (MET) :             11.134ns  (required time - arrival time)
  Source:                 pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.512ns  (logic 1.819ns (21.369%)  route 6.693ns (78.631%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.737     3.031    pfet_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[30])
                                                      1.447     4.478 r  pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[30]
                         net (fo=1, routed)           3.038     7.516    <hidden>
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.640 f  <hidden>
                         net (fo=5, routed)           2.212     9.852    <hidden>
    SLICE_X28Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.976 r  <hidden>
                         net (fo=8, routed)           1.110    11.085    <hidden>
    SLICE_X28Y104        LUT2 (Prop_lut2_I1_O)        0.124    11.209 r  <hidden>
                         net (fo=2, routed)           0.334    11.543    <hidden>
    SLICE_X30Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.699    22.878    <hidden>
    SLICE_X30Y104        FDRE                                         r  <hidden>
                         clock pessimism              0.129    23.007    
                         clock uncertainty           -0.302    22.705    
    SLICE_X30Y104        FDRE (Setup_fdre_C_D)       -0.028    22.677    <hidden>
  -------------------------------------------------------------------
                         required time                         22.677    
                         arrival time                         -11.543    
  -------------------------------------------------------------------
                         slack                                 11.134    

Slack (MET) :             11.200ns  (required time - arrival time)
  Source:                 pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.443ns  (logic 1.819ns (21.544%)  route 6.624ns (78.456%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.737     3.031    pfet_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[30])
                                                      1.447     4.478 r  pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[30]
                         net (fo=1, routed)           3.038     7.516    <hidden>
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.640 f  <hidden>
                         net (fo=5, routed)           2.212     9.852    <hidden>
    SLICE_X28Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.976 r  <hidden>
                         net (fo=8, routed)           0.895    10.871    <hidden>
    SLICE_X28Y104        LUT2 (Prop_lut2_I1_O)        0.124    10.995 r  <hidden>
                         net (fo=2, routed)           0.479    11.474    <hidden>
    SLICE_X30Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.699    22.878    <hidden>
    SLICE_X30Y104        FDRE                                         r  <hidden>
                         clock pessimism              0.129    23.007    
                         clock uncertainty           -0.302    22.705    
    SLICE_X30Y104        FDRE (Setup_fdre_C_D)       -0.031    22.674    <hidden>
  -------------------------------------------------------------------
                         required time                         22.674    
                         arrival time                         -11.474    
  -------------------------------------------------------------------
                         slack                                 11.200    

Slack (MET) :             11.247ns  (required time - arrival time)
  Source:                 pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.456ns  (logic 1.943ns (22.978%)  route 6.513ns (77.022%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.737     3.031    pfet_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[30])
                                                      1.447     4.478 r  pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[30]
                         net (fo=1, routed)           3.038     7.516    <hidden>
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.640 f  <hidden>
                         net (fo=5, routed)           2.227     9.867    <hidden>
    SLICE_X27Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.991 r  <hidden>
                         net (fo=10, routed)          0.759    10.750    <hidden>
    SLICE_X27Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.874 r  <hidden>
                         net (fo=3, routed)           0.489    11.363    <hidden>
    SLICE_X28Y106        LUT6 (Prop_lut6_I0_O)        0.124    11.487 r  <hidden>
                         net (fo=1, routed)           0.000    11.487    <hidden>
    SLICE_X28Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.699    22.878    <hidden>
    SLICE_X28Y106        FDRE                                         r  <hidden>
                         clock pessimism              0.129    23.007    
                         clock uncertainty           -0.302    22.705    
    SLICE_X28Y106        FDRE (Setup_fdre_C_D)        0.029    22.734    <hidden>
  -------------------------------------------------------------------
                         required time                         22.734    
                         arrival time                         -11.487    
  -------------------------------------------------------------------
                         slack                                 11.247    

Slack (MET) :             11.252ns  (required time - arrival time)
  Source:                 pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 1.943ns (22.987%)  route 6.510ns (77.013%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.737     3.031    pfet_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[30])
                                                      1.447     4.478 r  pfet_system_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[30]
                         net (fo=1, routed)           3.038     7.516    <hidden>
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.640 f  <hidden>
                         net (fo=5, routed)           2.227     9.867    <hidden>
    SLICE_X27Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.991 r  <hidden>
                         net (fo=10, routed)          0.759    10.750    <hidden>
    SLICE_X27Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.874 r  <hidden>
                         net (fo=3, routed)           0.486    11.360    <hidden>
    SLICE_X28Y106        LUT6 (Prop_lut6_I4_O)        0.124    11.484 r  <hidden>
                         net (fo=1, routed)           0.000    11.484    <hidden>
    SLICE_X28Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.699    22.878    <hidden>
    SLICE_X28Y106        FDRE                                         r  <hidden>
                         clock pessimism              0.129    23.007    
                         clock uncertainty           -0.302    22.705    
    SLICE_X28Y106        FDRE (Setup_fdre_C_D)        0.031    22.736    <hidden>
  -------------------------------------------------------------------
                         required time                         22.736    
                         arrival time                         -11.484    
  -------------------------------------------------------------------
                         slack                                 11.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 pfet_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.224%)  route 0.201ns (58.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.553     0.889    pfet_system_i/xadc_wiz_0/inst/s_axi_aclk
    SLICE_X52Y99         FDRE                                         r  pfet_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  pfet_system_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[16]/Q
                         net (fo=1, routed)           0.201     1.231    pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[15]
    SLICE_X49Y98         FDRE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.825     1.191    pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y98         FDRE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y98         FDRE (Hold_fdre_C_D)         0.066     1.222    pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.676%)  route 0.159ns (55.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.553     0.889    pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X49Y61         FDRE                                         r  pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[27]/Q
                         net (fo=1, routed)           0.159     1.175    pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/reg2[27]
    SLICE_X50Y60         FDRE                                         r  pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.818     1.184    pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X50Y60         FDRE                                         r  pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[27]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.010     1.159    pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.777%)  route 0.158ns (55.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.551     0.887    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y65         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]/Q
                         net (fo=1, routed)           0.158     1.172    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[45]
    SLICE_X50Y65         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.814     1.180    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y65         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[30]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y65         FDRE (Hold_fdre_C_D)         0.010     1.155    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.112%)  route 0.211ns (59.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.550     0.886    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X53Y61         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[2]/Q
                         net (fo=2, routed)           0.211     1.237    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[2]
    SLICE_X48Y62         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.820     1.186    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y62         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[18]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X48Y62         FDRE (Hold_fdre_C_D)         0.066     1.217    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/DMA_REG2.data_concat_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.850%)  route 0.213ns (60.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.547     0.883    pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/m_axi_sg_aclk
    SLICE_X47Y70         FDRE                                         r  pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/DMA_REG2.data_concat_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/DMA_REG2.data_concat_reg[47]/Q
                         net (fo=1, routed)           0.213     1.236    pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[64]_0[47]
    SLICE_X51Y68         FDRE                                         r  pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.811     1.177    pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X51Y68         FDRE                                         r  pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[47]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.072     1.214    pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.207%)  route 0.172ns (53.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.557     0.893    <hidden>
    SLICE_X42Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  <hidden>
                         net (fo=2, routed)           0.172     1.213    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.830     1.196    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
                         clock pessimism             -0.030     1.166    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.023     1.189    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/DMA_REG2.data_concat_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.850%)  route 0.213ns (60.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.547     0.883    pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/m_axi_sg_aclk
    SLICE_X47Y70         FDRE                                         r  pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/DMA_REG2.data_concat_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/DMA_REG2.data_concat_reg[46]/Q
                         net (fo=1, routed)           0.213     1.236    pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[64]_0[46]
    SLICE_X51Y68         FDRE                                         r  pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.811     1.177    pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X51Y68         FDRE                                         r  pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[46]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.070     1.212    pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 pfet_system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.671%)  route 0.162ns (52.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.547     0.883    pfet_system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/m_axi_sg_aclk
    SLICE_X50Y66         FDRE                                         r  pfet_system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.148     1.031 r  pfet_system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2_reg[5]/Q
                         net (fo=1, routed)           0.162     1.193    pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/D[5]
    SLICE_X48Y67         FDRE                                         r  pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.816     1.182    pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X48Y67         FDRE                                         r  pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[5]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X48Y67         FDRE (Hold_fdre_C_D)         0.019     1.166    pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.433%)  route 0.246ns (63.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.563     0.899    <hidden>
    SLICE_X44Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  <hidden>
                         net (fo=2, routed)           0.246     1.286    <hidden>
    SLICE_X50Y43         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.825     1.191    <hidden>
    SLICE_X50Y43         SRL16E                                       r  <hidden>
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.258    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.829%)  route 0.158ns (55.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.551     0.887    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y65         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]/Q
                         net (fo=1, routed)           0.158     1.172    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[44]
    SLICE_X50Y65         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.814     1.180    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y65         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[29]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y65         FDRE (Hold_fdre_C_D)        -0.001     1.144    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         20.000      16.000     XADC_X0Y0       pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y8     pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y8     pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y13    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y13    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         20.000      17.424     RAMB18_X3Y34    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/axi4_stream_inst/FIFO18E1_inst_data/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         20.000      17.424     RAMB18_X3Y34    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/axi4_stream_inst/FIFO18E1_inst_data/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y79    pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_error_addr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y79    pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_error_addr_reg[11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y70    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y70    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y70    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y70    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y70    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y70    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y70    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y70    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y70    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y70    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y70    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y70    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y70    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y70    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y70    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y70    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y70    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y70    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y70    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y70    pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.898ns  (required time - arrival time)
  Source:                 pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.606ns (14.229%)  route 3.653ns (85.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 22.889 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.652     2.946    pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y97         FDRE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          1.945     5.347    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X47Y104        LUT3 (Prop_lut3_I1_O)        0.150     5.497 f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         1.708     7.205    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X55Y106        FDCE                                         f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.710    22.889    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X55Y106        FDCE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[10]/C
                         clock pessimism              0.129    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X55Y106        FDCE (Recov_fdce_C_CLR)     -0.613    22.103    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         22.103    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                 14.898    

Slack (MET) :             14.898ns  (required time - arrival time)
  Source:                 pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.606ns (14.229%)  route 3.653ns (85.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 22.889 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.652     2.946    pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y97         FDRE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          1.945     5.347    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X47Y104        LUT3 (Prop_lut3_I1_O)        0.150     5.497 f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         1.708     7.205    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X55Y106        FDCE                                         f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.710    22.889    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X55Y106        FDCE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[11]/C
                         clock pessimism              0.129    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X55Y106        FDCE (Recov_fdce_C_CLR)     -0.613    22.103    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         22.103    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                 14.898    

Slack (MET) :             14.898ns  (required time - arrival time)
  Source:                 pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.606ns (14.229%)  route 3.653ns (85.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 22.889 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.652     2.946    pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y97         FDRE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          1.945     5.347    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X47Y104        LUT3 (Prop_lut3_I1_O)        0.150     5.497 f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         1.708     7.205    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X55Y106        FDCE                                         f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.710    22.889    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X55Y106        FDCE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[12]/C
                         clock pessimism              0.129    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X55Y106        FDCE (Recov_fdce_C_CLR)     -0.613    22.103    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         22.103    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                 14.898    

Slack (MET) :             14.898ns  (required time - arrival time)
  Source:                 pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.606ns (14.229%)  route 3.653ns (85.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 22.889 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.652     2.946    pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y97         FDRE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          1.945     5.347    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X47Y104        LUT3 (Prop_lut3_I1_O)        0.150     5.497 f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         1.708     7.205    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X55Y106        FDCE                                         f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.710    22.889    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X55Y106        FDCE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[13]/C
                         clock pessimism              0.129    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X55Y106        FDCE (Recov_fdce_C_CLR)     -0.613    22.103    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         22.103    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                 14.898    

Slack (MET) :             14.898ns  (required time - arrival time)
  Source:                 pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.606ns (14.229%)  route 3.653ns (85.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 22.889 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.652     2.946    pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y97         FDRE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          1.945     5.347    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X47Y104        LUT3 (Prop_lut3_I1_O)        0.150     5.497 f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         1.708     7.205    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X55Y106        FDCE                                         f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.710    22.889    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X55Y106        FDCE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[14]/C
                         clock pessimism              0.129    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X55Y106        FDCE (Recov_fdce_C_CLR)     -0.613    22.103    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         22.103    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                 14.898    

Slack (MET) :             14.898ns  (required time - arrival time)
  Source:                 pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.606ns (14.229%)  route 3.653ns (85.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 22.889 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.652     2.946    pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y97         FDRE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          1.945     5.347    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X47Y104        LUT3 (Prop_lut3_I1_O)        0.150     5.497 f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         1.708     7.205    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X55Y106        FDCE                                         f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.710    22.889    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X55Y106        FDCE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[15]/C
                         clock pessimism              0.129    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X55Y106        FDCE (Recov_fdce_C_CLR)     -0.613    22.103    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         22.103    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                 14.898    

Slack (MET) :             14.898ns  (required time - arrival time)
  Source:                 pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.606ns (14.229%)  route 3.653ns (85.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 22.889 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.652     2.946    pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y97         FDRE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          1.945     5.347    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X47Y104        LUT3 (Prop_lut3_I1_O)        0.150     5.497 f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         1.708     7.205    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X55Y106        FDCE                                         f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.710    22.889    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X55Y106        FDCE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[8]/C
                         clock pessimism              0.129    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X55Y106        FDCE (Recov_fdce_C_CLR)     -0.613    22.103    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         22.103    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                 14.898    

Slack (MET) :             14.898ns  (required time - arrival time)
  Source:                 pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.606ns (14.229%)  route 3.653ns (85.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 22.889 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.652     2.946    pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y97         FDRE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          1.945     5.347    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X47Y104        LUT3 (Prop_lut3_I1_O)        0.150     5.497 f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         1.708     7.205    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X55Y106        FDCE                                         f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.710    22.889    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X55Y106        FDCE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[9]/C
                         clock pessimism              0.129    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X55Y106        FDCE (Recov_fdce_C_CLR)     -0.613    22.103    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         22.103    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                 14.898    

Slack (MET) :             14.984ns  (required time - arrival time)
  Source:                 pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/drdy_A_reg_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.606ns (14.229%)  route 3.653ns (85.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 22.889 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.652     2.946    pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y97         FDRE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          1.945     5.347    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X47Y104        LUT3 (Prop_lut3_I1_O)        0.150     5.497 f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         1.708     7.205    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X54Y106        FDCE                                         f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/drdy_A_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.710    22.889    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X54Y106        FDCE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/drdy_A_reg_reg/C
                         clock pessimism              0.129    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X54Y106        FDCE (Recov_fdce_C_CLR)     -0.527    22.189    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/drdy_A_reg_reg
  -------------------------------------------------------------------
                         required time                         22.189    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                 14.984    

Slack (MET) :             14.984ns  (required time - arrival time)
  Source:                 pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/axi4_stream_inst/valid_data_wren_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.606ns (14.229%)  route 3.653ns (85.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 22.889 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.652     2.946    pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y97         FDRE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=50, routed)          1.945     5.347    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X47Y104        LUT3 (Prop_lut3_I1_O)        0.150     5.497 f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         1.708     7.205    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/axi4_stream_inst/AR[0]
    SLICE_X54Y106        FDCE                                         f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/axi4_stream_inst/valid_data_wren_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.710    22.889    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/axi4_stream_inst/s_axi_aclk
    SLICE_X54Y106        FDCE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/axi4_stream_inst/valid_data_wren_reg/C
                         clock pessimism              0.129    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X54Y106        FDCE (Recov_fdce_C_CLR)     -0.527    22.189    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/axi4_stream_inst/valid_data_wren_reg
  -------------------------------------------------------------------
                         required time                         22.189    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                 14.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.230ns (41.429%)  route 0.325ns (58.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.638     0.974    pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X47Y104        FDRE                                         r  pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.128     1.102 f  pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.116     1.218    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]_1
    SLICE_X47Y104        LUT3 (Prop_lut3_I2_O)        0.102     1.320 f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         0.209     1.529    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X50Y104        FDCE                                         f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.906     1.272    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X50Y104        FDCE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg_reg[3]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y104        FDCE (Remov_fdce_C_CLR)     -0.134     1.099    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.230ns (41.429%)  route 0.325ns (58.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.638     0.974    pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X47Y104        FDRE                                         r  pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.128     1.102 f  pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.116     1.218    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]_1
    SLICE_X47Y104        LUT3 (Prop_lut3_I2_O)        0.102     1.320 f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         0.209     1.529    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X50Y104        FDCE                                         f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.906     1.272    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X50Y104        FDCE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg_reg[4]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y104        FDCE (Remov_fdce_C_CLR)     -0.134     1.099    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.230ns (41.429%)  route 0.325ns (58.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.638     0.974    pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X47Y104        FDRE                                         r  pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.128     1.102 f  pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.116     1.218    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]_1
    SLICE_X47Y104        LUT3 (Prop_lut3_I2_O)        0.102     1.320 f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         0.209     1.529    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X50Y104        FDCE                                         f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.906     1.272    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X50Y104        FDCE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg_reg[5]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y104        FDCE (Remov_fdce_C_CLR)     -0.134     1.099    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.230ns (41.429%)  route 0.325ns (58.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.638     0.974    pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X47Y104        FDRE                                         r  pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.128     1.102 f  pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.116     1.218    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]_1
    SLICE_X47Y104        LUT3 (Prop_lut3_I2_O)        0.102     1.320 f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         0.209     1.529    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X50Y104        FDCE                                         f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.906     1.272    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X50Y104        FDCE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg_reg[6]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y104        FDCE (Remov_fdce_C_CLR)     -0.134     1.099    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/di_reg_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.230ns (41.429%)  route 0.325ns (58.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.638     0.974    pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X47Y104        FDRE                                         r  pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.128     1.102 f  pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.116     1.218    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]_1
    SLICE_X47Y104        LUT3 (Prop_lut3_I2_O)        0.102     1.320 f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         0.209     1.529    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X50Y104        FDCE                                         f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/di_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.906     1.272    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X50Y104        FDCE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/di_reg_reg[15]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y104        FDCE (Remov_fdce_C_CLR)     -0.134     1.099    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/di_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.230ns (41.429%)  route 0.325ns (58.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.638     0.974    pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X47Y104        FDRE                                         r  pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.128     1.102 f  pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.116     1.218    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]_1
    SLICE_X47Y104        LUT3 (Prop_lut3_I2_O)        0.102     1.320 f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         0.209     1.529    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X51Y104        FDCE                                         f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.906     1.272    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X51Y104        FDCE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg_reg[2]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y104        FDCE (Remov_fdce_C_CLR)     -0.159     1.074    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/di_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.230ns (41.429%)  route 0.325ns (58.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.638     0.974    pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X47Y104        FDRE                                         r  pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.128     1.102 f  pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.116     1.218    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]_1
    SLICE_X47Y104        LUT3 (Prop_lut3_I2_O)        0.102     1.320 f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         0.209     1.529    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X51Y104        FDCE                                         f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/di_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.906     1.272    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X51Y104        FDCE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/di_reg_reg[0]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y104        FDCE (Remov_fdce_C_CLR)     -0.159     1.074    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/di_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.230ns (37.338%)  route 0.386ns (62.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.638     0.974    pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X47Y104        FDRE                                         r  pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.128     1.102 f  pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.116     1.218    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]_1
    SLICE_X47Y104        LUT3 (Prop_lut3_I2_O)        0.102     1.320 f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         0.270     1.590    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X50Y105        FDCE                                         f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.906     1.272    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X50Y105        FDCE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[5]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y105        FDCE (Remov_fdce_C_CLR)     -0.134     1.099    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.230ns (37.338%)  route 0.386ns (62.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.638     0.974    pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X47Y104        FDRE                                         r  pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.128     1.102 f  pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.116     1.218    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]_1
    SLICE_X47Y104        LUT3 (Prop_lut3_I2_O)        0.102     1.320 f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         0.270     1.590    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X50Y105        FDCE                                         f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.906     1.272    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X50Y105        FDCE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[6]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y105        FDCE (Remov_fdce_C_CLR)     -0.134     1.099    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_C_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/di_C_reg_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.230ns (37.338%)  route 0.386ns (62.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.638     0.974    pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X47Y104        FDRE                                         r  pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.128     1.102 f  pfet_system_i/xadc_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.116     1.218    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]_1
    SLICE_X47Y104        LUT3 (Prop_lut3_I2_O)        0.102     1.320 f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/FIFO18E1_inst_data_i_2/O
                         net (fo=105, routed)         0.270     1.590    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X50Y105        FDCE                                         f  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/di_C_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.906     1.272    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X50Y105        FDCE                                         r  pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/di_C_reg_reg[15]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y105        FDCE (Remov_fdce_C_CLR)     -0.134     1.099    pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/di_C_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.491    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pfet_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            pfet_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.348ns  (logic 0.124ns (5.282%)  route 2.224ns (94.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.449     1.449    pfet_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X41Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.573 r  pfet_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.775     2.348    pfet_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X44Y93         FDRE                                         r  pfet_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.478     2.657    pfet_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y93         FDRE                                         r  pfet_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pfet_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            pfet_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.045ns (4.910%)  route 0.872ns (95.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.576     0.576    pfet_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X41Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.621 r  pfet_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.296     0.917    pfet_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X44Y93         FDRE                                         r  pfet_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.824     1.190    pfet_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y93         FDRE                                         r  pfet_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           271 Endpoints
Min Delay           271 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.618ns  (logic 0.606ns (9.157%)  route 6.012ns (90.843%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.707     3.001    pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y86         FDRE                                         r  pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          5.063     8.520    <hidden>
    SLICE_X80Y53         LUT1 (Prop_lut1_I0_O)        0.150     8.670 f  <hidden>
                         net (fo=3, routed)           0.949     9.619    <hidden>
    SLICE_X74Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.560     2.740    <hidden>
    SLICE_X74Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.618ns  (logic 0.606ns (9.157%)  route 6.012ns (90.843%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.707     3.001    pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y86         FDRE                                         r  pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          5.063     8.520    <hidden>
    SLICE_X80Y53         LUT1 (Prop_lut1_I0_O)        0.150     8.670 f  <hidden>
                         net (fo=3, routed)           0.949     9.619    <hidden>
    SLICE_X74Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.560     2.740    <hidden>
    SLICE_X74Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.618ns  (logic 0.606ns (9.157%)  route 6.012ns (90.843%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.707     3.001    pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y86         FDRE                                         r  pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          5.063     8.520    <hidden>
    SLICE_X80Y53         LUT1 (Prop_lut1_I0_O)        0.150     8.670 f  <hidden>
                         net (fo=3, routed)           0.949     9.619    <hidden>
    SLICE_X74Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.560     2.740    <hidden>
    SLICE_X74Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.169ns  (logic 0.580ns (9.401%)  route 5.589ns (90.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.707     3.001    pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y86         FDRE                                         r  pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          5.063     8.520    <hidden>
    SLICE_X80Y53         LUT1 (Prop_lut1_I0_O)        0.124     8.644 f  <hidden>
                         net (fo=3, routed)           0.527     9.170    <hidden>
    SLICE_X80Y54         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.545     2.724    <hidden>
    SLICE_X80Y54         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.169ns  (logic 0.580ns (9.401%)  route 5.589ns (90.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.707     3.001    pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y86         FDRE                                         r  pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          5.063     8.520    <hidden>
    SLICE_X80Y53         LUT1 (Prop_lut1_I0_O)        0.124     8.644 f  <hidden>
                         net (fo=3, routed)           0.527     9.170    <hidden>
    SLICE_X80Y54         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.545     2.724    <hidden>
    SLICE_X80Y54         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.169ns  (logic 0.580ns (9.401%)  route 5.589ns (90.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.707     3.001    pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y86         FDRE                                         r  pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          5.063     8.520    <hidden>
    SLICE_X80Y53         LUT1 (Prop_lut1_I0_O)        0.124     8.644 f  <hidden>
                         net (fo=3, routed)           0.527     9.170    <hidden>
    SLICE_X80Y54         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.545     2.724    <hidden>
    SLICE_X80Y54         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.994ns  (logic 0.609ns (10.161%)  route 5.385ns (89.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.707     3.001    pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y86         FDRE                                         r  pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          4.849     8.306    <hidden>
    SLICE_X80Y50         LUT1 (Prop_lut1_I0_O)        0.153     8.459 f  <hidden>
                         net (fo=3, routed)           0.536     8.995    <hidden>
    SLICE_X80Y50         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.546     2.725    <hidden>
    SLICE_X80Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.994ns  (logic 0.609ns (10.161%)  route 5.385ns (89.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.707     3.001    pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y86         FDRE                                         r  pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          4.849     8.306    <hidden>
    SLICE_X80Y50         LUT1 (Prop_lut1_I0_O)        0.153     8.459 f  <hidden>
                         net (fo=3, routed)           0.536     8.995    <hidden>
    SLICE_X80Y50         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.546     2.725    <hidden>
    SLICE_X80Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.994ns  (logic 0.609ns (10.161%)  route 5.385ns (89.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.707     3.001    pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y86         FDRE                                         r  pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          4.849     8.306    <hidden>
    SLICE_X80Y50         LUT1 (Prop_lut1_I0_O)        0.153     8.459 f  <hidden>
                         net (fo=3, routed)           0.536     8.995    <hidden>
    SLICE_X80Y50         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.546     2.725    <hidden>
    SLICE_X80Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.963ns  (logic 0.580ns (9.727%)  route 5.383ns (90.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.707     3.001    pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y86         FDRE                                         r  pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          4.849     8.306    <hidden>
    SLICE_X80Y50         LUT1 (Prop_lut1_I0_O)        0.124     8.430 f  <hidden>
                         net (fo=3, routed)           0.534     8.964    <hidden>
    SLICE_X80Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.563     2.742    <hidden>
    SLICE_X80Y48         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.830%)  route 0.110ns (46.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.553     0.889    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X41Y87         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]/Q
                         net (fo=1, routed)           0.110     1.126    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[10]
    SLICE_X41Y88         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.822     1.188    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X41Y88         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.830%)  route 0.110ns (46.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.554     0.890    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X39Y89         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]/Q
                         net (fo=1, routed)           0.110     1.127    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[15]
    SLICE_X39Y90         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.823     1.189    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X39Y90         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.830%)  route 0.110ns (46.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.554     0.890    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X41Y89         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]/Q
                         net (fo=1, routed)           0.110     1.127    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[9]
    SLICE_X41Y90         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.823     1.189    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X41Y90         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.830%)  route 0.110ns (46.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.555     0.891    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X41Y91         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/Q
                         net (fo=1, routed)           0.110     1.128    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[11]
    SLICE_X41Y92         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.823     1.189    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X41Y92         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.830%)  route 0.110ns (46.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.555     0.891    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X37Y91         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]/Q
                         net (fo=1, routed)           0.110     1.128    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[13]
    SLICE_X37Y92         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.823     1.189    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X37Y92         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.830%)  route 0.110ns (46.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.555     0.891    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X39Y91         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]/Q
                         net (fo=1, routed)           0.110     1.128    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[14]
    SLICE_X39Y92         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.823     1.189    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X39Y92         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.830%)  route 0.110ns (46.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.557     0.893    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X35Y91         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/Q
                         net (fo=1, routed)           0.110     1.130    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[25]
    SLICE_X35Y92         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.824     1.190    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X35Y92         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.210%)  route 0.117ns (47.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.554     0.890    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X44Y88         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/Q
                         net (fo=1, routed)           0.117     1.135    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[5]
    SLICE_X44Y89         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.822     1.188    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X44Y89         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.210%)  route 0.117ns (47.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.555     0.891    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X44Y90         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]/Q
                         net (fo=1, routed)           0.117     1.136    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[6]
    SLICE_X44Y91         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.823     1.189    pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X44Y91         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.148ns (56.279%)  route 0.115ns (43.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.548     0.884    pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X50Y84         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg/Q
                         net (fo=1, routed)           0.115     1.147    pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/prmry_in
    SLICE_X51Y84         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.814     1.180    pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/m_axi_s2mm_aclk
    SLICE_X51Y84         FDRE                                         r  pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pfet_system_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.148ns  (logic 4.018ns (43.923%)  route 5.130ns (56.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.845     3.139    pfet_system_i/axi_gpio_led/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y102        FDRE                                         r  pfet_system_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  pfet_system_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           5.130     8.787    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         3.500    12.287 r  leds_4bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.287    leds_4bits_tri_o[2]
    G14                                                               r  leds_4bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pfet_system_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.856ns  (logic 4.008ns (45.257%)  route 4.848ns (54.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.845     3.139    pfet_system_i/axi_gpio_led/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y101        FDRE                                         r  pfet_system_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  pfet_system_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.848     8.505    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         3.490    11.995 r  leds_4bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.995    leds_4bits_tri_o[3]
    D18                                                               r  leds_4bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pfet_system_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.062ns  (logic 4.232ns (52.490%)  route 3.830ns (47.510%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.845     3.139    pfet_system_i/axi_gpio_led/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y101        FDRE                                         r  pfet_system_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.478     3.617 r  pfet_system_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.830     7.447    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         3.754    11.201 r  leds_4bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.201    leds_4bits_tri_o[1]
    M15                                                               r  leds_4bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pfet_system_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.057ns  (logic 4.099ns (50.876%)  route 3.958ns (49.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       1.845     3.139    pfet_system_i/axi_gpio_led/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y102        FDRE                                         r  pfet_system_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  pfet_system_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.958     7.615    lopt
    M14                  OBUF (Prop_obuf_I_O)         3.581    11.196 r  leds_4bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.196    leds_4bits_tri_o[0]
    M14                                                               r  leds_4bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pfet_system_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.837ns  (logic 1.484ns (52.307%)  route 1.353ns (47.693%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.639     0.975    pfet_system_i/axi_gpio_led/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y101        FDRE                                         r  pfet_system_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.148     1.123 r  pfet_system_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.353     2.476    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         1.336     3.812 r  leds_4bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.812    leds_4bits_tri_o[1]
    M15                                                               r  leds_4bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pfet_system_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.838ns  (logic 1.445ns (50.926%)  route 1.393ns (49.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.639     0.975    pfet_system_i/axi_gpio_led/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y102        FDRE                                         r  pfet_system_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  pfet_system_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.393     2.532    lopt
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.813 r  leds_4bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.813    leds_4bits_tri_o[0]
    M14                                                               r  leds_4bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pfet_system_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.186ns  (logic 1.355ns (42.547%)  route 1.830ns (57.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.639     0.975    pfet_system_i/axi_gpio_led/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y101        FDRE                                         r  pfet_system_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  pfet_system_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.830     2.969    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         1.191     4.161 r  leds_4bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.161    leds_4bits_tri_o[3]
    D18                                                               r  leds_4bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pfet_system_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.293ns  (logic 1.365ns (41.471%)  route 1.927ns (58.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pfet_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pfet_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pfet_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10486, routed)       0.639     0.975    pfet_system_i/axi_gpio_led/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y102        FDRE                                         r  pfet_system_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  pfet_system_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.927     3.066    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         1.201     4.268 r  leds_4bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.268    leds_4bits_tri_o[2]
    G14                                                               r  leds_4bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





