
20250307_motor1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e30  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08004000  08004000  00005000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800405c  0800405c  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800405c  0800405c  0000505c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004064  08004064  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004064  08004064  00005064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004068  08004068  00005068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800406c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000204  20000068  080040d4  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000026c  080040d4  0000626c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d882  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e9c  00000000  00000000  0001391a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ce8  00000000  00000000  000157b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a0f  00000000  00000000  000164a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022f9e  00000000  00000000  00016eaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f624  00000000  00000000  00039e4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d2f11  00000000  00000000  00049471  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011c382  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e04  00000000  00000000  0011c3c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000098  00000000  00000000  001201cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003fe8 	.word	0x08003fe8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08003fe8 	.word	0x08003fe8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <STprintf>:
#include <stdio.h>
#include "STprintf.h"

static UART_HandleTypeDef* Huart;

void STprintf(UART_HandleTypeDef* huart){
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	setbuf(stdout,NULL);
 80005e4:	4b06      	ldr	r3, [pc, #24]	@ (8000600 <STprintf+0x24>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	689b      	ldr	r3, [r3, #8]
 80005ea:	2100      	movs	r1, #0
 80005ec:	4618      	mov	r0, r3
 80005ee:	f002 fddd 	bl	80031ac <setbuf>
	Huart = huart;
 80005f2:	4a04      	ldr	r2, [pc, #16]	@ (8000604 <STprintf+0x28>)
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	6013      	str	r3, [r2, #0]
}
 80005f8:	bf00      	nop
 80005fa:	3708      	adds	r7, #8
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	20000018 	.word	0x20000018
 8000604:	20000084 	.word	0x20000084

08000608 <_write>:

int _write(int file,char *ptr,int len){
 8000608:	b580      	push	{r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0
 800060e:	60f8      	str	r0, [r7, #12]
 8000610:	60b9      	str	r1, [r7, #8]
 8000612:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(Huart, (uint8_t*)ptr, len, 10);
 8000614:	4b06      	ldr	r3, [pc, #24]	@ (8000630 <_write+0x28>)
 8000616:	6818      	ldr	r0, [r3, #0]
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	b29a      	uxth	r2, r3
 800061c:	230a      	movs	r3, #10
 800061e:	68b9      	ldr	r1, [r7, #8]
 8000620:	f002 f934 	bl	800288c <HAL_UART_Transmit>
	return len;
 8000624:	687b      	ldr	r3, [r7, #4]
}
 8000626:	4618      	mov	r0, r3
 8000628:	3710      	adds	r7, #16
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	20000084 	.word	0x20000084

08000634 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b084      	sub	sp, #16
 8000638:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800063a:	f000 fb73 	bl	8000d24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800063e:	f000 f885 	bl	800074c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000642:	f000 f96d 	bl	8000920 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000646:	f000 f8e1 	bl	800080c <MX_TIM2_Init>
  MX_USART2_UART_Init();
 800064a:	f000 f93f 	bl	80008cc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  STprintf(&huart2);
 800064e:	483a      	ldr	r0, [pc, #232]	@ (8000738 <main+0x104>)
 8000650:	f7ff ffc4 	bl	80005dc <STprintf>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_TIM_PWM_Start(&htim2, TIMCH_1);
 8000654:	2100      	movs	r1, #0
 8000656:	4839      	ldr	r0, [pc, #228]	@ (800073c <main+0x108>)
 8000658:	f001 fc40 	bl	8001edc <HAL_TIM_PWM_Start>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_WritePin(GPIOB, GPIO_Pin_7, 1);
 800065c:	2201      	movs	r2, #1
 800065e:	2180      	movs	r1, #128	@ 0x80
 8000660:	4837      	ldr	r0, [pc, #220]	@ (8000740 <main+0x10c>)
 8000662:	f000 fe6f 	bl	8001344 <HAL_GPIO_WritePin>
	  __HAL_TIM_SET_COMPARE(&htim2,TIMCH_1,0);
 8000666:	4b35      	ldr	r3, [pc, #212]	@ (800073c <main+0x108>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	2200      	movs	r2, #0
 800066c:	635a      	str	r2, [r3, #52]	@ 0x34
	  for(int i = 0;i < 255;i++){
 800066e:	2300      	movs	r3, #0
 8000670:	60fb      	str	r3, [r7, #12]
 8000672:	e012      	b.n	800069a <main+0x66>
		  HAL_GPIO_WritePin(GPIOB, GPIO_Pin_7, 0);
 8000674:	2200      	movs	r2, #0
 8000676:	2180      	movs	r1, #128	@ 0x80
 8000678:	4831      	ldr	r0, [pc, #196]	@ (8000740 <main+0x10c>)
 800067a:	f000 fe63 	bl	8001344 <HAL_GPIO_WritePin>
		  __HAL_TIM_SET_COMPARE(&htim2,TIMCH_1,i);
 800067e:	4b2f      	ldr	r3, [pc, #188]	@ (800073c <main+0x108>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	68fa      	ldr	r2, [r7, #12]
 8000684:	635a      	str	r2, [r3, #52]	@ 0x34
		  printf("1 %d\r\n",i);
 8000686:	68f9      	ldr	r1, [r7, #12]
 8000688:	482e      	ldr	r0, [pc, #184]	@ (8000744 <main+0x110>)
 800068a:	f002 fd7d 	bl	8003188 <iprintf>
		  HAL_Delay(10);
 800068e:	200a      	movs	r0, #10
 8000690:	f000 fbba 	bl	8000e08 <HAL_Delay>
	  for(int i = 0;i < 255;i++){
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	3301      	adds	r3, #1
 8000698:	60fb      	str	r3, [r7, #12]
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	2bfe      	cmp	r3, #254	@ 0xfe
 800069e:	dde9      	ble.n	8000674 <main+0x40>
	  }
	  for(int i = 255;i > 0;i--){
 80006a0:	23ff      	movs	r3, #255	@ 0xff
 80006a2:	60bb      	str	r3, [r7, #8]
 80006a4:	e012      	b.n	80006cc <main+0x98>
		  HAL_GPIO_WritePin(GPIOB, GPIO_Pin_7, 0);
 80006a6:	2200      	movs	r2, #0
 80006a8:	2180      	movs	r1, #128	@ 0x80
 80006aa:	4825      	ldr	r0, [pc, #148]	@ (8000740 <main+0x10c>)
 80006ac:	f000 fe4a 	bl	8001344 <HAL_GPIO_WritePin>
		  __HAL_TIM_SET_COMPARE(&htim2,TIMCH_1,i);
 80006b0:	4b22      	ldr	r3, [pc, #136]	@ (800073c <main+0x108>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	68ba      	ldr	r2, [r7, #8]
 80006b6:	635a      	str	r2, [r3, #52]	@ 0x34
		  printf("1 %d\r\n",i);
 80006b8:	68b9      	ldr	r1, [r7, #8]
 80006ba:	4822      	ldr	r0, [pc, #136]	@ (8000744 <main+0x110>)
 80006bc:	f002 fd64 	bl	8003188 <iprintf>
		  HAL_Delay(10);
 80006c0:	200a      	movs	r0, #10
 80006c2:	f000 fba1 	bl	8000e08 <HAL_Delay>
	  for(int i = 255;i > 0;i--){
 80006c6:	68bb      	ldr	r3, [r7, #8]
 80006c8:	3b01      	subs	r3, #1
 80006ca:	60bb      	str	r3, [r7, #8]
 80006cc:	68bb      	ldr	r3, [r7, #8]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	dce9      	bgt.n	80006a6 <main+0x72>
	  }
	  for(int i = 255;i > 0;i--){
 80006d2:	23ff      	movs	r3, #255	@ 0xff
 80006d4:	607b      	str	r3, [r7, #4]
 80006d6:	e012      	b.n	80006fe <main+0xca>
		  HAL_GPIO_WritePin(GPIOB, GPIO_Pin_7, 1);
 80006d8:	2201      	movs	r2, #1
 80006da:	2180      	movs	r1, #128	@ 0x80
 80006dc:	4818      	ldr	r0, [pc, #96]	@ (8000740 <main+0x10c>)
 80006de:	f000 fe31 	bl	8001344 <HAL_GPIO_WritePin>
		  __HAL_TIM_SET_COMPARE(&htim2,TIMCH_1,i);
 80006e2:	4b16      	ldr	r3, [pc, #88]	@ (800073c <main+0x108>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	687a      	ldr	r2, [r7, #4]
 80006e8:	635a      	str	r2, [r3, #52]	@ 0x34
		  printf("0 %d\r\n",i);
 80006ea:	6879      	ldr	r1, [r7, #4]
 80006ec:	4816      	ldr	r0, [pc, #88]	@ (8000748 <main+0x114>)
 80006ee:	f002 fd4b 	bl	8003188 <iprintf>
		  HAL_Delay(10);
 80006f2:	200a      	movs	r0, #10
 80006f4:	f000 fb88 	bl	8000e08 <HAL_Delay>
	  for(int i = 255;i > 0;i--){
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	3b01      	subs	r3, #1
 80006fc:	607b      	str	r3, [r7, #4]
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	2b00      	cmp	r3, #0
 8000702:	dce9      	bgt.n	80006d8 <main+0xa4>
	  }
	  for(int i = 0;i < 255;i++){
 8000704:	2300      	movs	r3, #0
 8000706:	603b      	str	r3, [r7, #0]
 8000708:	e012      	b.n	8000730 <main+0xfc>
		  HAL_GPIO_WritePin(GPIOB, GPIO_Pin_7, 1);
 800070a:	2201      	movs	r2, #1
 800070c:	2180      	movs	r1, #128	@ 0x80
 800070e:	480c      	ldr	r0, [pc, #48]	@ (8000740 <main+0x10c>)
 8000710:	f000 fe18 	bl	8001344 <HAL_GPIO_WritePin>
		  __HAL_TIM_SET_COMPARE(&htim2,TIMCH_1,i);
 8000714:	4b09      	ldr	r3, [pc, #36]	@ (800073c <main+0x108>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	683a      	ldr	r2, [r7, #0]
 800071a:	635a      	str	r2, [r3, #52]	@ 0x34
		  printf("0 %d\r\n",i);
 800071c:	6839      	ldr	r1, [r7, #0]
 800071e:	480a      	ldr	r0, [pc, #40]	@ (8000748 <main+0x114>)
 8000720:	f002 fd32 	bl	8003188 <iprintf>
		  HAL_Delay(10);
 8000724:	200a      	movs	r0, #10
 8000726:	f000 fb6f 	bl	8000e08 <HAL_Delay>
	  for(int i = 0;i < 255;i++){
 800072a:	683b      	ldr	r3, [r7, #0]
 800072c:	3301      	adds	r3, #1
 800072e:	603b      	str	r3, [r7, #0]
 8000730:	683b      	ldr	r3, [r7, #0]
 8000732:	2bfe      	cmp	r3, #254	@ 0xfe
 8000734:	dde9      	ble.n	800070a <main+0xd6>
	  HAL_TIM_PWM_Start(&htim2, TIMCH_1);
 8000736:	e78d      	b.n	8000654 <main+0x20>
 8000738:	200000d0 	.word	0x200000d0
 800073c:	20000088 	.word	0x20000088
 8000740:	40020400 	.word	0x40020400
 8000744:	08004000 	.word	0x08004000
 8000748:	08004008 	.word	0x08004008

0800074c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b094      	sub	sp, #80	@ 0x50
 8000750:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000752:	f107 031c 	add.w	r3, r7, #28
 8000756:	2234      	movs	r2, #52	@ 0x34
 8000758:	2100      	movs	r1, #0
 800075a:	4618      	mov	r0, r3
 800075c:	f002 fe25 	bl	80033aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000760:	f107 0308 	add.w	r3, r7, #8
 8000764:	2200      	movs	r2, #0
 8000766:	601a      	str	r2, [r3, #0]
 8000768:	605a      	str	r2, [r3, #4]
 800076a:	609a      	str	r2, [r3, #8]
 800076c:	60da      	str	r2, [r3, #12]
 800076e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000770:	2300      	movs	r3, #0
 8000772:	607b      	str	r3, [r7, #4]
 8000774:	4b23      	ldr	r3, [pc, #140]	@ (8000804 <SystemClock_Config+0xb8>)
 8000776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000778:	4a22      	ldr	r2, [pc, #136]	@ (8000804 <SystemClock_Config+0xb8>)
 800077a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800077e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000780:	4b20      	ldr	r3, [pc, #128]	@ (8000804 <SystemClock_Config+0xb8>)
 8000782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000784:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000788:	607b      	str	r3, [r7, #4]
 800078a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800078c:	2300      	movs	r3, #0
 800078e:	603b      	str	r3, [r7, #0]
 8000790:	4b1d      	ldr	r3, [pc, #116]	@ (8000808 <SystemClock_Config+0xbc>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000798:	4a1b      	ldr	r2, [pc, #108]	@ (8000808 <SystemClock_Config+0xbc>)
 800079a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800079e:	6013      	str	r3, [r2, #0]
 80007a0:	4b19      	ldr	r3, [pc, #100]	@ (8000808 <SystemClock_Config+0xbc>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007a8:	603b      	str	r3, [r7, #0]
 80007aa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007ac:	2302      	movs	r3, #2
 80007ae:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007b0:	2301      	movs	r3, #1
 80007b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007b4:	2310      	movs	r3, #16
 80007b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007b8:	2300      	movs	r3, #0
 80007ba:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007bc:	f107 031c 	add.w	r3, r7, #28
 80007c0:	4618      	mov	r0, r3
 80007c2:	f001 f89d 	bl	8001900 <HAL_RCC_OscConfig>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d001      	beq.n	80007d0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80007cc:	f000 f8ea 	bl	80009a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d0:	230f      	movs	r3, #15
 80007d2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007d4:	2300      	movs	r3, #0
 80007d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007d8:	2300      	movs	r3, #0
 80007da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007dc:	2300      	movs	r3, #0
 80007de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007e0:	2300      	movs	r3, #0
 80007e2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007e4:	f107 0308 	add.w	r3, r7, #8
 80007e8:	2100      	movs	r1, #0
 80007ea:	4618      	mov	r0, r3
 80007ec:	f000 fdc4 	bl	8001378 <HAL_RCC_ClockConfig>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d001      	beq.n	80007fa <SystemClock_Config+0xae>
  {
    Error_Handler();
 80007f6:	f000 f8d5 	bl	80009a4 <Error_Handler>
  }
}
 80007fa:	bf00      	nop
 80007fc:	3750      	adds	r7, #80	@ 0x50
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	40023800 	.word	0x40023800
 8000808:	40007000 	.word	0x40007000

0800080c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b08a      	sub	sp, #40	@ 0x28
 8000810:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000812:	f107 0320 	add.w	r3, r7, #32
 8000816:	2200      	movs	r2, #0
 8000818:	601a      	str	r2, [r3, #0]
 800081a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800081c:	1d3b      	adds	r3, r7, #4
 800081e:	2200      	movs	r2, #0
 8000820:	601a      	str	r2, [r3, #0]
 8000822:	605a      	str	r2, [r3, #4]
 8000824:	609a      	str	r2, [r3, #8]
 8000826:	60da      	str	r2, [r3, #12]
 8000828:	611a      	str	r2, [r3, #16]
 800082a:	615a      	str	r2, [r3, #20]
 800082c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800082e:	4b26      	ldr	r3, [pc, #152]	@ (80008c8 <MX_TIM2_Init+0xbc>)
 8000830:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000834:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4;
 8000836:	4b24      	ldr	r3, [pc, #144]	@ (80008c8 <MX_TIM2_Init+0xbc>)
 8000838:	2204      	movs	r2, #4
 800083a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800083c:	4b22      	ldr	r3, [pc, #136]	@ (80008c8 <MX_TIM2_Init+0xbc>)
 800083e:	2200      	movs	r2, #0
 8000840:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8000842:	4b21      	ldr	r3, [pc, #132]	@ (80008c8 <MX_TIM2_Init+0xbc>)
 8000844:	22ff      	movs	r2, #255	@ 0xff
 8000846:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000848:	4b1f      	ldr	r3, [pc, #124]	@ (80008c8 <MX_TIM2_Init+0xbc>)
 800084a:	2200      	movs	r2, #0
 800084c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800084e:	4b1e      	ldr	r3, [pc, #120]	@ (80008c8 <MX_TIM2_Init+0xbc>)
 8000850:	2200      	movs	r2, #0
 8000852:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000854:	481c      	ldr	r0, [pc, #112]	@ (80008c8 <MX_TIM2_Init+0xbc>)
 8000856:	f001 faf1 	bl	8001e3c <HAL_TIM_PWM_Init>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8000860:	f000 f8a0 	bl	80009a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000864:	2300      	movs	r3, #0
 8000866:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000868:	2300      	movs	r3, #0
 800086a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800086c:	f107 0320 	add.w	r3, r7, #32
 8000870:	4619      	mov	r1, r3
 8000872:	4815      	ldr	r0, [pc, #84]	@ (80008c8 <MX_TIM2_Init+0xbc>)
 8000874:	f001 ff3e 	bl	80026f4 <HAL_TIMEx_MasterConfigSynchronization>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 800087e:	f000 f891 	bl	80009a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000882:	2360      	movs	r3, #96	@ 0x60
 8000884:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000886:	2300      	movs	r3, #0
 8000888:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800088a:	2300      	movs	r3, #0
 800088c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800088e:	2300      	movs	r3, #0
 8000890:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000892:	1d3b      	adds	r3, r7, #4
 8000894:	2200      	movs	r2, #0
 8000896:	4619      	mov	r1, r3
 8000898:	480b      	ldr	r0, [pc, #44]	@ (80008c8 <MX_TIM2_Init+0xbc>)
 800089a:	f001 fbe7 	bl	800206c <HAL_TIM_PWM_ConfigChannel>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80008a4:	f000 f87e 	bl	80009a4 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim2, TIM_CHANNEL_1);
 80008a8:	4b07      	ldr	r3, [pc, #28]	@ (80008c8 <MX_TIM2_Init+0xbc>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	699a      	ldr	r2, [r3, #24]
 80008ae:	4b06      	ldr	r3, [pc, #24]	@ (80008c8 <MX_TIM2_Init+0xbc>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	f022 0208 	bic.w	r2, r2, #8
 80008b6:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80008b8:	4803      	ldr	r0, [pc, #12]	@ (80008c8 <MX_TIM2_Init+0xbc>)
 80008ba:	f000 f8c1 	bl	8000a40 <HAL_TIM_MspPostInit>

}
 80008be:	bf00      	nop
 80008c0:	3728      	adds	r7, #40	@ 0x28
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	20000088 	.word	0x20000088

080008cc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008d0:	4b11      	ldr	r3, [pc, #68]	@ (8000918 <MX_USART2_UART_Init+0x4c>)
 80008d2:	4a12      	ldr	r2, [pc, #72]	@ (800091c <MX_USART2_UART_Init+0x50>)
 80008d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80008d6:	4b10      	ldr	r3, [pc, #64]	@ (8000918 <MX_USART2_UART_Init+0x4c>)
 80008d8:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80008dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008de:	4b0e      	ldr	r3, [pc, #56]	@ (8000918 <MX_USART2_UART_Init+0x4c>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000918 <MX_USART2_UART_Init+0x4c>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000918 <MX_USART2_UART_Init+0x4c>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008f0:	4b09      	ldr	r3, [pc, #36]	@ (8000918 <MX_USART2_UART_Init+0x4c>)
 80008f2:	220c      	movs	r2, #12
 80008f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008f6:	4b08      	ldr	r3, [pc, #32]	@ (8000918 <MX_USART2_UART_Init+0x4c>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008fc:	4b06      	ldr	r3, [pc, #24]	@ (8000918 <MX_USART2_UART_Init+0x4c>)
 80008fe:	2200      	movs	r2, #0
 8000900:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000902:	4805      	ldr	r0, [pc, #20]	@ (8000918 <MX_USART2_UART_Init+0x4c>)
 8000904:	f001 ff72 	bl	80027ec <HAL_UART_Init>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800090e:	f000 f849 	bl	80009a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000912:	bf00      	nop
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	200000d0 	.word	0x200000d0
 800091c:	40004400 	.word	0x40004400

08000920 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b088      	sub	sp, #32
 8000924:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000926:	f107 030c 	add.w	r3, r7, #12
 800092a:	2200      	movs	r2, #0
 800092c:	601a      	str	r2, [r3, #0]
 800092e:	605a      	str	r2, [r3, #4]
 8000930:	609a      	str	r2, [r3, #8]
 8000932:	60da      	str	r2, [r3, #12]
 8000934:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000936:	2300      	movs	r3, #0
 8000938:	60bb      	str	r3, [r7, #8]
 800093a:	4b18      	ldr	r3, [pc, #96]	@ (800099c <MX_GPIO_Init+0x7c>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093e:	4a17      	ldr	r2, [pc, #92]	@ (800099c <MX_GPIO_Init+0x7c>)
 8000940:	f043 0301 	orr.w	r3, r3, #1
 8000944:	6313      	str	r3, [r2, #48]	@ 0x30
 8000946:	4b15      	ldr	r3, [pc, #84]	@ (800099c <MX_GPIO_Init+0x7c>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094a:	f003 0301 	and.w	r3, r3, #1
 800094e:	60bb      	str	r3, [r7, #8]
 8000950:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000952:	2300      	movs	r3, #0
 8000954:	607b      	str	r3, [r7, #4]
 8000956:	4b11      	ldr	r3, [pc, #68]	@ (800099c <MX_GPIO_Init+0x7c>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095a:	4a10      	ldr	r2, [pc, #64]	@ (800099c <MX_GPIO_Init+0x7c>)
 800095c:	f043 0302 	orr.w	r3, r3, #2
 8000960:	6313      	str	r3, [r2, #48]	@ 0x30
 8000962:	4b0e      	ldr	r3, [pc, #56]	@ (800099c <MX_GPIO_Init+0x7c>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000966:	f003 0302 	and.w	r3, r3, #2
 800096a:	607b      	str	r3, [r7, #4]
 800096c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 800096e:	2200      	movs	r2, #0
 8000970:	2180      	movs	r1, #128	@ 0x80
 8000972:	480b      	ldr	r0, [pc, #44]	@ (80009a0 <MX_GPIO_Init+0x80>)
 8000974:	f000 fce6 	bl	8001344 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000978:	2380      	movs	r3, #128	@ 0x80
 800097a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800097c:	2301      	movs	r3, #1
 800097e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000980:	2300      	movs	r3, #0
 8000982:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000984:	2300      	movs	r3, #0
 8000986:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000988:	f107 030c 	add.w	r3, r7, #12
 800098c:	4619      	mov	r1, r3
 800098e:	4804      	ldr	r0, [pc, #16]	@ (80009a0 <MX_GPIO_Init+0x80>)
 8000990:	f000 fb44 	bl	800101c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000994:	bf00      	nop
 8000996:	3720      	adds	r7, #32
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}
 800099c:	40023800 	.word	0x40023800
 80009a0:	40020400 	.word	0x40020400

080009a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009a8:	b672      	cpsid	i
}
 80009aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009ac:	bf00      	nop
 80009ae:	e7fd      	b.n	80009ac <Error_Handler+0x8>

080009b0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b083      	sub	sp, #12
 80009b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	607b      	str	r3, [r7, #4]
 80009ba:	4b10      	ldr	r3, [pc, #64]	@ (80009fc <HAL_MspInit+0x4c>)
 80009bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009be:	4a0f      	ldr	r2, [pc, #60]	@ (80009fc <HAL_MspInit+0x4c>)
 80009c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80009c6:	4b0d      	ldr	r3, [pc, #52]	@ (80009fc <HAL_MspInit+0x4c>)
 80009c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009ce:	607b      	str	r3, [r7, #4]
 80009d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009d2:	2300      	movs	r3, #0
 80009d4:	603b      	str	r3, [r7, #0]
 80009d6:	4b09      	ldr	r3, [pc, #36]	@ (80009fc <HAL_MspInit+0x4c>)
 80009d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009da:	4a08      	ldr	r2, [pc, #32]	@ (80009fc <HAL_MspInit+0x4c>)
 80009dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80009e2:	4b06      	ldr	r3, [pc, #24]	@ (80009fc <HAL_MspInit+0x4c>)
 80009e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009ea:	603b      	str	r3, [r7, #0]
 80009ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ee:	bf00      	nop
 80009f0:	370c      	adds	r7, #12
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop
 80009fc:	40023800 	.word	0x40023800

08000a00 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b085      	sub	sp, #20
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000a10:	d10d      	bne.n	8000a2e <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000a12:	2300      	movs	r3, #0
 8000a14:	60fb      	str	r3, [r7, #12]
 8000a16:	4b09      	ldr	r3, [pc, #36]	@ (8000a3c <HAL_TIM_PWM_MspInit+0x3c>)
 8000a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a1a:	4a08      	ldr	r2, [pc, #32]	@ (8000a3c <HAL_TIM_PWM_MspInit+0x3c>)
 8000a1c:	f043 0301 	orr.w	r3, r3, #1
 8000a20:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a22:	4b06      	ldr	r3, [pc, #24]	@ (8000a3c <HAL_TIM_PWM_MspInit+0x3c>)
 8000a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a26:	f003 0301 	and.w	r3, r3, #1
 8000a2a:	60fb      	str	r3, [r7, #12]
 8000a2c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000a2e:	bf00      	nop
 8000a30:	3714      	adds	r7, #20
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	40023800 	.word	0x40023800

08000a40 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b088      	sub	sp, #32
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a48:	f107 030c 	add.w	r3, r7, #12
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	601a      	str	r2, [r3, #0]
 8000a50:	605a      	str	r2, [r3, #4]
 8000a52:	609a      	str	r2, [r3, #8]
 8000a54:	60da      	str	r2, [r3, #12]
 8000a56:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000a60:	d11e      	bne.n	8000aa0 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a62:	2300      	movs	r3, #0
 8000a64:	60bb      	str	r3, [r7, #8]
 8000a66:	4b10      	ldr	r3, [pc, #64]	@ (8000aa8 <HAL_TIM_MspPostInit+0x68>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6a:	4a0f      	ldr	r2, [pc, #60]	@ (8000aa8 <HAL_TIM_MspPostInit+0x68>)
 8000a6c:	f043 0301 	orr.w	r3, r3, #1
 8000a70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a72:	4b0d      	ldr	r3, [pc, #52]	@ (8000aa8 <HAL_TIM_MspPostInit+0x68>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a76:	f003 0301 	and.w	r3, r3, #1
 8000a7a:	60bb      	str	r3, [r7, #8]
 8000a7c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000a7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000a82:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a84:	2302      	movs	r3, #2
 8000a86:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000a90:	2301      	movs	r3, #1
 8000a92:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a94:	f107 030c 	add.w	r3, r7, #12
 8000a98:	4619      	mov	r1, r3
 8000a9a:	4804      	ldr	r0, [pc, #16]	@ (8000aac <HAL_TIM_MspPostInit+0x6c>)
 8000a9c:	f000 fabe 	bl	800101c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000aa0:	bf00      	nop
 8000aa2:	3720      	adds	r7, #32
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	40023800 	.word	0x40023800
 8000aac:	40020000 	.word	0x40020000

08000ab0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b08a      	sub	sp, #40	@ 0x28
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab8:	f107 0314 	add.w	r3, r7, #20
 8000abc:	2200      	movs	r2, #0
 8000abe:	601a      	str	r2, [r3, #0]
 8000ac0:	605a      	str	r2, [r3, #4]
 8000ac2:	609a      	str	r2, [r3, #8]
 8000ac4:	60da      	str	r2, [r3, #12]
 8000ac6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a19      	ldr	r2, [pc, #100]	@ (8000b34 <HAL_UART_MspInit+0x84>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d12b      	bne.n	8000b2a <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	613b      	str	r3, [r7, #16]
 8000ad6:	4b18      	ldr	r3, [pc, #96]	@ (8000b38 <HAL_UART_MspInit+0x88>)
 8000ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ada:	4a17      	ldr	r2, [pc, #92]	@ (8000b38 <HAL_UART_MspInit+0x88>)
 8000adc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ae0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ae2:	4b15      	ldr	r3, [pc, #84]	@ (8000b38 <HAL_UART_MspInit+0x88>)
 8000ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ae6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000aea:	613b      	str	r3, [r7, #16]
 8000aec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aee:	2300      	movs	r3, #0
 8000af0:	60fb      	str	r3, [r7, #12]
 8000af2:	4b11      	ldr	r3, [pc, #68]	@ (8000b38 <HAL_UART_MspInit+0x88>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af6:	4a10      	ldr	r2, [pc, #64]	@ (8000b38 <HAL_UART_MspInit+0x88>)
 8000af8:	f043 0301 	orr.w	r3, r3, #1
 8000afc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000afe:	4b0e      	ldr	r3, [pc, #56]	@ (8000b38 <HAL_UART_MspInit+0x88>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b02:	f003 0301 	and.w	r3, r3, #1
 8000b06:	60fb      	str	r3, [r7, #12]
 8000b08:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b0a:	230c      	movs	r3, #12
 8000b0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b0e:	2302      	movs	r3, #2
 8000b10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b12:	2300      	movs	r3, #0
 8000b14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b16:	2303      	movs	r3, #3
 8000b18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b1a:	2307      	movs	r3, #7
 8000b1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b1e:	f107 0314 	add.w	r3, r7, #20
 8000b22:	4619      	mov	r1, r3
 8000b24:	4805      	ldr	r0, [pc, #20]	@ (8000b3c <HAL_UART_MspInit+0x8c>)
 8000b26:	f000 fa79 	bl	800101c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b2a:	bf00      	nop
 8000b2c:	3728      	adds	r7, #40	@ 0x28
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	40004400 	.word	0x40004400
 8000b38:	40023800 	.word	0x40023800
 8000b3c:	40020000 	.word	0x40020000

08000b40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b44:	bf00      	nop
 8000b46:	e7fd      	b.n	8000b44 <NMI_Handler+0x4>

08000b48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b4c:	bf00      	nop
 8000b4e:	e7fd      	b.n	8000b4c <HardFault_Handler+0x4>

08000b50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b54:	bf00      	nop
 8000b56:	e7fd      	b.n	8000b54 <MemManage_Handler+0x4>

08000b58 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b5c:	bf00      	nop
 8000b5e:	e7fd      	b.n	8000b5c <BusFault_Handler+0x4>

08000b60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b64:	bf00      	nop
 8000b66:	e7fd      	b.n	8000b64 <UsageFault_Handler+0x4>

08000b68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b6c:	bf00      	nop
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr

08000b76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b76:	b480      	push	{r7}
 8000b78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b7a:	bf00      	nop
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr

08000b84 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b88:	bf00      	nop
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr

08000b92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b92:	b580      	push	{r7, lr}
 8000b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b96:	f000 f917 	bl	8000dc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b9a:	bf00      	nop
 8000b9c:	bd80      	pop	{r7, pc}

08000b9e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b9e:	b580      	push	{r7, lr}
 8000ba0:	b086      	sub	sp, #24
 8000ba2:	af00      	add	r7, sp, #0
 8000ba4:	60f8      	str	r0, [r7, #12]
 8000ba6:	60b9      	str	r1, [r7, #8]
 8000ba8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000baa:	2300      	movs	r3, #0
 8000bac:	617b      	str	r3, [r7, #20]
 8000bae:	e00a      	b.n	8000bc6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bb0:	f3af 8000 	nop.w
 8000bb4:	4601      	mov	r1, r0
 8000bb6:	68bb      	ldr	r3, [r7, #8]
 8000bb8:	1c5a      	adds	r2, r3, #1
 8000bba:	60ba      	str	r2, [r7, #8]
 8000bbc:	b2ca      	uxtb	r2, r1
 8000bbe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bc0:	697b      	ldr	r3, [r7, #20]
 8000bc2:	3301      	adds	r3, #1
 8000bc4:	617b      	str	r3, [r7, #20]
 8000bc6:	697a      	ldr	r2, [r7, #20]
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	429a      	cmp	r2, r3
 8000bcc:	dbf0      	blt.n	8000bb0 <_read+0x12>
  }

  return len;
 8000bce:	687b      	ldr	r3, [r7, #4]
}
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	3718      	adds	r7, #24
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}

08000bd8 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b083      	sub	sp, #12
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000be0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	370c      	adds	r7, #12
 8000be8:	46bd      	mov	sp, r7
 8000bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bee:	4770      	bx	lr

08000bf0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b083      	sub	sp, #12
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
 8000bf8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c00:	605a      	str	r2, [r3, #4]
  return 0;
 8000c02:	2300      	movs	r3, #0
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	370c      	adds	r7, #12
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr

08000c10 <_isatty>:

int _isatty(int file)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c18:	2301      	movs	r3, #1
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	370c      	adds	r7, #12
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr

08000c26 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c26:	b480      	push	{r7}
 8000c28:	b085      	sub	sp, #20
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	60f8      	str	r0, [r7, #12]
 8000c2e:	60b9      	str	r1, [r7, #8]
 8000c30:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c32:	2300      	movs	r3, #0
}
 8000c34:	4618      	mov	r0, r3
 8000c36:	3714      	adds	r7, #20
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr

08000c40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b086      	sub	sp, #24
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c48:	4a14      	ldr	r2, [pc, #80]	@ (8000c9c <_sbrk+0x5c>)
 8000c4a:	4b15      	ldr	r3, [pc, #84]	@ (8000ca0 <_sbrk+0x60>)
 8000c4c:	1ad3      	subs	r3, r2, r3
 8000c4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c54:	4b13      	ldr	r3, [pc, #76]	@ (8000ca4 <_sbrk+0x64>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d102      	bne.n	8000c62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c5c:	4b11      	ldr	r3, [pc, #68]	@ (8000ca4 <_sbrk+0x64>)
 8000c5e:	4a12      	ldr	r2, [pc, #72]	@ (8000ca8 <_sbrk+0x68>)
 8000c60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c62:	4b10      	ldr	r3, [pc, #64]	@ (8000ca4 <_sbrk+0x64>)
 8000c64:	681a      	ldr	r2, [r3, #0]
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	4413      	add	r3, r2
 8000c6a:	693a      	ldr	r2, [r7, #16]
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	d207      	bcs.n	8000c80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c70:	f002 fbea 	bl	8003448 <__errno>
 8000c74:	4603      	mov	r3, r0
 8000c76:	220c      	movs	r2, #12
 8000c78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c7e:	e009      	b.n	8000c94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c80:	4b08      	ldr	r3, [pc, #32]	@ (8000ca4 <_sbrk+0x64>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c86:	4b07      	ldr	r3, [pc, #28]	@ (8000ca4 <_sbrk+0x64>)
 8000c88:	681a      	ldr	r2, [r3, #0]
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	4413      	add	r3, r2
 8000c8e:	4a05      	ldr	r2, [pc, #20]	@ (8000ca4 <_sbrk+0x64>)
 8000c90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c92:	68fb      	ldr	r3, [r7, #12]
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	3718      	adds	r7, #24
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	20020000 	.word	0x20020000
 8000ca0:	00000400 	.word	0x00000400
 8000ca4:	20000118 	.word	0x20000118
 8000ca8:	20000270 	.word	0x20000270

08000cac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cb0:	4b06      	ldr	r3, [pc, #24]	@ (8000ccc <SystemInit+0x20>)
 8000cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cb6:	4a05      	ldr	r2, [pc, #20]	@ (8000ccc <SystemInit+0x20>)
 8000cb8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cbc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cc0:	bf00      	nop
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	e000ed00 	.word	0xe000ed00

08000cd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000cd0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d08 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000cd4:	f7ff ffea 	bl	8000cac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cd8:	480c      	ldr	r0, [pc, #48]	@ (8000d0c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000cda:	490d      	ldr	r1, [pc, #52]	@ (8000d10 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000cdc:	4a0d      	ldr	r2, [pc, #52]	@ (8000d14 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000cde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ce0:	e002      	b.n	8000ce8 <LoopCopyDataInit>

08000ce2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ce2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ce4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ce6:	3304      	adds	r3, #4

08000ce8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ce8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cec:	d3f9      	bcc.n	8000ce2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cee:	4a0a      	ldr	r2, [pc, #40]	@ (8000d18 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000cf0:	4c0a      	ldr	r4, [pc, #40]	@ (8000d1c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000cf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cf4:	e001      	b.n	8000cfa <LoopFillZerobss>

08000cf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cf8:	3204      	adds	r2, #4

08000cfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cfc:	d3fb      	bcc.n	8000cf6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000cfe:	f002 fba9 	bl	8003454 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d02:	f7ff fc97 	bl	8000634 <main>
  bx  lr    
 8000d06:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000d08:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d10:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d14:	0800406c 	.word	0x0800406c
  ldr r2, =_sbss
 8000d18:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000d1c:	2000026c 	.word	0x2000026c

08000d20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d20:	e7fe      	b.n	8000d20 <ADC_IRQHandler>
	...

08000d24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d28:	4b0e      	ldr	r3, [pc, #56]	@ (8000d64 <HAL_Init+0x40>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a0d      	ldr	r2, [pc, #52]	@ (8000d64 <HAL_Init+0x40>)
 8000d2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d34:	4b0b      	ldr	r3, [pc, #44]	@ (8000d64 <HAL_Init+0x40>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a0a      	ldr	r2, [pc, #40]	@ (8000d64 <HAL_Init+0x40>)
 8000d3a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d40:	4b08      	ldr	r3, [pc, #32]	@ (8000d64 <HAL_Init+0x40>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a07      	ldr	r2, [pc, #28]	@ (8000d64 <HAL_Init+0x40>)
 8000d46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d4c:	2003      	movs	r0, #3
 8000d4e:	f000 f931 	bl	8000fb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d52:	200f      	movs	r0, #15
 8000d54:	f000 f808 	bl	8000d68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d58:	f7ff fe2a 	bl	80009b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d5c:	2300      	movs	r3, #0
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	40023c00 	.word	0x40023c00

08000d68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d70:	4b12      	ldr	r3, [pc, #72]	@ (8000dbc <HAL_InitTick+0x54>)
 8000d72:	681a      	ldr	r2, [r3, #0]
 8000d74:	4b12      	ldr	r3, [pc, #72]	@ (8000dc0 <HAL_InitTick+0x58>)
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	4619      	mov	r1, r3
 8000d7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d82:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d86:	4618      	mov	r0, r3
 8000d88:	f000 f93b 	bl	8001002 <HAL_SYSTICK_Config>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d001      	beq.n	8000d96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d92:	2301      	movs	r3, #1
 8000d94:	e00e      	b.n	8000db4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	2b0f      	cmp	r3, #15
 8000d9a:	d80a      	bhi.n	8000db2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	6879      	ldr	r1, [r7, #4]
 8000da0:	f04f 30ff 	mov.w	r0, #4294967295
 8000da4:	f000 f911 	bl	8000fca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000da8:	4a06      	ldr	r2, [pc, #24]	@ (8000dc4 <HAL_InitTick+0x5c>)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dae:	2300      	movs	r3, #0
 8000db0:	e000      	b.n	8000db4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000db2:	2301      	movs	r3, #1
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	3708      	adds	r7, #8
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	20000000 	.word	0x20000000
 8000dc0:	20000008 	.word	0x20000008
 8000dc4:	20000004 	.word	0x20000004

08000dc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dcc:	4b06      	ldr	r3, [pc, #24]	@ (8000de8 <HAL_IncTick+0x20>)
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	461a      	mov	r2, r3
 8000dd2:	4b06      	ldr	r3, [pc, #24]	@ (8000dec <HAL_IncTick+0x24>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	4413      	add	r3, r2
 8000dd8:	4a04      	ldr	r2, [pc, #16]	@ (8000dec <HAL_IncTick+0x24>)
 8000dda:	6013      	str	r3, [r2, #0]
}
 8000ddc:	bf00      	nop
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop
 8000de8:	20000008 	.word	0x20000008
 8000dec:	2000011c 	.word	0x2000011c

08000df0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  return uwTick;
 8000df4:	4b03      	ldr	r3, [pc, #12]	@ (8000e04 <HAL_GetTick+0x14>)
 8000df6:	681b      	ldr	r3, [r3, #0]
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	2000011c 	.word	0x2000011c

08000e08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b084      	sub	sp, #16
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e10:	f7ff ffee 	bl	8000df0 <HAL_GetTick>
 8000e14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e20:	d005      	beq.n	8000e2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e22:	4b0a      	ldr	r3, [pc, #40]	@ (8000e4c <HAL_Delay+0x44>)
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	461a      	mov	r2, r3
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	4413      	add	r3, r2
 8000e2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e2e:	bf00      	nop
 8000e30:	f7ff ffde 	bl	8000df0 <HAL_GetTick>
 8000e34:	4602      	mov	r2, r0
 8000e36:	68bb      	ldr	r3, [r7, #8]
 8000e38:	1ad3      	subs	r3, r2, r3
 8000e3a:	68fa      	ldr	r2, [r7, #12]
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	d8f7      	bhi.n	8000e30 <HAL_Delay+0x28>
  {
  }
}
 8000e40:	bf00      	nop
 8000e42:	bf00      	nop
 8000e44:	3710      	adds	r7, #16
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	20000008 	.word	0x20000008

08000e50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b085      	sub	sp, #20
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	f003 0307 	and.w	r3, r3, #7
 8000e5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e60:	4b0c      	ldr	r3, [pc, #48]	@ (8000e94 <__NVIC_SetPriorityGrouping+0x44>)
 8000e62:	68db      	ldr	r3, [r3, #12]
 8000e64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e66:	68ba      	ldr	r2, [r7, #8]
 8000e68:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e78:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e82:	4a04      	ldr	r2, [pc, #16]	@ (8000e94 <__NVIC_SetPriorityGrouping+0x44>)
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	60d3      	str	r3, [r2, #12]
}
 8000e88:	bf00      	nop
 8000e8a:	3714      	adds	r7, #20
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e92:	4770      	bx	lr
 8000e94:	e000ed00 	.word	0xe000ed00

08000e98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e9c:	4b04      	ldr	r3, [pc, #16]	@ (8000eb0 <__NVIC_GetPriorityGrouping+0x18>)
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	0a1b      	lsrs	r3, r3, #8
 8000ea2:	f003 0307 	and.w	r3, r3, #7
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eae:	4770      	bx	lr
 8000eb0:	e000ed00 	.word	0xe000ed00

08000eb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	4603      	mov	r3, r0
 8000ebc:	6039      	str	r1, [r7, #0]
 8000ebe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	db0a      	blt.n	8000ede <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	b2da      	uxtb	r2, r3
 8000ecc:	490c      	ldr	r1, [pc, #48]	@ (8000f00 <__NVIC_SetPriority+0x4c>)
 8000ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed2:	0112      	lsls	r2, r2, #4
 8000ed4:	b2d2      	uxtb	r2, r2
 8000ed6:	440b      	add	r3, r1
 8000ed8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000edc:	e00a      	b.n	8000ef4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	b2da      	uxtb	r2, r3
 8000ee2:	4908      	ldr	r1, [pc, #32]	@ (8000f04 <__NVIC_SetPriority+0x50>)
 8000ee4:	79fb      	ldrb	r3, [r7, #7]
 8000ee6:	f003 030f 	and.w	r3, r3, #15
 8000eea:	3b04      	subs	r3, #4
 8000eec:	0112      	lsls	r2, r2, #4
 8000eee:	b2d2      	uxtb	r2, r2
 8000ef0:	440b      	add	r3, r1
 8000ef2:	761a      	strb	r2, [r3, #24]
}
 8000ef4:	bf00      	nop
 8000ef6:	370c      	adds	r7, #12
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr
 8000f00:	e000e100 	.word	0xe000e100
 8000f04:	e000ed00 	.word	0xe000ed00

08000f08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b089      	sub	sp, #36	@ 0x24
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	60f8      	str	r0, [r7, #12]
 8000f10:	60b9      	str	r1, [r7, #8]
 8000f12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	f003 0307 	and.w	r3, r3, #7
 8000f1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f1c:	69fb      	ldr	r3, [r7, #28]
 8000f1e:	f1c3 0307 	rsb	r3, r3, #7
 8000f22:	2b04      	cmp	r3, #4
 8000f24:	bf28      	it	cs
 8000f26:	2304      	movcs	r3, #4
 8000f28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f2a:	69fb      	ldr	r3, [r7, #28]
 8000f2c:	3304      	adds	r3, #4
 8000f2e:	2b06      	cmp	r3, #6
 8000f30:	d902      	bls.n	8000f38 <NVIC_EncodePriority+0x30>
 8000f32:	69fb      	ldr	r3, [r7, #28]
 8000f34:	3b03      	subs	r3, #3
 8000f36:	e000      	b.n	8000f3a <NVIC_EncodePriority+0x32>
 8000f38:	2300      	movs	r3, #0
 8000f3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f3c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f40:	69bb      	ldr	r3, [r7, #24]
 8000f42:	fa02 f303 	lsl.w	r3, r2, r3
 8000f46:	43da      	mvns	r2, r3
 8000f48:	68bb      	ldr	r3, [r7, #8]
 8000f4a:	401a      	ands	r2, r3
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f50:	f04f 31ff 	mov.w	r1, #4294967295
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	fa01 f303 	lsl.w	r3, r1, r3
 8000f5a:	43d9      	mvns	r1, r3
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f60:	4313      	orrs	r3, r2
         );
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	3724      	adds	r7, #36	@ 0x24
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
	...

08000f70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	3b01      	subs	r3, #1
 8000f7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f80:	d301      	bcc.n	8000f86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f82:	2301      	movs	r3, #1
 8000f84:	e00f      	b.n	8000fa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f86:	4a0a      	ldr	r2, [pc, #40]	@ (8000fb0 <SysTick_Config+0x40>)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	3b01      	subs	r3, #1
 8000f8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f8e:	210f      	movs	r1, #15
 8000f90:	f04f 30ff 	mov.w	r0, #4294967295
 8000f94:	f7ff ff8e 	bl	8000eb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f98:	4b05      	ldr	r3, [pc, #20]	@ (8000fb0 <SysTick_Config+0x40>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f9e:	4b04      	ldr	r3, [pc, #16]	@ (8000fb0 <SysTick_Config+0x40>)
 8000fa0:	2207      	movs	r2, #7
 8000fa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fa4:	2300      	movs	r3, #0
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	e000e010 	.word	0xe000e010

08000fb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fbc:	6878      	ldr	r0, [r7, #4]
 8000fbe:	f7ff ff47 	bl	8000e50 <__NVIC_SetPriorityGrouping>
}
 8000fc2:	bf00      	nop
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fca:	b580      	push	{r7, lr}
 8000fcc:	b086      	sub	sp, #24
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	60b9      	str	r1, [r7, #8]
 8000fd4:	607a      	str	r2, [r7, #4]
 8000fd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fdc:	f7ff ff5c 	bl	8000e98 <__NVIC_GetPriorityGrouping>
 8000fe0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fe2:	687a      	ldr	r2, [r7, #4]
 8000fe4:	68b9      	ldr	r1, [r7, #8]
 8000fe6:	6978      	ldr	r0, [r7, #20]
 8000fe8:	f7ff ff8e 	bl	8000f08 <NVIC_EncodePriority>
 8000fec:	4602      	mov	r2, r0
 8000fee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ff2:	4611      	mov	r1, r2
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f7ff ff5d 	bl	8000eb4 <__NVIC_SetPriority>
}
 8000ffa:	bf00      	nop
 8000ffc:	3718      	adds	r7, #24
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}

08001002 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001002:	b580      	push	{r7, lr}
 8001004:	b082      	sub	sp, #8
 8001006:	af00      	add	r7, sp, #0
 8001008:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800100a:	6878      	ldr	r0, [r7, #4]
 800100c:	f7ff ffb0 	bl	8000f70 <SysTick_Config>
 8001010:	4603      	mov	r3, r0
}
 8001012:	4618      	mov	r0, r3
 8001014:	3708      	adds	r7, #8
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
	...

0800101c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800101c:	b480      	push	{r7}
 800101e:	b089      	sub	sp, #36	@ 0x24
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001026:	2300      	movs	r3, #0
 8001028:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800102a:	2300      	movs	r3, #0
 800102c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800102e:	2300      	movs	r3, #0
 8001030:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001032:	2300      	movs	r3, #0
 8001034:	61fb      	str	r3, [r7, #28]
 8001036:	e165      	b.n	8001304 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001038:	2201      	movs	r2, #1
 800103a:	69fb      	ldr	r3, [r7, #28]
 800103c:	fa02 f303 	lsl.w	r3, r2, r3
 8001040:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	697a      	ldr	r2, [r7, #20]
 8001048:	4013      	ands	r3, r2
 800104a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800104c:	693a      	ldr	r2, [r7, #16]
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	429a      	cmp	r2, r3
 8001052:	f040 8154 	bne.w	80012fe <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	f003 0303 	and.w	r3, r3, #3
 800105e:	2b01      	cmp	r3, #1
 8001060:	d005      	beq.n	800106e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800106a:	2b02      	cmp	r3, #2
 800106c:	d130      	bne.n	80010d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001074:	69fb      	ldr	r3, [r7, #28]
 8001076:	005b      	lsls	r3, r3, #1
 8001078:	2203      	movs	r2, #3
 800107a:	fa02 f303 	lsl.w	r3, r2, r3
 800107e:	43db      	mvns	r3, r3
 8001080:	69ba      	ldr	r2, [r7, #24]
 8001082:	4013      	ands	r3, r2
 8001084:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	68da      	ldr	r2, [r3, #12]
 800108a:	69fb      	ldr	r3, [r7, #28]
 800108c:	005b      	lsls	r3, r3, #1
 800108e:	fa02 f303 	lsl.w	r3, r2, r3
 8001092:	69ba      	ldr	r2, [r7, #24]
 8001094:	4313      	orrs	r3, r2
 8001096:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	69ba      	ldr	r2, [r7, #24]
 800109c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010a4:	2201      	movs	r2, #1
 80010a6:	69fb      	ldr	r3, [r7, #28]
 80010a8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ac:	43db      	mvns	r3, r3
 80010ae:	69ba      	ldr	r2, [r7, #24]
 80010b0:	4013      	ands	r3, r2
 80010b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	091b      	lsrs	r3, r3, #4
 80010ba:	f003 0201 	and.w	r2, r3, #1
 80010be:	69fb      	ldr	r3, [r7, #28]
 80010c0:	fa02 f303 	lsl.w	r3, r2, r3
 80010c4:	69ba      	ldr	r2, [r7, #24]
 80010c6:	4313      	orrs	r3, r2
 80010c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	f003 0303 	and.w	r3, r3, #3
 80010d8:	2b03      	cmp	r3, #3
 80010da:	d017      	beq.n	800110c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	68db      	ldr	r3, [r3, #12]
 80010e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	005b      	lsls	r3, r3, #1
 80010e6:	2203      	movs	r2, #3
 80010e8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ec:	43db      	mvns	r3, r3
 80010ee:	69ba      	ldr	r2, [r7, #24]
 80010f0:	4013      	ands	r3, r2
 80010f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	689a      	ldr	r2, [r3, #8]
 80010f8:	69fb      	ldr	r3, [r7, #28]
 80010fa:	005b      	lsls	r3, r3, #1
 80010fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001100:	69ba      	ldr	r2, [r7, #24]
 8001102:	4313      	orrs	r3, r2
 8001104:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	69ba      	ldr	r2, [r7, #24]
 800110a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	f003 0303 	and.w	r3, r3, #3
 8001114:	2b02      	cmp	r3, #2
 8001116:	d123      	bne.n	8001160 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001118:	69fb      	ldr	r3, [r7, #28]
 800111a:	08da      	lsrs	r2, r3, #3
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	3208      	adds	r2, #8
 8001120:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001124:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001126:	69fb      	ldr	r3, [r7, #28]
 8001128:	f003 0307 	and.w	r3, r3, #7
 800112c:	009b      	lsls	r3, r3, #2
 800112e:	220f      	movs	r2, #15
 8001130:	fa02 f303 	lsl.w	r3, r2, r3
 8001134:	43db      	mvns	r3, r3
 8001136:	69ba      	ldr	r2, [r7, #24]
 8001138:	4013      	ands	r3, r2
 800113a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	691a      	ldr	r2, [r3, #16]
 8001140:	69fb      	ldr	r3, [r7, #28]
 8001142:	f003 0307 	and.w	r3, r3, #7
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	fa02 f303 	lsl.w	r3, r2, r3
 800114c:	69ba      	ldr	r2, [r7, #24]
 800114e:	4313      	orrs	r3, r2
 8001150:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	08da      	lsrs	r2, r3, #3
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	3208      	adds	r2, #8
 800115a:	69b9      	ldr	r1, [r7, #24]
 800115c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001166:	69fb      	ldr	r3, [r7, #28]
 8001168:	005b      	lsls	r3, r3, #1
 800116a:	2203      	movs	r2, #3
 800116c:	fa02 f303 	lsl.w	r3, r2, r3
 8001170:	43db      	mvns	r3, r3
 8001172:	69ba      	ldr	r2, [r7, #24]
 8001174:	4013      	ands	r3, r2
 8001176:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f003 0203 	and.w	r2, r3, #3
 8001180:	69fb      	ldr	r3, [r7, #28]
 8001182:	005b      	lsls	r3, r3, #1
 8001184:	fa02 f303 	lsl.w	r3, r2, r3
 8001188:	69ba      	ldr	r2, [r7, #24]
 800118a:	4313      	orrs	r3, r2
 800118c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	69ba      	ldr	r2, [r7, #24]
 8001192:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800119c:	2b00      	cmp	r3, #0
 800119e:	f000 80ae 	beq.w	80012fe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	60fb      	str	r3, [r7, #12]
 80011a6:	4b5d      	ldr	r3, [pc, #372]	@ (800131c <HAL_GPIO_Init+0x300>)
 80011a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011aa:	4a5c      	ldr	r2, [pc, #368]	@ (800131c <HAL_GPIO_Init+0x300>)
 80011ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80011b2:	4b5a      	ldr	r3, [pc, #360]	@ (800131c <HAL_GPIO_Init+0x300>)
 80011b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011ba:	60fb      	str	r3, [r7, #12]
 80011bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011be:	4a58      	ldr	r2, [pc, #352]	@ (8001320 <HAL_GPIO_Init+0x304>)
 80011c0:	69fb      	ldr	r3, [r7, #28]
 80011c2:	089b      	lsrs	r3, r3, #2
 80011c4:	3302      	adds	r3, #2
 80011c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011cc:	69fb      	ldr	r3, [r7, #28]
 80011ce:	f003 0303 	and.w	r3, r3, #3
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	220f      	movs	r2, #15
 80011d6:	fa02 f303 	lsl.w	r3, r2, r3
 80011da:	43db      	mvns	r3, r3
 80011dc:	69ba      	ldr	r2, [r7, #24]
 80011de:	4013      	ands	r3, r2
 80011e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	4a4f      	ldr	r2, [pc, #316]	@ (8001324 <HAL_GPIO_Init+0x308>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d025      	beq.n	8001236 <HAL_GPIO_Init+0x21a>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	4a4e      	ldr	r2, [pc, #312]	@ (8001328 <HAL_GPIO_Init+0x30c>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d01f      	beq.n	8001232 <HAL_GPIO_Init+0x216>
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	4a4d      	ldr	r2, [pc, #308]	@ (800132c <HAL_GPIO_Init+0x310>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d019      	beq.n	800122e <HAL_GPIO_Init+0x212>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4a4c      	ldr	r2, [pc, #304]	@ (8001330 <HAL_GPIO_Init+0x314>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	d013      	beq.n	800122a <HAL_GPIO_Init+0x20e>
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	4a4b      	ldr	r2, [pc, #300]	@ (8001334 <HAL_GPIO_Init+0x318>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d00d      	beq.n	8001226 <HAL_GPIO_Init+0x20a>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4a4a      	ldr	r2, [pc, #296]	@ (8001338 <HAL_GPIO_Init+0x31c>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d007      	beq.n	8001222 <HAL_GPIO_Init+0x206>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4a49      	ldr	r2, [pc, #292]	@ (800133c <HAL_GPIO_Init+0x320>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d101      	bne.n	800121e <HAL_GPIO_Init+0x202>
 800121a:	2306      	movs	r3, #6
 800121c:	e00c      	b.n	8001238 <HAL_GPIO_Init+0x21c>
 800121e:	2307      	movs	r3, #7
 8001220:	e00a      	b.n	8001238 <HAL_GPIO_Init+0x21c>
 8001222:	2305      	movs	r3, #5
 8001224:	e008      	b.n	8001238 <HAL_GPIO_Init+0x21c>
 8001226:	2304      	movs	r3, #4
 8001228:	e006      	b.n	8001238 <HAL_GPIO_Init+0x21c>
 800122a:	2303      	movs	r3, #3
 800122c:	e004      	b.n	8001238 <HAL_GPIO_Init+0x21c>
 800122e:	2302      	movs	r3, #2
 8001230:	e002      	b.n	8001238 <HAL_GPIO_Init+0x21c>
 8001232:	2301      	movs	r3, #1
 8001234:	e000      	b.n	8001238 <HAL_GPIO_Init+0x21c>
 8001236:	2300      	movs	r3, #0
 8001238:	69fa      	ldr	r2, [r7, #28]
 800123a:	f002 0203 	and.w	r2, r2, #3
 800123e:	0092      	lsls	r2, r2, #2
 8001240:	4093      	lsls	r3, r2
 8001242:	69ba      	ldr	r2, [r7, #24]
 8001244:	4313      	orrs	r3, r2
 8001246:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001248:	4935      	ldr	r1, [pc, #212]	@ (8001320 <HAL_GPIO_Init+0x304>)
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	089b      	lsrs	r3, r3, #2
 800124e:	3302      	adds	r3, #2
 8001250:	69ba      	ldr	r2, [r7, #24]
 8001252:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001256:	4b3a      	ldr	r3, [pc, #232]	@ (8001340 <HAL_GPIO_Init+0x324>)
 8001258:	689b      	ldr	r3, [r3, #8]
 800125a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	43db      	mvns	r3, r3
 8001260:	69ba      	ldr	r2, [r7, #24]
 8001262:	4013      	ands	r3, r2
 8001264:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800126e:	2b00      	cmp	r3, #0
 8001270:	d003      	beq.n	800127a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001272:	69ba      	ldr	r2, [r7, #24]
 8001274:	693b      	ldr	r3, [r7, #16]
 8001276:	4313      	orrs	r3, r2
 8001278:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800127a:	4a31      	ldr	r2, [pc, #196]	@ (8001340 <HAL_GPIO_Init+0x324>)
 800127c:	69bb      	ldr	r3, [r7, #24]
 800127e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001280:	4b2f      	ldr	r3, [pc, #188]	@ (8001340 <HAL_GPIO_Init+0x324>)
 8001282:	68db      	ldr	r3, [r3, #12]
 8001284:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001286:	693b      	ldr	r3, [r7, #16]
 8001288:	43db      	mvns	r3, r3
 800128a:	69ba      	ldr	r2, [r7, #24]
 800128c:	4013      	ands	r3, r2
 800128e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001298:	2b00      	cmp	r3, #0
 800129a:	d003      	beq.n	80012a4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800129c:	69ba      	ldr	r2, [r7, #24]
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	4313      	orrs	r3, r2
 80012a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012a4:	4a26      	ldr	r2, [pc, #152]	@ (8001340 <HAL_GPIO_Init+0x324>)
 80012a6:	69bb      	ldr	r3, [r7, #24]
 80012a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80012aa:	4b25      	ldr	r3, [pc, #148]	@ (8001340 <HAL_GPIO_Init+0x324>)
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012b0:	693b      	ldr	r3, [r7, #16]
 80012b2:	43db      	mvns	r3, r3
 80012b4:	69ba      	ldr	r2, [r7, #24]
 80012b6:	4013      	ands	r3, r2
 80012b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d003      	beq.n	80012ce <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80012c6:	69ba      	ldr	r2, [r7, #24]
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	4313      	orrs	r3, r2
 80012cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012ce:	4a1c      	ldr	r2, [pc, #112]	@ (8001340 <HAL_GPIO_Init+0x324>)
 80012d0:	69bb      	ldr	r3, [r7, #24]
 80012d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001340 <HAL_GPIO_Init+0x324>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012da:	693b      	ldr	r3, [r7, #16]
 80012dc:	43db      	mvns	r3, r3
 80012de:	69ba      	ldr	r2, [r7, #24]
 80012e0:	4013      	ands	r3, r2
 80012e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d003      	beq.n	80012f8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	4313      	orrs	r3, r2
 80012f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012f8:	4a11      	ldr	r2, [pc, #68]	@ (8001340 <HAL_GPIO_Init+0x324>)
 80012fa:	69bb      	ldr	r3, [r7, #24]
 80012fc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012fe:	69fb      	ldr	r3, [r7, #28]
 8001300:	3301      	adds	r3, #1
 8001302:	61fb      	str	r3, [r7, #28]
 8001304:	69fb      	ldr	r3, [r7, #28]
 8001306:	2b0f      	cmp	r3, #15
 8001308:	f67f ae96 	bls.w	8001038 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800130c:	bf00      	nop
 800130e:	bf00      	nop
 8001310:	3724      	adds	r7, #36	@ 0x24
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop
 800131c:	40023800 	.word	0x40023800
 8001320:	40013800 	.word	0x40013800
 8001324:	40020000 	.word	0x40020000
 8001328:	40020400 	.word	0x40020400
 800132c:	40020800 	.word	0x40020800
 8001330:	40020c00 	.word	0x40020c00
 8001334:	40021000 	.word	0x40021000
 8001338:	40021400 	.word	0x40021400
 800133c:	40021800 	.word	0x40021800
 8001340:	40013c00 	.word	0x40013c00

08001344 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	460b      	mov	r3, r1
 800134e:	807b      	strh	r3, [r7, #2]
 8001350:	4613      	mov	r3, r2
 8001352:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001354:	787b      	ldrb	r3, [r7, #1]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d003      	beq.n	8001362 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800135a:	887a      	ldrh	r2, [r7, #2]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001360:	e003      	b.n	800136a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001362:	887b      	ldrh	r3, [r7, #2]
 8001364:	041a      	lsls	r2, r3, #16
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	619a      	str	r2, [r3, #24]
}
 800136a:	bf00      	nop
 800136c:	370c      	adds	r7, #12
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr
	...

08001378 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d101      	bne.n	800138c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001388:	2301      	movs	r3, #1
 800138a:	e0cc      	b.n	8001526 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800138c:	4b68      	ldr	r3, [pc, #416]	@ (8001530 <HAL_RCC_ClockConfig+0x1b8>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f003 030f 	and.w	r3, r3, #15
 8001394:	683a      	ldr	r2, [r7, #0]
 8001396:	429a      	cmp	r2, r3
 8001398:	d90c      	bls.n	80013b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800139a:	4b65      	ldr	r3, [pc, #404]	@ (8001530 <HAL_RCC_ClockConfig+0x1b8>)
 800139c:	683a      	ldr	r2, [r7, #0]
 800139e:	b2d2      	uxtb	r2, r2
 80013a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013a2:	4b63      	ldr	r3, [pc, #396]	@ (8001530 <HAL_RCC_ClockConfig+0x1b8>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f003 030f 	and.w	r3, r3, #15
 80013aa:	683a      	ldr	r2, [r7, #0]
 80013ac:	429a      	cmp	r2, r3
 80013ae:	d001      	beq.n	80013b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80013b0:	2301      	movs	r3, #1
 80013b2:	e0b8      	b.n	8001526 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f003 0302 	and.w	r3, r3, #2
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d020      	beq.n	8001402 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f003 0304 	and.w	r3, r3, #4
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d005      	beq.n	80013d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80013cc:	4b59      	ldr	r3, [pc, #356]	@ (8001534 <HAL_RCC_ClockConfig+0x1bc>)
 80013ce:	689b      	ldr	r3, [r3, #8]
 80013d0:	4a58      	ldr	r2, [pc, #352]	@ (8001534 <HAL_RCC_ClockConfig+0x1bc>)
 80013d2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80013d6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f003 0308 	and.w	r3, r3, #8
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d005      	beq.n	80013f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80013e4:	4b53      	ldr	r3, [pc, #332]	@ (8001534 <HAL_RCC_ClockConfig+0x1bc>)
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	4a52      	ldr	r2, [pc, #328]	@ (8001534 <HAL_RCC_ClockConfig+0x1bc>)
 80013ea:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80013ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013f0:	4b50      	ldr	r3, [pc, #320]	@ (8001534 <HAL_RCC_ClockConfig+0x1bc>)
 80013f2:	689b      	ldr	r3, [r3, #8]
 80013f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	494d      	ldr	r1, [pc, #308]	@ (8001534 <HAL_RCC_ClockConfig+0x1bc>)
 80013fe:	4313      	orrs	r3, r2
 8001400:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f003 0301 	and.w	r3, r3, #1
 800140a:	2b00      	cmp	r3, #0
 800140c:	d044      	beq.n	8001498 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	2b01      	cmp	r3, #1
 8001414:	d107      	bne.n	8001426 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001416:	4b47      	ldr	r3, [pc, #284]	@ (8001534 <HAL_RCC_ClockConfig+0x1bc>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800141e:	2b00      	cmp	r3, #0
 8001420:	d119      	bne.n	8001456 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001422:	2301      	movs	r3, #1
 8001424:	e07f      	b.n	8001526 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	2b02      	cmp	r3, #2
 800142c:	d003      	beq.n	8001436 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001432:	2b03      	cmp	r3, #3
 8001434:	d107      	bne.n	8001446 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001436:	4b3f      	ldr	r3, [pc, #252]	@ (8001534 <HAL_RCC_ClockConfig+0x1bc>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800143e:	2b00      	cmp	r3, #0
 8001440:	d109      	bne.n	8001456 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	e06f      	b.n	8001526 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001446:	4b3b      	ldr	r3, [pc, #236]	@ (8001534 <HAL_RCC_ClockConfig+0x1bc>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f003 0302 	and.w	r3, r3, #2
 800144e:	2b00      	cmp	r3, #0
 8001450:	d101      	bne.n	8001456 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	e067      	b.n	8001526 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001456:	4b37      	ldr	r3, [pc, #220]	@ (8001534 <HAL_RCC_ClockConfig+0x1bc>)
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	f023 0203 	bic.w	r2, r3, #3
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	4934      	ldr	r1, [pc, #208]	@ (8001534 <HAL_RCC_ClockConfig+0x1bc>)
 8001464:	4313      	orrs	r3, r2
 8001466:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001468:	f7ff fcc2 	bl	8000df0 <HAL_GetTick>
 800146c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800146e:	e00a      	b.n	8001486 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001470:	f7ff fcbe 	bl	8000df0 <HAL_GetTick>
 8001474:	4602      	mov	r2, r0
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800147e:	4293      	cmp	r3, r2
 8001480:	d901      	bls.n	8001486 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001482:	2303      	movs	r3, #3
 8001484:	e04f      	b.n	8001526 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001486:	4b2b      	ldr	r3, [pc, #172]	@ (8001534 <HAL_RCC_ClockConfig+0x1bc>)
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	f003 020c 	and.w	r2, r3, #12
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	009b      	lsls	r3, r3, #2
 8001494:	429a      	cmp	r2, r3
 8001496:	d1eb      	bne.n	8001470 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001498:	4b25      	ldr	r3, [pc, #148]	@ (8001530 <HAL_RCC_ClockConfig+0x1b8>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f003 030f 	and.w	r3, r3, #15
 80014a0:	683a      	ldr	r2, [r7, #0]
 80014a2:	429a      	cmp	r2, r3
 80014a4:	d20c      	bcs.n	80014c0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014a6:	4b22      	ldr	r3, [pc, #136]	@ (8001530 <HAL_RCC_ClockConfig+0x1b8>)
 80014a8:	683a      	ldr	r2, [r7, #0]
 80014aa:	b2d2      	uxtb	r2, r2
 80014ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014ae:	4b20      	ldr	r3, [pc, #128]	@ (8001530 <HAL_RCC_ClockConfig+0x1b8>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f003 030f 	and.w	r3, r3, #15
 80014b6:	683a      	ldr	r2, [r7, #0]
 80014b8:	429a      	cmp	r2, r3
 80014ba:	d001      	beq.n	80014c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80014bc:	2301      	movs	r3, #1
 80014be:	e032      	b.n	8001526 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f003 0304 	and.w	r3, r3, #4
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d008      	beq.n	80014de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80014cc:	4b19      	ldr	r3, [pc, #100]	@ (8001534 <HAL_RCC_ClockConfig+0x1bc>)
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	68db      	ldr	r3, [r3, #12]
 80014d8:	4916      	ldr	r1, [pc, #88]	@ (8001534 <HAL_RCC_ClockConfig+0x1bc>)
 80014da:	4313      	orrs	r3, r2
 80014dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f003 0308 	and.w	r3, r3, #8
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d009      	beq.n	80014fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80014ea:	4b12      	ldr	r3, [pc, #72]	@ (8001534 <HAL_RCC_ClockConfig+0x1bc>)
 80014ec:	689b      	ldr	r3, [r3, #8]
 80014ee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	691b      	ldr	r3, [r3, #16]
 80014f6:	00db      	lsls	r3, r3, #3
 80014f8:	490e      	ldr	r1, [pc, #56]	@ (8001534 <HAL_RCC_ClockConfig+0x1bc>)
 80014fa:	4313      	orrs	r3, r2
 80014fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80014fe:	f000 f855 	bl	80015ac <HAL_RCC_GetSysClockFreq>
 8001502:	4602      	mov	r2, r0
 8001504:	4b0b      	ldr	r3, [pc, #44]	@ (8001534 <HAL_RCC_ClockConfig+0x1bc>)
 8001506:	689b      	ldr	r3, [r3, #8]
 8001508:	091b      	lsrs	r3, r3, #4
 800150a:	f003 030f 	and.w	r3, r3, #15
 800150e:	490a      	ldr	r1, [pc, #40]	@ (8001538 <HAL_RCC_ClockConfig+0x1c0>)
 8001510:	5ccb      	ldrb	r3, [r1, r3]
 8001512:	fa22 f303 	lsr.w	r3, r2, r3
 8001516:	4a09      	ldr	r2, [pc, #36]	@ (800153c <HAL_RCC_ClockConfig+0x1c4>)
 8001518:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800151a:	4b09      	ldr	r3, [pc, #36]	@ (8001540 <HAL_RCC_ClockConfig+0x1c8>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4618      	mov	r0, r3
 8001520:	f7ff fc22 	bl	8000d68 <HAL_InitTick>

  return HAL_OK;
 8001524:	2300      	movs	r3, #0
}
 8001526:	4618      	mov	r0, r3
 8001528:	3710      	adds	r7, #16
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	40023c00 	.word	0x40023c00
 8001534:	40023800 	.word	0x40023800
 8001538:	08004010 	.word	0x08004010
 800153c:	20000000 	.word	0x20000000
 8001540:	20000004 	.word	0x20000004

08001544 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001548:	4b03      	ldr	r3, [pc, #12]	@ (8001558 <HAL_RCC_GetHCLKFreq+0x14>)
 800154a:	681b      	ldr	r3, [r3, #0]
}
 800154c:	4618      	mov	r0, r3
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	20000000 	.word	0x20000000

0800155c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001560:	f7ff fff0 	bl	8001544 <HAL_RCC_GetHCLKFreq>
 8001564:	4602      	mov	r2, r0
 8001566:	4b05      	ldr	r3, [pc, #20]	@ (800157c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	0a9b      	lsrs	r3, r3, #10
 800156c:	f003 0307 	and.w	r3, r3, #7
 8001570:	4903      	ldr	r1, [pc, #12]	@ (8001580 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001572:	5ccb      	ldrb	r3, [r1, r3]
 8001574:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001578:	4618      	mov	r0, r3
 800157a:	bd80      	pop	{r7, pc}
 800157c:	40023800 	.word	0x40023800
 8001580:	08004020 	.word	0x08004020

08001584 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001588:	f7ff ffdc 	bl	8001544 <HAL_RCC_GetHCLKFreq>
 800158c:	4602      	mov	r2, r0
 800158e:	4b05      	ldr	r3, [pc, #20]	@ (80015a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001590:	689b      	ldr	r3, [r3, #8]
 8001592:	0b5b      	lsrs	r3, r3, #13
 8001594:	f003 0307 	and.w	r3, r3, #7
 8001598:	4903      	ldr	r1, [pc, #12]	@ (80015a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800159a:	5ccb      	ldrb	r3, [r1, r3]
 800159c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	40023800 	.word	0x40023800
 80015a8:	08004020 	.word	0x08004020

080015ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015b0:	b0a6      	sub	sp, #152	@ 0x98
 80015b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80015b4:	2300      	movs	r3, #0
 80015b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80015ba:	2300      	movs	r3, #0
 80015bc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80015c0:	2300      	movs	r3, #0
 80015c2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80015c6:	2300      	movs	r3, #0
 80015c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 80015cc:	2300      	movs	r3, #0
 80015ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80015d2:	4bc8      	ldr	r3, [pc, #800]	@ (80018f4 <HAL_RCC_GetSysClockFreq+0x348>)
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	f003 030c 	and.w	r3, r3, #12
 80015da:	2b0c      	cmp	r3, #12
 80015dc:	f200 817e 	bhi.w	80018dc <HAL_RCC_GetSysClockFreq+0x330>
 80015e0:	a201      	add	r2, pc, #4	@ (adr r2, 80015e8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80015e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015e6:	bf00      	nop
 80015e8:	0800161d 	.word	0x0800161d
 80015ec:	080018dd 	.word	0x080018dd
 80015f0:	080018dd 	.word	0x080018dd
 80015f4:	080018dd 	.word	0x080018dd
 80015f8:	08001625 	.word	0x08001625
 80015fc:	080018dd 	.word	0x080018dd
 8001600:	080018dd 	.word	0x080018dd
 8001604:	080018dd 	.word	0x080018dd
 8001608:	0800162d 	.word	0x0800162d
 800160c:	080018dd 	.word	0x080018dd
 8001610:	080018dd 	.word	0x080018dd
 8001614:	080018dd 	.word	0x080018dd
 8001618:	08001797 	.word	0x08001797
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800161c:	4bb6      	ldr	r3, [pc, #728]	@ (80018f8 <HAL_RCC_GetSysClockFreq+0x34c>)
 800161e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001622:	e15f      	b.n	80018e4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001624:	4bb5      	ldr	r3, [pc, #724]	@ (80018fc <HAL_RCC_GetSysClockFreq+0x350>)
 8001626:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800162a:	e15b      	b.n	80018e4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800162c:	4bb1      	ldr	r3, [pc, #708]	@ (80018f4 <HAL_RCC_GetSysClockFreq+0x348>)
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001634:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001638:	4bae      	ldr	r3, [pc, #696]	@ (80018f4 <HAL_RCC_GetSysClockFreq+0x348>)
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001640:	2b00      	cmp	r3, #0
 8001642:	d031      	beq.n	80016a8 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001644:	4bab      	ldr	r3, [pc, #684]	@ (80018f4 <HAL_RCC_GetSysClockFreq+0x348>)
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	099b      	lsrs	r3, r3, #6
 800164a:	2200      	movs	r2, #0
 800164c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800164e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001650:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001652:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001656:	663b      	str	r3, [r7, #96]	@ 0x60
 8001658:	2300      	movs	r3, #0
 800165a:	667b      	str	r3, [r7, #100]	@ 0x64
 800165c:	4ba7      	ldr	r3, [pc, #668]	@ (80018fc <HAL_RCC_GetSysClockFreq+0x350>)
 800165e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001662:	462a      	mov	r2, r5
 8001664:	fb03 f202 	mul.w	r2, r3, r2
 8001668:	2300      	movs	r3, #0
 800166a:	4621      	mov	r1, r4
 800166c:	fb01 f303 	mul.w	r3, r1, r3
 8001670:	4413      	add	r3, r2
 8001672:	4aa2      	ldr	r2, [pc, #648]	@ (80018fc <HAL_RCC_GetSysClockFreq+0x350>)
 8001674:	4621      	mov	r1, r4
 8001676:	fba1 1202 	umull	r1, r2, r1, r2
 800167a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800167c:	460a      	mov	r2, r1
 800167e:	67ba      	str	r2, [r7, #120]	@ 0x78
 8001680:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001682:	4413      	add	r3, r2
 8001684:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001686:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800168a:	2200      	movs	r2, #0
 800168c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800168e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001690:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001694:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001698:	f7fe fe0a 	bl	80002b0 <__aeabi_uldivmod>
 800169c:	4602      	mov	r2, r0
 800169e:	460b      	mov	r3, r1
 80016a0:	4613      	mov	r3, r2
 80016a2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80016a6:	e064      	b.n	8001772 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016a8:	4b92      	ldr	r3, [pc, #584]	@ (80018f4 <HAL_RCC_GetSysClockFreq+0x348>)
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	099b      	lsrs	r3, r3, #6
 80016ae:	2200      	movs	r2, #0
 80016b0:	653b      	str	r3, [r7, #80]	@ 0x50
 80016b2:	657a      	str	r2, [r7, #84]	@ 0x54
 80016b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80016b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80016bc:	2300      	movs	r3, #0
 80016be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80016c0:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80016c4:	4622      	mov	r2, r4
 80016c6:	462b      	mov	r3, r5
 80016c8:	f04f 0000 	mov.w	r0, #0
 80016cc:	f04f 0100 	mov.w	r1, #0
 80016d0:	0159      	lsls	r1, r3, #5
 80016d2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016d6:	0150      	lsls	r0, r2, #5
 80016d8:	4602      	mov	r2, r0
 80016da:	460b      	mov	r3, r1
 80016dc:	4621      	mov	r1, r4
 80016de:	1a51      	subs	r1, r2, r1
 80016e0:	6139      	str	r1, [r7, #16]
 80016e2:	4629      	mov	r1, r5
 80016e4:	eb63 0301 	sbc.w	r3, r3, r1
 80016e8:	617b      	str	r3, [r7, #20]
 80016ea:	f04f 0200 	mov.w	r2, #0
 80016ee:	f04f 0300 	mov.w	r3, #0
 80016f2:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80016f6:	4659      	mov	r1, fp
 80016f8:	018b      	lsls	r3, r1, #6
 80016fa:	4651      	mov	r1, sl
 80016fc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001700:	4651      	mov	r1, sl
 8001702:	018a      	lsls	r2, r1, #6
 8001704:	4651      	mov	r1, sl
 8001706:	ebb2 0801 	subs.w	r8, r2, r1
 800170a:	4659      	mov	r1, fp
 800170c:	eb63 0901 	sbc.w	r9, r3, r1
 8001710:	f04f 0200 	mov.w	r2, #0
 8001714:	f04f 0300 	mov.w	r3, #0
 8001718:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800171c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001720:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001724:	4690      	mov	r8, r2
 8001726:	4699      	mov	r9, r3
 8001728:	4623      	mov	r3, r4
 800172a:	eb18 0303 	adds.w	r3, r8, r3
 800172e:	60bb      	str	r3, [r7, #8]
 8001730:	462b      	mov	r3, r5
 8001732:	eb49 0303 	adc.w	r3, r9, r3
 8001736:	60fb      	str	r3, [r7, #12]
 8001738:	f04f 0200 	mov.w	r2, #0
 800173c:	f04f 0300 	mov.w	r3, #0
 8001740:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001744:	4629      	mov	r1, r5
 8001746:	028b      	lsls	r3, r1, #10
 8001748:	4621      	mov	r1, r4
 800174a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800174e:	4621      	mov	r1, r4
 8001750:	028a      	lsls	r2, r1, #10
 8001752:	4610      	mov	r0, r2
 8001754:	4619      	mov	r1, r3
 8001756:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800175a:	2200      	movs	r2, #0
 800175c:	643b      	str	r3, [r7, #64]	@ 0x40
 800175e:	647a      	str	r2, [r7, #68]	@ 0x44
 8001760:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001764:	f7fe fda4 	bl	80002b0 <__aeabi_uldivmod>
 8001768:	4602      	mov	r2, r0
 800176a:	460b      	mov	r3, r1
 800176c:	4613      	mov	r3, r2
 800176e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001772:	4b60      	ldr	r3, [pc, #384]	@ (80018f4 <HAL_RCC_GetSysClockFreq+0x348>)
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	0c1b      	lsrs	r3, r3, #16
 8001778:	f003 0303 	and.w	r3, r3, #3
 800177c:	3301      	adds	r3, #1
 800177e:	005b      	lsls	r3, r3, #1
 8001780:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8001784:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001788:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800178c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001790:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001794:	e0a6      	b.n	80018e4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001796:	4b57      	ldr	r3, [pc, #348]	@ (80018f4 <HAL_RCC_GetSysClockFreq+0x348>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800179e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80017a2:	4b54      	ldr	r3, [pc, #336]	@ (80018f4 <HAL_RCC_GetSysClockFreq+0x348>)
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d02a      	beq.n	8001804 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017ae:	4b51      	ldr	r3, [pc, #324]	@ (80018f4 <HAL_RCC_GetSysClockFreq+0x348>)
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	099b      	lsrs	r3, r3, #6
 80017b4:	2200      	movs	r2, #0
 80017b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80017b8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80017ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017bc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80017c0:	2100      	movs	r1, #0
 80017c2:	4b4e      	ldr	r3, [pc, #312]	@ (80018fc <HAL_RCC_GetSysClockFreq+0x350>)
 80017c4:	fb03 f201 	mul.w	r2, r3, r1
 80017c8:	2300      	movs	r3, #0
 80017ca:	fb00 f303 	mul.w	r3, r0, r3
 80017ce:	4413      	add	r3, r2
 80017d0:	4a4a      	ldr	r2, [pc, #296]	@ (80018fc <HAL_RCC_GetSysClockFreq+0x350>)
 80017d2:	fba0 1202 	umull	r1, r2, r0, r2
 80017d6:	677a      	str	r2, [r7, #116]	@ 0x74
 80017d8:	460a      	mov	r2, r1
 80017da:	673a      	str	r2, [r7, #112]	@ 0x70
 80017dc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80017de:	4413      	add	r3, r2
 80017e0:	677b      	str	r3, [r7, #116]	@ 0x74
 80017e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80017e6:	2200      	movs	r2, #0
 80017e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80017ea:	637a      	str	r2, [r7, #52]	@ 0x34
 80017ec:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80017f0:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80017f4:	f7fe fd5c 	bl	80002b0 <__aeabi_uldivmod>
 80017f8:	4602      	mov	r2, r0
 80017fa:	460b      	mov	r3, r1
 80017fc:	4613      	mov	r3, r2
 80017fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001802:	e05b      	b.n	80018bc <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001804:	4b3b      	ldr	r3, [pc, #236]	@ (80018f4 <HAL_RCC_GetSysClockFreq+0x348>)
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	099b      	lsrs	r3, r3, #6
 800180a:	2200      	movs	r2, #0
 800180c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800180e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001812:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001816:	623b      	str	r3, [r7, #32]
 8001818:	2300      	movs	r3, #0
 800181a:	627b      	str	r3, [r7, #36]	@ 0x24
 800181c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001820:	4642      	mov	r2, r8
 8001822:	464b      	mov	r3, r9
 8001824:	f04f 0000 	mov.w	r0, #0
 8001828:	f04f 0100 	mov.w	r1, #0
 800182c:	0159      	lsls	r1, r3, #5
 800182e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001832:	0150      	lsls	r0, r2, #5
 8001834:	4602      	mov	r2, r0
 8001836:	460b      	mov	r3, r1
 8001838:	4641      	mov	r1, r8
 800183a:	ebb2 0a01 	subs.w	sl, r2, r1
 800183e:	4649      	mov	r1, r9
 8001840:	eb63 0b01 	sbc.w	fp, r3, r1
 8001844:	f04f 0200 	mov.w	r2, #0
 8001848:	f04f 0300 	mov.w	r3, #0
 800184c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001850:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001854:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001858:	ebb2 040a 	subs.w	r4, r2, sl
 800185c:	eb63 050b 	sbc.w	r5, r3, fp
 8001860:	f04f 0200 	mov.w	r2, #0
 8001864:	f04f 0300 	mov.w	r3, #0
 8001868:	00eb      	lsls	r3, r5, #3
 800186a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800186e:	00e2      	lsls	r2, r4, #3
 8001870:	4614      	mov	r4, r2
 8001872:	461d      	mov	r5, r3
 8001874:	4643      	mov	r3, r8
 8001876:	18e3      	adds	r3, r4, r3
 8001878:	603b      	str	r3, [r7, #0]
 800187a:	464b      	mov	r3, r9
 800187c:	eb45 0303 	adc.w	r3, r5, r3
 8001880:	607b      	str	r3, [r7, #4]
 8001882:	f04f 0200 	mov.w	r2, #0
 8001886:	f04f 0300 	mov.w	r3, #0
 800188a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800188e:	4629      	mov	r1, r5
 8001890:	028b      	lsls	r3, r1, #10
 8001892:	4621      	mov	r1, r4
 8001894:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001898:	4621      	mov	r1, r4
 800189a:	028a      	lsls	r2, r1, #10
 800189c:	4610      	mov	r0, r2
 800189e:	4619      	mov	r1, r3
 80018a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80018a4:	2200      	movs	r2, #0
 80018a6:	61bb      	str	r3, [r7, #24]
 80018a8:	61fa      	str	r2, [r7, #28]
 80018aa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80018ae:	f7fe fcff 	bl	80002b0 <__aeabi_uldivmod>
 80018b2:	4602      	mov	r2, r0
 80018b4:	460b      	mov	r3, r1
 80018b6:	4613      	mov	r3, r2
 80018b8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80018bc:	4b0d      	ldr	r3, [pc, #52]	@ (80018f4 <HAL_RCC_GetSysClockFreq+0x348>)
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	0f1b      	lsrs	r3, r3, #28
 80018c2:	f003 0307 	and.w	r3, r3, #7
 80018c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 80018ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80018ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80018d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80018d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80018da:	e003      	b.n	80018e4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80018dc:	4b06      	ldr	r3, [pc, #24]	@ (80018f8 <HAL_RCC_GetSysClockFreq+0x34c>)
 80018de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80018e2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3798      	adds	r7, #152	@ 0x98
 80018ec:	46bd      	mov	sp, r7
 80018ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80018f2:	bf00      	nop
 80018f4:	40023800 	.word	0x40023800
 80018f8:	00f42400 	.word	0x00f42400
 80018fc:	017d7840 	.word	0x017d7840

08001900 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d101      	bne.n	8001912 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e28d      	b.n	8001e2e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 0301 	and.w	r3, r3, #1
 800191a:	2b00      	cmp	r3, #0
 800191c:	f000 8083 	beq.w	8001a26 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001920:	4b94      	ldr	r3, [pc, #592]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	f003 030c 	and.w	r3, r3, #12
 8001928:	2b04      	cmp	r3, #4
 800192a:	d019      	beq.n	8001960 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800192c:	4b91      	ldr	r3, [pc, #580]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	f003 030c 	and.w	r3, r3, #12
        || \
 8001934:	2b08      	cmp	r3, #8
 8001936:	d106      	bne.n	8001946 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001938:	4b8e      	ldr	r3, [pc, #568]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001940:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001944:	d00c      	beq.n	8001960 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001946:	4b8b      	ldr	r3, [pc, #556]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 8001948:	689b      	ldr	r3, [r3, #8]
 800194a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800194e:	2b0c      	cmp	r3, #12
 8001950:	d112      	bne.n	8001978 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001952:	4b88      	ldr	r3, [pc, #544]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800195a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800195e:	d10b      	bne.n	8001978 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001960:	4b84      	ldr	r3, [pc, #528]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001968:	2b00      	cmp	r3, #0
 800196a:	d05b      	beq.n	8001a24 <HAL_RCC_OscConfig+0x124>
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d157      	bne.n	8001a24 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001974:	2301      	movs	r3, #1
 8001976:	e25a      	b.n	8001e2e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001980:	d106      	bne.n	8001990 <HAL_RCC_OscConfig+0x90>
 8001982:	4b7c      	ldr	r3, [pc, #496]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a7b      	ldr	r2, [pc, #492]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 8001988:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800198c:	6013      	str	r3, [r2, #0]
 800198e:	e01d      	b.n	80019cc <HAL_RCC_OscConfig+0xcc>
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001998:	d10c      	bne.n	80019b4 <HAL_RCC_OscConfig+0xb4>
 800199a:	4b76      	ldr	r3, [pc, #472]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a75      	ldr	r2, [pc, #468]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 80019a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019a4:	6013      	str	r3, [r2, #0]
 80019a6:	4b73      	ldr	r3, [pc, #460]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a72      	ldr	r2, [pc, #456]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 80019ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019b0:	6013      	str	r3, [r2, #0]
 80019b2:	e00b      	b.n	80019cc <HAL_RCC_OscConfig+0xcc>
 80019b4:	4b6f      	ldr	r3, [pc, #444]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a6e      	ldr	r2, [pc, #440]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 80019ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019be:	6013      	str	r3, [r2, #0]
 80019c0:	4b6c      	ldr	r3, [pc, #432]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a6b      	ldr	r2, [pc, #428]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 80019c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d013      	beq.n	80019fc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019d4:	f7ff fa0c 	bl	8000df0 <HAL_GetTick>
 80019d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019da:	e008      	b.n	80019ee <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019dc:	f7ff fa08 	bl	8000df0 <HAL_GetTick>
 80019e0:	4602      	mov	r2, r0
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	2b64      	cmp	r3, #100	@ 0x64
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e21f      	b.n	8001e2e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ee:	4b61      	ldr	r3, [pc, #388]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d0f0      	beq.n	80019dc <HAL_RCC_OscConfig+0xdc>
 80019fa:	e014      	b.n	8001a26 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019fc:	f7ff f9f8 	bl	8000df0 <HAL_GetTick>
 8001a00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a02:	e008      	b.n	8001a16 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a04:	f7ff f9f4 	bl	8000df0 <HAL_GetTick>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	2b64      	cmp	r3, #100	@ 0x64
 8001a10:	d901      	bls.n	8001a16 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001a12:	2303      	movs	r3, #3
 8001a14:	e20b      	b.n	8001e2e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a16:	4b57      	ldr	r3, [pc, #348]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d1f0      	bne.n	8001a04 <HAL_RCC_OscConfig+0x104>
 8001a22:	e000      	b.n	8001a26 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 0302 	and.w	r3, r3, #2
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d06f      	beq.n	8001b12 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001a32:	4b50      	ldr	r3, [pc, #320]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	f003 030c 	and.w	r3, r3, #12
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d017      	beq.n	8001a6e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001a3e:	4b4d      	ldr	r3, [pc, #308]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	f003 030c 	and.w	r3, r3, #12
        || \
 8001a46:	2b08      	cmp	r3, #8
 8001a48:	d105      	bne.n	8001a56 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001a4a:	4b4a      	ldr	r3, [pc, #296]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d00b      	beq.n	8001a6e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a56:	4b47      	ldr	r3, [pc, #284]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001a5e:	2b0c      	cmp	r3, #12
 8001a60:	d11c      	bne.n	8001a9c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a62:	4b44      	ldr	r3, [pc, #272]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d116      	bne.n	8001a9c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a6e:	4b41      	ldr	r3, [pc, #260]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 0302 	and.w	r3, r3, #2
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d005      	beq.n	8001a86 <HAL_RCC_OscConfig+0x186>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	68db      	ldr	r3, [r3, #12]
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	d001      	beq.n	8001a86 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	e1d3      	b.n	8001e2e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a86:	4b3b      	ldr	r3, [pc, #236]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	691b      	ldr	r3, [r3, #16]
 8001a92:	00db      	lsls	r3, r3, #3
 8001a94:	4937      	ldr	r1, [pc, #220]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 8001a96:	4313      	orrs	r3, r2
 8001a98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a9a:	e03a      	b.n	8001b12 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d020      	beq.n	8001ae6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001aa4:	4b34      	ldr	r3, [pc, #208]	@ (8001b78 <HAL_RCC_OscConfig+0x278>)
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aaa:	f7ff f9a1 	bl	8000df0 <HAL_GetTick>
 8001aae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ab0:	e008      	b.n	8001ac4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ab2:	f7ff f99d 	bl	8000df0 <HAL_GetTick>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	1ad3      	subs	r3, r2, r3
 8001abc:	2b02      	cmp	r3, #2
 8001abe:	d901      	bls.n	8001ac4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001ac0:	2303      	movs	r3, #3
 8001ac2:	e1b4      	b.n	8001e2e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ac4:	4b2b      	ldr	r3, [pc, #172]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f003 0302 	and.w	r3, r3, #2
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d0f0      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ad0:	4b28      	ldr	r3, [pc, #160]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	691b      	ldr	r3, [r3, #16]
 8001adc:	00db      	lsls	r3, r3, #3
 8001ade:	4925      	ldr	r1, [pc, #148]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	600b      	str	r3, [r1, #0]
 8001ae4:	e015      	b.n	8001b12 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ae6:	4b24      	ldr	r3, [pc, #144]	@ (8001b78 <HAL_RCC_OscConfig+0x278>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aec:	f7ff f980 	bl	8000df0 <HAL_GetTick>
 8001af0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001af2:	e008      	b.n	8001b06 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001af4:	f7ff f97c 	bl	8000df0 <HAL_GetTick>
 8001af8:	4602      	mov	r2, r0
 8001afa:	693b      	ldr	r3, [r7, #16]
 8001afc:	1ad3      	subs	r3, r2, r3
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d901      	bls.n	8001b06 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001b02:	2303      	movs	r3, #3
 8001b04:	e193      	b.n	8001e2e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b06:	4b1b      	ldr	r3, [pc, #108]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f003 0302 	and.w	r3, r3, #2
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d1f0      	bne.n	8001af4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f003 0308 	and.w	r3, r3, #8
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d036      	beq.n	8001b8c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	695b      	ldr	r3, [r3, #20]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d016      	beq.n	8001b54 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b26:	4b15      	ldr	r3, [pc, #84]	@ (8001b7c <HAL_RCC_OscConfig+0x27c>)
 8001b28:	2201      	movs	r2, #1
 8001b2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b2c:	f7ff f960 	bl	8000df0 <HAL_GetTick>
 8001b30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b32:	e008      	b.n	8001b46 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b34:	f7ff f95c 	bl	8000df0 <HAL_GetTick>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	2b02      	cmp	r3, #2
 8001b40:	d901      	bls.n	8001b46 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001b42:	2303      	movs	r3, #3
 8001b44:	e173      	b.n	8001e2e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b46:	4b0b      	ldr	r3, [pc, #44]	@ (8001b74 <HAL_RCC_OscConfig+0x274>)
 8001b48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b4a:	f003 0302 	and.w	r3, r3, #2
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d0f0      	beq.n	8001b34 <HAL_RCC_OscConfig+0x234>
 8001b52:	e01b      	b.n	8001b8c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b54:	4b09      	ldr	r3, [pc, #36]	@ (8001b7c <HAL_RCC_OscConfig+0x27c>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b5a:	f7ff f949 	bl	8000df0 <HAL_GetTick>
 8001b5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b60:	e00e      	b.n	8001b80 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b62:	f7ff f945 	bl	8000df0 <HAL_GetTick>
 8001b66:	4602      	mov	r2, r0
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	2b02      	cmp	r3, #2
 8001b6e:	d907      	bls.n	8001b80 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001b70:	2303      	movs	r3, #3
 8001b72:	e15c      	b.n	8001e2e <HAL_RCC_OscConfig+0x52e>
 8001b74:	40023800 	.word	0x40023800
 8001b78:	42470000 	.word	0x42470000
 8001b7c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b80:	4b8a      	ldr	r3, [pc, #552]	@ (8001dac <HAL_RCC_OscConfig+0x4ac>)
 8001b82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b84:	f003 0302 	and.w	r3, r3, #2
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d1ea      	bne.n	8001b62 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f003 0304 	and.w	r3, r3, #4
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	f000 8097 	beq.w	8001cc8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b9e:	4b83      	ldr	r3, [pc, #524]	@ (8001dac <HAL_RCC_OscConfig+0x4ac>)
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d10f      	bne.n	8001bca <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001baa:	2300      	movs	r3, #0
 8001bac:	60bb      	str	r3, [r7, #8]
 8001bae:	4b7f      	ldr	r3, [pc, #508]	@ (8001dac <HAL_RCC_OscConfig+0x4ac>)
 8001bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb2:	4a7e      	ldr	r2, [pc, #504]	@ (8001dac <HAL_RCC_OscConfig+0x4ac>)
 8001bb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bba:	4b7c      	ldr	r3, [pc, #496]	@ (8001dac <HAL_RCC_OscConfig+0x4ac>)
 8001bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bc2:	60bb      	str	r3, [r7, #8]
 8001bc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bca:	4b79      	ldr	r3, [pc, #484]	@ (8001db0 <HAL_RCC_OscConfig+0x4b0>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d118      	bne.n	8001c08 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bd6:	4b76      	ldr	r3, [pc, #472]	@ (8001db0 <HAL_RCC_OscConfig+0x4b0>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a75      	ldr	r2, [pc, #468]	@ (8001db0 <HAL_RCC_OscConfig+0x4b0>)
 8001bdc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001be0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001be2:	f7ff f905 	bl	8000df0 <HAL_GetTick>
 8001be6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001be8:	e008      	b.n	8001bfc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bea:	f7ff f901 	bl	8000df0 <HAL_GetTick>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	2b02      	cmp	r3, #2
 8001bf6:	d901      	bls.n	8001bfc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001bf8:	2303      	movs	r3, #3
 8001bfa:	e118      	b.n	8001e2e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bfc:	4b6c      	ldr	r3, [pc, #432]	@ (8001db0 <HAL_RCC_OscConfig+0x4b0>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d0f0      	beq.n	8001bea <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d106      	bne.n	8001c1e <HAL_RCC_OscConfig+0x31e>
 8001c10:	4b66      	ldr	r3, [pc, #408]	@ (8001dac <HAL_RCC_OscConfig+0x4ac>)
 8001c12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c14:	4a65      	ldr	r2, [pc, #404]	@ (8001dac <HAL_RCC_OscConfig+0x4ac>)
 8001c16:	f043 0301 	orr.w	r3, r3, #1
 8001c1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c1c:	e01c      	b.n	8001c58 <HAL_RCC_OscConfig+0x358>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	2b05      	cmp	r3, #5
 8001c24:	d10c      	bne.n	8001c40 <HAL_RCC_OscConfig+0x340>
 8001c26:	4b61      	ldr	r3, [pc, #388]	@ (8001dac <HAL_RCC_OscConfig+0x4ac>)
 8001c28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c2a:	4a60      	ldr	r2, [pc, #384]	@ (8001dac <HAL_RCC_OscConfig+0x4ac>)
 8001c2c:	f043 0304 	orr.w	r3, r3, #4
 8001c30:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c32:	4b5e      	ldr	r3, [pc, #376]	@ (8001dac <HAL_RCC_OscConfig+0x4ac>)
 8001c34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c36:	4a5d      	ldr	r2, [pc, #372]	@ (8001dac <HAL_RCC_OscConfig+0x4ac>)
 8001c38:	f043 0301 	orr.w	r3, r3, #1
 8001c3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c3e:	e00b      	b.n	8001c58 <HAL_RCC_OscConfig+0x358>
 8001c40:	4b5a      	ldr	r3, [pc, #360]	@ (8001dac <HAL_RCC_OscConfig+0x4ac>)
 8001c42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c44:	4a59      	ldr	r2, [pc, #356]	@ (8001dac <HAL_RCC_OscConfig+0x4ac>)
 8001c46:	f023 0301 	bic.w	r3, r3, #1
 8001c4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c4c:	4b57      	ldr	r3, [pc, #348]	@ (8001dac <HAL_RCC_OscConfig+0x4ac>)
 8001c4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c50:	4a56      	ldr	r2, [pc, #344]	@ (8001dac <HAL_RCC_OscConfig+0x4ac>)
 8001c52:	f023 0304 	bic.w	r3, r3, #4
 8001c56:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d015      	beq.n	8001c8c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c60:	f7ff f8c6 	bl	8000df0 <HAL_GetTick>
 8001c64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c66:	e00a      	b.n	8001c7e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c68:	f7ff f8c2 	bl	8000df0 <HAL_GetTick>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d901      	bls.n	8001c7e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	e0d7      	b.n	8001e2e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c7e:	4b4b      	ldr	r3, [pc, #300]	@ (8001dac <HAL_RCC_OscConfig+0x4ac>)
 8001c80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c82:	f003 0302 	and.w	r3, r3, #2
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d0ee      	beq.n	8001c68 <HAL_RCC_OscConfig+0x368>
 8001c8a:	e014      	b.n	8001cb6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c8c:	f7ff f8b0 	bl	8000df0 <HAL_GetTick>
 8001c90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c92:	e00a      	b.n	8001caa <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c94:	f7ff f8ac 	bl	8000df0 <HAL_GetTick>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d901      	bls.n	8001caa <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e0c1      	b.n	8001e2e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001caa:	4b40      	ldr	r3, [pc, #256]	@ (8001dac <HAL_RCC_OscConfig+0x4ac>)
 8001cac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cae:	f003 0302 	and.w	r3, r3, #2
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d1ee      	bne.n	8001c94 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001cb6:	7dfb      	ldrb	r3, [r7, #23]
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d105      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cbc:	4b3b      	ldr	r3, [pc, #236]	@ (8001dac <HAL_RCC_OscConfig+0x4ac>)
 8001cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc0:	4a3a      	ldr	r2, [pc, #232]	@ (8001dac <HAL_RCC_OscConfig+0x4ac>)
 8001cc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001cc6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	699b      	ldr	r3, [r3, #24]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	f000 80ad 	beq.w	8001e2c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001cd2:	4b36      	ldr	r3, [pc, #216]	@ (8001dac <HAL_RCC_OscConfig+0x4ac>)
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	f003 030c 	and.w	r3, r3, #12
 8001cda:	2b08      	cmp	r3, #8
 8001cdc:	d060      	beq.n	8001da0 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	699b      	ldr	r3, [r3, #24]
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	d145      	bne.n	8001d72 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ce6:	4b33      	ldr	r3, [pc, #204]	@ (8001db4 <HAL_RCC_OscConfig+0x4b4>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cec:	f7ff f880 	bl	8000df0 <HAL_GetTick>
 8001cf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cf2:	e008      	b.n	8001d06 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cf4:	f7ff f87c 	bl	8000df0 <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	2b02      	cmp	r3, #2
 8001d00:	d901      	bls.n	8001d06 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	e093      	b.n	8001e2e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d06:	4b29      	ldr	r3, [pc, #164]	@ (8001dac <HAL_RCC_OscConfig+0x4ac>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d1f0      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	69da      	ldr	r2, [r3, #28]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6a1b      	ldr	r3, [r3, #32]
 8001d1a:	431a      	orrs	r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d20:	019b      	lsls	r3, r3, #6
 8001d22:	431a      	orrs	r2, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d28:	085b      	lsrs	r3, r3, #1
 8001d2a:	3b01      	subs	r3, #1
 8001d2c:	041b      	lsls	r3, r3, #16
 8001d2e:	431a      	orrs	r2, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d34:	061b      	lsls	r3, r3, #24
 8001d36:	431a      	orrs	r2, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3c:	071b      	lsls	r3, r3, #28
 8001d3e:	491b      	ldr	r1, [pc, #108]	@ (8001dac <HAL_RCC_OscConfig+0x4ac>)
 8001d40:	4313      	orrs	r3, r2
 8001d42:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d44:	4b1b      	ldr	r3, [pc, #108]	@ (8001db4 <HAL_RCC_OscConfig+0x4b4>)
 8001d46:	2201      	movs	r2, #1
 8001d48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d4a:	f7ff f851 	bl	8000df0 <HAL_GetTick>
 8001d4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d50:	e008      	b.n	8001d64 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d52:	f7ff f84d 	bl	8000df0 <HAL_GetTick>
 8001d56:	4602      	mov	r2, r0
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d901      	bls.n	8001d64 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001d60:	2303      	movs	r3, #3
 8001d62:	e064      	b.n	8001e2e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d64:	4b11      	ldr	r3, [pc, #68]	@ (8001dac <HAL_RCC_OscConfig+0x4ac>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d0f0      	beq.n	8001d52 <HAL_RCC_OscConfig+0x452>
 8001d70:	e05c      	b.n	8001e2c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d72:	4b10      	ldr	r3, [pc, #64]	@ (8001db4 <HAL_RCC_OscConfig+0x4b4>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d78:	f7ff f83a 	bl	8000df0 <HAL_GetTick>
 8001d7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d7e:	e008      	b.n	8001d92 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d80:	f7ff f836 	bl	8000df0 <HAL_GetTick>
 8001d84:	4602      	mov	r2, r0
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d901      	bls.n	8001d92 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	e04d      	b.n	8001e2e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d92:	4b06      	ldr	r3, [pc, #24]	@ (8001dac <HAL_RCC_OscConfig+0x4ac>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d1f0      	bne.n	8001d80 <HAL_RCC_OscConfig+0x480>
 8001d9e:	e045      	b.n	8001e2c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	699b      	ldr	r3, [r3, #24]
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d107      	bne.n	8001db8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001da8:	2301      	movs	r3, #1
 8001daa:	e040      	b.n	8001e2e <HAL_RCC_OscConfig+0x52e>
 8001dac:	40023800 	.word	0x40023800
 8001db0:	40007000 	.word	0x40007000
 8001db4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001db8:	4b1f      	ldr	r3, [pc, #124]	@ (8001e38 <HAL_RCC_OscConfig+0x538>)
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	699b      	ldr	r3, [r3, #24]
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d030      	beq.n	8001e28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d129      	bne.n	8001e28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dde:	429a      	cmp	r2, r3
 8001de0:	d122      	bne.n	8001e28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001de2:	68fa      	ldr	r2, [r7, #12]
 8001de4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001de8:	4013      	ands	r3, r2
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001dee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d119      	bne.n	8001e28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dfe:	085b      	lsrs	r3, r3, #1
 8001e00:	3b01      	subs	r3, #1
 8001e02:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d10f      	bne.n	8001e28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e12:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d107      	bne.n	8001e28 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e22:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d001      	beq.n	8001e2c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e000      	b.n	8001e2e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001e2c:	2300      	movs	r3, #0
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3718      	adds	r7, #24
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	40023800 	.word	0x40023800

08001e3c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d101      	bne.n	8001e4e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e041      	b.n	8001ed2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d106      	bne.n	8001e68 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f7fe fdcc 	bl	8000a00 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2202      	movs	r2, #2
 8001e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	3304      	adds	r3, #4
 8001e78:	4619      	mov	r1, r3
 8001e7a:	4610      	mov	r0, r2
 8001e7c:	f000 f9b8 	bl	80021f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2201      	movs	r2, #1
 8001e84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2201      	movs	r2, #1
 8001e94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2201      	movs	r2, #1
 8001eac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2201      	movs	r2, #1
 8001ebc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001ed0:	2300      	movs	r3, #0
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
	...

08001edc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d109      	bne.n	8001f00 <HAL_TIM_PWM_Start+0x24>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	bf14      	ite	ne
 8001ef8:	2301      	movne	r3, #1
 8001efa:	2300      	moveq	r3, #0
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	e022      	b.n	8001f46 <HAL_TIM_PWM_Start+0x6a>
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	2b04      	cmp	r3, #4
 8001f04:	d109      	bne.n	8001f1a <HAL_TIM_PWM_Start+0x3e>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	bf14      	ite	ne
 8001f12:	2301      	movne	r3, #1
 8001f14:	2300      	moveq	r3, #0
 8001f16:	b2db      	uxtb	r3, r3
 8001f18:	e015      	b.n	8001f46 <HAL_TIM_PWM_Start+0x6a>
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	2b08      	cmp	r3, #8
 8001f1e:	d109      	bne.n	8001f34 <HAL_TIM_PWM_Start+0x58>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001f26:	b2db      	uxtb	r3, r3
 8001f28:	2b01      	cmp	r3, #1
 8001f2a:	bf14      	ite	ne
 8001f2c:	2301      	movne	r3, #1
 8001f2e:	2300      	moveq	r3, #0
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	e008      	b.n	8001f46 <HAL_TIM_PWM_Start+0x6a>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f3a:	b2db      	uxtb	r3, r3
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	bf14      	ite	ne
 8001f40:	2301      	movne	r3, #1
 8001f42:	2300      	moveq	r3, #0
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e07c      	b.n	8002048 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d104      	bne.n	8001f5e <HAL_TIM_PWM_Start+0x82>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2202      	movs	r2, #2
 8001f58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001f5c:	e013      	b.n	8001f86 <HAL_TIM_PWM_Start+0xaa>
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	2b04      	cmp	r3, #4
 8001f62:	d104      	bne.n	8001f6e <HAL_TIM_PWM_Start+0x92>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2202      	movs	r2, #2
 8001f68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001f6c:	e00b      	b.n	8001f86 <HAL_TIM_PWM_Start+0xaa>
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	2b08      	cmp	r3, #8
 8001f72:	d104      	bne.n	8001f7e <HAL_TIM_PWM_Start+0xa2>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2202      	movs	r2, #2
 8001f78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001f7c:	e003      	b.n	8001f86 <HAL_TIM_PWM_Start+0xaa>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2202      	movs	r2, #2
 8001f82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	6839      	ldr	r1, [r7, #0]
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f000 fb8a 	bl	80026a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a2d      	ldr	r2, [pc, #180]	@ (8002050 <HAL_TIM_PWM_Start+0x174>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d004      	beq.n	8001fa8 <HAL_TIM_PWM_Start+0xcc>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a2c      	ldr	r2, [pc, #176]	@ (8002054 <HAL_TIM_PWM_Start+0x178>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d101      	bne.n	8001fac <HAL_TIM_PWM_Start+0xd0>
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e000      	b.n	8001fae <HAL_TIM_PWM_Start+0xd2>
 8001fac:	2300      	movs	r3, #0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d007      	beq.n	8001fc2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001fc0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a22      	ldr	r2, [pc, #136]	@ (8002050 <HAL_TIM_PWM_Start+0x174>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d022      	beq.n	8002012 <HAL_TIM_PWM_Start+0x136>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fd4:	d01d      	beq.n	8002012 <HAL_TIM_PWM_Start+0x136>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a1f      	ldr	r2, [pc, #124]	@ (8002058 <HAL_TIM_PWM_Start+0x17c>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d018      	beq.n	8002012 <HAL_TIM_PWM_Start+0x136>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a1d      	ldr	r2, [pc, #116]	@ (800205c <HAL_TIM_PWM_Start+0x180>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d013      	beq.n	8002012 <HAL_TIM_PWM_Start+0x136>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a1c      	ldr	r2, [pc, #112]	@ (8002060 <HAL_TIM_PWM_Start+0x184>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d00e      	beq.n	8002012 <HAL_TIM_PWM_Start+0x136>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a16      	ldr	r2, [pc, #88]	@ (8002054 <HAL_TIM_PWM_Start+0x178>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d009      	beq.n	8002012 <HAL_TIM_PWM_Start+0x136>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a18      	ldr	r2, [pc, #96]	@ (8002064 <HAL_TIM_PWM_Start+0x188>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d004      	beq.n	8002012 <HAL_TIM_PWM_Start+0x136>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a16      	ldr	r2, [pc, #88]	@ (8002068 <HAL_TIM_PWM_Start+0x18c>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d111      	bne.n	8002036 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	f003 0307 	and.w	r3, r3, #7
 800201c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	2b06      	cmp	r3, #6
 8002022:	d010      	beq.n	8002046 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f042 0201 	orr.w	r2, r2, #1
 8002032:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002034:	e007      	b.n	8002046 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f042 0201 	orr.w	r2, r2, #1
 8002044:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002046:	2300      	movs	r3, #0
}
 8002048:	4618      	mov	r0, r3
 800204a:	3710      	adds	r7, #16
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	40010000 	.word	0x40010000
 8002054:	40010400 	.word	0x40010400
 8002058:	40000400 	.word	0x40000400
 800205c:	40000800 	.word	0x40000800
 8002060:	40000c00 	.word	0x40000c00
 8002064:	40014000 	.word	0x40014000
 8002068:	40001800 	.word	0x40001800

0800206c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b086      	sub	sp, #24
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002078:	2300      	movs	r3, #0
 800207a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002082:	2b01      	cmp	r3, #1
 8002084:	d101      	bne.n	800208a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002086:	2302      	movs	r3, #2
 8002088:	e0ae      	b.n	80021e8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2201      	movs	r2, #1
 800208e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2b0c      	cmp	r3, #12
 8002096:	f200 809f 	bhi.w	80021d8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800209a:	a201      	add	r2, pc, #4	@ (adr r2, 80020a0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800209c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020a0:	080020d5 	.word	0x080020d5
 80020a4:	080021d9 	.word	0x080021d9
 80020a8:	080021d9 	.word	0x080021d9
 80020ac:	080021d9 	.word	0x080021d9
 80020b0:	08002115 	.word	0x08002115
 80020b4:	080021d9 	.word	0x080021d9
 80020b8:	080021d9 	.word	0x080021d9
 80020bc:	080021d9 	.word	0x080021d9
 80020c0:	08002157 	.word	0x08002157
 80020c4:	080021d9 	.word	0x080021d9
 80020c8:	080021d9 	.word	0x080021d9
 80020cc:	080021d9 	.word	0x080021d9
 80020d0:	08002197 	.word	0x08002197
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	68b9      	ldr	r1, [r7, #8]
 80020da:	4618      	mov	r0, r3
 80020dc:	f000 f934 	bl	8002348 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	699a      	ldr	r2, [r3, #24]
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f042 0208 	orr.w	r2, r2, #8
 80020ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	699a      	ldr	r2, [r3, #24]
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f022 0204 	bic.w	r2, r2, #4
 80020fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	6999      	ldr	r1, [r3, #24]
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	691a      	ldr	r2, [r3, #16]
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	430a      	orrs	r2, r1
 8002110:	619a      	str	r2, [r3, #24]
      break;
 8002112:	e064      	b.n	80021de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	68b9      	ldr	r1, [r7, #8]
 800211a:	4618      	mov	r0, r3
 800211c:	f000 f984 	bl	8002428 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	699a      	ldr	r2, [r3, #24]
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800212e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	699a      	ldr	r2, [r3, #24]
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800213e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	6999      	ldr	r1, [r3, #24]
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	691b      	ldr	r3, [r3, #16]
 800214a:	021a      	lsls	r2, r3, #8
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	430a      	orrs	r2, r1
 8002152:	619a      	str	r2, [r3, #24]
      break;
 8002154:	e043      	b.n	80021de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	68b9      	ldr	r1, [r7, #8]
 800215c:	4618      	mov	r0, r3
 800215e:	f000 f9d9 	bl	8002514 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	69da      	ldr	r2, [r3, #28]
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f042 0208 	orr.w	r2, r2, #8
 8002170:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	69da      	ldr	r2, [r3, #28]
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f022 0204 	bic.w	r2, r2, #4
 8002180:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	69d9      	ldr	r1, [r3, #28]
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	691a      	ldr	r2, [r3, #16]
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	430a      	orrs	r2, r1
 8002192:	61da      	str	r2, [r3, #28]
      break;
 8002194:	e023      	b.n	80021de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	68b9      	ldr	r1, [r7, #8]
 800219c:	4618      	mov	r0, r3
 800219e:	f000 fa2d 	bl	80025fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	69da      	ldr	r2, [r3, #28]
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80021b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	69da      	ldr	r2, [r3, #28]
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80021c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	69d9      	ldr	r1, [r3, #28]
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	691b      	ldr	r3, [r3, #16]
 80021cc:	021a      	lsls	r2, r3, #8
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	430a      	orrs	r2, r1
 80021d4:	61da      	str	r2, [r3, #28]
      break;
 80021d6:	e002      	b.n	80021de <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	75fb      	strb	r3, [r7, #23]
      break;
 80021dc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	2200      	movs	r2, #0
 80021e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80021e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3718      	adds	r7, #24
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b085      	sub	sp, #20
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	4a46      	ldr	r2, [pc, #280]	@ (800231c <TIM_Base_SetConfig+0x12c>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d013      	beq.n	8002230 <TIM_Base_SetConfig+0x40>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800220e:	d00f      	beq.n	8002230 <TIM_Base_SetConfig+0x40>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	4a43      	ldr	r2, [pc, #268]	@ (8002320 <TIM_Base_SetConfig+0x130>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d00b      	beq.n	8002230 <TIM_Base_SetConfig+0x40>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	4a42      	ldr	r2, [pc, #264]	@ (8002324 <TIM_Base_SetConfig+0x134>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d007      	beq.n	8002230 <TIM_Base_SetConfig+0x40>
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	4a41      	ldr	r2, [pc, #260]	@ (8002328 <TIM_Base_SetConfig+0x138>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d003      	beq.n	8002230 <TIM_Base_SetConfig+0x40>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	4a40      	ldr	r2, [pc, #256]	@ (800232c <TIM_Base_SetConfig+0x13c>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d108      	bne.n	8002242 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002236:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	68fa      	ldr	r2, [r7, #12]
 800223e:	4313      	orrs	r3, r2
 8002240:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4a35      	ldr	r2, [pc, #212]	@ (800231c <TIM_Base_SetConfig+0x12c>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d02b      	beq.n	80022a2 <TIM_Base_SetConfig+0xb2>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002250:	d027      	beq.n	80022a2 <TIM_Base_SetConfig+0xb2>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a32      	ldr	r2, [pc, #200]	@ (8002320 <TIM_Base_SetConfig+0x130>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d023      	beq.n	80022a2 <TIM_Base_SetConfig+0xb2>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a31      	ldr	r2, [pc, #196]	@ (8002324 <TIM_Base_SetConfig+0x134>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d01f      	beq.n	80022a2 <TIM_Base_SetConfig+0xb2>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a30      	ldr	r2, [pc, #192]	@ (8002328 <TIM_Base_SetConfig+0x138>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d01b      	beq.n	80022a2 <TIM_Base_SetConfig+0xb2>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a2f      	ldr	r2, [pc, #188]	@ (800232c <TIM_Base_SetConfig+0x13c>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d017      	beq.n	80022a2 <TIM_Base_SetConfig+0xb2>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	4a2e      	ldr	r2, [pc, #184]	@ (8002330 <TIM_Base_SetConfig+0x140>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d013      	beq.n	80022a2 <TIM_Base_SetConfig+0xb2>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	4a2d      	ldr	r2, [pc, #180]	@ (8002334 <TIM_Base_SetConfig+0x144>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d00f      	beq.n	80022a2 <TIM_Base_SetConfig+0xb2>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	4a2c      	ldr	r2, [pc, #176]	@ (8002338 <TIM_Base_SetConfig+0x148>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d00b      	beq.n	80022a2 <TIM_Base_SetConfig+0xb2>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4a2b      	ldr	r2, [pc, #172]	@ (800233c <TIM_Base_SetConfig+0x14c>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d007      	beq.n	80022a2 <TIM_Base_SetConfig+0xb2>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4a2a      	ldr	r2, [pc, #168]	@ (8002340 <TIM_Base_SetConfig+0x150>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d003      	beq.n	80022a2 <TIM_Base_SetConfig+0xb2>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4a29      	ldr	r2, [pc, #164]	@ (8002344 <TIM_Base_SetConfig+0x154>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d108      	bne.n	80022b4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80022a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	68db      	ldr	r3, [r3, #12]
 80022ae:	68fa      	ldr	r2, [r7, #12]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	695b      	ldr	r3, [r3, #20]
 80022be:	4313      	orrs	r3, r2
 80022c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	68fa      	ldr	r2, [r7, #12]
 80022c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	689a      	ldr	r2, [r3, #8]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	4a10      	ldr	r2, [pc, #64]	@ (800231c <TIM_Base_SetConfig+0x12c>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d003      	beq.n	80022e8 <TIM_Base_SetConfig+0xf8>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	4a12      	ldr	r2, [pc, #72]	@ (800232c <TIM_Base_SetConfig+0x13c>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d103      	bne.n	80022f0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	691a      	ldr	r2, [r3, #16]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2201      	movs	r2, #1
 80022f4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	691b      	ldr	r3, [r3, #16]
 80022fa:	f003 0301 	and.w	r3, r3, #1
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d105      	bne.n	800230e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	691b      	ldr	r3, [r3, #16]
 8002306:	f023 0201 	bic.w	r2, r3, #1
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	611a      	str	r2, [r3, #16]
  }
}
 800230e:	bf00      	nop
 8002310:	3714      	adds	r7, #20
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop
 800231c:	40010000 	.word	0x40010000
 8002320:	40000400 	.word	0x40000400
 8002324:	40000800 	.word	0x40000800
 8002328:	40000c00 	.word	0x40000c00
 800232c:	40010400 	.word	0x40010400
 8002330:	40014000 	.word	0x40014000
 8002334:	40014400 	.word	0x40014400
 8002338:	40014800 	.word	0x40014800
 800233c:	40001800 	.word	0x40001800
 8002340:	40001c00 	.word	0x40001c00
 8002344:	40002000 	.word	0x40002000

08002348 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002348:	b480      	push	{r7}
 800234a:	b087      	sub	sp, #28
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6a1b      	ldr	r3, [r3, #32]
 8002356:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6a1b      	ldr	r3, [r3, #32]
 800235c:	f023 0201 	bic.w	r2, r3, #1
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	699b      	ldr	r3, [r3, #24]
 800236e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002376:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	f023 0303 	bic.w	r3, r3, #3
 800237e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	68fa      	ldr	r2, [r7, #12]
 8002386:	4313      	orrs	r3, r2
 8002388:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	f023 0302 	bic.w	r3, r3, #2
 8002390:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	697a      	ldr	r2, [r7, #20]
 8002398:	4313      	orrs	r3, r2
 800239a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	4a20      	ldr	r2, [pc, #128]	@ (8002420 <TIM_OC1_SetConfig+0xd8>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d003      	beq.n	80023ac <TIM_OC1_SetConfig+0x64>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	4a1f      	ldr	r2, [pc, #124]	@ (8002424 <TIM_OC1_SetConfig+0xdc>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d10c      	bne.n	80023c6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	f023 0308 	bic.w	r3, r3, #8
 80023b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	697a      	ldr	r2, [r7, #20]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	f023 0304 	bic.w	r3, r3, #4
 80023c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a15      	ldr	r2, [pc, #84]	@ (8002420 <TIM_OC1_SetConfig+0xd8>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d003      	beq.n	80023d6 <TIM_OC1_SetConfig+0x8e>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a14      	ldr	r2, [pc, #80]	@ (8002424 <TIM_OC1_SetConfig+0xdc>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d111      	bne.n	80023fa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80023dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80023e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	695b      	ldr	r3, [r3, #20]
 80023ea:	693a      	ldr	r2, [r7, #16]
 80023ec:	4313      	orrs	r3, r2
 80023ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	699b      	ldr	r3, [r3, #24]
 80023f4:	693a      	ldr	r2, [r7, #16]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	693a      	ldr	r2, [r7, #16]
 80023fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	68fa      	ldr	r2, [r7, #12]
 8002404:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	685a      	ldr	r2, [r3, #4]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	697a      	ldr	r2, [r7, #20]
 8002412:	621a      	str	r2, [r3, #32]
}
 8002414:	bf00      	nop
 8002416:	371c      	adds	r7, #28
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr
 8002420:	40010000 	.word	0x40010000
 8002424:	40010400 	.word	0x40010400

08002428 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002428:	b480      	push	{r7}
 800242a:	b087      	sub	sp, #28
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
 8002430:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6a1b      	ldr	r3, [r3, #32]
 8002436:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a1b      	ldr	r3, [r3, #32]
 800243c:	f023 0210 	bic.w	r2, r3, #16
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	699b      	ldr	r3, [r3, #24]
 800244e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002456:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800245e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	021b      	lsls	r3, r3, #8
 8002466:	68fa      	ldr	r2, [r7, #12]
 8002468:	4313      	orrs	r3, r2
 800246a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	f023 0320 	bic.w	r3, r3, #32
 8002472:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	011b      	lsls	r3, r3, #4
 800247a:	697a      	ldr	r2, [r7, #20]
 800247c:	4313      	orrs	r3, r2
 800247e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	4a22      	ldr	r2, [pc, #136]	@ (800250c <TIM_OC2_SetConfig+0xe4>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d003      	beq.n	8002490 <TIM_OC2_SetConfig+0x68>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	4a21      	ldr	r2, [pc, #132]	@ (8002510 <TIM_OC2_SetConfig+0xe8>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d10d      	bne.n	80024ac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002496:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	011b      	lsls	r3, r3, #4
 800249e:	697a      	ldr	r2, [r7, #20]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80024aa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	4a17      	ldr	r2, [pc, #92]	@ (800250c <TIM_OC2_SetConfig+0xe4>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d003      	beq.n	80024bc <TIM_OC2_SetConfig+0x94>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	4a16      	ldr	r2, [pc, #88]	@ (8002510 <TIM_OC2_SetConfig+0xe8>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d113      	bne.n	80024e4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80024c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80024ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	695b      	ldr	r3, [r3, #20]
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	693a      	ldr	r2, [r7, #16]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	699b      	ldr	r3, [r3, #24]
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	693a      	ldr	r2, [r7, #16]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	693a      	ldr	r2, [r7, #16]
 80024e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	68fa      	ldr	r2, [r7, #12]
 80024ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	685a      	ldr	r2, [r3, #4]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	697a      	ldr	r2, [r7, #20]
 80024fc:	621a      	str	r2, [r3, #32]
}
 80024fe:	bf00      	nop
 8002500:	371c      	adds	r7, #28
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr
 800250a:	bf00      	nop
 800250c:	40010000 	.word	0x40010000
 8002510:	40010400 	.word	0x40010400

08002514 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002514:	b480      	push	{r7}
 8002516:	b087      	sub	sp, #28
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6a1b      	ldr	r3, [r3, #32]
 8002522:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6a1b      	ldr	r3, [r3, #32]
 8002528:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	69db      	ldr	r3, [r3, #28]
 800253a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002542:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	f023 0303 	bic.w	r3, r3, #3
 800254a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	68fa      	ldr	r2, [r7, #12]
 8002552:	4313      	orrs	r3, r2
 8002554:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800255c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	021b      	lsls	r3, r3, #8
 8002564:	697a      	ldr	r2, [r7, #20]
 8002566:	4313      	orrs	r3, r2
 8002568:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4a21      	ldr	r2, [pc, #132]	@ (80025f4 <TIM_OC3_SetConfig+0xe0>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d003      	beq.n	800257a <TIM_OC3_SetConfig+0x66>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4a20      	ldr	r2, [pc, #128]	@ (80025f8 <TIM_OC3_SetConfig+0xe4>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d10d      	bne.n	8002596 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002580:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	021b      	lsls	r3, r3, #8
 8002588:	697a      	ldr	r2, [r7, #20]
 800258a:	4313      	orrs	r3, r2
 800258c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002594:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	4a16      	ldr	r2, [pc, #88]	@ (80025f4 <TIM_OC3_SetConfig+0xe0>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d003      	beq.n	80025a6 <TIM_OC3_SetConfig+0x92>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	4a15      	ldr	r2, [pc, #84]	@ (80025f8 <TIM_OC3_SetConfig+0xe4>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d113      	bne.n	80025ce <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80025ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80025b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	695b      	ldr	r3, [r3, #20]
 80025ba:	011b      	lsls	r3, r3, #4
 80025bc:	693a      	ldr	r2, [r7, #16]
 80025be:	4313      	orrs	r3, r2
 80025c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	699b      	ldr	r3, [r3, #24]
 80025c6:	011b      	lsls	r3, r3, #4
 80025c8:	693a      	ldr	r2, [r7, #16]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	693a      	ldr	r2, [r7, #16]
 80025d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	68fa      	ldr	r2, [r7, #12]
 80025d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	685a      	ldr	r2, [r3, #4]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	697a      	ldr	r2, [r7, #20]
 80025e6:	621a      	str	r2, [r3, #32]
}
 80025e8:	bf00      	nop
 80025ea:	371c      	adds	r7, #28
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr
 80025f4:	40010000 	.word	0x40010000
 80025f8:	40010400 	.word	0x40010400

080025fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b087      	sub	sp, #28
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6a1b      	ldr	r3, [r3, #32]
 800260a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6a1b      	ldr	r3, [r3, #32]
 8002610:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	69db      	ldr	r3, [r3, #28]
 8002622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800262a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002632:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	021b      	lsls	r3, r3, #8
 800263a:	68fa      	ldr	r2, [r7, #12]
 800263c:	4313      	orrs	r3, r2
 800263e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002646:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	031b      	lsls	r3, r3, #12
 800264e:	693a      	ldr	r2, [r7, #16]
 8002650:	4313      	orrs	r3, r2
 8002652:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	4a12      	ldr	r2, [pc, #72]	@ (80026a0 <TIM_OC4_SetConfig+0xa4>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d003      	beq.n	8002664 <TIM_OC4_SetConfig+0x68>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	4a11      	ldr	r2, [pc, #68]	@ (80026a4 <TIM_OC4_SetConfig+0xa8>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d109      	bne.n	8002678 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800266a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	695b      	ldr	r3, [r3, #20]
 8002670:	019b      	lsls	r3, r3, #6
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	4313      	orrs	r3, r2
 8002676:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	697a      	ldr	r2, [r7, #20]
 800267c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	68fa      	ldr	r2, [r7, #12]
 8002682:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	685a      	ldr	r2, [r3, #4]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	693a      	ldr	r2, [r7, #16]
 8002690:	621a      	str	r2, [r3, #32]
}
 8002692:	bf00      	nop
 8002694:	371c      	adds	r7, #28
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	40010000 	.word	0x40010000
 80026a4:	40010400 	.word	0x40010400

080026a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b087      	sub	sp, #28
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	60b9      	str	r1, [r7, #8]
 80026b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	f003 031f 	and.w	r3, r3, #31
 80026ba:	2201      	movs	r2, #1
 80026bc:	fa02 f303 	lsl.w	r3, r2, r3
 80026c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	6a1a      	ldr	r2, [r3, #32]
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	43db      	mvns	r3, r3
 80026ca:	401a      	ands	r2, r3
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6a1a      	ldr	r2, [r3, #32]
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	f003 031f 	and.w	r3, r3, #31
 80026da:	6879      	ldr	r1, [r7, #4]
 80026dc:	fa01 f303 	lsl.w	r3, r1, r3
 80026e0:	431a      	orrs	r2, r3
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	621a      	str	r2, [r3, #32]
}
 80026e6:	bf00      	nop
 80026e8:	371c      	adds	r7, #28
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
	...

080026f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b085      	sub	sp, #20
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
 80026fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002704:	2b01      	cmp	r3, #1
 8002706:	d101      	bne.n	800270c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002708:	2302      	movs	r3, #2
 800270a:	e05a      	b.n	80027c2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2201      	movs	r2, #1
 8002710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2202      	movs	r2, #2
 8002718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002732:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	68fa      	ldr	r2, [r7, #12]
 800273a:	4313      	orrs	r3, r2
 800273c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	68fa      	ldr	r2, [r7, #12]
 8002744:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a21      	ldr	r2, [pc, #132]	@ (80027d0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d022      	beq.n	8002796 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002758:	d01d      	beq.n	8002796 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a1d      	ldr	r2, [pc, #116]	@ (80027d4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d018      	beq.n	8002796 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a1b      	ldr	r2, [pc, #108]	@ (80027d8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d013      	beq.n	8002796 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a1a      	ldr	r2, [pc, #104]	@ (80027dc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d00e      	beq.n	8002796 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a18      	ldr	r2, [pc, #96]	@ (80027e0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d009      	beq.n	8002796 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a17      	ldr	r2, [pc, #92]	@ (80027e4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d004      	beq.n	8002796 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a15      	ldr	r2, [pc, #84]	@ (80027e8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d10c      	bne.n	80027b0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800279c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	68ba      	ldr	r2, [r7, #8]
 80027a4:	4313      	orrs	r3, r2
 80027a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	68ba      	ldr	r2, [r7, #8]
 80027ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2201      	movs	r2, #1
 80027b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2200      	movs	r2, #0
 80027bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80027c0:	2300      	movs	r3, #0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3714      	adds	r7, #20
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	40010000 	.word	0x40010000
 80027d4:	40000400 	.word	0x40000400
 80027d8:	40000800 	.word	0x40000800
 80027dc:	40000c00 	.word	0x40000c00
 80027e0:	40010400 	.word	0x40010400
 80027e4:	40014000 	.word	0x40014000
 80027e8:	40001800 	.word	0x40001800

080027ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d101      	bne.n	80027fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e042      	b.n	8002884 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002804:	b2db      	uxtb	r3, r3
 8002806:	2b00      	cmp	r3, #0
 8002808:	d106      	bne.n	8002818 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2200      	movs	r2, #0
 800280e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f7fe f94c 	bl	8000ab0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2224      	movs	r2, #36	@ 0x24
 800281c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	68da      	ldr	r2, [r3, #12]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800282e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	f000 f973 	bl	8002b1c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	691a      	ldr	r2, [r3, #16]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002844:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	695a      	ldr	r2, [r3, #20]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002854:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	68da      	ldr	r2, [r3, #12]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002864:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2200      	movs	r2, #0
 800286a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2220      	movs	r2, #32
 8002870:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2220      	movs	r2, #32
 8002878:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2200      	movs	r2, #0
 8002880:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002882:	2300      	movs	r3, #0
}
 8002884:	4618      	mov	r0, r3
 8002886:	3708      	adds	r7, #8
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}

0800288c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b08a      	sub	sp, #40	@ 0x28
 8002890:	af02      	add	r7, sp, #8
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	60b9      	str	r1, [r7, #8]
 8002896:	603b      	str	r3, [r7, #0]
 8002898:	4613      	mov	r3, r2
 800289a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800289c:	2300      	movs	r3, #0
 800289e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	2b20      	cmp	r3, #32
 80028aa:	d175      	bne.n	8002998 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d002      	beq.n	80028b8 <HAL_UART_Transmit+0x2c>
 80028b2:	88fb      	ldrh	r3, [r7, #6]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d101      	bne.n	80028bc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e06e      	b.n	800299a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2200      	movs	r2, #0
 80028c0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2221      	movs	r2, #33	@ 0x21
 80028c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80028ca:	f7fe fa91 	bl	8000df0 <HAL_GetTick>
 80028ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	88fa      	ldrh	r2, [r7, #6]
 80028d4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	88fa      	ldrh	r2, [r7, #6]
 80028da:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80028e4:	d108      	bne.n	80028f8 <HAL_UART_Transmit+0x6c>
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	691b      	ldr	r3, [r3, #16]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d104      	bne.n	80028f8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80028ee:	2300      	movs	r3, #0
 80028f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	61bb      	str	r3, [r7, #24]
 80028f6:	e003      	b.n	8002900 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80028fc:	2300      	movs	r3, #0
 80028fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002900:	e02e      	b.n	8002960 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	9300      	str	r3, [sp, #0]
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	2200      	movs	r2, #0
 800290a:	2180      	movs	r1, #128	@ 0x80
 800290c:	68f8      	ldr	r0, [r7, #12]
 800290e:	f000 f848 	bl	80029a2 <UART_WaitOnFlagUntilTimeout>
 8002912:	4603      	mov	r3, r0
 8002914:	2b00      	cmp	r3, #0
 8002916:	d005      	beq.n	8002924 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2220      	movs	r2, #32
 800291c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002920:	2303      	movs	r3, #3
 8002922:	e03a      	b.n	800299a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002924:	69fb      	ldr	r3, [r7, #28]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d10b      	bne.n	8002942 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	881b      	ldrh	r3, [r3, #0]
 800292e:	461a      	mov	r2, r3
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002938:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800293a:	69bb      	ldr	r3, [r7, #24]
 800293c:	3302      	adds	r3, #2
 800293e:	61bb      	str	r3, [r7, #24]
 8002940:	e007      	b.n	8002952 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	781a      	ldrb	r2, [r3, #0]
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800294c:	69fb      	ldr	r3, [r7, #28]
 800294e:	3301      	adds	r3, #1
 8002950:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002956:	b29b      	uxth	r3, r3
 8002958:	3b01      	subs	r3, #1
 800295a:	b29a      	uxth	r2, r3
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002964:	b29b      	uxth	r3, r3
 8002966:	2b00      	cmp	r3, #0
 8002968:	d1cb      	bne.n	8002902 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	9300      	str	r3, [sp, #0]
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	2200      	movs	r2, #0
 8002972:	2140      	movs	r1, #64	@ 0x40
 8002974:	68f8      	ldr	r0, [r7, #12]
 8002976:	f000 f814 	bl	80029a2 <UART_WaitOnFlagUntilTimeout>
 800297a:	4603      	mov	r3, r0
 800297c:	2b00      	cmp	r3, #0
 800297e:	d005      	beq.n	800298c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2220      	movs	r2, #32
 8002984:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002988:	2303      	movs	r3, #3
 800298a:	e006      	b.n	800299a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2220      	movs	r2, #32
 8002990:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002994:	2300      	movs	r3, #0
 8002996:	e000      	b.n	800299a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002998:	2302      	movs	r3, #2
  }
}
 800299a:	4618      	mov	r0, r3
 800299c:	3720      	adds	r7, #32
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}

080029a2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80029a2:	b580      	push	{r7, lr}
 80029a4:	b086      	sub	sp, #24
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	60f8      	str	r0, [r7, #12]
 80029aa:	60b9      	str	r1, [r7, #8]
 80029ac:	603b      	str	r3, [r7, #0]
 80029ae:	4613      	mov	r3, r2
 80029b0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029b2:	e03b      	b.n	8002a2c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029b4:	6a3b      	ldr	r3, [r7, #32]
 80029b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029ba:	d037      	beq.n	8002a2c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029bc:	f7fe fa18 	bl	8000df0 <HAL_GetTick>
 80029c0:	4602      	mov	r2, r0
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	6a3a      	ldr	r2, [r7, #32]
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d302      	bcc.n	80029d2 <UART_WaitOnFlagUntilTimeout+0x30>
 80029cc:	6a3b      	ldr	r3, [r7, #32]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d101      	bne.n	80029d6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e03a      	b.n	8002a4c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	f003 0304 	and.w	r3, r3, #4
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d023      	beq.n	8002a2c <UART_WaitOnFlagUntilTimeout+0x8a>
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	2b80      	cmp	r3, #128	@ 0x80
 80029e8:	d020      	beq.n	8002a2c <UART_WaitOnFlagUntilTimeout+0x8a>
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	2b40      	cmp	r3, #64	@ 0x40
 80029ee:	d01d      	beq.n	8002a2c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0308 	and.w	r3, r3, #8
 80029fa:	2b08      	cmp	r3, #8
 80029fc:	d116      	bne.n	8002a2c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80029fe:	2300      	movs	r3, #0
 8002a00:	617b      	str	r3, [r7, #20]
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	617b      	str	r3, [r7, #20]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	617b      	str	r3, [r7, #20]
 8002a12:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a14:	68f8      	ldr	r0, [r7, #12]
 8002a16:	f000 f81d 	bl	8002a54 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2208      	movs	r2, #8
 8002a1e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2200      	movs	r2, #0
 8002a24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e00f      	b.n	8002a4c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	4013      	ands	r3, r2
 8002a36:	68ba      	ldr	r2, [r7, #8]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	bf0c      	ite	eq
 8002a3c:	2301      	moveq	r3, #1
 8002a3e:	2300      	movne	r3, #0
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	461a      	mov	r2, r3
 8002a44:	79fb      	ldrb	r3, [r7, #7]
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d0b4      	beq.n	80029b4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a4a:	2300      	movs	r3, #0
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3718      	adds	r7, #24
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}

08002a54 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b095      	sub	sp, #84	@ 0x54
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	330c      	adds	r3, #12
 8002a62:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a66:	e853 3f00 	ldrex	r3, [r3]
 8002a6a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a6e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002a72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	330c      	adds	r3, #12
 8002a7a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002a7c:	643a      	str	r2, [r7, #64]	@ 0x40
 8002a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a80:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002a82:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002a84:	e841 2300 	strex	r3, r2, [r1]
 8002a88:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002a8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d1e5      	bne.n	8002a5c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	3314      	adds	r3, #20
 8002a96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a98:	6a3b      	ldr	r3, [r7, #32]
 8002a9a:	e853 3f00 	ldrex	r3, [r3]
 8002a9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	f023 0301 	bic.w	r3, r3, #1
 8002aa6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	3314      	adds	r3, #20
 8002aae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002ab0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ab2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ab4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ab6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ab8:	e841 2300 	strex	r3, r2, [r1]
 8002abc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d1e5      	bne.n	8002a90 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d119      	bne.n	8002b00 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	330c      	adds	r3, #12
 8002ad2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	e853 3f00 	ldrex	r3, [r3]
 8002ada:	60bb      	str	r3, [r7, #8]
   return(result);
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	f023 0310 	bic.w	r3, r3, #16
 8002ae2:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	330c      	adds	r3, #12
 8002aea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002aec:	61ba      	str	r2, [r7, #24]
 8002aee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002af0:	6979      	ldr	r1, [r7, #20]
 8002af2:	69ba      	ldr	r2, [r7, #24]
 8002af4:	e841 2300 	strex	r3, r2, [r1]
 8002af8:	613b      	str	r3, [r7, #16]
   return(result);
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d1e5      	bne.n	8002acc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2220      	movs	r2, #32
 8002b04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002b0e:	bf00      	nop
 8002b10:	3754      	adds	r7, #84	@ 0x54
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
	...

08002b1c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b20:	b0c0      	sub	sp, #256	@ 0x100
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	691b      	ldr	r3, [r3, #16]
 8002b30:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002b34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b38:	68d9      	ldr	r1, [r3, #12]
 8002b3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	ea40 0301 	orr.w	r3, r0, r1
 8002b44:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002b46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b4a:	689a      	ldr	r2, [r3, #8]
 8002b4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b50:	691b      	ldr	r3, [r3, #16]
 8002b52:	431a      	orrs	r2, r3
 8002b54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b58:	695b      	ldr	r3, [r3, #20]
 8002b5a:	431a      	orrs	r2, r3
 8002b5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b60:	69db      	ldr	r3, [r3, #28]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002b68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002b74:	f021 010c 	bic.w	r1, r1, #12
 8002b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002b82:	430b      	orrs	r3, r1
 8002b84:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	695b      	ldr	r3, [r3, #20]
 8002b8e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002b92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b96:	6999      	ldr	r1, [r3, #24]
 8002b98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	ea40 0301 	orr.w	r3, r0, r1
 8002ba2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	4b8f      	ldr	r3, [pc, #572]	@ (8002de8 <UART_SetConfig+0x2cc>)
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d005      	beq.n	8002bbc <UART_SetConfig+0xa0>
 8002bb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	4b8d      	ldr	r3, [pc, #564]	@ (8002dec <UART_SetConfig+0x2d0>)
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d104      	bne.n	8002bc6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002bbc:	f7fe fce2 	bl	8001584 <HAL_RCC_GetPCLK2Freq>
 8002bc0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002bc4:	e003      	b.n	8002bce <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002bc6:	f7fe fcc9 	bl	800155c <HAL_RCC_GetPCLK1Freq>
 8002bca:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002bce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bd2:	69db      	ldr	r3, [r3, #28]
 8002bd4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002bd8:	f040 810c 	bne.w	8002df4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002bdc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002be0:	2200      	movs	r2, #0
 8002be2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002be6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002bea:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002bee:	4622      	mov	r2, r4
 8002bf0:	462b      	mov	r3, r5
 8002bf2:	1891      	adds	r1, r2, r2
 8002bf4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002bf6:	415b      	adcs	r3, r3
 8002bf8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002bfa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002bfe:	4621      	mov	r1, r4
 8002c00:	eb12 0801 	adds.w	r8, r2, r1
 8002c04:	4629      	mov	r1, r5
 8002c06:	eb43 0901 	adc.w	r9, r3, r1
 8002c0a:	f04f 0200 	mov.w	r2, #0
 8002c0e:	f04f 0300 	mov.w	r3, #0
 8002c12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c1e:	4690      	mov	r8, r2
 8002c20:	4699      	mov	r9, r3
 8002c22:	4623      	mov	r3, r4
 8002c24:	eb18 0303 	adds.w	r3, r8, r3
 8002c28:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002c2c:	462b      	mov	r3, r5
 8002c2e:	eb49 0303 	adc.w	r3, r9, r3
 8002c32:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002c36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002c42:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002c46:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002c4a:	460b      	mov	r3, r1
 8002c4c:	18db      	adds	r3, r3, r3
 8002c4e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002c50:	4613      	mov	r3, r2
 8002c52:	eb42 0303 	adc.w	r3, r2, r3
 8002c56:	657b      	str	r3, [r7, #84]	@ 0x54
 8002c58:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002c5c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002c60:	f7fd fb26 	bl	80002b0 <__aeabi_uldivmod>
 8002c64:	4602      	mov	r2, r0
 8002c66:	460b      	mov	r3, r1
 8002c68:	4b61      	ldr	r3, [pc, #388]	@ (8002df0 <UART_SetConfig+0x2d4>)
 8002c6a:	fba3 2302 	umull	r2, r3, r3, r2
 8002c6e:	095b      	lsrs	r3, r3, #5
 8002c70:	011c      	lsls	r4, r3, #4
 8002c72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c76:	2200      	movs	r2, #0
 8002c78:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002c7c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002c80:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002c84:	4642      	mov	r2, r8
 8002c86:	464b      	mov	r3, r9
 8002c88:	1891      	adds	r1, r2, r2
 8002c8a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002c8c:	415b      	adcs	r3, r3
 8002c8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c90:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002c94:	4641      	mov	r1, r8
 8002c96:	eb12 0a01 	adds.w	sl, r2, r1
 8002c9a:	4649      	mov	r1, r9
 8002c9c:	eb43 0b01 	adc.w	fp, r3, r1
 8002ca0:	f04f 0200 	mov.w	r2, #0
 8002ca4:	f04f 0300 	mov.w	r3, #0
 8002ca8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002cac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002cb0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002cb4:	4692      	mov	sl, r2
 8002cb6:	469b      	mov	fp, r3
 8002cb8:	4643      	mov	r3, r8
 8002cba:	eb1a 0303 	adds.w	r3, sl, r3
 8002cbe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002cc2:	464b      	mov	r3, r9
 8002cc4:	eb4b 0303 	adc.w	r3, fp, r3
 8002cc8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002cd8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002cdc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002ce0:	460b      	mov	r3, r1
 8002ce2:	18db      	adds	r3, r3, r3
 8002ce4:	643b      	str	r3, [r7, #64]	@ 0x40
 8002ce6:	4613      	mov	r3, r2
 8002ce8:	eb42 0303 	adc.w	r3, r2, r3
 8002cec:	647b      	str	r3, [r7, #68]	@ 0x44
 8002cee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002cf2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002cf6:	f7fd fadb 	bl	80002b0 <__aeabi_uldivmod>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	460b      	mov	r3, r1
 8002cfe:	4611      	mov	r1, r2
 8002d00:	4b3b      	ldr	r3, [pc, #236]	@ (8002df0 <UART_SetConfig+0x2d4>)
 8002d02:	fba3 2301 	umull	r2, r3, r3, r1
 8002d06:	095b      	lsrs	r3, r3, #5
 8002d08:	2264      	movs	r2, #100	@ 0x64
 8002d0a:	fb02 f303 	mul.w	r3, r2, r3
 8002d0e:	1acb      	subs	r3, r1, r3
 8002d10:	00db      	lsls	r3, r3, #3
 8002d12:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002d16:	4b36      	ldr	r3, [pc, #216]	@ (8002df0 <UART_SetConfig+0x2d4>)
 8002d18:	fba3 2302 	umull	r2, r3, r3, r2
 8002d1c:	095b      	lsrs	r3, r3, #5
 8002d1e:	005b      	lsls	r3, r3, #1
 8002d20:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002d24:	441c      	add	r4, r3
 8002d26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002d30:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002d34:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002d38:	4642      	mov	r2, r8
 8002d3a:	464b      	mov	r3, r9
 8002d3c:	1891      	adds	r1, r2, r2
 8002d3e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002d40:	415b      	adcs	r3, r3
 8002d42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d44:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002d48:	4641      	mov	r1, r8
 8002d4a:	1851      	adds	r1, r2, r1
 8002d4c:	6339      	str	r1, [r7, #48]	@ 0x30
 8002d4e:	4649      	mov	r1, r9
 8002d50:	414b      	adcs	r3, r1
 8002d52:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d54:	f04f 0200 	mov.w	r2, #0
 8002d58:	f04f 0300 	mov.w	r3, #0
 8002d5c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002d60:	4659      	mov	r1, fp
 8002d62:	00cb      	lsls	r3, r1, #3
 8002d64:	4651      	mov	r1, sl
 8002d66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d6a:	4651      	mov	r1, sl
 8002d6c:	00ca      	lsls	r2, r1, #3
 8002d6e:	4610      	mov	r0, r2
 8002d70:	4619      	mov	r1, r3
 8002d72:	4603      	mov	r3, r0
 8002d74:	4642      	mov	r2, r8
 8002d76:	189b      	adds	r3, r3, r2
 8002d78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002d7c:	464b      	mov	r3, r9
 8002d7e:	460a      	mov	r2, r1
 8002d80:	eb42 0303 	adc.w	r3, r2, r3
 8002d84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002d88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002d94:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002d98:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002d9c:	460b      	mov	r3, r1
 8002d9e:	18db      	adds	r3, r3, r3
 8002da0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002da2:	4613      	mov	r3, r2
 8002da4:	eb42 0303 	adc.w	r3, r2, r3
 8002da8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002daa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002dae:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002db2:	f7fd fa7d 	bl	80002b0 <__aeabi_uldivmod>
 8002db6:	4602      	mov	r2, r0
 8002db8:	460b      	mov	r3, r1
 8002dba:	4b0d      	ldr	r3, [pc, #52]	@ (8002df0 <UART_SetConfig+0x2d4>)
 8002dbc:	fba3 1302 	umull	r1, r3, r3, r2
 8002dc0:	095b      	lsrs	r3, r3, #5
 8002dc2:	2164      	movs	r1, #100	@ 0x64
 8002dc4:	fb01 f303 	mul.w	r3, r1, r3
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	00db      	lsls	r3, r3, #3
 8002dcc:	3332      	adds	r3, #50	@ 0x32
 8002dce:	4a08      	ldr	r2, [pc, #32]	@ (8002df0 <UART_SetConfig+0x2d4>)
 8002dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8002dd4:	095b      	lsrs	r3, r3, #5
 8002dd6:	f003 0207 	and.w	r2, r3, #7
 8002dda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4422      	add	r2, r4
 8002de2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002de4:	e106      	b.n	8002ff4 <UART_SetConfig+0x4d8>
 8002de6:	bf00      	nop
 8002de8:	40011000 	.word	0x40011000
 8002dec:	40011400 	.word	0x40011400
 8002df0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002df4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002df8:	2200      	movs	r2, #0
 8002dfa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002dfe:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002e02:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002e06:	4642      	mov	r2, r8
 8002e08:	464b      	mov	r3, r9
 8002e0a:	1891      	adds	r1, r2, r2
 8002e0c:	6239      	str	r1, [r7, #32]
 8002e0e:	415b      	adcs	r3, r3
 8002e10:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e12:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002e16:	4641      	mov	r1, r8
 8002e18:	1854      	adds	r4, r2, r1
 8002e1a:	4649      	mov	r1, r9
 8002e1c:	eb43 0501 	adc.w	r5, r3, r1
 8002e20:	f04f 0200 	mov.w	r2, #0
 8002e24:	f04f 0300 	mov.w	r3, #0
 8002e28:	00eb      	lsls	r3, r5, #3
 8002e2a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e2e:	00e2      	lsls	r2, r4, #3
 8002e30:	4614      	mov	r4, r2
 8002e32:	461d      	mov	r5, r3
 8002e34:	4643      	mov	r3, r8
 8002e36:	18e3      	adds	r3, r4, r3
 8002e38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002e3c:	464b      	mov	r3, r9
 8002e3e:	eb45 0303 	adc.w	r3, r5, r3
 8002e42:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002e46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002e52:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002e56:	f04f 0200 	mov.w	r2, #0
 8002e5a:	f04f 0300 	mov.w	r3, #0
 8002e5e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002e62:	4629      	mov	r1, r5
 8002e64:	008b      	lsls	r3, r1, #2
 8002e66:	4621      	mov	r1, r4
 8002e68:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e6c:	4621      	mov	r1, r4
 8002e6e:	008a      	lsls	r2, r1, #2
 8002e70:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002e74:	f7fd fa1c 	bl	80002b0 <__aeabi_uldivmod>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	460b      	mov	r3, r1
 8002e7c:	4b60      	ldr	r3, [pc, #384]	@ (8003000 <UART_SetConfig+0x4e4>)
 8002e7e:	fba3 2302 	umull	r2, r3, r3, r2
 8002e82:	095b      	lsrs	r3, r3, #5
 8002e84:	011c      	lsls	r4, r3, #4
 8002e86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002e90:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002e94:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002e98:	4642      	mov	r2, r8
 8002e9a:	464b      	mov	r3, r9
 8002e9c:	1891      	adds	r1, r2, r2
 8002e9e:	61b9      	str	r1, [r7, #24]
 8002ea0:	415b      	adcs	r3, r3
 8002ea2:	61fb      	str	r3, [r7, #28]
 8002ea4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ea8:	4641      	mov	r1, r8
 8002eaa:	1851      	adds	r1, r2, r1
 8002eac:	6139      	str	r1, [r7, #16]
 8002eae:	4649      	mov	r1, r9
 8002eb0:	414b      	adcs	r3, r1
 8002eb2:	617b      	str	r3, [r7, #20]
 8002eb4:	f04f 0200 	mov.w	r2, #0
 8002eb8:	f04f 0300 	mov.w	r3, #0
 8002ebc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ec0:	4659      	mov	r1, fp
 8002ec2:	00cb      	lsls	r3, r1, #3
 8002ec4:	4651      	mov	r1, sl
 8002ec6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002eca:	4651      	mov	r1, sl
 8002ecc:	00ca      	lsls	r2, r1, #3
 8002ece:	4610      	mov	r0, r2
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	4642      	mov	r2, r8
 8002ed6:	189b      	adds	r3, r3, r2
 8002ed8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002edc:	464b      	mov	r3, r9
 8002ede:	460a      	mov	r2, r1
 8002ee0:	eb42 0303 	adc.w	r3, r2, r3
 8002ee4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002ee8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002ef2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002ef4:	f04f 0200 	mov.w	r2, #0
 8002ef8:	f04f 0300 	mov.w	r3, #0
 8002efc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002f00:	4649      	mov	r1, r9
 8002f02:	008b      	lsls	r3, r1, #2
 8002f04:	4641      	mov	r1, r8
 8002f06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f0a:	4641      	mov	r1, r8
 8002f0c:	008a      	lsls	r2, r1, #2
 8002f0e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002f12:	f7fd f9cd 	bl	80002b0 <__aeabi_uldivmod>
 8002f16:	4602      	mov	r2, r0
 8002f18:	460b      	mov	r3, r1
 8002f1a:	4611      	mov	r1, r2
 8002f1c:	4b38      	ldr	r3, [pc, #224]	@ (8003000 <UART_SetConfig+0x4e4>)
 8002f1e:	fba3 2301 	umull	r2, r3, r3, r1
 8002f22:	095b      	lsrs	r3, r3, #5
 8002f24:	2264      	movs	r2, #100	@ 0x64
 8002f26:	fb02 f303 	mul.w	r3, r2, r3
 8002f2a:	1acb      	subs	r3, r1, r3
 8002f2c:	011b      	lsls	r3, r3, #4
 8002f2e:	3332      	adds	r3, #50	@ 0x32
 8002f30:	4a33      	ldr	r2, [pc, #204]	@ (8003000 <UART_SetConfig+0x4e4>)
 8002f32:	fba2 2303 	umull	r2, r3, r2, r3
 8002f36:	095b      	lsrs	r3, r3, #5
 8002f38:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f3c:	441c      	add	r4, r3
 8002f3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f42:	2200      	movs	r2, #0
 8002f44:	673b      	str	r3, [r7, #112]	@ 0x70
 8002f46:	677a      	str	r2, [r7, #116]	@ 0x74
 8002f48:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002f4c:	4642      	mov	r2, r8
 8002f4e:	464b      	mov	r3, r9
 8002f50:	1891      	adds	r1, r2, r2
 8002f52:	60b9      	str	r1, [r7, #8]
 8002f54:	415b      	adcs	r3, r3
 8002f56:	60fb      	str	r3, [r7, #12]
 8002f58:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f5c:	4641      	mov	r1, r8
 8002f5e:	1851      	adds	r1, r2, r1
 8002f60:	6039      	str	r1, [r7, #0]
 8002f62:	4649      	mov	r1, r9
 8002f64:	414b      	adcs	r3, r1
 8002f66:	607b      	str	r3, [r7, #4]
 8002f68:	f04f 0200 	mov.w	r2, #0
 8002f6c:	f04f 0300 	mov.w	r3, #0
 8002f70:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002f74:	4659      	mov	r1, fp
 8002f76:	00cb      	lsls	r3, r1, #3
 8002f78:	4651      	mov	r1, sl
 8002f7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f7e:	4651      	mov	r1, sl
 8002f80:	00ca      	lsls	r2, r1, #3
 8002f82:	4610      	mov	r0, r2
 8002f84:	4619      	mov	r1, r3
 8002f86:	4603      	mov	r3, r0
 8002f88:	4642      	mov	r2, r8
 8002f8a:	189b      	adds	r3, r3, r2
 8002f8c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002f8e:	464b      	mov	r3, r9
 8002f90:	460a      	mov	r2, r1
 8002f92:	eb42 0303 	adc.w	r3, r2, r3
 8002f96:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	663b      	str	r3, [r7, #96]	@ 0x60
 8002fa2:	667a      	str	r2, [r7, #100]	@ 0x64
 8002fa4:	f04f 0200 	mov.w	r2, #0
 8002fa8:	f04f 0300 	mov.w	r3, #0
 8002fac:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002fb0:	4649      	mov	r1, r9
 8002fb2:	008b      	lsls	r3, r1, #2
 8002fb4:	4641      	mov	r1, r8
 8002fb6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002fba:	4641      	mov	r1, r8
 8002fbc:	008a      	lsls	r2, r1, #2
 8002fbe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002fc2:	f7fd f975 	bl	80002b0 <__aeabi_uldivmod>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	460b      	mov	r3, r1
 8002fca:	4b0d      	ldr	r3, [pc, #52]	@ (8003000 <UART_SetConfig+0x4e4>)
 8002fcc:	fba3 1302 	umull	r1, r3, r3, r2
 8002fd0:	095b      	lsrs	r3, r3, #5
 8002fd2:	2164      	movs	r1, #100	@ 0x64
 8002fd4:	fb01 f303 	mul.w	r3, r1, r3
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	011b      	lsls	r3, r3, #4
 8002fdc:	3332      	adds	r3, #50	@ 0x32
 8002fde:	4a08      	ldr	r2, [pc, #32]	@ (8003000 <UART_SetConfig+0x4e4>)
 8002fe0:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe4:	095b      	lsrs	r3, r3, #5
 8002fe6:	f003 020f 	and.w	r2, r3, #15
 8002fea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4422      	add	r2, r4
 8002ff2:	609a      	str	r2, [r3, #8]
}
 8002ff4:	bf00      	nop
 8002ff6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003000:	51eb851f 	.word	0x51eb851f

08003004 <std>:
 8003004:	2300      	movs	r3, #0
 8003006:	b510      	push	{r4, lr}
 8003008:	4604      	mov	r4, r0
 800300a:	e9c0 3300 	strd	r3, r3, [r0]
 800300e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003012:	6083      	str	r3, [r0, #8]
 8003014:	8181      	strh	r1, [r0, #12]
 8003016:	6643      	str	r3, [r0, #100]	@ 0x64
 8003018:	81c2      	strh	r2, [r0, #14]
 800301a:	6183      	str	r3, [r0, #24]
 800301c:	4619      	mov	r1, r3
 800301e:	2208      	movs	r2, #8
 8003020:	305c      	adds	r0, #92	@ 0x5c
 8003022:	f000 f9c2 	bl	80033aa <memset>
 8003026:	4b0d      	ldr	r3, [pc, #52]	@ (800305c <std+0x58>)
 8003028:	6263      	str	r3, [r4, #36]	@ 0x24
 800302a:	4b0d      	ldr	r3, [pc, #52]	@ (8003060 <std+0x5c>)
 800302c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800302e:	4b0d      	ldr	r3, [pc, #52]	@ (8003064 <std+0x60>)
 8003030:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003032:	4b0d      	ldr	r3, [pc, #52]	@ (8003068 <std+0x64>)
 8003034:	6323      	str	r3, [r4, #48]	@ 0x30
 8003036:	4b0d      	ldr	r3, [pc, #52]	@ (800306c <std+0x68>)
 8003038:	6224      	str	r4, [r4, #32]
 800303a:	429c      	cmp	r4, r3
 800303c:	d006      	beq.n	800304c <std+0x48>
 800303e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003042:	4294      	cmp	r4, r2
 8003044:	d002      	beq.n	800304c <std+0x48>
 8003046:	33d0      	adds	r3, #208	@ 0xd0
 8003048:	429c      	cmp	r4, r3
 800304a:	d105      	bne.n	8003058 <std+0x54>
 800304c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003050:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003054:	f000 ba22 	b.w	800349c <__retarget_lock_init_recursive>
 8003058:	bd10      	pop	{r4, pc}
 800305a:	bf00      	nop
 800305c:	08003325 	.word	0x08003325
 8003060:	08003347 	.word	0x08003347
 8003064:	0800337f 	.word	0x0800337f
 8003068:	080033a3 	.word	0x080033a3
 800306c:	20000120 	.word	0x20000120

08003070 <stdio_exit_handler>:
 8003070:	4a02      	ldr	r2, [pc, #8]	@ (800307c <stdio_exit_handler+0xc>)
 8003072:	4903      	ldr	r1, [pc, #12]	@ (8003080 <stdio_exit_handler+0x10>)
 8003074:	4803      	ldr	r0, [pc, #12]	@ (8003084 <stdio_exit_handler+0x14>)
 8003076:	f000 b869 	b.w	800314c <_fwalk_sglue>
 800307a:	bf00      	nop
 800307c:	2000000c 	.word	0x2000000c
 8003080:	08003d49 	.word	0x08003d49
 8003084:	2000001c 	.word	0x2000001c

08003088 <cleanup_stdio>:
 8003088:	6841      	ldr	r1, [r0, #4]
 800308a:	4b0c      	ldr	r3, [pc, #48]	@ (80030bc <cleanup_stdio+0x34>)
 800308c:	4299      	cmp	r1, r3
 800308e:	b510      	push	{r4, lr}
 8003090:	4604      	mov	r4, r0
 8003092:	d001      	beq.n	8003098 <cleanup_stdio+0x10>
 8003094:	f000 fe58 	bl	8003d48 <_fflush_r>
 8003098:	68a1      	ldr	r1, [r4, #8]
 800309a:	4b09      	ldr	r3, [pc, #36]	@ (80030c0 <cleanup_stdio+0x38>)
 800309c:	4299      	cmp	r1, r3
 800309e:	d002      	beq.n	80030a6 <cleanup_stdio+0x1e>
 80030a0:	4620      	mov	r0, r4
 80030a2:	f000 fe51 	bl	8003d48 <_fflush_r>
 80030a6:	68e1      	ldr	r1, [r4, #12]
 80030a8:	4b06      	ldr	r3, [pc, #24]	@ (80030c4 <cleanup_stdio+0x3c>)
 80030aa:	4299      	cmp	r1, r3
 80030ac:	d004      	beq.n	80030b8 <cleanup_stdio+0x30>
 80030ae:	4620      	mov	r0, r4
 80030b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80030b4:	f000 be48 	b.w	8003d48 <_fflush_r>
 80030b8:	bd10      	pop	{r4, pc}
 80030ba:	bf00      	nop
 80030bc:	20000120 	.word	0x20000120
 80030c0:	20000188 	.word	0x20000188
 80030c4:	200001f0 	.word	0x200001f0

080030c8 <global_stdio_init.part.0>:
 80030c8:	b510      	push	{r4, lr}
 80030ca:	4b0b      	ldr	r3, [pc, #44]	@ (80030f8 <global_stdio_init.part.0+0x30>)
 80030cc:	4c0b      	ldr	r4, [pc, #44]	@ (80030fc <global_stdio_init.part.0+0x34>)
 80030ce:	4a0c      	ldr	r2, [pc, #48]	@ (8003100 <global_stdio_init.part.0+0x38>)
 80030d0:	601a      	str	r2, [r3, #0]
 80030d2:	4620      	mov	r0, r4
 80030d4:	2200      	movs	r2, #0
 80030d6:	2104      	movs	r1, #4
 80030d8:	f7ff ff94 	bl	8003004 <std>
 80030dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80030e0:	2201      	movs	r2, #1
 80030e2:	2109      	movs	r1, #9
 80030e4:	f7ff ff8e 	bl	8003004 <std>
 80030e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80030ec:	2202      	movs	r2, #2
 80030ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80030f2:	2112      	movs	r1, #18
 80030f4:	f7ff bf86 	b.w	8003004 <std>
 80030f8:	20000258 	.word	0x20000258
 80030fc:	20000120 	.word	0x20000120
 8003100:	08003071 	.word	0x08003071

08003104 <__sfp_lock_acquire>:
 8003104:	4801      	ldr	r0, [pc, #4]	@ (800310c <__sfp_lock_acquire+0x8>)
 8003106:	f000 b9ca 	b.w	800349e <__retarget_lock_acquire_recursive>
 800310a:	bf00      	nop
 800310c:	20000261 	.word	0x20000261

08003110 <__sfp_lock_release>:
 8003110:	4801      	ldr	r0, [pc, #4]	@ (8003118 <__sfp_lock_release+0x8>)
 8003112:	f000 b9c5 	b.w	80034a0 <__retarget_lock_release_recursive>
 8003116:	bf00      	nop
 8003118:	20000261 	.word	0x20000261

0800311c <__sinit>:
 800311c:	b510      	push	{r4, lr}
 800311e:	4604      	mov	r4, r0
 8003120:	f7ff fff0 	bl	8003104 <__sfp_lock_acquire>
 8003124:	6a23      	ldr	r3, [r4, #32]
 8003126:	b11b      	cbz	r3, 8003130 <__sinit+0x14>
 8003128:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800312c:	f7ff bff0 	b.w	8003110 <__sfp_lock_release>
 8003130:	4b04      	ldr	r3, [pc, #16]	@ (8003144 <__sinit+0x28>)
 8003132:	6223      	str	r3, [r4, #32]
 8003134:	4b04      	ldr	r3, [pc, #16]	@ (8003148 <__sinit+0x2c>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d1f5      	bne.n	8003128 <__sinit+0xc>
 800313c:	f7ff ffc4 	bl	80030c8 <global_stdio_init.part.0>
 8003140:	e7f2      	b.n	8003128 <__sinit+0xc>
 8003142:	bf00      	nop
 8003144:	08003089 	.word	0x08003089
 8003148:	20000258 	.word	0x20000258

0800314c <_fwalk_sglue>:
 800314c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003150:	4607      	mov	r7, r0
 8003152:	4688      	mov	r8, r1
 8003154:	4614      	mov	r4, r2
 8003156:	2600      	movs	r6, #0
 8003158:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800315c:	f1b9 0901 	subs.w	r9, r9, #1
 8003160:	d505      	bpl.n	800316e <_fwalk_sglue+0x22>
 8003162:	6824      	ldr	r4, [r4, #0]
 8003164:	2c00      	cmp	r4, #0
 8003166:	d1f7      	bne.n	8003158 <_fwalk_sglue+0xc>
 8003168:	4630      	mov	r0, r6
 800316a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800316e:	89ab      	ldrh	r3, [r5, #12]
 8003170:	2b01      	cmp	r3, #1
 8003172:	d907      	bls.n	8003184 <_fwalk_sglue+0x38>
 8003174:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003178:	3301      	adds	r3, #1
 800317a:	d003      	beq.n	8003184 <_fwalk_sglue+0x38>
 800317c:	4629      	mov	r1, r5
 800317e:	4638      	mov	r0, r7
 8003180:	47c0      	blx	r8
 8003182:	4306      	orrs	r6, r0
 8003184:	3568      	adds	r5, #104	@ 0x68
 8003186:	e7e9      	b.n	800315c <_fwalk_sglue+0x10>

08003188 <iprintf>:
 8003188:	b40f      	push	{r0, r1, r2, r3}
 800318a:	b507      	push	{r0, r1, r2, lr}
 800318c:	4906      	ldr	r1, [pc, #24]	@ (80031a8 <iprintf+0x20>)
 800318e:	ab04      	add	r3, sp, #16
 8003190:	6808      	ldr	r0, [r1, #0]
 8003192:	f853 2b04 	ldr.w	r2, [r3], #4
 8003196:	6881      	ldr	r1, [r0, #8]
 8003198:	9301      	str	r3, [sp, #4]
 800319a:	f000 faad 	bl	80036f8 <_vfiprintf_r>
 800319e:	b003      	add	sp, #12
 80031a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80031a4:	b004      	add	sp, #16
 80031a6:	4770      	bx	lr
 80031a8:	20000018 	.word	0x20000018

080031ac <setbuf>:
 80031ac:	fab1 f281 	clz	r2, r1
 80031b0:	0952      	lsrs	r2, r2, #5
 80031b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80031b6:	0052      	lsls	r2, r2, #1
 80031b8:	f000 b800 	b.w	80031bc <setvbuf>

080031bc <setvbuf>:
 80031bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80031c0:	461d      	mov	r5, r3
 80031c2:	4b57      	ldr	r3, [pc, #348]	@ (8003320 <setvbuf+0x164>)
 80031c4:	681f      	ldr	r7, [r3, #0]
 80031c6:	4604      	mov	r4, r0
 80031c8:	460e      	mov	r6, r1
 80031ca:	4690      	mov	r8, r2
 80031cc:	b127      	cbz	r7, 80031d8 <setvbuf+0x1c>
 80031ce:	6a3b      	ldr	r3, [r7, #32]
 80031d0:	b913      	cbnz	r3, 80031d8 <setvbuf+0x1c>
 80031d2:	4638      	mov	r0, r7
 80031d4:	f7ff ffa2 	bl	800311c <__sinit>
 80031d8:	f1b8 0f02 	cmp.w	r8, #2
 80031dc:	d006      	beq.n	80031ec <setvbuf+0x30>
 80031de:	f1b8 0f01 	cmp.w	r8, #1
 80031e2:	f200 809a 	bhi.w	800331a <setvbuf+0x15e>
 80031e6:	2d00      	cmp	r5, #0
 80031e8:	f2c0 8097 	blt.w	800331a <setvbuf+0x15e>
 80031ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80031ee:	07d9      	lsls	r1, r3, #31
 80031f0:	d405      	bmi.n	80031fe <setvbuf+0x42>
 80031f2:	89a3      	ldrh	r3, [r4, #12]
 80031f4:	059a      	lsls	r2, r3, #22
 80031f6:	d402      	bmi.n	80031fe <setvbuf+0x42>
 80031f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80031fa:	f000 f950 	bl	800349e <__retarget_lock_acquire_recursive>
 80031fe:	4621      	mov	r1, r4
 8003200:	4638      	mov	r0, r7
 8003202:	f000 fda1 	bl	8003d48 <_fflush_r>
 8003206:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003208:	b141      	cbz	r1, 800321c <setvbuf+0x60>
 800320a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800320e:	4299      	cmp	r1, r3
 8003210:	d002      	beq.n	8003218 <setvbuf+0x5c>
 8003212:	4638      	mov	r0, r7
 8003214:	f000 f946 	bl	80034a4 <_free_r>
 8003218:	2300      	movs	r3, #0
 800321a:	6363      	str	r3, [r4, #52]	@ 0x34
 800321c:	2300      	movs	r3, #0
 800321e:	61a3      	str	r3, [r4, #24]
 8003220:	6063      	str	r3, [r4, #4]
 8003222:	89a3      	ldrh	r3, [r4, #12]
 8003224:	061b      	lsls	r3, r3, #24
 8003226:	d503      	bpl.n	8003230 <setvbuf+0x74>
 8003228:	6921      	ldr	r1, [r4, #16]
 800322a:	4638      	mov	r0, r7
 800322c:	f000 f93a 	bl	80034a4 <_free_r>
 8003230:	89a3      	ldrh	r3, [r4, #12]
 8003232:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8003236:	f023 0303 	bic.w	r3, r3, #3
 800323a:	f1b8 0f02 	cmp.w	r8, #2
 800323e:	81a3      	strh	r3, [r4, #12]
 8003240:	d061      	beq.n	8003306 <setvbuf+0x14a>
 8003242:	ab01      	add	r3, sp, #4
 8003244:	466a      	mov	r2, sp
 8003246:	4621      	mov	r1, r4
 8003248:	4638      	mov	r0, r7
 800324a:	f000 fda5 	bl	8003d98 <__swhatbuf_r>
 800324e:	89a3      	ldrh	r3, [r4, #12]
 8003250:	4318      	orrs	r0, r3
 8003252:	81a0      	strh	r0, [r4, #12]
 8003254:	bb2d      	cbnz	r5, 80032a2 <setvbuf+0xe6>
 8003256:	9d00      	ldr	r5, [sp, #0]
 8003258:	4628      	mov	r0, r5
 800325a:	f000 f96d 	bl	8003538 <malloc>
 800325e:	4606      	mov	r6, r0
 8003260:	2800      	cmp	r0, #0
 8003262:	d152      	bne.n	800330a <setvbuf+0x14e>
 8003264:	f8dd 9000 	ldr.w	r9, [sp]
 8003268:	45a9      	cmp	r9, r5
 800326a:	d140      	bne.n	80032ee <setvbuf+0x132>
 800326c:	f04f 35ff 	mov.w	r5, #4294967295
 8003270:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003274:	f043 0202 	orr.w	r2, r3, #2
 8003278:	81a2      	strh	r2, [r4, #12]
 800327a:	2200      	movs	r2, #0
 800327c:	60a2      	str	r2, [r4, #8]
 800327e:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8003282:	6022      	str	r2, [r4, #0]
 8003284:	6122      	str	r2, [r4, #16]
 8003286:	2201      	movs	r2, #1
 8003288:	6162      	str	r2, [r4, #20]
 800328a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800328c:	07d6      	lsls	r6, r2, #31
 800328e:	d404      	bmi.n	800329a <setvbuf+0xde>
 8003290:	0598      	lsls	r0, r3, #22
 8003292:	d402      	bmi.n	800329a <setvbuf+0xde>
 8003294:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003296:	f000 f903 	bl	80034a0 <__retarget_lock_release_recursive>
 800329a:	4628      	mov	r0, r5
 800329c:	b003      	add	sp, #12
 800329e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80032a2:	2e00      	cmp	r6, #0
 80032a4:	d0d8      	beq.n	8003258 <setvbuf+0x9c>
 80032a6:	6a3b      	ldr	r3, [r7, #32]
 80032a8:	b913      	cbnz	r3, 80032b0 <setvbuf+0xf4>
 80032aa:	4638      	mov	r0, r7
 80032ac:	f7ff ff36 	bl	800311c <__sinit>
 80032b0:	f1b8 0f01 	cmp.w	r8, #1
 80032b4:	bf08      	it	eq
 80032b6:	89a3      	ldrheq	r3, [r4, #12]
 80032b8:	6026      	str	r6, [r4, #0]
 80032ba:	bf04      	itt	eq
 80032bc:	f043 0301 	orreq.w	r3, r3, #1
 80032c0:	81a3      	strheq	r3, [r4, #12]
 80032c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80032c6:	f013 0208 	ands.w	r2, r3, #8
 80032ca:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80032ce:	d01e      	beq.n	800330e <setvbuf+0x152>
 80032d0:	07d9      	lsls	r1, r3, #31
 80032d2:	bf41      	itttt	mi
 80032d4:	2200      	movmi	r2, #0
 80032d6:	426d      	negmi	r5, r5
 80032d8:	60a2      	strmi	r2, [r4, #8]
 80032da:	61a5      	strmi	r5, [r4, #24]
 80032dc:	bf58      	it	pl
 80032de:	60a5      	strpl	r5, [r4, #8]
 80032e0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80032e2:	07d2      	lsls	r2, r2, #31
 80032e4:	d401      	bmi.n	80032ea <setvbuf+0x12e>
 80032e6:	059b      	lsls	r3, r3, #22
 80032e8:	d513      	bpl.n	8003312 <setvbuf+0x156>
 80032ea:	2500      	movs	r5, #0
 80032ec:	e7d5      	b.n	800329a <setvbuf+0xde>
 80032ee:	4648      	mov	r0, r9
 80032f0:	f000 f922 	bl	8003538 <malloc>
 80032f4:	4606      	mov	r6, r0
 80032f6:	2800      	cmp	r0, #0
 80032f8:	d0b8      	beq.n	800326c <setvbuf+0xb0>
 80032fa:	89a3      	ldrh	r3, [r4, #12]
 80032fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003300:	81a3      	strh	r3, [r4, #12]
 8003302:	464d      	mov	r5, r9
 8003304:	e7cf      	b.n	80032a6 <setvbuf+0xea>
 8003306:	2500      	movs	r5, #0
 8003308:	e7b2      	b.n	8003270 <setvbuf+0xb4>
 800330a:	46a9      	mov	r9, r5
 800330c:	e7f5      	b.n	80032fa <setvbuf+0x13e>
 800330e:	60a2      	str	r2, [r4, #8]
 8003310:	e7e6      	b.n	80032e0 <setvbuf+0x124>
 8003312:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003314:	f000 f8c4 	bl	80034a0 <__retarget_lock_release_recursive>
 8003318:	e7e7      	b.n	80032ea <setvbuf+0x12e>
 800331a:	f04f 35ff 	mov.w	r5, #4294967295
 800331e:	e7bc      	b.n	800329a <setvbuf+0xde>
 8003320:	20000018 	.word	0x20000018

08003324 <__sread>:
 8003324:	b510      	push	{r4, lr}
 8003326:	460c      	mov	r4, r1
 8003328:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800332c:	f000 f868 	bl	8003400 <_read_r>
 8003330:	2800      	cmp	r0, #0
 8003332:	bfab      	itete	ge
 8003334:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003336:	89a3      	ldrhlt	r3, [r4, #12]
 8003338:	181b      	addge	r3, r3, r0
 800333a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800333e:	bfac      	ite	ge
 8003340:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003342:	81a3      	strhlt	r3, [r4, #12]
 8003344:	bd10      	pop	{r4, pc}

08003346 <__swrite>:
 8003346:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800334a:	461f      	mov	r7, r3
 800334c:	898b      	ldrh	r3, [r1, #12]
 800334e:	05db      	lsls	r3, r3, #23
 8003350:	4605      	mov	r5, r0
 8003352:	460c      	mov	r4, r1
 8003354:	4616      	mov	r6, r2
 8003356:	d505      	bpl.n	8003364 <__swrite+0x1e>
 8003358:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800335c:	2302      	movs	r3, #2
 800335e:	2200      	movs	r2, #0
 8003360:	f000 f83c 	bl	80033dc <_lseek_r>
 8003364:	89a3      	ldrh	r3, [r4, #12]
 8003366:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800336a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800336e:	81a3      	strh	r3, [r4, #12]
 8003370:	4632      	mov	r2, r6
 8003372:	463b      	mov	r3, r7
 8003374:	4628      	mov	r0, r5
 8003376:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800337a:	f000 b853 	b.w	8003424 <_write_r>

0800337e <__sseek>:
 800337e:	b510      	push	{r4, lr}
 8003380:	460c      	mov	r4, r1
 8003382:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003386:	f000 f829 	bl	80033dc <_lseek_r>
 800338a:	1c43      	adds	r3, r0, #1
 800338c:	89a3      	ldrh	r3, [r4, #12]
 800338e:	bf15      	itete	ne
 8003390:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003392:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003396:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800339a:	81a3      	strheq	r3, [r4, #12]
 800339c:	bf18      	it	ne
 800339e:	81a3      	strhne	r3, [r4, #12]
 80033a0:	bd10      	pop	{r4, pc}

080033a2 <__sclose>:
 80033a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033a6:	f000 b809 	b.w	80033bc <_close_r>

080033aa <memset>:
 80033aa:	4402      	add	r2, r0
 80033ac:	4603      	mov	r3, r0
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d100      	bne.n	80033b4 <memset+0xa>
 80033b2:	4770      	bx	lr
 80033b4:	f803 1b01 	strb.w	r1, [r3], #1
 80033b8:	e7f9      	b.n	80033ae <memset+0x4>
	...

080033bc <_close_r>:
 80033bc:	b538      	push	{r3, r4, r5, lr}
 80033be:	4d06      	ldr	r5, [pc, #24]	@ (80033d8 <_close_r+0x1c>)
 80033c0:	2300      	movs	r3, #0
 80033c2:	4604      	mov	r4, r0
 80033c4:	4608      	mov	r0, r1
 80033c6:	602b      	str	r3, [r5, #0]
 80033c8:	f7fd fc06 	bl	8000bd8 <_close>
 80033cc:	1c43      	adds	r3, r0, #1
 80033ce:	d102      	bne.n	80033d6 <_close_r+0x1a>
 80033d0:	682b      	ldr	r3, [r5, #0]
 80033d2:	b103      	cbz	r3, 80033d6 <_close_r+0x1a>
 80033d4:	6023      	str	r3, [r4, #0]
 80033d6:	bd38      	pop	{r3, r4, r5, pc}
 80033d8:	2000025c 	.word	0x2000025c

080033dc <_lseek_r>:
 80033dc:	b538      	push	{r3, r4, r5, lr}
 80033de:	4d07      	ldr	r5, [pc, #28]	@ (80033fc <_lseek_r+0x20>)
 80033e0:	4604      	mov	r4, r0
 80033e2:	4608      	mov	r0, r1
 80033e4:	4611      	mov	r1, r2
 80033e6:	2200      	movs	r2, #0
 80033e8:	602a      	str	r2, [r5, #0]
 80033ea:	461a      	mov	r2, r3
 80033ec:	f7fd fc1b 	bl	8000c26 <_lseek>
 80033f0:	1c43      	adds	r3, r0, #1
 80033f2:	d102      	bne.n	80033fa <_lseek_r+0x1e>
 80033f4:	682b      	ldr	r3, [r5, #0]
 80033f6:	b103      	cbz	r3, 80033fa <_lseek_r+0x1e>
 80033f8:	6023      	str	r3, [r4, #0]
 80033fa:	bd38      	pop	{r3, r4, r5, pc}
 80033fc:	2000025c 	.word	0x2000025c

08003400 <_read_r>:
 8003400:	b538      	push	{r3, r4, r5, lr}
 8003402:	4d07      	ldr	r5, [pc, #28]	@ (8003420 <_read_r+0x20>)
 8003404:	4604      	mov	r4, r0
 8003406:	4608      	mov	r0, r1
 8003408:	4611      	mov	r1, r2
 800340a:	2200      	movs	r2, #0
 800340c:	602a      	str	r2, [r5, #0]
 800340e:	461a      	mov	r2, r3
 8003410:	f7fd fbc5 	bl	8000b9e <_read>
 8003414:	1c43      	adds	r3, r0, #1
 8003416:	d102      	bne.n	800341e <_read_r+0x1e>
 8003418:	682b      	ldr	r3, [r5, #0]
 800341a:	b103      	cbz	r3, 800341e <_read_r+0x1e>
 800341c:	6023      	str	r3, [r4, #0]
 800341e:	bd38      	pop	{r3, r4, r5, pc}
 8003420:	2000025c 	.word	0x2000025c

08003424 <_write_r>:
 8003424:	b538      	push	{r3, r4, r5, lr}
 8003426:	4d07      	ldr	r5, [pc, #28]	@ (8003444 <_write_r+0x20>)
 8003428:	4604      	mov	r4, r0
 800342a:	4608      	mov	r0, r1
 800342c:	4611      	mov	r1, r2
 800342e:	2200      	movs	r2, #0
 8003430:	602a      	str	r2, [r5, #0]
 8003432:	461a      	mov	r2, r3
 8003434:	f7fd f8e8 	bl	8000608 <_write>
 8003438:	1c43      	adds	r3, r0, #1
 800343a:	d102      	bne.n	8003442 <_write_r+0x1e>
 800343c:	682b      	ldr	r3, [r5, #0]
 800343e:	b103      	cbz	r3, 8003442 <_write_r+0x1e>
 8003440:	6023      	str	r3, [r4, #0]
 8003442:	bd38      	pop	{r3, r4, r5, pc}
 8003444:	2000025c 	.word	0x2000025c

08003448 <__errno>:
 8003448:	4b01      	ldr	r3, [pc, #4]	@ (8003450 <__errno+0x8>)
 800344a:	6818      	ldr	r0, [r3, #0]
 800344c:	4770      	bx	lr
 800344e:	bf00      	nop
 8003450:	20000018 	.word	0x20000018

08003454 <__libc_init_array>:
 8003454:	b570      	push	{r4, r5, r6, lr}
 8003456:	4d0d      	ldr	r5, [pc, #52]	@ (800348c <__libc_init_array+0x38>)
 8003458:	4c0d      	ldr	r4, [pc, #52]	@ (8003490 <__libc_init_array+0x3c>)
 800345a:	1b64      	subs	r4, r4, r5
 800345c:	10a4      	asrs	r4, r4, #2
 800345e:	2600      	movs	r6, #0
 8003460:	42a6      	cmp	r6, r4
 8003462:	d109      	bne.n	8003478 <__libc_init_array+0x24>
 8003464:	4d0b      	ldr	r5, [pc, #44]	@ (8003494 <__libc_init_array+0x40>)
 8003466:	4c0c      	ldr	r4, [pc, #48]	@ (8003498 <__libc_init_array+0x44>)
 8003468:	f000 fdbe 	bl	8003fe8 <_init>
 800346c:	1b64      	subs	r4, r4, r5
 800346e:	10a4      	asrs	r4, r4, #2
 8003470:	2600      	movs	r6, #0
 8003472:	42a6      	cmp	r6, r4
 8003474:	d105      	bne.n	8003482 <__libc_init_array+0x2e>
 8003476:	bd70      	pop	{r4, r5, r6, pc}
 8003478:	f855 3b04 	ldr.w	r3, [r5], #4
 800347c:	4798      	blx	r3
 800347e:	3601      	adds	r6, #1
 8003480:	e7ee      	b.n	8003460 <__libc_init_array+0xc>
 8003482:	f855 3b04 	ldr.w	r3, [r5], #4
 8003486:	4798      	blx	r3
 8003488:	3601      	adds	r6, #1
 800348a:	e7f2      	b.n	8003472 <__libc_init_array+0x1e>
 800348c:	08004064 	.word	0x08004064
 8003490:	08004064 	.word	0x08004064
 8003494:	08004064 	.word	0x08004064
 8003498:	08004068 	.word	0x08004068

0800349c <__retarget_lock_init_recursive>:
 800349c:	4770      	bx	lr

0800349e <__retarget_lock_acquire_recursive>:
 800349e:	4770      	bx	lr

080034a0 <__retarget_lock_release_recursive>:
 80034a0:	4770      	bx	lr
	...

080034a4 <_free_r>:
 80034a4:	b538      	push	{r3, r4, r5, lr}
 80034a6:	4605      	mov	r5, r0
 80034a8:	2900      	cmp	r1, #0
 80034aa:	d041      	beq.n	8003530 <_free_r+0x8c>
 80034ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80034b0:	1f0c      	subs	r4, r1, #4
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	bfb8      	it	lt
 80034b6:	18e4      	addlt	r4, r4, r3
 80034b8:	f000 f8e8 	bl	800368c <__malloc_lock>
 80034bc:	4a1d      	ldr	r2, [pc, #116]	@ (8003534 <_free_r+0x90>)
 80034be:	6813      	ldr	r3, [r2, #0]
 80034c0:	b933      	cbnz	r3, 80034d0 <_free_r+0x2c>
 80034c2:	6063      	str	r3, [r4, #4]
 80034c4:	6014      	str	r4, [r2, #0]
 80034c6:	4628      	mov	r0, r5
 80034c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80034cc:	f000 b8e4 	b.w	8003698 <__malloc_unlock>
 80034d0:	42a3      	cmp	r3, r4
 80034d2:	d908      	bls.n	80034e6 <_free_r+0x42>
 80034d4:	6820      	ldr	r0, [r4, #0]
 80034d6:	1821      	adds	r1, r4, r0
 80034d8:	428b      	cmp	r3, r1
 80034da:	bf01      	itttt	eq
 80034dc:	6819      	ldreq	r1, [r3, #0]
 80034de:	685b      	ldreq	r3, [r3, #4]
 80034e0:	1809      	addeq	r1, r1, r0
 80034e2:	6021      	streq	r1, [r4, #0]
 80034e4:	e7ed      	b.n	80034c2 <_free_r+0x1e>
 80034e6:	461a      	mov	r2, r3
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	b10b      	cbz	r3, 80034f0 <_free_r+0x4c>
 80034ec:	42a3      	cmp	r3, r4
 80034ee:	d9fa      	bls.n	80034e6 <_free_r+0x42>
 80034f0:	6811      	ldr	r1, [r2, #0]
 80034f2:	1850      	adds	r0, r2, r1
 80034f4:	42a0      	cmp	r0, r4
 80034f6:	d10b      	bne.n	8003510 <_free_r+0x6c>
 80034f8:	6820      	ldr	r0, [r4, #0]
 80034fa:	4401      	add	r1, r0
 80034fc:	1850      	adds	r0, r2, r1
 80034fe:	4283      	cmp	r3, r0
 8003500:	6011      	str	r1, [r2, #0]
 8003502:	d1e0      	bne.n	80034c6 <_free_r+0x22>
 8003504:	6818      	ldr	r0, [r3, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	6053      	str	r3, [r2, #4]
 800350a:	4408      	add	r0, r1
 800350c:	6010      	str	r0, [r2, #0]
 800350e:	e7da      	b.n	80034c6 <_free_r+0x22>
 8003510:	d902      	bls.n	8003518 <_free_r+0x74>
 8003512:	230c      	movs	r3, #12
 8003514:	602b      	str	r3, [r5, #0]
 8003516:	e7d6      	b.n	80034c6 <_free_r+0x22>
 8003518:	6820      	ldr	r0, [r4, #0]
 800351a:	1821      	adds	r1, r4, r0
 800351c:	428b      	cmp	r3, r1
 800351e:	bf04      	itt	eq
 8003520:	6819      	ldreq	r1, [r3, #0]
 8003522:	685b      	ldreq	r3, [r3, #4]
 8003524:	6063      	str	r3, [r4, #4]
 8003526:	bf04      	itt	eq
 8003528:	1809      	addeq	r1, r1, r0
 800352a:	6021      	streq	r1, [r4, #0]
 800352c:	6054      	str	r4, [r2, #4]
 800352e:	e7ca      	b.n	80034c6 <_free_r+0x22>
 8003530:	bd38      	pop	{r3, r4, r5, pc}
 8003532:	bf00      	nop
 8003534:	20000268 	.word	0x20000268

08003538 <malloc>:
 8003538:	4b02      	ldr	r3, [pc, #8]	@ (8003544 <malloc+0xc>)
 800353a:	4601      	mov	r1, r0
 800353c:	6818      	ldr	r0, [r3, #0]
 800353e:	f000 b825 	b.w	800358c <_malloc_r>
 8003542:	bf00      	nop
 8003544:	20000018 	.word	0x20000018

08003548 <sbrk_aligned>:
 8003548:	b570      	push	{r4, r5, r6, lr}
 800354a:	4e0f      	ldr	r6, [pc, #60]	@ (8003588 <sbrk_aligned+0x40>)
 800354c:	460c      	mov	r4, r1
 800354e:	6831      	ldr	r1, [r6, #0]
 8003550:	4605      	mov	r5, r0
 8003552:	b911      	cbnz	r1, 800355a <sbrk_aligned+0x12>
 8003554:	f000 fd38 	bl	8003fc8 <_sbrk_r>
 8003558:	6030      	str	r0, [r6, #0]
 800355a:	4621      	mov	r1, r4
 800355c:	4628      	mov	r0, r5
 800355e:	f000 fd33 	bl	8003fc8 <_sbrk_r>
 8003562:	1c43      	adds	r3, r0, #1
 8003564:	d103      	bne.n	800356e <sbrk_aligned+0x26>
 8003566:	f04f 34ff 	mov.w	r4, #4294967295
 800356a:	4620      	mov	r0, r4
 800356c:	bd70      	pop	{r4, r5, r6, pc}
 800356e:	1cc4      	adds	r4, r0, #3
 8003570:	f024 0403 	bic.w	r4, r4, #3
 8003574:	42a0      	cmp	r0, r4
 8003576:	d0f8      	beq.n	800356a <sbrk_aligned+0x22>
 8003578:	1a21      	subs	r1, r4, r0
 800357a:	4628      	mov	r0, r5
 800357c:	f000 fd24 	bl	8003fc8 <_sbrk_r>
 8003580:	3001      	adds	r0, #1
 8003582:	d1f2      	bne.n	800356a <sbrk_aligned+0x22>
 8003584:	e7ef      	b.n	8003566 <sbrk_aligned+0x1e>
 8003586:	bf00      	nop
 8003588:	20000264 	.word	0x20000264

0800358c <_malloc_r>:
 800358c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003590:	1ccd      	adds	r5, r1, #3
 8003592:	f025 0503 	bic.w	r5, r5, #3
 8003596:	3508      	adds	r5, #8
 8003598:	2d0c      	cmp	r5, #12
 800359a:	bf38      	it	cc
 800359c:	250c      	movcc	r5, #12
 800359e:	2d00      	cmp	r5, #0
 80035a0:	4606      	mov	r6, r0
 80035a2:	db01      	blt.n	80035a8 <_malloc_r+0x1c>
 80035a4:	42a9      	cmp	r1, r5
 80035a6:	d904      	bls.n	80035b2 <_malloc_r+0x26>
 80035a8:	230c      	movs	r3, #12
 80035aa:	6033      	str	r3, [r6, #0]
 80035ac:	2000      	movs	r0, #0
 80035ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80035b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003688 <_malloc_r+0xfc>
 80035b6:	f000 f869 	bl	800368c <__malloc_lock>
 80035ba:	f8d8 3000 	ldr.w	r3, [r8]
 80035be:	461c      	mov	r4, r3
 80035c0:	bb44      	cbnz	r4, 8003614 <_malloc_r+0x88>
 80035c2:	4629      	mov	r1, r5
 80035c4:	4630      	mov	r0, r6
 80035c6:	f7ff ffbf 	bl	8003548 <sbrk_aligned>
 80035ca:	1c43      	adds	r3, r0, #1
 80035cc:	4604      	mov	r4, r0
 80035ce:	d158      	bne.n	8003682 <_malloc_r+0xf6>
 80035d0:	f8d8 4000 	ldr.w	r4, [r8]
 80035d4:	4627      	mov	r7, r4
 80035d6:	2f00      	cmp	r7, #0
 80035d8:	d143      	bne.n	8003662 <_malloc_r+0xd6>
 80035da:	2c00      	cmp	r4, #0
 80035dc:	d04b      	beq.n	8003676 <_malloc_r+0xea>
 80035de:	6823      	ldr	r3, [r4, #0]
 80035e0:	4639      	mov	r1, r7
 80035e2:	4630      	mov	r0, r6
 80035e4:	eb04 0903 	add.w	r9, r4, r3
 80035e8:	f000 fcee 	bl	8003fc8 <_sbrk_r>
 80035ec:	4581      	cmp	r9, r0
 80035ee:	d142      	bne.n	8003676 <_malloc_r+0xea>
 80035f0:	6821      	ldr	r1, [r4, #0]
 80035f2:	1a6d      	subs	r5, r5, r1
 80035f4:	4629      	mov	r1, r5
 80035f6:	4630      	mov	r0, r6
 80035f8:	f7ff ffa6 	bl	8003548 <sbrk_aligned>
 80035fc:	3001      	adds	r0, #1
 80035fe:	d03a      	beq.n	8003676 <_malloc_r+0xea>
 8003600:	6823      	ldr	r3, [r4, #0]
 8003602:	442b      	add	r3, r5
 8003604:	6023      	str	r3, [r4, #0]
 8003606:	f8d8 3000 	ldr.w	r3, [r8]
 800360a:	685a      	ldr	r2, [r3, #4]
 800360c:	bb62      	cbnz	r2, 8003668 <_malloc_r+0xdc>
 800360e:	f8c8 7000 	str.w	r7, [r8]
 8003612:	e00f      	b.n	8003634 <_malloc_r+0xa8>
 8003614:	6822      	ldr	r2, [r4, #0]
 8003616:	1b52      	subs	r2, r2, r5
 8003618:	d420      	bmi.n	800365c <_malloc_r+0xd0>
 800361a:	2a0b      	cmp	r2, #11
 800361c:	d917      	bls.n	800364e <_malloc_r+0xc2>
 800361e:	1961      	adds	r1, r4, r5
 8003620:	42a3      	cmp	r3, r4
 8003622:	6025      	str	r5, [r4, #0]
 8003624:	bf18      	it	ne
 8003626:	6059      	strne	r1, [r3, #4]
 8003628:	6863      	ldr	r3, [r4, #4]
 800362a:	bf08      	it	eq
 800362c:	f8c8 1000 	streq.w	r1, [r8]
 8003630:	5162      	str	r2, [r4, r5]
 8003632:	604b      	str	r3, [r1, #4]
 8003634:	4630      	mov	r0, r6
 8003636:	f000 f82f 	bl	8003698 <__malloc_unlock>
 800363a:	f104 000b 	add.w	r0, r4, #11
 800363e:	1d23      	adds	r3, r4, #4
 8003640:	f020 0007 	bic.w	r0, r0, #7
 8003644:	1ac2      	subs	r2, r0, r3
 8003646:	bf1c      	itt	ne
 8003648:	1a1b      	subne	r3, r3, r0
 800364a:	50a3      	strne	r3, [r4, r2]
 800364c:	e7af      	b.n	80035ae <_malloc_r+0x22>
 800364e:	6862      	ldr	r2, [r4, #4]
 8003650:	42a3      	cmp	r3, r4
 8003652:	bf0c      	ite	eq
 8003654:	f8c8 2000 	streq.w	r2, [r8]
 8003658:	605a      	strne	r2, [r3, #4]
 800365a:	e7eb      	b.n	8003634 <_malloc_r+0xa8>
 800365c:	4623      	mov	r3, r4
 800365e:	6864      	ldr	r4, [r4, #4]
 8003660:	e7ae      	b.n	80035c0 <_malloc_r+0x34>
 8003662:	463c      	mov	r4, r7
 8003664:	687f      	ldr	r7, [r7, #4]
 8003666:	e7b6      	b.n	80035d6 <_malloc_r+0x4a>
 8003668:	461a      	mov	r2, r3
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	42a3      	cmp	r3, r4
 800366e:	d1fb      	bne.n	8003668 <_malloc_r+0xdc>
 8003670:	2300      	movs	r3, #0
 8003672:	6053      	str	r3, [r2, #4]
 8003674:	e7de      	b.n	8003634 <_malloc_r+0xa8>
 8003676:	230c      	movs	r3, #12
 8003678:	6033      	str	r3, [r6, #0]
 800367a:	4630      	mov	r0, r6
 800367c:	f000 f80c 	bl	8003698 <__malloc_unlock>
 8003680:	e794      	b.n	80035ac <_malloc_r+0x20>
 8003682:	6005      	str	r5, [r0, #0]
 8003684:	e7d6      	b.n	8003634 <_malloc_r+0xa8>
 8003686:	bf00      	nop
 8003688:	20000268 	.word	0x20000268

0800368c <__malloc_lock>:
 800368c:	4801      	ldr	r0, [pc, #4]	@ (8003694 <__malloc_lock+0x8>)
 800368e:	f7ff bf06 	b.w	800349e <__retarget_lock_acquire_recursive>
 8003692:	bf00      	nop
 8003694:	20000260 	.word	0x20000260

08003698 <__malloc_unlock>:
 8003698:	4801      	ldr	r0, [pc, #4]	@ (80036a0 <__malloc_unlock+0x8>)
 800369a:	f7ff bf01 	b.w	80034a0 <__retarget_lock_release_recursive>
 800369e:	bf00      	nop
 80036a0:	20000260 	.word	0x20000260

080036a4 <__sfputc_r>:
 80036a4:	6893      	ldr	r3, [r2, #8]
 80036a6:	3b01      	subs	r3, #1
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	b410      	push	{r4}
 80036ac:	6093      	str	r3, [r2, #8]
 80036ae:	da08      	bge.n	80036c2 <__sfputc_r+0x1e>
 80036b0:	6994      	ldr	r4, [r2, #24]
 80036b2:	42a3      	cmp	r3, r4
 80036b4:	db01      	blt.n	80036ba <__sfputc_r+0x16>
 80036b6:	290a      	cmp	r1, #10
 80036b8:	d103      	bne.n	80036c2 <__sfputc_r+0x1e>
 80036ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036be:	f000 bbcd 	b.w	8003e5c <__swbuf_r>
 80036c2:	6813      	ldr	r3, [r2, #0]
 80036c4:	1c58      	adds	r0, r3, #1
 80036c6:	6010      	str	r0, [r2, #0]
 80036c8:	7019      	strb	r1, [r3, #0]
 80036ca:	4608      	mov	r0, r1
 80036cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036d0:	4770      	bx	lr

080036d2 <__sfputs_r>:
 80036d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036d4:	4606      	mov	r6, r0
 80036d6:	460f      	mov	r7, r1
 80036d8:	4614      	mov	r4, r2
 80036da:	18d5      	adds	r5, r2, r3
 80036dc:	42ac      	cmp	r4, r5
 80036de:	d101      	bne.n	80036e4 <__sfputs_r+0x12>
 80036e0:	2000      	movs	r0, #0
 80036e2:	e007      	b.n	80036f4 <__sfputs_r+0x22>
 80036e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036e8:	463a      	mov	r2, r7
 80036ea:	4630      	mov	r0, r6
 80036ec:	f7ff ffda 	bl	80036a4 <__sfputc_r>
 80036f0:	1c43      	adds	r3, r0, #1
 80036f2:	d1f3      	bne.n	80036dc <__sfputs_r+0xa>
 80036f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080036f8 <_vfiprintf_r>:
 80036f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036fc:	460d      	mov	r5, r1
 80036fe:	b09d      	sub	sp, #116	@ 0x74
 8003700:	4614      	mov	r4, r2
 8003702:	4698      	mov	r8, r3
 8003704:	4606      	mov	r6, r0
 8003706:	b118      	cbz	r0, 8003710 <_vfiprintf_r+0x18>
 8003708:	6a03      	ldr	r3, [r0, #32]
 800370a:	b90b      	cbnz	r3, 8003710 <_vfiprintf_r+0x18>
 800370c:	f7ff fd06 	bl	800311c <__sinit>
 8003710:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003712:	07d9      	lsls	r1, r3, #31
 8003714:	d405      	bmi.n	8003722 <_vfiprintf_r+0x2a>
 8003716:	89ab      	ldrh	r3, [r5, #12]
 8003718:	059a      	lsls	r2, r3, #22
 800371a:	d402      	bmi.n	8003722 <_vfiprintf_r+0x2a>
 800371c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800371e:	f7ff febe 	bl	800349e <__retarget_lock_acquire_recursive>
 8003722:	89ab      	ldrh	r3, [r5, #12]
 8003724:	071b      	lsls	r3, r3, #28
 8003726:	d501      	bpl.n	800372c <_vfiprintf_r+0x34>
 8003728:	692b      	ldr	r3, [r5, #16]
 800372a:	b99b      	cbnz	r3, 8003754 <_vfiprintf_r+0x5c>
 800372c:	4629      	mov	r1, r5
 800372e:	4630      	mov	r0, r6
 8003730:	f000 fbd2 	bl	8003ed8 <__swsetup_r>
 8003734:	b170      	cbz	r0, 8003754 <_vfiprintf_r+0x5c>
 8003736:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003738:	07dc      	lsls	r4, r3, #31
 800373a:	d504      	bpl.n	8003746 <_vfiprintf_r+0x4e>
 800373c:	f04f 30ff 	mov.w	r0, #4294967295
 8003740:	b01d      	add	sp, #116	@ 0x74
 8003742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003746:	89ab      	ldrh	r3, [r5, #12]
 8003748:	0598      	lsls	r0, r3, #22
 800374a:	d4f7      	bmi.n	800373c <_vfiprintf_r+0x44>
 800374c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800374e:	f7ff fea7 	bl	80034a0 <__retarget_lock_release_recursive>
 8003752:	e7f3      	b.n	800373c <_vfiprintf_r+0x44>
 8003754:	2300      	movs	r3, #0
 8003756:	9309      	str	r3, [sp, #36]	@ 0x24
 8003758:	2320      	movs	r3, #32
 800375a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800375e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003762:	2330      	movs	r3, #48	@ 0x30
 8003764:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003914 <_vfiprintf_r+0x21c>
 8003768:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800376c:	f04f 0901 	mov.w	r9, #1
 8003770:	4623      	mov	r3, r4
 8003772:	469a      	mov	sl, r3
 8003774:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003778:	b10a      	cbz	r2, 800377e <_vfiprintf_r+0x86>
 800377a:	2a25      	cmp	r2, #37	@ 0x25
 800377c:	d1f9      	bne.n	8003772 <_vfiprintf_r+0x7a>
 800377e:	ebba 0b04 	subs.w	fp, sl, r4
 8003782:	d00b      	beq.n	800379c <_vfiprintf_r+0xa4>
 8003784:	465b      	mov	r3, fp
 8003786:	4622      	mov	r2, r4
 8003788:	4629      	mov	r1, r5
 800378a:	4630      	mov	r0, r6
 800378c:	f7ff ffa1 	bl	80036d2 <__sfputs_r>
 8003790:	3001      	adds	r0, #1
 8003792:	f000 80a7 	beq.w	80038e4 <_vfiprintf_r+0x1ec>
 8003796:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003798:	445a      	add	r2, fp
 800379a:	9209      	str	r2, [sp, #36]	@ 0x24
 800379c:	f89a 3000 	ldrb.w	r3, [sl]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	f000 809f 	beq.w	80038e4 <_vfiprintf_r+0x1ec>
 80037a6:	2300      	movs	r3, #0
 80037a8:	f04f 32ff 	mov.w	r2, #4294967295
 80037ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80037b0:	f10a 0a01 	add.w	sl, sl, #1
 80037b4:	9304      	str	r3, [sp, #16]
 80037b6:	9307      	str	r3, [sp, #28]
 80037b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80037bc:	931a      	str	r3, [sp, #104]	@ 0x68
 80037be:	4654      	mov	r4, sl
 80037c0:	2205      	movs	r2, #5
 80037c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037c6:	4853      	ldr	r0, [pc, #332]	@ (8003914 <_vfiprintf_r+0x21c>)
 80037c8:	f7fc fd22 	bl	8000210 <memchr>
 80037cc:	9a04      	ldr	r2, [sp, #16]
 80037ce:	b9d8      	cbnz	r0, 8003808 <_vfiprintf_r+0x110>
 80037d0:	06d1      	lsls	r1, r2, #27
 80037d2:	bf44      	itt	mi
 80037d4:	2320      	movmi	r3, #32
 80037d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80037da:	0713      	lsls	r3, r2, #28
 80037dc:	bf44      	itt	mi
 80037de:	232b      	movmi	r3, #43	@ 0x2b
 80037e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80037e4:	f89a 3000 	ldrb.w	r3, [sl]
 80037e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80037ea:	d015      	beq.n	8003818 <_vfiprintf_r+0x120>
 80037ec:	9a07      	ldr	r2, [sp, #28]
 80037ee:	4654      	mov	r4, sl
 80037f0:	2000      	movs	r0, #0
 80037f2:	f04f 0c0a 	mov.w	ip, #10
 80037f6:	4621      	mov	r1, r4
 80037f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80037fc:	3b30      	subs	r3, #48	@ 0x30
 80037fe:	2b09      	cmp	r3, #9
 8003800:	d94b      	bls.n	800389a <_vfiprintf_r+0x1a2>
 8003802:	b1b0      	cbz	r0, 8003832 <_vfiprintf_r+0x13a>
 8003804:	9207      	str	r2, [sp, #28]
 8003806:	e014      	b.n	8003832 <_vfiprintf_r+0x13a>
 8003808:	eba0 0308 	sub.w	r3, r0, r8
 800380c:	fa09 f303 	lsl.w	r3, r9, r3
 8003810:	4313      	orrs	r3, r2
 8003812:	9304      	str	r3, [sp, #16]
 8003814:	46a2      	mov	sl, r4
 8003816:	e7d2      	b.n	80037be <_vfiprintf_r+0xc6>
 8003818:	9b03      	ldr	r3, [sp, #12]
 800381a:	1d19      	adds	r1, r3, #4
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	9103      	str	r1, [sp, #12]
 8003820:	2b00      	cmp	r3, #0
 8003822:	bfbb      	ittet	lt
 8003824:	425b      	neglt	r3, r3
 8003826:	f042 0202 	orrlt.w	r2, r2, #2
 800382a:	9307      	strge	r3, [sp, #28]
 800382c:	9307      	strlt	r3, [sp, #28]
 800382e:	bfb8      	it	lt
 8003830:	9204      	strlt	r2, [sp, #16]
 8003832:	7823      	ldrb	r3, [r4, #0]
 8003834:	2b2e      	cmp	r3, #46	@ 0x2e
 8003836:	d10a      	bne.n	800384e <_vfiprintf_r+0x156>
 8003838:	7863      	ldrb	r3, [r4, #1]
 800383a:	2b2a      	cmp	r3, #42	@ 0x2a
 800383c:	d132      	bne.n	80038a4 <_vfiprintf_r+0x1ac>
 800383e:	9b03      	ldr	r3, [sp, #12]
 8003840:	1d1a      	adds	r2, r3, #4
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	9203      	str	r2, [sp, #12]
 8003846:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800384a:	3402      	adds	r4, #2
 800384c:	9305      	str	r3, [sp, #20]
 800384e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003924 <_vfiprintf_r+0x22c>
 8003852:	7821      	ldrb	r1, [r4, #0]
 8003854:	2203      	movs	r2, #3
 8003856:	4650      	mov	r0, sl
 8003858:	f7fc fcda 	bl	8000210 <memchr>
 800385c:	b138      	cbz	r0, 800386e <_vfiprintf_r+0x176>
 800385e:	9b04      	ldr	r3, [sp, #16]
 8003860:	eba0 000a 	sub.w	r0, r0, sl
 8003864:	2240      	movs	r2, #64	@ 0x40
 8003866:	4082      	lsls	r2, r0
 8003868:	4313      	orrs	r3, r2
 800386a:	3401      	adds	r4, #1
 800386c:	9304      	str	r3, [sp, #16]
 800386e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003872:	4829      	ldr	r0, [pc, #164]	@ (8003918 <_vfiprintf_r+0x220>)
 8003874:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003878:	2206      	movs	r2, #6
 800387a:	f7fc fcc9 	bl	8000210 <memchr>
 800387e:	2800      	cmp	r0, #0
 8003880:	d03f      	beq.n	8003902 <_vfiprintf_r+0x20a>
 8003882:	4b26      	ldr	r3, [pc, #152]	@ (800391c <_vfiprintf_r+0x224>)
 8003884:	bb1b      	cbnz	r3, 80038ce <_vfiprintf_r+0x1d6>
 8003886:	9b03      	ldr	r3, [sp, #12]
 8003888:	3307      	adds	r3, #7
 800388a:	f023 0307 	bic.w	r3, r3, #7
 800388e:	3308      	adds	r3, #8
 8003890:	9303      	str	r3, [sp, #12]
 8003892:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003894:	443b      	add	r3, r7
 8003896:	9309      	str	r3, [sp, #36]	@ 0x24
 8003898:	e76a      	b.n	8003770 <_vfiprintf_r+0x78>
 800389a:	fb0c 3202 	mla	r2, ip, r2, r3
 800389e:	460c      	mov	r4, r1
 80038a0:	2001      	movs	r0, #1
 80038a2:	e7a8      	b.n	80037f6 <_vfiprintf_r+0xfe>
 80038a4:	2300      	movs	r3, #0
 80038a6:	3401      	adds	r4, #1
 80038a8:	9305      	str	r3, [sp, #20]
 80038aa:	4619      	mov	r1, r3
 80038ac:	f04f 0c0a 	mov.w	ip, #10
 80038b0:	4620      	mov	r0, r4
 80038b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80038b6:	3a30      	subs	r2, #48	@ 0x30
 80038b8:	2a09      	cmp	r2, #9
 80038ba:	d903      	bls.n	80038c4 <_vfiprintf_r+0x1cc>
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d0c6      	beq.n	800384e <_vfiprintf_r+0x156>
 80038c0:	9105      	str	r1, [sp, #20]
 80038c2:	e7c4      	b.n	800384e <_vfiprintf_r+0x156>
 80038c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80038c8:	4604      	mov	r4, r0
 80038ca:	2301      	movs	r3, #1
 80038cc:	e7f0      	b.n	80038b0 <_vfiprintf_r+0x1b8>
 80038ce:	ab03      	add	r3, sp, #12
 80038d0:	9300      	str	r3, [sp, #0]
 80038d2:	462a      	mov	r2, r5
 80038d4:	4b12      	ldr	r3, [pc, #72]	@ (8003920 <_vfiprintf_r+0x228>)
 80038d6:	a904      	add	r1, sp, #16
 80038d8:	4630      	mov	r0, r6
 80038da:	f3af 8000 	nop.w
 80038de:	4607      	mov	r7, r0
 80038e0:	1c78      	adds	r0, r7, #1
 80038e2:	d1d6      	bne.n	8003892 <_vfiprintf_r+0x19a>
 80038e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80038e6:	07d9      	lsls	r1, r3, #31
 80038e8:	d405      	bmi.n	80038f6 <_vfiprintf_r+0x1fe>
 80038ea:	89ab      	ldrh	r3, [r5, #12]
 80038ec:	059a      	lsls	r2, r3, #22
 80038ee:	d402      	bmi.n	80038f6 <_vfiprintf_r+0x1fe>
 80038f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80038f2:	f7ff fdd5 	bl	80034a0 <__retarget_lock_release_recursive>
 80038f6:	89ab      	ldrh	r3, [r5, #12]
 80038f8:	065b      	lsls	r3, r3, #25
 80038fa:	f53f af1f 	bmi.w	800373c <_vfiprintf_r+0x44>
 80038fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003900:	e71e      	b.n	8003740 <_vfiprintf_r+0x48>
 8003902:	ab03      	add	r3, sp, #12
 8003904:	9300      	str	r3, [sp, #0]
 8003906:	462a      	mov	r2, r5
 8003908:	4b05      	ldr	r3, [pc, #20]	@ (8003920 <_vfiprintf_r+0x228>)
 800390a:	a904      	add	r1, sp, #16
 800390c:	4630      	mov	r0, r6
 800390e:	f000 f879 	bl	8003a04 <_printf_i>
 8003912:	e7e4      	b.n	80038de <_vfiprintf_r+0x1e6>
 8003914:	08004028 	.word	0x08004028
 8003918:	08004032 	.word	0x08004032
 800391c:	00000000 	.word	0x00000000
 8003920:	080036d3 	.word	0x080036d3
 8003924:	0800402e 	.word	0x0800402e

08003928 <_printf_common>:
 8003928:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800392c:	4616      	mov	r6, r2
 800392e:	4698      	mov	r8, r3
 8003930:	688a      	ldr	r2, [r1, #8]
 8003932:	690b      	ldr	r3, [r1, #16]
 8003934:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003938:	4293      	cmp	r3, r2
 800393a:	bfb8      	it	lt
 800393c:	4613      	movlt	r3, r2
 800393e:	6033      	str	r3, [r6, #0]
 8003940:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003944:	4607      	mov	r7, r0
 8003946:	460c      	mov	r4, r1
 8003948:	b10a      	cbz	r2, 800394e <_printf_common+0x26>
 800394a:	3301      	adds	r3, #1
 800394c:	6033      	str	r3, [r6, #0]
 800394e:	6823      	ldr	r3, [r4, #0]
 8003950:	0699      	lsls	r1, r3, #26
 8003952:	bf42      	ittt	mi
 8003954:	6833      	ldrmi	r3, [r6, #0]
 8003956:	3302      	addmi	r3, #2
 8003958:	6033      	strmi	r3, [r6, #0]
 800395a:	6825      	ldr	r5, [r4, #0]
 800395c:	f015 0506 	ands.w	r5, r5, #6
 8003960:	d106      	bne.n	8003970 <_printf_common+0x48>
 8003962:	f104 0a19 	add.w	sl, r4, #25
 8003966:	68e3      	ldr	r3, [r4, #12]
 8003968:	6832      	ldr	r2, [r6, #0]
 800396a:	1a9b      	subs	r3, r3, r2
 800396c:	42ab      	cmp	r3, r5
 800396e:	dc26      	bgt.n	80039be <_printf_common+0x96>
 8003970:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003974:	6822      	ldr	r2, [r4, #0]
 8003976:	3b00      	subs	r3, #0
 8003978:	bf18      	it	ne
 800397a:	2301      	movne	r3, #1
 800397c:	0692      	lsls	r2, r2, #26
 800397e:	d42b      	bmi.n	80039d8 <_printf_common+0xb0>
 8003980:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003984:	4641      	mov	r1, r8
 8003986:	4638      	mov	r0, r7
 8003988:	47c8      	blx	r9
 800398a:	3001      	adds	r0, #1
 800398c:	d01e      	beq.n	80039cc <_printf_common+0xa4>
 800398e:	6823      	ldr	r3, [r4, #0]
 8003990:	6922      	ldr	r2, [r4, #16]
 8003992:	f003 0306 	and.w	r3, r3, #6
 8003996:	2b04      	cmp	r3, #4
 8003998:	bf02      	ittt	eq
 800399a:	68e5      	ldreq	r5, [r4, #12]
 800399c:	6833      	ldreq	r3, [r6, #0]
 800399e:	1aed      	subeq	r5, r5, r3
 80039a0:	68a3      	ldr	r3, [r4, #8]
 80039a2:	bf0c      	ite	eq
 80039a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80039a8:	2500      	movne	r5, #0
 80039aa:	4293      	cmp	r3, r2
 80039ac:	bfc4      	itt	gt
 80039ae:	1a9b      	subgt	r3, r3, r2
 80039b0:	18ed      	addgt	r5, r5, r3
 80039b2:	2600      	movs	r6, #0
 80039b4:	341a      	adds	r4, #26
 80039b6:	42b5      	cmp	r5, r6
 80039b8:	d11a      	bne.n	80039f0 <_printf_common+0xc8>
 80039ba:	2000      	movs	r0, #0
 80039bc:	e008      	b.n	80039d0 <_printf_common+0xa8>
 80039be:	2301      	movs	r3, #1
 80039c0:	4652      	mov	r2, sl
 80039c2:	4641      	mov	r1, r8
 80039c4:	4638      	mov	r0, r7
 80039c6:	47c8      	blx	r9
 80039c8:	3001      	adds	r0, #1
 80039ca:	d103      	bne.n	80039d4 <_printf_common+0xac>
 80039cc:	f04f 30ff 	mov.w	r0, #4294967295
 80039d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039d4:	3501      	adds	r5, #1
 80039d6:	e7c6      	b.n	8003966 <_printf_common+0x3e>
 80039d8:	18e1      	adds	r1, r4, r3
 80039da:	1c5a      	adds	r2, r3, #1
 80039dc:	2030      	movs	r0, #48	@ 0x30
 80039de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80039e2:	4422      	add	r2, r4
 80039e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80039e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80039ec:	3302      	adds	r3, #2
 80039ee:	e7c7      	b.n	8003980 <_printf_common+0x58>
 80039f0:	2301      	movs	r3, #1
 80039f2:	4622      	mov	r2, r4
 80039f4:	4641      	mov	r1, r8
 80039f6:	4638      	mov	r0, r7
 80039f8:	47c8      	blx	r9
 80039fa:	3001      	adds	r0, #1
 80039fc:	d0e6      	beq.n	80039cc <_printf_common+0xa4>
 80039fe:	3601      	adds	r6, #1
 8003a00:	e7d9      	b.n	80039b6 <_printf_common+0x8e>
	...

08003a04 <_printf_i>:
 8003a04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003a08:	7e0f      	ldrb	r7, [r1, #24]
 8003a0a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003a0c:	2f78      	cmp	r7, #120	@ 0x78
 8003a0e:	4691      	mov	r9, r2
 8003a10:	4680      	mov	r8, r0
 8003a12:	460c      	mov	r4, r1
 8003a14:	469a      	mov	sl, r3
 8003a16:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003a1a:	d807      	bhi.n	8003a2c <_printf_i+0x28>
 8003a1c:	2f62      	cmp	r7, #98	@ 0x62
 8003a1e:	d80a      	bhi.n	8003a36 <_printf_i+0x32>
 8003a20:	2f00      	cmp	r7, #0
 8003a22:	f000 80d1 	beq.w	8003bc8 <_printf_i+0x1c4>
 8003a26:	2f58      	cmp	r7, #88	@ 0x58
 8003a28:	f000 80b8 	beq.w	8003b9c <_printf_i+0x198>
 8003a2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003a30:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003a34:	e03a      	b.n	8003aac <_printf_i+0xa8>
 8003a36:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003a3a:	2b15      	cmp	r3, #21
 8003a3c:	d8f6      	bhi.n	8003a2c <_printf_i+0x28>
 8003a3e:	a101      	add	r1, pc, #4	@ (adr r1, 8003a44 <_printf_i+0x40>)
 8003a40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003a44:	08003a9d 	.word	0x08003a9d
 8003a48:	08003ab1 	.word	0x08003ab1
 8003a4c:	08003a2d 	.word	0x08003a2d
 8003a50:	08003a2d 	.word	0x08003a2d
 8003a54:	08003a2d 	.word	0x08003a2d
 8003a58:	08003a2d 	.word	0x08003a2d
 8003a5c:	08003ab1 	.word	0x08003ab1
 8003a60:	08003a2d 	.word	0x08003a2d
 8003a64:	08003a2d 	.word	0x08003a2d
 8003a68:	08003a2d 	.word	0x08003a2d
 8003a6c:	08003a2d 	.word	0x08003a2d
 8003a70:	08003baf 	.word	0x08003baf
 8003a74:	08003adb 	.word	0x08003adb
 8003a78:	08003b69 	.word	0x08003b69
 8003a7c:	08003a2d 	.word	0x08003a2d
 8003a80:	08003a2d 	.word	0x08003a2d
 8003a84:	08003bd1 	.word	0x08003bd1
 8003a88:	08003a2d 	.word	0x08003a2d
 8003a8c:	08003adb 	.word	0x08003adb
 8003a90:	08003a2d 	.word	0x08003a2d
 8003a94:	08003a2d 	.word	0x08003a2d
 8003a98:	08003b71 	.word	0x08003b71
 8003a9c:	6833      	ldr	r3, [r6, #0]
 8003a9e:	1d1a      	adds	r2, r3, #4
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	6032      	str	r2, [r6, #0]
 8003aa4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003aa8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003aac:	2301      	movs	r3, #1
 8003aae:	e09c      	b.n	8003bea <_printf_i+0x1e6>
 8003ab0:	6833      	ldr	r3, [r6, #0]
 8003ab2:	6820      	ldr	r0, [r4, #0]
 8003ab4:	1d19      	adds	r1, r3, #4
 8003ab6:	6031      	str	r1, [r6, #0]
 8003ab8:	0606      	lsls	r6, r0, #24
 8003aba:	d501      	bpl.n	8003ac0 <_printf_i+0xbc>
 8003abc:	681d      	ldr	r5, [r3, #0]
 8003abe:	e003      	b.n	8003ac8 <_printf_i+0xc4>
 8003ac0:	0645      	lsls	r5, r0, #25
 8003ac2:	d5fb      	bpl.n	8003abc <_printf_i+0xb8>
 8003ac4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003ac8:	2d00      	cmp	r5, #0
 8003aca:	da03      	bge.n	8003ad4 <_printf_i+0xd0>
 8003acc:	232d      	movs	r3, #45	@ 0x2d
 8003ace:	426d      	negs	r5, r5
 8003ad0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003ad4:	4858      	ldr	r0, [pc, #352]	@ (8003c38 <_printf_i+0x234>)
 8003ad6:	230a      	movs	r3, #10
 8003ad8:	e011      	b.n	8003afe <_printf_i+0xfa>
 8003ada:	6821      	ldr	r1, [r4, #0]
 8003adc:	6833      	ldr	r3, [r6, #0]
 8003ade:	0608      	lsls	r0, r1, #24
 8003ae0:	f853 5b04 	ldr.w	r5, [r3], #4
 8003ae4:	d402      	bmi.n	8003aec <_printf_i+0xe8>
 8003ae6:	0649      	lsls	r1, r1, #25
 8003ae8:	bf48      	it	mi
 8003aea:	b2ad      	uxthmi	r5, r5
 8003aec:	2f6f      	cmp	r7, #111	@ 0x6f
 8003aee:	4852      	ldr	r0, [pc, #328]	@ (8003c38 <_printf_i+0x234>)
 8003af0:	6033      	str	r3, [r6, #0]
 8003af2:	bf14      	ite	ne
 8003af4:	230a      	movne	r3, #10
 8003af6:	2308      	moveq	r3, #8
 8003af8:	2100      	movs	r1, #0
 8003afa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003afe:	6866      	ldr	r6, [r4, #4]
 8003b00:	60a6      	str	r6, [r4, #8]
 8003b02:	2e00      	cmp	r6, #0
 8003b04:	db05      	blt.n	8003b12 <_printf_i+0x10e>
 8003b06:	6821      	ldr	r1, [r4, #0]
 8003b08:	432e      	orrs	r6, r5
 8003b0a:	f021 0104 	bic.w	r1, r1, #4
 8003b0e:	6021      	str	r1, [r4, #0]
 8003b10:	d04b      	beq.n	8003baa <_printf_i+0x1a6>
 8003b12:	4616      	mov	r6, r2
 8003b14:	fbb5 f1f3 	udiv	r1, r5, r3
 8003b18:	fb03 5711 	mls	r7, r3, r1, r5
 8003b1c:	5dc7      	ldrb	r7, [r0, r7]
 8003b1e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003b22:	462f      	mov	r7, r5
 8003b24:	42bb      	cmp	r3, r7
 8003b26:	460d      	mov	r5, r1
 8003b28:	d9f4      	bls.n	8003b14 <_printf_i+0x110>
 8003b2a:	2b08      	cmp	r3, #8
 8003b2c:	d10b      	bne.n	8003b46 <_printf_i+0x142>
 8003b2e:	6823      	ldr	r3, [r4, #0]
 8003b30:	07df      	lsls	r7, r3, #31
 8003b32:	d508      	bpl.n	8003b46 <_printf_i+0x142>
 8003b34:	6923      	ldr	r3, [r4, #16]
 8003b36:	6861      	ldr	r1, [r4, #4]
 8003b38:	4299      	cmp	r1, r3
 8003b3a:	bfde      	ittt	le
 8003b3c:	2330      	movle	r3, #48	@ 0x30
 8003b3e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003b42:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003b46:	1b92      	subs	r2, r2, r6
 8003b48:	6122      	str	r2, [r4, #16]
 8003b4a:	f8cd a000 	str.w	sl, [sp]
 8003b4e:	464b      	mov	r3, r9
 8003b50:	aa03      	add	r2, sp, #12
 8003b52:	4621      	mov	r1, r4
 8003b54:	4640      	mov	r0, r8
 8003b56:	f7ff fee7 	bl	8003928 <_printf_common>
 8003b5a:	3001      	adds	r0, #1
 8003b5c:	d14a      	bne.n	8003bf4 <_printf_i+0x1f0>
 8003b5e:	f04f 30ff 	mov.w	r0, #4294967295
 8003b62:	b004      	add	sp, #16
 8003b64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b68:	6823      	ldr	r3, [r4, #0]
 8003b6a:	f043 0320 	orr.w	r3, r3, #32
 8003b6e:	6023      	str	r3, [r4, #0]
 8003b70:	4832      	ldr	r0, [pc, #200]	@ (8003c3c <_printf_i+0x238>)
 8003b72:	2778      	movs	r7, #120	@ 0x78
 8003b74:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003b78:	6823      	ldr	r3, [r4, #0]
 8003b7a:	6831      	ldr	r1, [r6, #0]
 8003b7c:	061f      	lsls	r7, r3, #24
 8003b7e:	f851 5b04 	ldr.w	r5, [r1], #4
 8003b82:	d402      	bmi.n	8003b8a <_printf_i+0x186>
 8003b84:	065f      	lsls	r7, r3, #25
 8003b86:	bf48      	it	mi
 8003b88:	b2ad      	uxthmi	r5, r5
 8003b8a:	6031      	str	r1, [r6, #0]
 8003b8c:	07d9      	lsls	r1, r3, #31
 8003b8e:	bf44      	itt	mi
 8003b90:	f043 0320 	orrmi.w	r3, r3, #32
 8003b94:	6023      	strmi	r3, [r4, #0]
 8003b96:	b11d      	cbz	r5, 8003ba0 <_printf_i+0x19c>
 8003b98:	2310      	movs	r3, #16
 8003b9a:	e7ad      	b.n	8003af8 <_printf_i+0xf4>
 8003b9c:	4826      	ldr	r0, [pc, #152]	@ (8003c38 <_printf_i+0x234>)
 8003b9e:	e7e9      	b.n	8003b74 <_printf_i+0x170>
 8003ba0:	6823      	ldr	r3, [r4, #0]
 8003ba2:	f023 0320 	bic.w	r3, r3, #32
 8003ba6:	6023      	str	r3, [r4, #0]
 8003ba8:	e7f6      	b.n	8003b98 <_printf_i+0x194>
 8003baa:	4616      	mov	r6, r2
 8003bac:	e7bd      	b.n	8003b2a <_printf_i+0x126>
 8003bae:	6833      	ldr	r3, [r6, #0]
 8003bb0:	6825      	ldr	r5, [r4, #0]
 8003bb2:	6961      	ldr	r1, [r4, #20]
 8003bb4:	1d18      	adds	r0, r3, #4
 8003bb6:	6030      	str	r0, [r6, #0]
 8003bb8:	062e      	lsls	r6, r5, #24
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	d501      	bpl.n	8003bc2 <_printf_i+0x1be>
 8003bbe:	6019      	str	r1, [r3, #0]
 8003bc0:	e002      	b.n	8003bc8 <_printf_i+0x1c4>
 8003bc2:	0668      	lsls	r0, r5, #25
 8003bc4:	d5fb      	bpl.n	8003bbe <_printf_i+0x1ba>
 8003bc6:	8019      	strh	r1, [r3, #0]
 8003bc8:	2300      	movs	r3, #0
 8003bca:	6123      	str	r3, [r4, #16]
 8003bcc:	4616      	mov	r6, r2
 8003bce:	e7bc      	b.n	8003b4a <_printf_i+0x146>
 8003bd0:	6833      	ldr	r3, [r6, #0]
 8003bd2:	1d1a      	adds	r2, r3, #4
 8003bd4:	6032      	str	r2, [r6, #0]
 8003bd6:	681e      	ldr	r6, [r3, #0]
 8003bd8:	6862      	ldr	r2, [r4, #4]
 8003bda:	2100      	movs	r1, #0
 8003bdc:	4630      	mov	r0, r6
 8003bde:	f7fc fb17 	bl	8000210 <memchr>
 8003be2:	b108      	cbz	r0, 8003be8 <_printf_i+0x1e4>
 8003be4:	1b80      	subs	r0, r0, r6
 8003be6:	6060      	str	r0, [r4, #4]
 8003be8:	6863      	ldr	r3, [r4, #4]
 8003bea:	6123      	str	r3, [r4, #16]
 8003bec:	2300      	movs	r3, #0
 8003bee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003bf2:	e7aa      	b.n	8003b4a <_printf_i+0x146>
 8003bf4:	6923      	ldr	r3, [r4, #16]
 8003bf6:	4632      	mov	r2, r6
 8003bf8:	4649      	mov	r1, r9
 8003bfa:	4640      	mov	r0, r8
 8003bfc:	47d0      	blx	sl
 8003bfe:	3001      	adds	r0, #1
 8003c00:	d0ad      	beq.n	8003b5e <_printf_i+0x15a>
 8003c02:	6823      	ldr	r3, [r4, #0]
 8003c04:	079b      	lsls	r3, r3, #30
 8003c06:	d413      	bmi.n	8003c30 <_printf_i+0x22c>
 8003c08:	68e0      	ldr	r0, [r4, #12]
 8003c0a:	9b03      	ldr	r3, [sp, #12]
 8003c0c:	4298      	cmp	r0, r3
 8003c0e:	bfb8      	it	lt
 8003c10:	4618      	movlt	r0, r3
 8003c12:	e7a6      	b.n	8003b62 <_printf_i+0x15e>
 8003c14:	2301      	movs	r3, #1
 8003c16:	4632      	mov	r2, r6
 8003c18:	4649      	mov	r1, r9
 8003c1a:	4640      	mov	r0, r8
 8003c1c:	47d0      	blx	sl
 8003c1e:	3001      	adds	r0, #1
 8003c20:	d09d      	beq.n	8003b5e <_printf_i+0x15a>
 8003c22:	3501      	adds	r5, #1
 8003c24:	68e3      	ldr	r3, [r4, #12]
 8003c26:	9903      	ldr	r1, [sp, #12]
 8003c28:	1a5b      	subs	r3, r3, r1
 8003c2a:	42ab      	cmp	r3, r5
 8003c2c:	dcf2      	bgt.n	8003c14 <_printf_i+0x210>
 8003c2e:	e7eb      	b.n	8003c08 <_printf_i+0x204>
 8003c30:	2500      	movs	r5, #0
 8003c32:	f104 0619 	add.w	r6, r4, #25
 8003c36:	e7f5      	b.n	8003c24 <_printf_i+0x220>
 8003c38:	08004039 	.word	0x08004039
 8003c3c:	0800404a 	.word	0x0800404a

08003c40 <__sflush_r>:
 8003c40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003c44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c48:	0716      	lsls	r6, r2, #28
 8003c4a:	4605      	mov	r5, r0
 8003c4c:	460c      	mov	r4, r1
 8003c4e:	d454      	bmi.n	8003cfa <__sflush_r+0xba>
 8003c50:	684b      	ldr	r3, [r1, #4]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	dc02      	bgt.n	8003c5c <__sflush_r+0x1c>
 8003c56:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	dd48      	ble.n	8003cee <__sflush_r+0xae>
 8003c5c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003c5e:	2e00      	cmp	r6, #0
 8003c60:	d045      	beq.n	8003cee <__sflush_r+0xae>
 8003c62:	2300      	movs	r3, #0
 8003c64:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003c68:	682f      	ldr	r7, [r5, #0]
 8003c6a:	6a21      	ldr	r1, [r4, #32]
 8003c6c:	602b      	str	r3, [r5, #0]
 8003c6e:	d030      	beq.n	8003cd2 <__sflush_r+0x92>
 8003c70:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003c72:	89a3      	ldrh	r3, [r4, #12]
 8003c74:	0759      	lsls	r1, r3, #29
 8003c76:	d505      	bpl.n	8003c84 <__sflush_r+0x44>
 8003c78:	6863      	ldr	r3, [r4, #4]
 8003c7a:	1ad2      	subs	r2, r2, r3
 8003c7c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003c7e:	b10b      	cbz	r3, 8003c84 <__sflush_r+0x44>
 8003c80:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003c82:	1ad2      	subs	r2, r2, r3
 8003c84:	2300      	movs	r3, #0
 8003c86:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003c88:	6a21      	ldr	r1, [r4, #32]
 8003c8a:	4628      	mov	r0, r5
 8003c8c:	47b0      	blx	r6
 8003c8e:	1c43      	adds	r3, r0, #1
 8003c90:	89a3      	ldrh	r3, [r4, #12]
 8003c92:	d106      	bne.n	8003ca2 <__sflush_r+0x62>
 8003c94:	6829      	ldr	r1, [r5, #0]
 8003c96:	291d      	cmp	r1, #29
 8003c98:	d82b      	bhi.n	8003cf2 <__sflush_r+0xb2>
 8003c9a:	4a2a      	ldr	r2, [pc, #168]	@ (8003d44 <__sflush_r+0x104>)
 8003c9c:	40ca      	lsrs	r2, r1
 8003c9e:	07d6      	lsls	r6, r2, #31
 8003ca0:	d527      	bpl.n	8003cf2 <__sflush_r+0xb2>
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	6062      	str	r2, [r4, #4]
 8003ca6:	04d9      	lsls	r1, r3, #19
 8003ca8:	6922      	ldr	r2, [r4, #16]
 8003caa:	6022      	str	r2, [r4, #0]
 8003cac:	d504      	bpl.n	8003cb8 <__sflush_r+0x78>
 8003cae:	1c42      	adds	r2, r0, #1
 8003cb0:	d101      	bne.n	8003cb6 <__sflush_r+0x76>
 8003cb2:	682b      	ldr	r3, [r5, #0]
 8003cb4:	b903      	cbnz	r3, 8003cb8 <__sflush_r+0x78>
 8003cb6:	6560      	str	r0, [r4, #84]	@ 0x54
 8003cb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003cba:	602f      	str	r7, [r5, #0]
 8003cbc:	b1b9      	cbz	r1, 8003cee <__sflush_r+0xae>
 8003cbe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003cc2:	4299      	cmp	r1, r3
 8003cc4:	d002      	beq.n	8003ccc <__sflush_r+0x8c>
 8003cc6:	4628      	mov	r0, r5
 8003cc8:	f7ff fbec 	bl	80034a4 <_free_r>
 8003ccc:	2300      	movs	r3, #0
 8003cce:	6363      	str	r3, [r4, #52]	@ 0x34
 8003cd0:	e00d      	b.n	8003cee <__sflush_r+0xae>
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	4628      	mov	r0, r5
 8003cd6:	47b0      	blx	r6
 8003cd8:	4602      	mov	r2, r0
 8003cda:	1c50      	adds	r0, r2, #1
 8003cdc:	d1c9      	bne.n	8003c72 <__sflush_r+0x32>
 8003cde:	682b      	ldr	r3, [r5, #0]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d0c6      	beq.n	8003c72 <__sflush_r+0x32>
 8003ce4:	2b1d      	cmp	r3, #29
 8003ce6:	d001      	beq.n	8003cec <__sflush_r+0xac>
 8003ce8:	2b16      	cmp	r3, #22
 8003cea:	d11e      	bne.n	8003d2a <__sflush_r+0xea>
 8003cec:	602f      	str	r7, [r5, #0]
 8003cee:	2000      	movs	r0, #0
 8003cf0:	e022      	b.n	8003d38 <__sflush_r+0xf8>
 8003cf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003cf6:	b21b      	sxth	r3, r3
 8003cf8:	e01b      	b.n	8003d32 <__sflush_r+0xf2>
 8003cfa:	690f      	ldr	r7, [r1, #16]
 8003cfc:	2f00      	cmp	r7, #0
 8003cfe:	d0f6      	beq.n	8003cee <__sflush_r+0xae>
 8003d00:	0793      	lsls	r3, r2, #30
 8003d02:	680e      	ldr	r6, [r1, #0]
 8003d04:	bf08      	it	eq
 8003d06:	694b      	ldreq	r3, [r1, #20]
 8003d08:	600f      	str	r7, [r1, #0]
 8003d0a:	bf18      	it	ne
 8003d0c:	2300      	movne	r3, #0
 8003d0e:	eba6 0807 	sub.w	r8, r6, r7
 8003d12:	608b      	str	r3, [r1, #8]
 8003d14:	f1b8 0f00 	cmp.w	r8, #0
 8003d18:	dde9      	ble.n	8003cee <__sflush_r+0xae>
 8003d1a:	6a21      	ldr	r1, [r4, #32]
 8003d1c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003d1e:	4643      	mov	r3, r8
 8003d20:	463a      	mov	r2, r7
 8003d22:	4628      	mov	r0, r5
 8003d24:	47b0      	blx	r6
 8003d26:	2800      	cmp	r0, #0
 8003d28:	dc08      	bgt.n	8003d3c <__sflush_r+0xfc>
 8003d2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d32:	81a3      	strh	r3, [r4, #12]
 8003d34:	f04f 30ff 	mov.w	r0, #4294967295
 8003d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d3c:	4407      	add	r7, r0
 8003d3e:	eba8 0800 	sub.w	r8, r8, r0
 8003d42:	e7e7      	b.n	8003d14 <__sflush_r+0xd4>
 8003d44:	20400001 	.word	0x20400001

08003d48 <_fflush_r>:
 8003d48:	b538      	push	{r3, r4, r5, lr}
 8003d4a:	690b      	ldr	r3, [r1, #16]
 8003d4c:	4605      	mov	r5, r0
 8003d4e:	460c      	mov	r4, r1
 8003d50:	b913      	cbnz	r3, 8003d58 <_fflush_r+0x10>
 8003d52:	2500      	movs	r5, #0
 8003d54:	4628      	mov	r0, r5
 8003d56:	bd38      	pop	{r3, r4, r5, pc}
 8003d58:	b118      	cbz	r0, 8003d62 <_fflush_r+0x1a>
 8003d5a:	6a03      	ldr	r3, [r0, #32]
 8003d5c:	b90b      	cbnz	r3, 8003d62 <_fflush_r+0x1a>
 8003d5e:	f7ff f9dd 	bl	800311c <__sinit>
 8003d62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d0f3      	beq.n	8003d52 <_fflush_r+0xa>
 8003d6a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003d6c:	07d0      	lsls	r0, r2, #31
 8003d6e:	d404      	bmi.n	8003d7a <_fflush_r+0x32>
 8003d70:	0599      	lsls	r1, r3, #22
 8003d72:	d402      	bmi.n	8003d7a <_fflush_r+0x32>
 8003d74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d76:	f7ff fb92 	bl	800349e <__retarget_lock_acquire_recursive>
 8003d7a:	4628      	mov	r0, r5
 8003d7c:	4621      	mov	r1, r4
 8003d7e:	f7ff ff5f 	bl	8003c40 <__sflush_r>
 8003d82:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003d84:	07da      	lsls	r2, r3, #31
 8003d86:	4605      	mov	r5, r0
 8003d88:	d4e4      	bmi.n	8003d54 <_fflush_r+0xc>
 8003d8a:	89a3      	ldrh	r3, [r4, #12]
 8003d8c:	059b      	lsls	r3, r3, #22
 8003d8e:	d4e1      	bmi.n	8003d54 <_fflush_r+0xc>
 8003d90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d92:	f7ff fb85 	bl	80034a0 <__retarget_lock_release_recursive>
 8003d96:	e7dd      	b.n	8003d54 <_fflush_r+0xc>

08003d98 <__swhatbuf_r>:
 8003d98:	b570      	push	{r4, r5, r6, lr}
 8003d9a:	460c      	mov	r4, r1
 8003d9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003da0:	2900      	cmp	r1, #0
 8003da2:	b096      	sub	sp, #88	@ 0x58
 8003da4:	4615      	mov	r5, r2
 8003da6:	461e      	mov	r6, r3
 8003da8:	da0d      	bge.n	8003dc6 <__swhatbuf_r+0x2e>
 8003daa:	89a3      	ldrh	r3, [r4, #12]
 8003dac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003db0:	f04f 0100 	mov.w	r1, #0
 8003db4:	bf14      	ite	ne
 8003db6:	2340      	movne	r3, #64	@ 0x40
 8003db8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003dbc:	2000      	movs	r0, #0
 8003dbe:	6031      	str	r1, [r6, #0]
 8003dc0:	602b      	str	r3, [r5, #0]
 8003dc2:	b016      	add	sp, #88	@ 0x58
 8003dc4:	bd70      	pop	{r4, r5, r6, pc}
 8003dc6:	466a      	mov	r2, sp
 8003dc8:	f000 f8dc 	bl	8003f84 <_fstat_r>
 8003dcc:	2800      	cmp	r0, #0
 8003dce:	dbec      	blt.n	8003daa <__swhatbuf_r+0x12>
 8003dd0:	9901      	ldr	r1, [sp, #4]
 8003dd2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003dd6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003dda:	4259      	negs	r1, r3
 8003ddc:	4159      	adcs	r1, r3
 8003dde:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003de2:	e7eb      	b.n	8003dbc <__swhatbuf_r+0x24>

08003de4 <__smakebuf_r>:
 8003de4:	898b      	ldrh	r3, [r1, #12]
 8003de6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003de8:	079d      	lsls	r5, r3, #30
 8003dea:	4606      	mov	r6, r0
 8003dec:	460c      	mov	r4, r1
 8003dee:	d507      	bpl.n	8003e00 <__smakebuf_r+0x1c>
 8003df0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003df4:	6023      	str	r3, [r4, #0]
 8003df6:	6123      	str	r3, [r4, #16]
 8003df8:	2301      	movs	r3, #1
 8003dfa:	6163      	str	r3, [r4, #20]
 8003dfc:	b003      	add	sp, #12
 8003dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e00:	ab01      	add	r3, sp, #4
 8003e02:	466a      	mov	r2, sp
 8003e04:	f7ff ffc8 	bl	8003d98 <__swhatbuf_r>
 8003e08:	9f00      	ldr	r7, [sp, #0]
 8003e0a:	4605      	mov	r5, r0
 8003e0c:	4639      	mov	r1, r7
 8003e0e:	4630      	mov	r0, r6
 8003e10:	f7ff fbbc 	bl	800358c <_malloc_r>
 8003e14:	b948      	cbnz	r0, 8003e2a <__smakebuf_r+0x46>
 8003e16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e1a:	059a      	lsls	r2, r3, #22
 8003e1c:	d4ee      	bmi.n	8003dfc <__smakebuf_r+0x18>
 8003e1e:	f023 0303 	bic.w	r3, r3, #3
 8003e22:	f043 0302 	orr.w	r3, r3, #2
 8003e26:	81a3      	strh	r3, [r4, #12]
 8003e28:	e7e2      	b.n	8003df0 <__smakebuf_r+0xc>
 8003e2a:	89a3      	ldrh	r3, [r4, #12]
 8003e2c:	6020      	str	r0, [r4, #0]
 8003e2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e32:	81a3      	strh	r3, [r4, #12]
 8003e34:	9b01      	ldr	r3, [sp, #4]
 8003e36:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003e3a:	b15b      	cbz	r3, 8003e54 <__smakebuf_r+0x70>
 8003e3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003e40:	4630      	mov	r0, r6
 8003e42:	f000 f8b1 	bl	8003fa8 <_isatty_r>
 8003e46:	b128      	cbz	r0, 8003e54 <__smakebuf_r+0x70>
 8003e48:	89a3      	ldrh	r3, [r4, #12]
 8003e4a:	f023 0303 	bic.w	r3, r3, #3
 8003e4e:	f043 0301 	orr.w	r3, r3, #1
 8003e52:	81a3      	strh	r3, [r4, #12]
 8003e54:	89a3      	ldrh	r3, [r4, #12]
 8003e56:	431d      	orrs	r5, r3
 8003e58:	81a5      	strh	r5, [r4, #12]
 8003e5a:	e7cf      	b.n	8003dfc <__smakebuf_r+0x18>

08003e5c <__swbuf_r>:
 8003e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e5e:	460e      	mov	r6, r1
 8003e60:	4614      	mov	r4, r2
 8003e62:	4605      	mov	r5, r0
 8003e64:	b118      	cbz	r0, 8003e6e <__swbuf_r+0x12>
 8003e66:	6a03      	ldr	r3, [r0, #32]
 8003e68:	b90b      	cbnz	r3, 8003e6e <__swbuf_r+0x12>
 8003e6a:	f7ff f957 	bl	800311c <__sinit>
 8003e6e:	69a3      	ldr	r3, [r4, #24]
 8003e70:	60a3      	str	r3, [r4, #8]
 8003e72:	89a3      	ldrh	r3, [r4, #12]
 8003e74:	071a      	lsls	r2, r3, #28
 8003e76:	d501      	bpl.n	8003e7c <__swbuf_r+0x20>
 8003e78:	6923      	ldr	r3, [r4, #16]
 8003e7a:	b943      	cbnz	r3, 8003e8e <__swbuf_r+0x32>
 8003e7c:	4621      	mov	r1, r4
 8003e7e:	4628      	mov	r0, r5
 8003e80:	f000 f82a 	bl	8003ed8 <__swsetup_r>
 8003e84:	b118      	cbz	r0, 8003e8e <__swbuf_r+0x32>
 8003e86:	f04f 37ff 	mov.w	r7, #4294967295
 8003e8a:	4638      	mov	r0, r7
 8003e8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e8e:	6823      	ldr	r3, [r4, #0]
 8003e90:	6922      	ldr	r2, [r4, #16]
 8003e92:	1a98      	subs	r0, r3, r2
 8003e94:	6963      	ldr	r3, [r4, #20]
 8003e96:	b2f6      	uxtb	r6, r6
 8003e98:	4283      	cmp	r3, r0
 8003e9a:	4637      	mov	r7, r6
 8003e9c:	dc05      	bgt.n	8003eaa <__swbuf_r+0x4e>
 8003e9e:	4621      	mov	r1, r4
 8003ea0:	4628      	mov	r0, r5
 8003ea2:	f7ff ff51 	bl	8003d48 <_fflush_r>
 8003ea6:	2800      	cmp	r0, #0
 8003ea8:	d1ed      	bne.n	8003e86 <__swbuf_r+0x2a>
 8003eaa:	68a3      	ldr	r3, [r4, #8]
 8003eac:	3b01      	subs	r3, #1
 8003eae:	60a3      	str	r3, [r4, #8]
 8003eb0:	6823      	ldr	r3, [r4, #0]
 8003eb2:	1c5a      	adds	r2, r3, #1
 8003eb4:	6022      	str	r2, [r4, #0]
 8003eb6:	701e      	strb	r6, [r3, #0]
 8003eb8:	6962      	ldr	r2, [r4, #20]
 8003eba:	1c43      	adds	r3, r0, #1
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	d004      	beq.n	8003eca <__swbuf_r+0x6e>
 8003ec0:	89a3      	ldrh	r3, [r4, #12]
 8003ec2:	07db      	lsls	r3, r3, #31
 8003ec4:	d5e1      	bpl.n	8003e8a <__swbuf_r+0x2e>
 8003ec6:	2e0a      	cmp	r6, #10
 8003ec8:	d1df      	bne.n	8003e8a <__swbuf_r+0x2e>
 8003eca:	4621      	mov	r1, r4
 8003ecc:	4628      	mov	r0, r5
 8003ece:	f7ff ff3b 	bl	8003d48 <_fflush_r>
 8003ed2:	2800      	cmp	r0, #0
 8003ed4:	d0d9      	beq.n	8003e8a <__swbuf_r+0x2e>
 8003ed6:	e7d6      	b.n	8003e86 <__swbuf_r+0x2a>

08003ed8 <__swsetup_r>:
 8003ed8:	b538      	push	{r3, r4, r5, lr}
 8003eda:	4b29      	ldr	r3, [pc, #164]	@ (8003f80 <__swsetup_r+0xa8>)
 8003edc:	4605      	mov	r5, r0
 8003ede:	6818      	ldr	r0, [r3, #0]
 8003ee0:	460c      	mov	r4, r1
 8003ee2:	b118      	cbz	r0, 8003eec <__swsetup_r+0x14>
 8003ee4:	6a03      	ldr	r3, [r0, #32]
 8003ee6:	b90b      	cbnz	r3, 8003eec <__swsetup_r+0x14>
 8003ee8:	f7ff f918 	bl	800311c <__sinit>
 8003eec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ef0:	0719      	lsls	r1, r3, #28
 8003ef2:	d422      	bmi.n	8003f3a <__swsetup_r+0x62>
 8003ef4:	06da      	lsls	r2, r3, #27
 8003ef6:	d407      	bmi.n	8003f08 <__swsetup_r+0x30>
 8003ef8:	2209      	movs	r2, #9
 8003efa:	602a      	str	r2, [r5, #0]
 8003efc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f00:	81a3      	strh	r3, [r4, #12]
 8003f02:	f04f 30ff 	mov.w	r0, #4294967295
 8003f06:	e033      	b.n	8003f70 <__swsetup_r+0x98>
 8003f08:	0758      	lsls	r0, r3, #29
 8003f0a:	d512      	bpl.n	8003f32 <__swsetup_r+0x5a>
 8003f0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003f0e:	b141      	cbz	r1, 8003f22 <__swsetup_r+0x4a>
 8003f10:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003f14:	4299      	cmp	r1, r3
 8003f16:	d002      	beq.n	8003f1e <__swsetup_r+0x46>
 8003f18:	4628      	mov	r0, r5
 8003f1a:	f7ff fac3 	bl	80034a4 <_free_r>
 8003f1e:	2300      	movs	r3, #0
 8003f20:	6363      	str	r3, [r4, #52]	@ 0x34
 8003f22:	89a3      	ldrh	r3, [r4, #12]
 8003f24:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003f28:	81a3      	strh	r3, [r4, #12]
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	6063      	str	r3, [r4, #4]
 8003f2e:	6923      	ldr	r3, [r4, #16]
 8003f30:	6023      	str	r3, [r4, #0]
 8003f32:	89a3      	ldrh	r3, [r4, #12]
 8003f34:	f043 0308 	orr.w	r3, r3, #8
 8003f38:	81a3      	strh	r3, [r4, #12]
 8003f3a:	6923      	ldr	r3, [r4, #16]
 8003f3c:	b94b      	cbnz	r3, 8003f52 <__swsetup_r+0x7a>
 8003f3e:	89a3      	ldrh	r3, [r4, #12]
 8003f40:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003f44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f48:	d003      	beq.n	8003f52 <__swsetup_r+0x7a>
 8003f4a:	4621      	mov	r1, r4
 8003f4c:	4628      	mov	r0, r5
 8003f4e:	f7ff ff49 	bl	8003de4 <__smakebuf_r>
 8003f52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f56:	f013 0201 	ands.w	r2, r3, #1
 8003f5a:	d00a      	beq.n	8003f72 <__swsetup_r+0x9a>
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	60a2      	str	r2, [r4, #8]
 8003f60:	6962      	ldr	r2, [r4, #20]
 8003f62:	4252      	negs	r2, r2
 8003f64:	61a2      	str	r2, [r4, #24]
 8003f66:	6922      	ldr	r2, [r4, #16]
 8003f68:	b942      	cbnz	r2, 8003f7c <__swsetup_r+0xa4>
 8003f6a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003f6e:	d1c5      	bne.n	8003efc <__swsetup_r+0x24>
 8003f70:	bd38      	pop	{r3, r4, r5, pc}
 8003f72:	0799      	lsls	r1, r3, #30
 8003f74:	bf58      	it	pl
 8003f76:	6962      	ldrpl	r2, [r4, #20]
 8003f78:	60a2      	str	r2, [r4, #8]
 8003f7a:	e7f4      	b.n	8003f66 <__swsetup_r+0x8e>
 8003f7c:	2000      	movs	r0, #0
 8003f7e:	e7f7      	b.n	8003f70 <__swsetup_r+0x98>
 8003f80:	20000018 	.word	0x20000018

08003f84 <_fstat_r>:
 8003f84:	b538      	push	{r3, r4, r5, lr}
 8003f86:	4d07      	ldr	r5, [pc, #28]	@ (8003fa4 <_fstat_r+0x20>)
 8003f88:	2300      	movs	r3, #0
 8003f8a:	4604      	mov	r4, r0
 8003f8c:	4608      	mov	r0, r1
 8003f8e:	4611      	mov	r1, r2
 8003f90:	602b      	str	r3, [r5, #0]
 8003f92:	f7fc fe2d 	bl	8000bf0 <_fstat>
 8003f96:	1c43      	adds	r3, r0, #1
 8003f98:	d102      	bne.n	8003fa0 <_fstat_r+0x1c>
 8003f9a:	682b      	ldr	r3, [r5, #0]
 8003f9c:	b103      	cbz	r3, 8003fa0 <_fstat_r+0x1c>
 8003f9e:	6023      	str	r3, [r4, #0]
 8003fa0:	bd38      	pop	{r3, r4, r5, pc}
 8003fa2:	bf00      	nop
 8003fa4:	2000025c 	.word	0x2000025c

08003fa8 <_isatty_r>:
 8003fa8:	b538      	push	{r3, r4, r5, lr}
 8003faa:	4d06      	ldr	r5, [pc, #24]	@ (8003fc4 <_isatty_r+0x1c>)
 8003fac:	2300      	movs	r3, #0
 8003fae:	4604      	mov	r4, r0
 8003fb0:	4608      	mov	r0, r1
 8003fb2:	602b      	str	r3, [r5, #0]
 8003fb4:	f7fc fe2c 	bl	8000c10 <_isatty>
 8003fb8:	1c43      	adds	r3, r0, #1
 8003fba:	d102      	bne.n	8003fc2 <_isatty_r+0x1a>
 8003fbc:	682b      	ldr	r3, [r5, #0]
 8003fbe:	b103      	cbz	r3, 8003fc2 <_isatty_r+0x1a>
 8003fc0:	6023      	str	r3, [r4, #0]
 8003fc2:	bd38      	pop	{r3, r4, r5, pc}
 8003fc4:	2000025c 	.word	0x2000025c

08003fc8 <_sbrk_r>:
 8003fc8:	b538      	push	{r3, r4, r5, lr}
 8003fca:	4d06      	ldr	r5, [pc, #24]	@ (8003fe4 <_sbrk_r+0x1c>)
 8003fcc:	2300      	movs	r3, #0
 8003fce:	4604      	mov	r4, r0
 8003fd0:	4608      	mov	r0, r1
 8003fd2:	602b      	str	r3, [r5, #0]
 8003fd4:	f7fc fe34 	bl	8000c40 <_sbrk>
 8003fd8:	1c43      	adds	r3, r0, #1
 8003fda:	d102      	bne.n	8003fe2 <_sbrk_r+0x1a>
 8003fdc:	682b      	ldr	r3, [r5, #0]
 8003fde:	b103      	cbz	r3, 8003fe2 <_sbrk_r+0x1a>
 8003fe0:	6023      	str	r3, [r4, #0]
 8003fe2:	bd38      	pop	{r3, r4, r5, pc}
 8003fe4:	2000025c 	.word	0x2000025c

08003fe8 <_init>:
 8003fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fea:	bf00      	nop
 8003fec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fee:	bc08      	pop	{r3}
 8003ff0:	469e      	mov	lr, r3
 8003ff2:	4770      	bx	lr

08003ff4 <_fini>:
 8003ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ff6:	bf00      	nop
 8003ff8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ffa:	bc08      	pop	{r3}
 8003ffc:	469e      	mov	lr, r3
 8003ffe:	4770      	bx	lr
