<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r29337 - haiku/trunk/src/bin
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2009-February/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r29337%20-%20haiku/trunk/src/bin&In-Reply-To=%3C200902271650.n1RGoPkk015815%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="014581.html">
   <LINK REL="Next"  HREF="014593.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r29337 - haiku/trunk/src/bin</H1>
    <B>mmu_man at BerliOS</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r29337%20-%20haiku/trunk/src/bin&In-Reply-To=%3C200902271650.n1RGoPkk015815%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r29337 - haiku/trunk/src/bin">mmu_man at mail.berlios.de
       </A><BR>
    <I>Fri Feb 27 17:50:25 CET 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="014581.html">[Haiku-commits] r29336 -	haiku/trunk/src/add-ons/kernel/file_systems/userlandfs/server
</A></li>
        <LI>Next message: <A HREF="014593.html">[Haiku-commits] r29338 - haiku/trunk/src/servers/app
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#14584">[ date ]</a>
              <a href="thread.html#14584">[ thread ]</a>
              <a href="subject.html#14584">[ subject ]</a>
              <a href="author.html#14584">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: mmu_man
Date: 2009-02-27 17:50:25 +0100 (Fri, 27 Feb 2009)
New Revision: 29337
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=29337&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=29337&amp;view=rev</A>

Modified:
   haiku/trunk/src/bin/sysinfo.c
Log:
added cache/TLB descriptors from Intel Application Note 485. Patch by Christian Packmann.


Modified: haiku/trunk/src/bin/sysinfo.c
===================================================================
--- haiku/trunk/src/bin/sysinfo.c	2009-02-27 16:17:58 UTC (rev 29336)
+++ haiku/trunk/src/bin/sysinfo.c	2009-02-27 16:50:25 UTC (rev 29337)
@@ -27,20 +27,28 @@
 	{0x02, &quot;Instruction TLB: 4M-byte pages, fully associative, 2 entries&quot;},
 	{0x03, &quot;Data TLB: 4k-byte pages, 4-way set associative, 64 entries&quot;},
 	{0x04, &quot;Data TLB: 4M-byte pages, 4-way set associative, 8 entries&quot;},
+	{0x05, &quot;Data TLB: 4M-byte pages, 4-way set associative, 32 entries&quot;},
 	{0x06, &quot;L1 inst cache: 8 KB, 4-way set associative, 32 bytes/line&quot;},
 	{0x08, &quot;L1 inst cache: 16 KB, 4-way set associative, 32 bytes/line&quot;},
 	{0x0A, &quot;L1 data cache: 8 KB, 2-way set associative, 32 bytes/line&quot;},
 	{0x0C, &quot;L1 data cache: 16 KB, 4-way set associative, 32 bytes/line&quot;},
+	{0x0D, &quot;L1 data cache: 16 KB, 4-way set associative, 64-bytes/line, ECC&quot;},
 	{0x10, /* IA-64 */ &quot;L1 data cache: 16 KB, 4-way set associative, 32 bytes/line&quot;},
 	{0x15, /* IA-64 */ &quot;L1 inst cache: 16 KB, 4-way set associative, 32 bytes/line&quot;},
 	{0x1A, /* IA-64 */ &quot;L2 cache: 96 KB, 6-way set associative, 64 bytes/line&quot;},
+	{0x21, &quot;L2 cache: 256 KB (MLC), 8-way set associative, 64-bytes/line&quot;},
 	{0x22, &quot;L3 cache: 512 KB, 4-way set associative (!), 64 bytes/line, dual-sectored&quot;},
 	{0x23, &quot;L3 cache: 1 MB, 8-way set associative, 64 bytes/line, dual-sectored&quot;},
 	{0x25, &quot;L3 cache: 2 MB, 8-way set associative, 64 bytes/line, dual-sectored&quot;},
 	{0x29, &quot;L3 cache: 4 MB, 8-way set associative, 64 bytes/line, dual-sectored&quot;},
+	{0x2c, &quot;L1 data cache: 32 KB, 8-way set associative, 64 bytes/line&quot;},
+	{0x30, &quot;L1 inst cache: 32 KB, 8-way set associative, 64 bytes/line&quot;},
 	{0x39, &quot;L2 cache: 128 KB, 4-way set associative, 64 bytes/line, sectored&quot;},
+	{0x3A, &quot;L2 cache: 192 KB, 4-way set associative, 64 bytes/line, sectored&quot;},
 	{0x3B, &quot;L2 cache: 128 KB, 2-way set associative, 64 bytes/line, sectored&quot;},
 	{0x3C, &quot;L2 cache: 256 KB, 4-way set associative, 64 bytes/line, sectored&quot;},
+	{0x3D, &quot;L2 cache: 384 KB, 6-way set associative, 64 bytes/line, sectored&quot;},
+	{0x3E, &quot;L2 cache: 512 KB, 4-way set associative, 64 bytes/line, sectored&quot;},
 	{0x40, NULL /*&quot;No integrated L2 cache (P6 core) or L3 cache (P4 core)&quot;*/},
 		// this one is separately handled
 	{0x41, &quot;L2 cache: 128 KB, 4-way set associative, 32 bytes/line&quot;},
@@ -48,9 +56,22 @@
 	{0x43, &quot;L2 cache: 512 KB, 4-way set associative, 32 bytes/line&quot;},
 	{0x44, &quot;L2 cache: 1024 KB, 4-way set associative, 32 bytes/line&quot;},
 	{0x45, &quot;L2 cache: 2048 KB, 4-way set associative, 32 bytes/line&quot;},
+	{0x46, &quot;L3 cache: 4096 KB, 4-way set associative, 64 bytes/line&quot;},
+	{0x47, &quot;L3 cache: 8192 KB, 8-way set associative, 64 bytes/line&quot;},
+	{0x48, &quot;L2 cache: 3072 KB, 12-way set associative, 64 bytes/line, unified on-die&quot;},
+	// 0x49 requires special handling, either 4M L3 (Xeon MP, 0F06; otherwise 4M L2
+	{0x4A, &quot;L3 cache: 6144 KB, 12-way set associative, 64 bytes/line&quot;},
+	{0x4B, &quot;L3 cache: 8192 KB, 16-way set associative, 64 bytes/line&quot;},
+	{0x4C, &quot;L3 cache: 12288 KB, 12-way set associative, 64 bytes/line&quot;},
+	{0x4D, &quot;L3 cache: 16384 KB, 16-way set associative, 64 bytes/line&quot;},
+	{0x4E, &quot;L2 cache: 6144 KB, 24-way set associative, 64 bytes/line&quot;},
 	{0x50, &quot;Inst TLB: 4K/4M/2M-bytes pages, fully associative, 64 entries&quot;},
 	{0x51, &quot;Inst TLB: 4K/4M/2M-bytes pages, fully associative, 128 entries&quot;},
 	{0x52, &quot;Inst TLB: 4K/4M/2M-bytes pages, fully associative, 256 entries&quot;},
+	{0x55, &quot;Inst TLB: 2M/4M-bytes pages, fully associative, 7 entries&quot;},
+	{0x56, &quot;L1 Data TLB: 4M-bytes pages, 4-way set associative, 16 entries&quot;},
+	{0x57, &quot;L1 Data TLB: 4K-bytes pages, 4-way set associative, 16 entries&quot;},
+	{0x5A, &quot;Data TLB: 2M/4M-bytes pages, 4-way set associative, 32 entries&quot;},
 	{0x5B, &quot;Data TLB: 4K/4M-bytes pages, fully associative, 64 entries&quot;},
 	{0x5C, &quot;Data TLB: 4K/4M-bytes pages, fully associative, 128 entries&quot;},
 	{0x5D, &quot;Data TLB: 4K/4M-bytes pages, fully associative, 256 entries&quot;},
@@ -84,6 +105,28 @@
 	{0x80, /* Cyrix specific */ &quot;L1 cache: 16 KB, 4-way set associative, 16 bytes/line&quot;},
 //	{0x82, &quot;Cyrix specific: ???&quot;},
 //	{0x84, &quot;Cyrix specific: ???&quot;},
+	{0xB0, &quot;Inst TLB: 4K-bytes pages, 4-way set associative, 128 entries&quot;},
+	{0xB1, &quot;Inst TLB: 2M-bytes pages, 4-way set associative, 8 entries OR 4M, 4-way, 4 entries&quot;},
+		// Intel doesn't give any details how to determine which of the two options is the case
+		// as per Intel Application Note 485, November 2008.
+	{0xB2, &quot;Inst TLB: 4K-bytes pages, 4-way set associative, 64 entries&quot;},
+	{0xB3, &quot;Data TLB: 4K-bytes pages, 4-way set associative, 128 entries&quot;},
+	{0xB4, &quot;Data TLB: 4K-bytes pages, 4-way set associative, 256 entries&quot;},
+	{0xCA, &quot;Shared 2nd-level TLB: 4K, 4-way set associative, 512 entries&quot;},
+	{0xD0, &quot;L3 cache: 512 KB, 4-way set associative, 64-bytes/line&quot;},
+	{0xD1, &quot;L3 cache: 1024 KB, 4-way set associative, 64-bytes/line&quot;},
+	{0xD2, &quot;L3 cache: 2048 KB, 4-way set associative, 64-bytes/line&quot;},
+	{0xD6, &quot;L3 cache: 1024 KB, 8-way set associative, 64-bytes/line&quot;},
+	{0xD7, &quot;L3 cache: 2048 KB, 8-way set associative, 64-bytes/line&quot;},
+	{0xD8, &quot;L3 cache: 4096 KB, 8-way set associative, 64-bytes/line&quot;},
+	{0xDC, &quot;L3 cache: 2048 KB, 12-way set associative, 64-bytes/line&quot;},
+	{0xDD, &quot;L3 cache: 4096 KB, 12-way set associative, 64-bytes/line&quot;},
+	{0xDE, &quot;L3 cache: 8192 KB, 12-way set associative, 64-bytes/line&quot;},
+	{0xE2, &quot;L3 cache: 2048 KB, 16-way set associative, 64-bytes/line&quot;},
+	{0xE3, &quot;L3 cache: 4096 KB, 16-way set associative, 64-bytes/line&quot;},
+	{0xE4, &quot;L3 cache: 8192 KB, 16-way set associative, 64-bytes/line&quot;},
+	{0xF0, &quot;64-byte Prefetching&quot;},
+	{0xF1, &quot;128-byte Prefetching&quot;},
 	{0, NULL}
 };
 


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="014581.html">[Haiku-commits] r29336 -	haiku/trunk/src/add-ons/kernel/file_systems/userlandfs/server
</A></li>
	<LI>Next message: <A HREF="014593.html">[Haiku-commits] r29338 - haiku/trunk/src/servers/app
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#14584">[ date ]</a>
              <a href="thread.html#14584">[ thread ]</a>
              <a href="subject.html#14584">[ subject ]</a>
              <a href="author.html#14584">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
