<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2025.11.21.13:10:04"
 outputDirectory="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex 7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGFB014R24B2I2V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_BOARD"
     type="String"
     defaultValue="default"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DMA_CLK_100_IN_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DMA_CLK_100_IN_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DMA_CLK_100_IN_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DMA_SS_MASTER_M0_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DMA_SS_MASTER_M0_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DMA_SUBSYS_PORT8_TS_CHS_COMPL_0_CLK_BUS_IN_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DMA_SUBSYS_PORT8_TS_CHS_COMPL_0_CLK_BUS_IN_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DMA_SUBSYS_PORT8_TS_CHS_COMPL_0_CLK_BUS_IN_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EXT_HPS_M_MASTER_EXPANDED_MASTER_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EXT_HPS_M_MASTER_EXPANDED_MASTER_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_OCLK_PLL_PORT8_IN_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_OCLK_PLL_PORT8_IN_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_OCLK_PLL_PORT8_IN_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="acp_bridge_in_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="207519531" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="acp_bridge_in_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="dma_clk_100_in_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="dma_clk_100_in_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="dma_clk_out_bridge_0_out_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="207519531" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="dma_clk_out_bridge_0_out_clk_clk"
       direction="output"
       role="clk"
       width="1" />
  </interface>
  <interface name="dma_rst_100_in_reset" kind="reset" start="0">
   <property name="associatedClock" value="dma_clk_100_in_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="dma_rst_100_in_reset_reset"
       direction="input"
       role="reset"
       width="1" />
  </interface>
  <interface name="dma_ss_master_m0" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="acp_bridge_in_clk" />
   <property name="associatedReset" value="dma_rst_100_in_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="dma_ss_master_m0_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="dma_ss_master_m0_readdata"
       direction="input"
       role="readdata"
       width="512" />
   <port
       name="dma_ss_master_m0_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port
       name="dma_ss_master_m0_response"
       direction="input"
       role="response"
       width="2" />
   <port
       name="dma_ss_master_m0_burstcount"
       direction="output"
       role="burstcount"
       width="5" />
   <port
       name="dma_ss_master_m0_writedata"
       direction="output"
       role="writedata"
       width="512" />
   <port
       name="dma_ss_master_m0_address"
       direction="output"
       role="address"
       width="37" />
   <port
       name="dma_ss_master_m0_write"
       direction="output"
       role="write"
       width="1" />
   <port name="dma_ss_master_m0_read" direction="output" role="read" width="1" />
   <port
       name="dma_ss_master_m0_byteenable"
       direction="output"
       role="byteenable"
       width="64" />
   <port
       name="dma_ss_master_m0_debugaccess"
       direction="output"
       role="debugaccess"
       width="1" />
   <port
       name="dma_ss_master_m0_writeresponsevalid"
       direction="input"
       role="writeresponsevalid"
       width="1" />
  </interface>
  <interface name="ext_hps_m_master_windowed_slave" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="4294967296" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="dma_clk_100_in_clk" />
   <property name="associatedReset" value="dma_rst_100_in_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property
       name="bridgesToMaster"
       value="dma_subsystem.ext_hps_m_master_expanded_master" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="1" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <property name="dfhFeatureGuid" value="0" />
   <property name="dfhGroupId" value="0" />
   <property name="dfhParameterId" value="" />
   <property name="dfhParameterName" value="" />
   <property name="dfhParameterVersion" value="" />
   <property name="dfhParameterData" value="" />
   <property name="dfhParameterDataLength" value="" />
   <property name="dfhFeatureMajorVersion" value="0" />
   <property name="dfhFeatureMinorVersion" value="0" />
   <property name="dfhFeatureId" value="35" />
   <property name="dfhFeatureType" value="3" />
   <port
       name="ext_hps_m_master_windowed_slave_address"
       direction="input"
       role="address"
       width="30" />
   <port
       name="ext_hps_m_master_windowed_slave_read"
       direction="input"
       role="read"
       width="1" />
   <port
       name="ext_hps_m_master_windowed_slave_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="ext_hps_m_master_windowed_slave_write"
       direction="input"
       role="write"
       width="1" />
   <port
       name="ext_hps_m_master_windowed_slave_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="ext_hps_m_master_windowed_slave_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="ext_hps_m_master_windowed_slave_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port
       name="ext_hps_m_master_windowed_slave_byteenable"
       direction="input"
       role="byteenable"
       width="4" />
   <port
       name="ext_hps_m_master_windowed_slave_burstcount"
       direction="input"
       role="burstcount"
       width="1" />
  </interface>
  <interface name="ext_hps_m_master_expanded_master" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="dma_clk_100_in_clk" />
   <property name="associatedReset" value="dma_rst_100_in_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="ext_hps_m_master_expanded_master_address"
       direction="output"
       role="address"
       width="37" />
   <port
       name="ext_hps_m_master_expanded_master_read"
       direction="output"
       role="read"
       width="1" />
   <port
       name="ext_hps_m_master_expanded_master_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="ext_hps_m_master_expanded_master_readdata"
       direction="input"
       role="readdata"
       width="32" />
   <port
       name="ext_hps_m_master_expanded_master_write"
       direction="output"
       role="write"
       width="1" />
   <port
       name="ext_hps_m_master_expanded_master_writedata"
       direction="output"
       role="writedata"
       width="32" />
   <port
       name="ext_hps_m_master_expanded_master_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port
       name="ext_hps_m_master_expanded_master_byteenable"
       direction="output"
       role="byteenable"
       width="4" />
   <port
       name="ext_hps_m_master_expanded_master_burstcount"
       direction="output"
       role="burstcount"
       width="1" />
  </interface>
  <interface name="oclk_pll_port8_in_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="oclk_pll_port8_in_clk_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="rx_dma_reset_bridge_0_in_reset" kind="reset" start="0">
   <property name="associatedClock" value="dma_clk_100_in_clk" />
   <property name="synchronousEdges" value="BOTH" />
   <port
       name="rx_dma_reset_bridge_0_in_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="rx_dma_reset_bridge_1_in_reset" kind="reset" start="0">
   <property name="associatedClock" value="dma_clk_100_in_clk" />
   <property name="synchronousEdges" value="BOTH" />
   <port
       name="rx_dma_reset_bridge_1_in_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface
     name="subsys_ftile_25gbe_1588_dmaclkout_reset_out_reset"
     kind="reset"
     start="1">
   <property name="associatedClock" value="acp_bridge_in_clk" />
   <property name="associatedDirectReset" value="ninit_done" />
   <property name="associatedResetSinks" value="ninit_done" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="subsys_ftile_25gbe_1588_dmaclkout_reset_out_reset_reset_n"
       direction="output"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="ninit_done" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="ninit_done_reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="dma_subsys_port8_csr" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="256" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="dma_clk_100_in_clk" />
   <property name="associatedReset" value="dma_rst_100_in_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="1" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <property name="dfhFeatureGuid" value="0" />
   <property name="dfhGroupId" value="0" />
   <property name="dfhParameterId" value="" />
   <property name="dfhParameterName" value="" />
   <property name="dfhParameterVersion" value="" />
   <property name="dfhParameterData" value="" />
   <property name="dfhParameterDataLength" value="" />
   <property name="dfhFeatureMajorVersion" value="0" />
   <property name="dfhFeatureMinorVersion" value="0" />
   <property name="dfhFeatureId" value="35" />
   <property name="dfhFeatureType" value="3" />
   <port
       name="dma_subsys_port8_csr_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port
       name="dma_subsys_port8_csr_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="dma_subsys_port8_csr_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="dma_subsys_port8_csr_burstcount"
       direction="input"
       role="burstcount"
       width="1" />
   <port
       name="dma_subsys_port8_csr_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="dma_subsys_port8_csr_address"
       direction="input"
       role="address"
       width="8" />
   <port
       name="dma_subsys_port8_csr_write"
       direction="input"
       role="write"
       width="1" />
   <port
       name="dma_subsys_port8_csr_read"
       direction="input"
       role="read"
       width="1" />
   <port
       name="dma_subsys_port8_csr_byteenable"
       direction="input"
       role="byteenable"
       width="4" />
   <port
       name="dma_subsys_port8_csr_debugaccess"
       direction="input"
       role="debugaccess"
       width="1" />
  </interface>
  <interface
     name="dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin"
     kind="avalon_streaming"
     start="0">
   <property name="associatedClock" value="oclk_pll_port8_in_clk" />
   <property name="associatedReset" value="rx_dma_reset_bridge_0_in_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port
       name="dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin_valid"
       direction="input"
       role="valid"
       width="1" />
   <port
       name="dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin_endofpacket"
       direction="input"
       role="endofpacket"
       width="1" />
   <port
       name="dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin_data"
       direction="input"
       role="data"
       width="64" />
   <port
       name="dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin_empty"
       direction="input"
       role="empty"
       width="3" />
   <port
       name="dma_subsys_port8_ftile_25gbe_rx_dma_ch1_pktin_error"
       direction="input"
       role="error"
       width="6" />
  </interface>
  <interface
     name="dma_subsys_port8_ftile_25gbe_rx_dma_ch1_rx_dma_fifo_0_in_ts"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="dma_subsys_port8_ftile_25gbe_rx_dma_ch1_rx_dma_fifo_0_in_ts_valid"
       direction="input"
       role="valid"
       width="1" />
   <port
       name="dma_subsys_port8_ftile_25gbe_rx_dma_ch1_rx_dma_fifo_0_in_ts_data"
       direction="input"
       role="data"
       width="96" />
  </interface>
  <interface name="dma_subsys_port8_rx_dma_ch1_irq" kind="interrupt" start="0">
   <property
       name="associatedAddressablePoint"
       value="dma_subsystem.dma_subsys_port8_csr" />
   <property name="associatedClock" value="acp_bridge_in_clk" />
   <property name="associatedReset" value="rx_dma_reset_bridge_0_in_reset" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port
       name="dma_subsys_port8_rx_dma_ch1_irq_irq"
       direction="output"
       role="irq"
       width="1" />
  </interface>
  <interface
     name="dma_subsys_port8_ts_chs_compl_0_clk_bus_in"
     kind="clock"
     start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="dma_subsys_port8_ts_chs_compl_0_clk_bus_in_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface
     name="dma_subsys_port8_ts_chs_compl_0_rst_bus_in"
     kind="conduit"
     start="0">
   <property
       name="associatedClock"
       value="dma_subsys_port8_ts_chs_compl_0_clk_bus_in" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="dma_subsys_port8_ts_chs_compl_0_rst_bus_in_reset"
       direction="input"
       role="reset"
       width="1" />
  </interface>
  <interface
     name="dma_subsys_port8_ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="dma_subsys_port8_ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts_valid"
       direction="input"
       role="valid"
       width="1" />
   <port
       name="dma_subsys_port8_ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts_fingerprint"
       direction="input"
       role="fingerprint"
       width="20" />
   <port
       name="dma_subsys_port8_ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts_data"
       direction="input"
       role="data"
       width="96" />
  </interface>
  <interface
     name="dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st"
     kind="avalon_streaming"
     start="1">
   <property name="associatedClock" value="oclk_pll_port8_in_clk" />
   <property name="associatedReset" value="dma_rst_100_in_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_ready"
       direction="input"
       role="ready"
       width="1" />
   <port
       name="dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_valid"
       direction="output"
       role="valid"
       width="1" />
   <port
       name="dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
   <port
       name="dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_data"
       direction="output"
       role="data"
       width="64" />
   <port
       name="dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_empty"
       direction="output"
       role="empty"
       width="3" />
   <port
       name="dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_error"
       direction="output"
       role="error"
       width="1" />
  </interface>
  <interface
     name="dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req_valid"
       direction="output"
       role="valid"
       width="1" />
   <port
       name="dma_subsys_port8_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req_fingerprint"
       direction="output"
       role="fingerprint"
       width="20" />
  </interface>
  <interface name="dma_subsys_port8_tx_dma_ch1_irq" kind="interrupt" start="0">
   <property
       name="associatedAddressablePoint"
       value="dma_subsystem.dma_subsys_port8_csr" />
   <property name="associatedClock" value="acp_bridge_in_clk" />
   <property name="associatedReset" value="dma_rst_100_in_reset" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port
       name="dma_subsys_port8_tx_dma_ch1_irq_irq"
       direction="output"
       role="irq"
       width="1" />
  </interface>
 </perimeter>
 <entity kind="dma_subsystem" version="1.0" name="dma_subsystem">
  <parameter
     name="AUTO_DMA_SUBSYS_PORT8_TS_CHS_COMPL_0_CLK_BUS_IN_CLOCK_RATE"
     value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_DMA_SS_MASTER_M0_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_OCLK_PLL_PORT8_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DMA_CLK_100_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DMA_SS_MASTER_M0_ADDRESS_MAP" value="" />
  <parameter name="AUTO_EXT_HPS_M_MASTER_EXPANDED_MASTER_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_EXT_HPS_M_MASTER_EXPANDED_MASTER_ADDRESS_MAP" value="" />
  <parameter
     name="AUTO_DMA_SUBSYS_PORT8_TS_CHS_COMPL_0_CLK_BUS_IN_RESET_DOMAIN"
     value="-1" />
  <parameter name="AUTO_DMA_CLK_100_IN_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DMA_CLK_100_IN_CLK_RESET_DOMAIN" value="-1" />
  <parameter
     name="AUTO_DMA_SUBSYS_PORT8_TS_CHS_COMPL_0_CLK_BUS_IN_CLOCK_DOMAIN"
     value="-1" />
  <parameter name="AUTO_OCLK_PLL_PORT8_IN_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_OCLK_PLL_PORT8_IN_CLK_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/synth/dma_subsystem.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/synth/dma_subsystem.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588.qsys" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: acp_bridge_in_clk"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_clk_100"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_clk_out_bridge_0"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_rst_100"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_ss_master"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: ext_hps_m_master"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: iopll_clk_avst_div2"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: oclk_pll_clock_bridge_0"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: rx_dma_reset_bridge_0"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: rx_dma_reset_bridge_1"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: subsys_ftile_25gbe_1588_dmaclkout_reset"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: subsys_ftile_25gbe_1588_ninitdone_reset"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_mm_interconnect_1920_3nhysga"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_slave_agent_1921_b6r3djy"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_router_1921_4z4erfy"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_router_1921_b2yjicy"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_multiplexer_1922_kdc5rdy"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_demultiplexer_1921_xf52ssy"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_width_adapter_1940_ej7cnji"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_width_adapter_1940_qtyqhia"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="subsys_ftile_25gbe_1588"
   version="1.0"
   name="subsys_ftile_25gbe_1588">
  <parameter name="AUTO_RX_DMA_CH1_WRITE_MASTER_ADDRESS_WIDTH" value="37" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_UNIQUE_ID" value="dma_subsystem_dma_subsys_port8" />
  <parameter
     name="AUTO_RX_DMA_CH1_PREFETCHER_WRITE_MASTER_ADDRESS_WIDTH"
     value="37" />
  <parameter name="AUTO_TS_CHS_COMPL_0_CLK_BUS_IN_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_TS_CHS_COMPL_0_CLK_BUS_IN_RESET_DOMAIN" value="-1" />
  <parameter
     name="AUTO_RX_DMA_CH1_WRITE_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;dma_ss_master.s0&apos; start=&apos;0x0&apos; end=&apos;0x2000000000&apos; datawidth=&apos;512&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_TX_DMA_CH1_READ_MASTER_ADDRESS_WIDTH" value="37" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter
     name="AUTO_SUBSYS_FTILE_25GBE_1588_O_PLL_CLK_IN_CLK_CLOCK_DOMAIN"
     value="-1" />
  <parameter
     name="AUTO_SUBSYS_FTILE_25GBE_1588_O_PLL_CLK_IN_CLK_CLOCK_RATE"
     value="415039062" />
  <parameter
     name="AUTO_SUBSYS_FTILE_25GBE_1588_DMACLKOUT_IN_CLK_RESET_DOMAIN"
     value="-1" />
  <parameter
     name="AUTO_TX_DMA_CH1_READ_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;dma_ss_master.s0&apos; start=&apos;0x0&apos; end=&apos;0x2000000000&apos; datawidth=&apos;512&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter
     name="AUTO_TX_DMA_CH1_PREFETCHER_WRITE_MASTER_ADDRESS_WIDTH"
     value="37" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_TS_CHS_COMPL_0_CLK_BUS_IN_CLOCK_DOMAIN" value="-1" />
  <parameter
     name="AUTO_TX_DMA_CH1_PREFETCHER_WRITE_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;dma_ss_master.s0&apos; start=&apos;0x0&apos; end=&apos;0x2000000000&apos; datawidth=&apos;512&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter
     name="AUTO_RX_DMA_CH1_PREFETCHER_WRITE_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;dma_ss_master.s0&apos; start=&apos;0x0&apos; end=&apos;0x2000000000&apos; datawidth=&apos;512&apos; /&gt;&lt;/address-map&gt;" />
  <parameter
     name="AUTO_TX_DMA_CH1_PREFETCHER_READ_MASTER_ADDRESS_WIDTH"
     value="37" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="AUTO_RX_DMA_CH1_PREFETCHER_READ_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;dma_ss_master.s0&apos; start=&apos;0x0&apos; end=&apos;0x2000000000&apos; datawidth=&apos;512&apos; /&gt;&lt;/address-map&gt;" />
  <parameter
     name="AUTO_TX_DMA_CH1_PREFETCHER_READ_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;dma_ss_master.s0&apos; start=&apos;0x0&apos; end=&apos;0x2000000000&apos; datawidth=&apos;512&apos; /&gt;&lt;/address-map&gt;" />
  <parameter
     name="AUTO_SUBSYS_FTILE_25GBE_1588_DMACLKOUT_IN_CLK_CLOCK_DOMAIN"
     value="-1" />
  <parameter
     name="AUTO_SUBSYS_FTILE_25GBE_1588_O_PLL_CLK_IN_CLK_RESET_DOMAIN"
     value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter
     name="AUTO_SUBSYS_FTILE_25GBE_1588_DMACLKOUT_IN_CLK_CLOCK_RATE"
     value="207519531" />
  <parameter
     name="AUTO_RX_DMA_CH1_PREFETCHER_READ_MASTER_ADDRESS_WIDTH"
     value="37" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/subsys_ftile_25gbe_1588.qsys" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="dma_subsystem" as="dma_subsys_port8" />
  <messages/>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="acp_bridge_in_clk">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;207519531&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;207519531&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;207519531&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;207519531&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="207519531" />
  <parameter name="cpuInfo" value="" />
  <parameter name="logicalView" value="ip/dma_subsystem/acp_bridge_in_clk.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;acp_bridge_in_clk&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;acp_bridge_in_clk&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;acp_bridge_in_clk&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;acp_bridge_in_clk&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;acp_bridge_in_clk&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;acp_bridge_in_clk&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;acp_bridge_in_clk&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;acp_bridge_in_clk&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;acp_bridge_in_clk&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;acp_bridge_in_clk&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;acp_bridge_in_clk&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="acp_bridge_in_clk" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="dma_subsystem" as="acp_bridge_in_clk" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: acp_bridge_in_clk"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="dma_clk_100">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;100000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="100000000" />
  <parameter name="cpuInfo" value="" />
  <parameter name="logicalView" value="ip/dma_subsystem/dma_clk_100.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;dma_clk_100&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_clk_100&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_clk_100&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_clk_100&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_clk_100&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_clk_100&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="dma_clk_100" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="dma_subsystem" as="dma_clk_100" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_clk_100"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="dma_clk_out_bridge_0">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;207519531&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;207519531&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;207519531&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;207519531&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="207519531" />
  <parameter name="cpuInfo" value="" />
  <parameter name="logicalView" value="ip/dma_subsystem/dma_clk_out_bridge_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;dma_clk_out_bridge_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_clk_out_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_clk_out_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_clk_out_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_clk_out_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_clk_out_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_clk_out_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_clk_out_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_clk_out_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_clk_out_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_clk_out_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="dma_clk_out_bridge_0" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="dma_subsystem" as="dma_clk_out_bridge_0" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_clk_out_bridge_0"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="dma_rst_100">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter name="logicalView" value="ip/dma_subsystem/dma_rst_100.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;dma_rst_100&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_rst_100&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_rst_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_rst_100&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_rst_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_rst_100&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_rst_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_rst_100&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_rst_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_rst_100&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_rst_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="dma_rst_100" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="dma_subsystem" as="dma_rst_100" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_rst_100"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="dma_ss_master">
  <parameter name="hlsFile" value="" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="37" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_response&lt;/name&gt;
                    &lt;role&gt;response&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;5&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;37&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_writeresponsevalid&lt;/name&gt;
                    &lt;role&gt;writeresponsevalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;137438953472&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;value&gt;dma_ss_master.m0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureType&lt;/key&gt;
                        &lt;value&gt;3&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_response&lt;/name&gt;
                    &lt;role&gt;response&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;5&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;37&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_writeresponsevalid&lt;/name&gt;
                    &lt;role&gt;writeresponsevalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_response&lt;/name&gt;
                        &lt;role&gt;response&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;37&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writeresponsevalid&lt;/name&gt;
                        &lt;role&gt;writeresponsevalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;137438953472&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;dma_ss_master.m0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureType&lt;/key&gt;
                            &lt;value&gt;3&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_response&lt;/name&gt;
                        &lt;role&gt;response&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;37&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writeresponsevalid&lt;/name&gt;
                        &lt;role&gt;writeresponsevalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_mm_bridge&lt;/className&gt;
        &lt;version&gt;20.1.0&lt;/version&gt;
        &lt;displayName&gt;Avalon Memory Mapped Pipeline Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;10&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYSINFO_ADDR_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;m0&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;m0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;m0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;37&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter name="logicalView" value="ip/dma_subsystem/dma_ss_master.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Bridge data width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;DATA_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;512&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Symbol (byte) width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;SYMBOL_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;HDL_ADDR_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;37&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Bridge burstcount width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BURSTCOUNT_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;5&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;When enabled, the command (or response) networks are pipelined, potentially increasing the frequency at the expense of increase logic and latency.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;PIPELINE_COMMAND&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;When enabled, the command (or response) networks are pipelined, potentially increasing the frequency at the expense of increase logic and latency.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;PIPELINE_RESPONSE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;0 means allows asynchronous resets, 1 means internal reset synchronization &lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;SYNC_RESET&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;0 means writeresponsvalid is disabled, 1 means writeresponsevalid is enabled &lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_WRITERESPONSE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;S0_WAITREQUEST_ALLOWANCE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;M0_WAITREQUEST_ALLOWANCE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;dma_ss_master&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_ss_master&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_ss_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_ss_master&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_ss_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_ss_master&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_ss_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_ss_master&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_ss_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;dma_ss_master&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;dma_ss_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="dma_ss_master" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="dma_subsystem" as="dma_ss_master" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_ss_master"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="ext_hps_m_master">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;windowed_slave&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;30&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;4294967296&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;value&gt;ext_hps_m_master.expanded_master&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureType&lt;/key&gt;
                        &lt;value&gt;3&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;expanded_master&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;37&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;windowed_slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;30&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;4294967296&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;ext_hps_m_master.expanded_master&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureType&lt;/key&gt;
                            &lt;value&gt;3&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;expanded_master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;37&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_address_span_extender&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Address Span Extender Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;windowed_slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;windowed_slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;windowed_slave&apos; start=&apos;0x0&apos; end=&apos;0x40000&apos; datawidth=&apos;32&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;18&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter name="logicalView" value="ip/qsys_top/ext_hps_m_master.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BURSTCOUNT_WIDTH&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BYTEENABLE_WIDTH&lt;/key&gt;
            &lt;value&gt;4&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CNTL_ADDRESS_WIDTH&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;32&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MASTER_ADDRESS_WIDTH&lt;/key&gt;
            &lt;value&gt;37&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_BURST_BYTES&lt;/key&gt;
            &lt;value&gt;4&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_BURST_WORDS&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SLAVE_ADDRESS_SHIFT&lt;/key&gt;
            &lt;value&gt;2&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SLAVE_ADDRESS_WIDTH&lt;/key&gt;
            &lt;value&gt;30&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SUB_WINDOW_COUNT&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;0 means allows asynchronous resets, 1 means internal reset synchronization &lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;SYNC_RESET&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;ext_hps_m_master&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ext_hps_m_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ext_hps_m_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ext_hps_m_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ext_hps_m_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="ext_hps_m_master" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="dma_subsystem" as="ext_hps_m_master" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: ext_hps_m_master"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="iopll_clk_avst_div2">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;refclk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;refclk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                        &lt;value&gt;input&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;415039062&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;locked&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;locked&lt;/name&gt;
                    &lt;role&gt;export&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                        &lt;value&gt;output&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rst&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                        &lt;value&gt;input&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;outclk0&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;outclk_0&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                        &lt;value&gt;output&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;207519531&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter name="system_info_device_speed_grade" value="2" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;refclk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;refclk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                            &lt;value&gt;input&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;415039062&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;locked&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;locked&lt;/name&gt;
                        &lt;role&gt;export&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                            &lt;value&gt;output&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rst&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                            &lt;value&gt;input&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;outclk0&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;outclk_0&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                            &lt;value&gt;output&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;207519531&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_iopll&lt;/className&gt;
        &lt;version&gt;19.3.1&lt;/version&gt;
        &lt;displayName&gt;IOPLL Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;system_info_device_component&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;system_info_device_family&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;system_info_device_speed_grade&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;system_part_trait_iobank_rev&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE_IOBANK_REVISION&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;system_part_trait_speed_grade&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE_SPEEDGRADE&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;outclk0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;outclk0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;207519531&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter
     name="logicalView"
     value="ip/subsys_ftile_25gbe_1588/iopll_clk_avst_div2.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;
            &lt;value&gt;altr,pll&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;
            &lt;value&gt;clock&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;
            &lt;value&gt;altr&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="system_part_trait_speed_grade" value="2" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="system_info_device_component" value="AGFB014R24B2I2V" />
  <parameter name="system_part_trait_iobank_rev" value="IO96A_REVB2" />
  <parameter name="system_info_device_family" value="Agilex 7" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;iopll_clk_avst_div2&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;iopll_clk_avst_div2&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;iopll_clk_avst_div2&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;iopll_clk_avst_div2&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;iopll_clk_avst_div2&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;iopll_clk_avst_div2&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="iopll_clk_avst_div2" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="dma_subsystem" as="iopll_clk_avst_div2" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: iopll_clk_avst_div2"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="oclk_pll_clock_bridge_0">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;415039062&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;415039062&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;415039062&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="cpuInfo" value="" />
  <parameter
     name="logicalView"
     value="ip/dma_subsystem/oclk_pll_clock_bridge_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;oclk_pll_clock_bridge_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;oclk_pll_clock_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;oclk_pll_clock_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;oclk_pll_clock_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;oclk_pll_clock_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;oclk_pll_clock_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;oclk_pll_clock_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;oclk_pll_clock_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;oclk_pll_clock_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;oclk_pll_clock_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;oclk_pll_clock_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="oclk_pll_port8" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="dma_subsystem" as="oclk_pll_port8" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: oclk_pll_clock_bridge_0"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="rx_dma_reset_bridge_0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter name="logicalView" value="ip/dma_subsystem/rx_dma_reset_bridge_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;rx_dma_reset_bridge_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="rx_dma_reset_bridge_0" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="dma_subsystem" as="rx_dma_reset_bridge_0" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: rx_dma_reset_bridge_0"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="rx_dma_reset_bridge_1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter name="logicalView" value="ip/dma_subsystem/rx_dma_reset_bridge_1.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;rx_dma_reset_bridge_1&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rx_dma_reset_bridge_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rx_dma_reset_bridge_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="rx_dma_reset_bridge_1" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="dma_subsystem" as="rx_dma_reset_bridge_1" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: rx_dma_reset_bridge_1"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="subsys_ftile_25gbe_1588_dmaclkout_reset">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="207519531" />
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;207519531&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter
     name="logicalView"
     value="ip/subsys_ftile_25gbe_1588/subsys_ftile_25gbe_1588_dmaclkout_reset.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;subsys_ftile_25gbe_1588_dmaclkout_reset&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_dmaclkout_reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_dmaclkout_reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_dmaclkout_reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_dmaclkout_reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="subsys_ftile_25gbe_1588_dmaclkout_reset" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_subsystem"
     as="subsys_ftile_25gbe_1588_dmaclkout_reset" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: subsys_ftile_25gbe_1588_dmaclkout_reset"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="subsys_ftile_25gbe_1588_ninitdone_reset">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos/&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter
     name="logicalView"
     value="ip/subsys_ftile_25gbe_1588/subsys_ftile_25gbe_1588_ninitdone_reset.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;subsys_ftile_25gbe_1588_ninitdone_reset&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_ninitdone_reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_ninitdone_reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_ninitdone_reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;subsys_ftile_25gbe_1588_ninitdone_reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="subsys_ftile_25gbe_1588_ninitdone_reset" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_subsystem"
     as="subsys_ftile_25gbe_1588_ninitdone_reset" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: subsys_ftile_25gbe_1588_ninitdone_reset"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="dma_subsystem_altera_mm_interconnect_1920_3nhysga">
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_DATA_W} {128};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {UAV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {UAV_BURSTCOUNT_W} {7};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_READ} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator} {USE_OUTPUTENABLE} {0};add_instance {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_DATA_W} {128};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {UAV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_READ} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_WRITERESPONSE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator} {USE_OUTPUTENABLE} {0};add_instance {dma_subsys_port8_rx_dma_ch1_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_DATA_W} {128};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {UAV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_READ} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_WRITERESPONSE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator} {USE_OUTPUTENABLE} {0};add_instance {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_DATA_W} {128};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {UAV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {UAV_BURSTCOUNT_W} {7};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_READ} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator} {USE_OUTPUTENABLE} {0};add_instance {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_DATA_W} {128};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {UAV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_READ} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_WRITERESPONSE} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator} {USE_OUTPUTENABLE} {0};add_instance {dma_subsys_port8_tx_dma_ch1_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_DATA_W} {128};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {UAV_ADDRESS_W} {37};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_READ} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator} {USE_OUTPUTENABLE} {0};add_instance {dma_ss_master_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_ADDRESS_W} {37};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_DATA_W} {512};set_instance_parameter_value {dma_ss_master_s0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_ss_master_s0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {dma_ss_master_s0_translator} {UAV_ADDRESS_W} {37};set_instance_parameter_value {dma_ss_master_s0_translator} {UAV_BURSTCOUNT_W} {11};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_READ} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {USE_WRITERESPONSE} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {32};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {32};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dma_ss_master_s0_translator} {SYNC_RESET} {1};add_instance {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_WUNIQUE} {235};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_DOMAIN_H} {234};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_DOMAIN_L} {233};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_SNOOP_H} {232};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_SNOOP_L} {229};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BARRIER_H} {228};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BARRIER_L} {227};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_QOS_H} {207};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_QOS_L} {207};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_DATA_SIDEBAND_H} {205};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_DATA_SIDEBAND_L} {205};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_ADDR_SIDEBAND_H} {204};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_ADDR_SIDEBAND_L} {204};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BURST_TYPE_H} {203};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BURST_TYPE_L} {202};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_CACHE_H} {221};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_CACHE_L} {218};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_THREAD_ID_H} {214};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_THREAD_ID_L} {214};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BURST_SIZE_H} {201};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BURST_SIZE_L} {199};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_EXCLUSIVE} {186};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BEGIN_BURST} {206};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_PROTECTION_H} {217};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_PROTECTION_L} {215};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BURSTWRAP_H} {198};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BYTE_CNT_L} {187};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_ADDR_H} {180};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_COMPRESSED_READ} {181};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_POSTED} {182};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_WRITE} {183};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_READ} {184};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_DATA_H} {127};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_SRC_ID_H} {210};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_SRC_ID_L} {208};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_DEST_ID_H} {213};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_DEST_ID_L} {211};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_POISON_H} {236};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_POISON_L} {236};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_DATACHK_H} {237};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_DATACHK_L} {237};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_ADDRCHK_H} {240};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_ADDRCHK_L} {239};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_SAI_H} {241};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_SAI_L} {241};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_EOP_OOO} {242};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_SOP_OOO} {243};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_SEQ_H} {250};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_SEQ_L} {244};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_USER_DATA_H} {238};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {PKT_USER_DATA_L} {238};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {ST_DATA_W} {251};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;dma_ss_master_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000002000000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {ID} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent} {ROLE_BASED_USER} {0};add_instance {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_WUNIQUE} {235};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_DOMAIN_H} {234};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_DOMAIN_L} {233};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_SNOOP_H} {232};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_SNOOP_L} {229};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BARRIER_H} {228};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BARRIER_L} {227};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_QOS_H} {207};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_QOS_L} {207};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_DATA_SIDEBAND_H} {205};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_DATA_SIDEBAND_L} {205};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_ADDR_SIDEBAND_H} {204};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_ADDR_SIDEBAND_L} {204};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BURST_TYPE_H} {203};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BURST_TYPE_L} {202};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_CACHE_H} {221};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_CACHE_L} {218};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_THREAD_ID_H} {214};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_THREAD_ID_L} {214};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BURST_SIZE_H} {201};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BURST_SIZE_L} {199};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_EXCLUSIVE} {186};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BEGIN_BURST} {206};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_PROTECTION_H} {217};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_PROTECTION_L} {215};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BURSTWRAP_H} {198};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BYTE_CNT_L} {187};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_ADDR_H} {180};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_COMPRESSED_READ} {181};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_POSTED} {182};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_WRITE} {183};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_READ} {184};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_DATA_H} {127};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_SRC_ID_H} {210};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_SRC_ID_L} {208};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_DEST_ID_H} {213};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_DEST_ID_L} {211};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_POISON_H} {236};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_POISON_L} {236};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_DATACHK_H} {237};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_DATACHK_L} {237};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_ADDRCHK_H} {240};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_ADDRCHK_L} {239};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_SAI_H} {241};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_SAI_L} {241};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_EOP_OOO} {242};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_SOP_OOO} {243};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_SEQ_H} {250};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_SEQ_L} {244};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_USER_DATA_H} {238};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {PKT_USER_DATA_L} {238};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {ST_DATA_W} {251};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;dma_ss_master_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000002000000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {ID} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {USE_WRITERESPONSE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent} {ROLE_BASED_USER} {0};add_instance {dma_subsys_port8_rx_dma_ch1_write_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_WUNIQUE} {235};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_DOMAIN_H} {234};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_DOMAIN_L} {233};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_SNOOP_H} {232};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_SNOOP_L} {229};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BARRIER_H} {228};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BARRIER_L} {227};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_QOS_H} {207};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_QOS_L} {207};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_DATA_SIDEBAND_H} {205};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_DATA_SIDEBAND_L} {205};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_ADDR_SIDEBAND_H} {204};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_ADDR_SIDEBAND_L} {204};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BURST_TYPE_H} {203};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BURST_TYPE_L} {202};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_CACHE_H} {221};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_CACHE_L} {218};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_THREAD_ID_H} {214};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_THREAD_ID_L} {214};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BURST_SIZE_H} {201};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BURST_SIZE_L} {199};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_TRANS_EXCLUSIVE} {186};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BEGIN_BURST} {206};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_PROTECTION_H} {217};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_PROTECTION_L} {215};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BURSTWRAP_H} {198};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BYTE_CNT_L} {187};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_ADDR_H} {180};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_TRANS_COMPRESSED_READ} {181};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_TRANS_POSTED} {182};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_TRANS_WRITE} {183};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_TRANS_READ} {184};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_DATA_H} {127};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_SRC_ID_H} {210};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_SRC_ID_L} {208};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_DEST_ID_H} {213};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_DEST_ID_L} {211};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_POISON_H} {236};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_POISON_L} {236};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_DATACHK_H} {237};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_DATACHK_L} {237};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_ADDRCHK_H} {240};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_ADDRCHK_L} {239};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_SAI_H} {241};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_SAI_L} {241};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_EOP_OOO} {242};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_SOP_OOO} {243};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_TRANS_SEQ_H} {250};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_TRANS_SEQ_L} {244};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_USER_DATA_H} {238};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {PKT_USER_DATA_L} {238};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {ST_DATA_W} {251};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {AV_BURSTCOUNT_W} {9};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;dma_ss_master_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000002000000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {ID} {2};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {USE_WRITERESPONSE} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent} {ROLE_BASED_USER} {0};add_instance {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_WUNIQUE} {235};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_DOMAIN_H} {234};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_DOMAIN_L} {233};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_SNOOP_H} {232};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_SNOOP_L} {229};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BARRIER_H} {228};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BARRIER_L} {227};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_QOS_H} {207};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_QOS_L} {207};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_DATA_SIDEBAND_H} {205};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_DATA_SIDEBAND_L} {205};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_ADDR_SIDEBAND_H} {204};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_ADDR_SIDEBAND_L} {204};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BURST_TYPE_H} {203};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BURST_TYPE_L} {202};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_CACHE_H} {221};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_CACHE_L} {218};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_THREAD_ID_H} {214};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_THREAD_ID_L} {214};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BURST_SIZE_H} {201};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BURST_SIZE_L} {199};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_EXCLUSIVE} {186};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BEGIN_BURST} {206};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_PROTECTION_H} {217};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_PROTECTION_L} {215};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BURSTWRAP_H} {198};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BYTE_CNT_L} {187};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_ADDR_H} {180};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_COMPRESSED_READ} {181};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_POSTED} {182};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_WRITE} {183};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_READ} {184};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_DATA_H} {127};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_SRC_ID_H} {210};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_SRC_ID_L} {208};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_DEST_ID_H} {213};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_DEST_ID_L} {211};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_POISON_H} {236};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_POISON_L} {236};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_DATACHK_H} {237};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_DATACHK_L} {237};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_ADDRCHK_H} {240};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_ADDRCHK_L} {239};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_SAI_H} {241};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_SAI_L} {241};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_EOP_OOO} {242};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_SOP_OOO} {243};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_SEQ_H} {250};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_TRANS_SEQ_L} {244};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_USER_DATA_H} {238};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {PKT_USER_DATA_L} {238};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {ST_DATA_W} {251};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;dma_ss_master_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000002000000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {ID} {3};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent} {ROLE_BASED_USER} {0};add_instance {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_WUNIQUE} {235};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_DOMAIN_H} {234};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_DOMAIN_L} {233};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_SNOOP_H} {232};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_SNOOP_L} {229};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BARRIER_H} {228};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BARRIER_L} {227};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_QOS_H} {207};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_QOS_L} {207};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_DATA_SIDEBAND_H} {205};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_DATA_SIDEBAND_L} {205};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_ADDR_SIDEBAND_H} {204};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_ADDR_SIDEBAND_L} {204};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BURST_TYPE_H} {203};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BURST_TYPE_L} {202};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_CACHE_H} {221};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_CACHE_L} {218};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_THREAD_ID_H} {214};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_THREAD_ID_L} {214};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BURST_SIZE_H} {201};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BURST_SIZE_L} {199};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_EXCLUSIVE} {186};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BEGIN_BURST} {206};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_PROTECTION_H} {217};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_PROTECTION_L} {215};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BURSTWRAP_H} {198};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BYTE_CNT_L} {187};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_ADDR_H} {180};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_COMPRESSED_READ} {181};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_POSTED} {182};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_WRITE} {183};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_READ} {184};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_DATA_H} {127};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_SRC_ID_H} {210};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_SRC_ID_L} {208};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_DEST_ID_H} {213};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_DEST_ID_L} {211};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_POISON_H} {236};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_POISON_L} {236};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_DATACHK_H} {237};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_DATACHK_L} {237};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_ADDRCHK_H} {240};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_ADDRCHK_L} {239};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_SAI_H} {241};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_SAI_L} {241};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_EOP_OOO} {242};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_SOP_OOO} {243};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_SEQ_H} {250};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_TRANS_SEQ_L} {244};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_USER_DATA_H} {238};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {PKT_USER_DATA_L} {238};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {ST_DATA_W} {251};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;dma_ss_master_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000002000000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {ID} {4};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {USE_WRITERESPONSE} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent} {ROLE_BASED_USER} {0};add_instance {dma_subsys_port8_tx_dma_ch1_read_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_WUNIQUE} {235};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_DOMAIN_H} {234};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_DOMAIN_L} {233};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_SNOOP_H} {232};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_SNOOP_L} {229};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BARRIER_H} {228};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BARRIER_L} {227};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_QOS_H} {207};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_QOS_L} {207};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_DATA_SIDEBAND_H} {205};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_DATA_SIDEBAND_L} {205};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_ADDR_SIDEBAND_H} {204};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_ADDR_SIDEBAND_L} {204};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BURST_TYPE_H} {203};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BURST_TYPE_L} {202};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_CACHE_H} {221};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_CACHE_L} {218};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_THREAD_ID_H} {214};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_THREAD_ID_L} {214};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BURST_SIZE_H} {201};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BURST_SIZE_L} {199};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_TRANS_EXCLUSIVE} {186};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BEGIN_BURST} {206};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_PROTECTION_H} {217};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_PROTECTION_L} {215};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BURSTWRAP_H} {198};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BYTE_CNT_L} {187};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_ADDR_H} {180};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_TRANS_COMPRESSED_READ} {181};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_TRANS_POSTED} {182};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_TRANS_WRITE} {183};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_TRANS_READ} {184};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_DATA_H} {127};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_SRC_ID_H} {210};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_SRC_ID_L} {208};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_DEST_ID_H} {213};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_DEST_ID_L} {211};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_POISON_H} {236};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_POISON_L} {236};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_DATACHK_H} {237};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_DATACHK_L} {237};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_ADDRCHK_H} {240};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_ADDRCHK_L} {239};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_SAI_H} {241};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_SAI_L} {241};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_EOP_OOO} {242};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_SOP_OOO} {243};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_TRANS_SEQ_H} {250};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_TRANS_SEQ_L} {244};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_USER_DATA_H} {238};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {PKT_USER_DATA_L} {238};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {ST_DATA_W} {251};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {AV_BURSTCOUNT_W} {9};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;dma_ss_master_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000002000000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {ID} {5};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {SYNC_RESET} {1};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent} {ROLE_BASED_USER} {0};add_instance {dma_ss_master_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_ORI_BURST_SIZE_H} {658};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_ORI_BURST_SIZE_L} {656};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_RESPONSE_STATUS_H} {655};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_RESPONSE_STATUS_L} {654};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_BURST_SIZE_H} {633};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_BURST_SIZE_L} {631};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_TRANS_LOCK} {617};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_BEGIN_BURST} {638};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_PROTECTION_H} {649};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_PROTECTION_L} {647};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_BURSTWRAP_H} {630};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_BURSTWRAP_L} {630};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_BYTE_CNT_H} {629};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_BYTE_CNT_L} {619};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_ADDR_H} {612};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_TRANS_COMPRESSED_READ} {613};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_TRANS_POSTED} {614};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_TRANS_WRITE} {615};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_TRANS_READ} {616};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_SRC_ID_H} {642};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_SRC_ID_L} {640};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_DEST_ID_H} {645};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_DEST_ID_L} {643};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_POISON_H} {668};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_POISON_L} {668};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_DATACHK_H} {669};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_DATACHK_L} {669};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_SAI_H} {673};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_SAI_L} {673};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_ADDRCHK_H} {672};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_ADDRCHK_L} {671};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_EOP_OOO} {674};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_SOP_OOO} {675};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_TRANS_SEQ_H} {682};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_TRANS_SEQ_L} {676};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_USER_DATA_H} {670};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_USER_DATA_L} {670};set_instance_parameter_value {dma_ss_master_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_ss_master_s0_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_ss_master_s0_agent} {ST_DATA_W} {683};set_instance_parameter_value {dma_ss_master_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_ss_master_s0_agent} {AVS_BURSTCOUNT_W} {11};set_instance_parameter_value {dma_ss_master_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_ss_master_s0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(682:676) sop_ooo(675) eop_ooo(674) sai(673) addrchk(672:671) user_data(670) datachk(669) poison(668) wunique(667) domain(666:665) snoop(664:661) barrier(660:659) ori_burst_size(658:656) response_status(655:654) cache(653:650) protection(649:647) thread_id(646) dest_id(645:643) src_id(642:640) qos(639) begin_burst(638) data_sideband(637) addr_sideband(636) burst_type(635:634) burst_size(633:631) burstwrap(630) byte_cnt(629:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {dma_ss_master_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_ss_master_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_ss_master_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_ss_master_s0_agent} {MAX_BYTE_CNT} {1024};set_instance_parameter_value {dma_ss_master_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dma_ss_master_s0_agent} {ID} {0};set_instance_parameter_value {dma_ss_master_s0_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {dma_ss_master_s0_agent} {USE_WRITERESPONSE} {1};set_instance_parameter_value {dma_ss_master_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dma_ss_master_s0_agent} {SYNC_RESET} {1};set_instance_parameter_value {dma_ss_master_s0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dma_ss_master_s0_agent} {ROLE_BASED_USER} {0};add_instance {dma_ss_master_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {684};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {FIFO_DEPTH} {65};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {dma_ss_master_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {dma_ss_master_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {514};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {FIFO_DEPTH} {256};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {dma_ss_master_s0_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x2000000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {180};set_instance_parameter_value {router} {PKT_ADDR_L} {144};set_instance_parameter_value {router} {PKT_PROTECTION_H} {217};set_instance_parameter_value {router} {PKT_PROTECTION_L} {215};set_instance_parameter_value {router} {PKT_DEST_ID_H} {213};set_instance_parameter_value {router} {PKT_DEST_ID_L} {211};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {183};set_instance_parameter_value {router} {PKT_TRANS_READ} {184};set_instance_parameter_value {router} {ST_DATA_W} {251};set_instance_parameter_value {router} {ST_CHANNEL_W} {6};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x2000000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {180};set_instance_parameter_value {router_001} {PKT_ADDR_L} {144};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {217};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {215};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {213};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {211};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {183};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {184};set_instance_parameter_value {router_001} {ST_DATA_W} {251};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x2000000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {180};set_instance_parameter_value {router_002} {PKT_ADDR_L} {144};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {217};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {215};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {213};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {211};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {183};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {184};set_instance_parameter_value {router_002} {ST_DATA_W} {251};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x2000000000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {180};set_instance_parameter_value {router_003} {PKT_ADDR_L} {144};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {217};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {215};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {213};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {211};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {183};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {184};set_instance_parameter_value {router_003} {ST_DATA_W} {251};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {1};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x2000000000 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {180};set_instance_parameter_value {router_004} {PKT_ADDR_L} {144};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {217};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {215};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {213};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {211};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {183};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {184};set_instance_parameter_value {router_004} {ST_DATA_W} {251};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_004} {SYNC_RESET} {1};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x2000000000 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {180};set_instance_parameter_value {router_005} {PKT_ADDR_L} {144};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {217};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {215};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {213};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {211};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {183};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {184};set_instance_parameter_value {router_005} {ST_DATA_W} {251};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_005} {DECODER_TYPE} {0};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_005} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_005} {SYNC_RESET} {1};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 2 3 4 5 };set_instance_parameter_value {router_006} {CHANNEL_ID} {000001 000010 000100 001000 010000 100000 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {read write write read write read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {612};set_instance_parameter_value {router_006} {PKT_ADDR_L} {576};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {649};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {647};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {645};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {643};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {615};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {616};set_instance_parameter_value {router_006} {ST_DATA_W} {683};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {trans_seq(682:676) sop_ooo(675) eop_ooo(674) sai(673) addrchk(672:671) user_data(670) datachk(669) poison(668) wunique(667) domain(666:665) snoop(664:661) barrier(660:659) ori_burst_size(658:656) response_status(655:654) cache(653:650) protection(649:647) thread_id(646) dest_id(645:643) src_id(642:640) qos(639) begin_burst(638) data_sideband(637) addr_sideband(636) burst_type(635:634) burst_size(633:631) burstwrap(630) byte_cnt(629:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_006} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_006} {SYNC_RESET} {1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {251};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {251};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {1};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {251};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_demux_002} {SYNC_RESET} {1};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {251};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_demux_003} {SYNC_RESET} {1};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {251};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_demux_004} {SYNC_RESET} {1};add_instance {cmd_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_005} {ST_DATA_W} {251};set_instance_parameter_value {cmd_demux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_005} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_demux_005} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {251};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {6};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux} {PKT_EOP_OOO} {76};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {251};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {6};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {251};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux} {PKT_EOP_OOO} {76};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {251};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_001} {PKT_EOP_OOO} {76};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {251};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_mux_002} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_002} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_002} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_002} {PKT_EOP_OOO} {76};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {251};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_mux_003} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_003} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_003} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_003} {PKT_EOP_OOO} {76};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {251};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_mux_004} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_004} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_004} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_004} {PKT_EOP_OOO} {76};add_instance {rsp_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_005} {ST_DATA_W} {251};set_instance_parameter_value {rsp_mux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_005} {PKT_TRANS_LOCK} {185};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_005} {MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_mux_005} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_005} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_005} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_005} {PKT_EOP_OOO} {76};add_instance {dma_ss_master_s0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_ADDR_H} {180};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {187};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {181};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {183};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {198};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {201};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {199};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {186};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {203};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {202};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_ST_DATA_W} {251};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_ADDR_H} {612};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {629};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {619};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {613};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {633};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {631};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {655};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {654};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {618};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {635};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {634};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {656};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {658};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_EOP_OOO} {674};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_SOP_OOO} {675};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_ST_DATA_W} {683};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(682:676) sop_ooo(675) eop_ooo(674) sai(673) addrchk(672:671) user_data(670) datachk(669) poison(668) wunique(667) domain(666:665) snoop(664:661) barrier(660:659) ori_burst_size(658:656) response_status(655:654) cache(653:650) protection(649:647) thread_id(646) dest_id(645:643) src_id(642:640) qos(639) begin_burst(638) data_sideband(637) addr_sideband(636) burst_type(635:634) burst_size(633:631) burstwrap(630) byte_cnt(629:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {dma_ss_master_s0_cmd_width_adapter} {SYNC_RESET} {1};add_instance {dma_ss_master_s0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_ADDR_H} {612};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {629};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {619};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {613};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {615};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {630};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {630};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {633};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {631};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {655};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {654};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {618};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {635};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {634};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {656};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {658};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_ST_DATA_W} {683};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_ADDR_H} {180};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {187};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {181};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {201};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {199};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {186};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {203};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {202};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_EOP_OOO} {242};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_SOP_OOO} {243};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_ST_DATA_W} {251};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(682:676) sop_ooo(675) eop_ooo(674) sai(673) addrchk(672:671) user_data(670) datachk(669) poison(668) wunique(667) domain(666:665) snoop(664:661) barrier(660:659) ori_burst_size(658:656) response_status(655:654) cache(653:650) protection(649:647) thread_id(646) dest_id(645:643) src_id(642:640) qos(639) begin_burst(638) data_sideband(637) addr_sideband(636) burst_type(635:634) burst_size(633:631) burstwrap(630) byte_cnt(629:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {dma_ss_master_s0_rsp_width_adapter} {SYNC_RESET} {1};add_instance {dma_subsys_port8_rx_dma_resetn_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_subsys_port8_rx_dma_resetn_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_resetn_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_subsys_port8_rx_dma_resetn_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_subsys_port8_rx_dma_resetn_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {dma_subsys_port8_rx_dma_resetn_reset_bridge} {SYNC_RESET} {1};add_instance {dma_subsys_port8_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_subsys_port8_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_subsys_port8_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_subsys_port8_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_subsys_port8_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {dma_subsys_port8_reset_reset_bridge} {SYNC_RESET} {1};add_instance {dma_ss_master_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_ss_master_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_ss_master_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_ss_master_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_ss_master_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {dma_ss_master_reset_reset_bridge} {SYNC_RESET} {1};add_instance {iopll_clk_avst_div2_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {iopll_clk_avst_div2_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {207519531};set_instance_parameter_value {iopll_clk_avst_div2_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0} {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {avalon};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {domainAlias} {};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux.src} {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.response};add_connection {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0} {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {avalon};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {domainAlias} {};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux_001.src} {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_001.src/dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.response};add_connection {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0} {dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {avalon};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {domainAlias} {};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_universal_master_0/dma_subsys_port8_rx_dma_ch1_write_master_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux_002.src} {dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_002.src/dma_subsys_port8_rx_dma_ch1_write_master_agent.rp} {qsys_mm.response};add_connection {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0} {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {avalon};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {domainAlias} {};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux_003.src} {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_003.src/dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.rp} {qsys_mm.response};add_connection {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0} {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {avalon};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {domainAlias} {};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux_004.src} {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_004.src/dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.rp} {qsys_mm.response};add_connection {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0} {dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {avalon};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {domainAlias} {};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_universal_master_0/dma_subsys_port8_tx_dma_ch1_read_master_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux_005.src} {dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_005.src/dma_subsys_port8_tx_dma_ch1_read_master_agent.rp} {qsys_mm.response};add_connection {dma_ss_master_s0_agent.m0} {dma_ss_master_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_ss_master_s0_agent.m0/dma_ss_master_s0_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dma_ss_master_s0_agent.rf_source} {dma_ss_master_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_ss_master_s0_agent.rf_source/dma_ss_master_s0_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dma_ss_master_s0_agent_rsp_fifo.out} {dma_ss_master_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_ss_master_s0_agent_rsp_fifo.out/dma_ss_master_s0_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dma_ss_master_s0_agent.rdata_fifo_src} {dma_ss_master_s0_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_ss_master_s0_agent.rdata_fifo_src/dma_ss_master_s0_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dma_ss_master_s0_agent_rdata_fifo.out} {dma_ss_master_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_ss_master_s0_agent_rdata_fifo.out/dma_ss_master_s0_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp} {router.sink} {avalon_streaming};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_subsys_port8_rx_dma_ch1_write_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp} {router_003.sink} {avalon_streaming};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp} {router_004.sink} {avalon_streaming};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.cp/router_004.sink} {qsys_mm.command};add_connection {router_004.src} {cmd_demux_004.sink} {avalon_streaming};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_004.src/cmd_demux_004.sink} {qsys_mm.command};add_connection {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp} {router_005.sink} {avalon_streaming};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_subsys_port8_tx_dma_ch1_read_master_agent.cp/router_005.sink} {qsys_mm.command};add_connection {router_005.src} {cmd_demux_005.sink} {avalon_streaming};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_005.src/cmd_demux_005.sink} {qsys_mm.command};add_connection {dma_ss_master_s0_agent.rp} {router_006.sink} {avalon_streaming};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_ss_master_s0_agent.rp/router_006.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux.sink2} {avalon_streaming};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux.sink3} {avalon_streaming};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.command};add_connection {cmd_demux_004.src0} {cmd_mux.sink4} {avalon_streaming};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.command};add_connection {cmd_demux_005.src0} {cmd_mux.sink5} {avalon_streaming};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux.src2} {rsp_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux.src3} {rsp_mux_003.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux.src4} {rsp_mux_004.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.response};add_connection {rsp_demux.src5} {rsp_mux_005.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.response};add_connection {cmd_mux.src} {dma_ss_master_s0_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/dma_ss_master_s0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {dma_ss_master_s0_cmd_width_adapter.src} {dma_ss_master_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_ss_master_s0_cmd_width_adapter.src/dma_ss_master_s0_agent.cp} {qsys_mm.command};add_connection {router_006.src} {dma_ss_master_s0_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_006.src/dma_ss_master_s0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {dma_ss_master_s0_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dma_ss_master_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {dma_subsys_port8_rx_dma_ch1_write_master_translator.reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.clk_reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.clk_reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {dma_subsys_port8_rx_dma_ch1_write_master_agent.clk_reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {dma_subsys_port8_rx_dma_resetn_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {dma_subsys_port8_tx_dma_ch1_read_master_translator.reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {dma_ss_master_s0_translator.reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {dma_subsys_port8_tx_dma_ch1_read_master_agent.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {dma_ss_master_s0_agent.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {cmd_demux_005.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {rsp_mux_005.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {dma_ss_master_s0_cmd_width_adapter.clk_reset} {reset};add_connection {dma_subsys_port8_reset_reset_bridge.out_reset} {dma_ss_master_s0_rsp_width_adapter.clk_reset} {reset};add_connection {dma_ss_master_reset_reset_bridge.out_reset} {dma_ss_master_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {dma_ss_master_reset_reset_bridge.out_reset} {dma_ss_master_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_rx_dma_ch1_write_master_translator.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_tx_dma_ch1_read_master_translator.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_ss_master_s0_translator.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_rx_dma_ch1_write_master_agent.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_tx_dma_ch1_read_master_agent.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_ss_master_s0_agent.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_ss_master_s0_agent_rsp_fifo.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_ss_master_s0_agent_rdata_fifo.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {router.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {cmd_demux_005.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {rsp_mux_005.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_ss_master_s0_cmd_width_adapter.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_ss_master_s0_rsp_width_adapter.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_rx_dma_resetn_reset_bridge.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_subsys_port8_reset_reset_bridge.clk} {clock};add_connection {iopll_clk_avst_div2_outclk0_clock_bridge.out_clk} {dma_ss_master_reset_reset_bridge.clk} {clock};add_interface {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master} {avalon} {slave};set_interface_property {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master} {EXPORT_OF} {dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator.avalon_anti_master_0};add_interface {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master} {avalon} {slave};set_interface_property {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master} {EXPORT_OF} {dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator.avalon_anti_master_0};add_interface {dma_subsys_port8_rx_dma_ch1_write_master} {avalon} {slave};set_interface_property {dma_subsys_port8_rx_dma_ch1_write_master} {EXPORT_OF} {dma_subsys_port8_rx_dma_ch1_write_master_translator.avalon_anti_master_0};add_interface {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master} {avalon} {slave};set_interface_property {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master} {EXPORT_OF} {dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator.avalon_anti_master_0};add_interface {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master} {avalon} {slave};set_interface_property {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master} {EXPORT_OF} {dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator.avalon_anti_master_0};add_interface {dma_subsys_port8_tx_dma_ch1_read_master} {avalon} {slave};set_interface_property {dma_subsys_port8_tx_dma_ch1_read_master} {EXPORT_OF} {dma_subsys_port8_tx_dma_ch1_read_master_translator.avalon_anti_master_0};add_interface {dma_ss_master_s0} {avalon} {master};set_interface_property {dma_ss_master_s0} {EXPORT_OF} {dma_ss_master_s0_translator.avalon_anti_slave_0};add_interface {dma_subsys_port8_rx_dma_resetn_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_subsys_port8_rx_dma_resetn_reset_bridge_in_reset} {EXPORT_OF} {dma_subsys_port8_rx_dma_resetn_reset_bridge.in_reset};add_interface {dma_subsys_port8_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_subsys_port8_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_subsys_port8_reset_reset_bridge.in_reset};add_interface {dma_ss_master_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_ss_master_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_ss_master_reset_reset_bridge.in_reset};add_interface {iopll_clk_avst_div2_outclk0} {clock} {slave};set_interface_property {iopll_clk_avst_div2_outclk0} {EXPORT_OF} {iopll_clk_avst_div2_outclk0_clock_bridge.in_clk};set_module_assignment {interconnect_id.dma_ss_master.s0} {0};set_module_assignment {interconnect_id.dma_subsys_port8.rx_dma_ch1_prefetcher_read_master} {0};set_module_assignment {interconnect_id.dma_subsys_port8.rx_dma_ch1_prefetcher_write_master} {1};set_module_assignment {interconnect_id.dma_subsys_port8.rx_dma_ch1_write_master} {2};set_module_assignment {interconnect_id.dma_subsys_port8.tx_dma_ch1_prefetcher_read_master} {3};set_module_assignment {interconnect_id.dma_subsys_port8.tx_dma_ch1_prefetcher_write_master} {4};set_module_assignment {interconnect_id.dma_subsys_port8.tx_dma_ch1_read_master} {5};" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_mm_interconnect_1920/synth/dma_subsystem_altera_mm_interconnect_1920_3nhysga.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_mm_interconnect_1920/synth/dma_subsystem_altera_mm_interconnect_1920_3nhysga.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="dma_subsystem" as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_mm_interconnect_1920_3nhysga"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_slave_agent_1921_b6r3djy"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_router_1921_4z4erfy"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_router_1921_b2yjicy"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_multiplexer_1922_kdc5rdy"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_demultiplexer_1921_xf52ssy"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_width_adapter_1940_ej7cnji"</message>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_width_adapter_1940_qtyqhia"</message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="19.2.2"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_reset_controller_1922/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_reset_controller_1922/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_reset_controller_1922/synth/altera_reset_controller.sdc"
       attributes="NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_reset_controller_1922/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_reset_controller_1922/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_reset_controller_1922/synth/altera_reset_controller.sdc"
       attributes="NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_subsystem"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003,rst_controller_004" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="19.2"
   name="dma_subsystem_altera_merlin_master_translator_192_lykd4la">
  <parameter name="WAITREQUEST_ALLOWANCE" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_master_translator_192/synth/dma_subsystem_altera_merlin_master_translator_192_lykd4la.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_master_translator_192/synth/dma_subsystem_altera_merlin_master_translator_192_lykd4la.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_subsystem_altera_mm_interconnect_1920_3nhysga"
     as="dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_translator,dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_translator,dma_subsys_port8_rx_dma_ch1_write_master_translator,dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_translator,dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_translator,dma_subsys_port8_tx_dma_ch1_read_master_translator" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_master_translator_192_lykd4la"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="19.1"
   name="dma_subsystem_altera_merlin_slave_translator_191_x56fcki">
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_slave_translator_191/synth/dma_subsystem_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_slave_translator_191/synth/dma_subsystem_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_subsystem_altera_mm_interconnect_1920_3nhysga"
     as="dma_ss_master_s0_translator" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_slave_translator_191_x56fcki"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_agent"
   version="19.2.2"
   name="dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti">
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_master_agent_1922/synth/dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_master_agent_1922/synth/dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_subsystem_altera_mm_interconnect_1920_3nhysga"
     as="dma_subsys_port8_rx_dma_ch1_prefetcher_read_master_agent,dma_subsys_port8_rx_dma_ch1_prefetcher_write_master_agent,dma_subsys_port8_rx_dma_ch1_write_master_agent,dma_subsys_port8_tx_dma_ch1_prefetcher_read_master_agent,dma_subsys_port8_tx_dma_ch1_prefetcher_write_master_agent,dma_subsys_port8_tx_dma_ch1_read_master_agent" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_master_agent_1922_fy3n5ti"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_agent"
   version="19.2.1"
   name="dma_subsystem_altera_merlin_slave_agent_1921_b6r3djy">
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_slave_agent_1921/synth/dma_subsystem_altera_merlin_slave_agent_1921_b6r3djy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_slave_agent_1921/synth/dma_subsystem_altera_merlin_slave_agent_1921_b6r3djy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_subsystem_altera_mm_interconnect_1920_3nhysga"
     as="dma_ss_master_s0_agent" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_slave_agent_1921_b6r3djy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="19.3.2"
   name="dma_subsystem_altera_avalon_sc_fifo_1932_w27kryi">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_avalon_sc_fifo_1932/synth/dma_subsystem_altera_avalon_sc_fifo_1932_w27kryi.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_avalon_sc_fifo_1932/synth/dma_subsystem_altera_avalon_sc_fifo_1932_w27kryi.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_subsystem_altera_mm_interconnect_1920_3nhysga"
     as="dma_ss_master_s0_agent_rsp_fifo,dma_ss_master_s0_agent_rdata_fifo" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_avalon_sc_fifo_1932_w27kryi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="dma_subsystem_altera_merlin_router_1921_4z4erfy">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="184" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x2000000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="180" />
  <parameter name="PKT_DEST_ID_H" value="213" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="211" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="251" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="217" />
  <parameter name="END_ADDRESS" value="0x2000000000" />
  <parameter name="PKT_PROTECTION_L" value="215" />
  <parameter name="PKT_TRANS_WRITE" value="183" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_router_1921/synth/dma_subsystem_altera_merlin_router_1921_4z4erfy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_router_1921/synth/dma_subsystem_altera_merlin_router_1921_4z4erfy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_subsystem_altera_mm_interconnect_1920_3nhysga"
     as="router,router_001,router_002,router_003,router_004,router_005" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_router_1921_4z4erfy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="dma_subsystem_altera_merlin_router_1921_b2yjicy">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="616" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0,0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:000001:0x0:0x0:read:1:0:0:1,1:000010:0x0:0x0:write:1:0:0:1,2:000100:0x0:0x0:write:1:0:0:1,3:001000:0x0:0x0:read:1:0:0:1,4:010000:0x0:0x0:write:1:0:0:1,5:100000:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="612" />
  <parameter name="PKT_DEST_ID_H" value="645" />
  <parameter name="PKT_ADDR_L" value="576" />
  <parameter name="PKT_DEST_ID_L" value="643" />
  <parameter name="CHANNEL_ID" value="000001,000010,000100,001000,010000,100000" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,write,write,read,write,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="683" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="649" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0,0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="647" />
  <parameter name="PKT_TRANS_WRITE" value="615" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1,2,3,4,5" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_router_1921/synth/dma_subsystem_altera_merlin_router_1921_b2yjicy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_router_1921/synth/dma_subsystem_altera_merlin_router_1921_b2yjicy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_subsystem_altera_mm_interconnect_1920_3nhysga"
     as="router_006" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_router_1921_b2yjicy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="251" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_demultiplexer_1921/synth/dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_demultiplexer_1921/synth/dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_subsystem_altera_mm_interconnect_1920_3nhysga"
     as="cmd_demux,cmd_demux_001,cmd_demux_002,cmd_demux_003,cmd_demux_004,cmd_demux_005" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_demultiplexer_1921_alpsjpq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="dma_subsystem_altera_merlin_multiplexer_1922_kdc5rdy">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="6" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="251" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="185" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_multiplexer_1922/synth/dma_subsystem_altera_merlin_multiplexer_1922_kdc5rdy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_multiplexer_1922/synth/dma_subsystem_altera_merlin_multiplexer_1922_kdc5rdy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_subsystem_altera_mm_interconnect_1920_3nhysga"
     as="cmd_mux" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_multiplexer_1922_kdc5rdy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="dma_subsystem_altera_merlin_demultiplexer_1921_xf52ssy">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="251" />
  <parameter name="NUM_OUTPUTS" value="6" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_demultiplexer_1921/synth/dma_subsystem_altera_merlin_demultiplexer_1921_xf52ssy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_demultiplexer_1921/synth/dma_subsystem_altera_merlin_demultiplexer_1921_xf52ssy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_subsystem_altera_mm_interconnect_1920_3nhysga"
     as="rsp_demux" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_demultiplexer_1921_xf52ssy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="251" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="185" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_multiplexer_1922/synth/dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_multiplexer_1922/synth/dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_subsystem_altera_mm_interconnect_1920_3nhysga"
     as="rsp_mux,rsp_mux_001,rsp_mux_002,rsp_mux_003,rsp_mux_004,rsp_mux_005" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_multiplexer_1922_wrp2kuy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.4.0"
   name="dma_subsystem_altera_merlin_width_adapter_1940_ej7cnji">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="658" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="656" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="226" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="trans_seq(682:676) sop_ooo(675) eop_ooo(674) sai(673) addrchk(672:671) user_data(670) datachk(669) poison(668) wunique(667) domain(666:665) snoop(664:661) barrier(660:659) ori_burst_size(658:656) response_status(655:654) cache(653:650) protection(649:647) thread_id(646) dest_id(645:643) src_id(642:640) qos(639) begin_burst(638) data_sideband(637) addr_sideband(636) burst_type(635:634) burst_size(633:631) burstwrap(630) byte_cnt(629:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)" />
  <parameter name="ROLE_BASED_USER" value="0" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="224" />
  <parameter name="BITSPERBYTE" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_width_adapter_1940/synth/dma_subsystem_altera_merlin_width_adapter_1940_ej7cnji.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_width_adapter_1940/synth/dma_subsystem_altera_merlin_width_adapter_1940_ej7cnji.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_subsystem_altera_mm_interconnect_1920_3nhysga"
     as="dma_ss_master_s0_cmd_width_adapter" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_width_adapter_1940_ej7cnji"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.4.0"
   name="dma_subsystem_altera_merlin_width_adapter_1940_qtyqhia">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="226" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="224" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="658" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="trans_seq(250:244) sop_ooo(243) eop_ooo(242) sai(241) addrchk(240:239) user_data(238) datachk(237) poison(236) wunique(235) domain(234:233) snoop(232:229) barrier(228:227) ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:211) src_id(210:208) qos(207) begin_burst(206) data_sideband(205) addr_sideband(204) burst_type(203:202) burst_size(201:199) burstwrap(198) byte_cnt(197:187) trans_exclusive(186) trans_lock(185) trans_read(184) trans_write(183) trans_posted(182) trans_compressed_read(181) addr(180:144) byteen(143:128) data(127:0)" />
  <parameter name="ROLE_BASED_USER" value="0" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="trans_seq(682:676) sop_ooo(675) eop_ooo(674) sai(673) addrchk(672:671) user_data(670) datachk(669) poison(668) wunique(667) domain(666:665) snoop(664:661) barrier(660:659) ori_burst_size(658:656) response_status(655:654) cache(653:650) protection(649:647) thread_id(646) dest_id(645:643) src_id(642:640) qos(639) begin_burst(638) data_sideband(637) addr_sideband(636) burst_type(635:634) burst_size(633:631) burstwrap(630) byte_cnt(629:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="656" />
  <parameter name="BITSPERBYTE" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_width_adapter_1940/synth/dma_subsystem_altera_merlin_width_adapter_1940_qtyqhia.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_width_adapter_1940/synth/dma_subsystem_altera_merlin_width_adapter_1940_qtyqhia.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dma_subsystem/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_subsystem_altera_mm_interconnect_1920_3nhysga"
     as="dma_ss_master_s0_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="dma_subsystem">"Generating: dma_subsystem_altera_merlin_width_adapter_1940_qtyqhia"</message>
  </messages>
 </entity>
</deploy>
