#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 11 17:02:48 2025
# Process ID: 20860
# Current directory: O:/Study/FPGA_prj/project_3_sim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent98516 O:\Study\FPGA_prj\project_3_sim\ov5640_sd.xpr
# Log file: O:/Study/FPGA_prj/project_3_sim/vivado.log
# Journal file: O:/Study/FPGA_prj/project_3_sim\vivado.jou
#-----------------------------------------------------------
start_gui
open_project O:/Study/FPGA_prj/project_3_sim/ov5640_sd.xpr
INFO: [Project 1-313] Project file moved from 'D:/ax7010MODIFY/AX7010_MODIFY/21_ov5640_sd' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'o:/Study/FPGA_prj/project_3_sim/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_alinx_ov5640_0_0
system_axi_mem_intercon_0
system_axi_vdma_0_0
system_s01_regslice_0
system_v_tc_0_0
system_axi_vdma_1_0
system_auto_pc_0
system_processing_system7_0_axi_periph_0
system_v_axi4s_vid_out_0_0
system_rst_processing_system7_0_100M_0
system_rst_processing_system7_0_150M_0
system_xlconstant_1_0
system_axis_subset_converter_0_1
system_axi_gpio_0_0
system_xbar_1
system_xbar_0
system_auto_pc_1
system_m00_data_fifo_0
system_m00_regslice_0
system_s01_data_fifo_0
system_s00_regslice_0
system_s00_data_fifo_0

INFO: [Project 1-230] Project 'ov5640_sd.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 937.047 ; gain = 279.832
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_axi_mem_intercon_0 system_axi_vdma_1_0 system_rst_processing_system7_0_150M_0 system_rst_processing_system7_0_100M_0 system_alinx_ov5640_0_0 system_v_axi4s_vid_out_0_0 system_axi_vdma_0_0 system_axi_gpio_0_0 system_processing_system7_0_axi_periph_0 system_v_tc_0_0 system_axis_subset_converter_0_1 system_xlconstant_1_0}] -log ip_upgrade.log
Adding cell -- www.alinx.com.cn:user:alinx_ov5640:5.4 - alinx_ov5640_0
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - cmos_rst
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_1
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.3 - rgb2dvi_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_150M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_0/aRst_n(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - m00_data_fifo
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Successfully read diagram <system> from BD file <O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/system.bd>
Upgrading 'O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_alinx_ov5640_0_0 from alinx ov5640 5.4 to alinx ov5640 5.4
INFO: [IP_Flow 19-3422] Upgraded system_axi_gpio_0_0 (AXI GPIO 2.0) from revision 17 to revision 20
INFO: [IP_Flow 19-3422] Upgraded system_axi_mem_intercon_0 (AXI Interconnect 2.1) from revision 16 to revision 19
INFO: [IP_Flow 19-3422] Upgraded system_axi_vdma_0_0 (AXI Video Direct Memory Access 6.3) from revision 3 to revision 6
INFO: [IP_Flow 19-3422] Upgraded system_axi_vdma_1_0 (AXI Video Direct Memory Access 6.3) from revision 3 to revision 6
INFO: [IP_Flow 19-3422] Upgraded system_axis_subset_converter_0_1 (AXI4-Stream Subset Converter 1.1) from revision 15 to revision 18
INFO: [IP_Flow 19-3422] Upgraded system_processing_system7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 16 to revision 19
INFO: [IP_Flow 19-3422] Upgraded system_rst_processing_system7_0_100M_0 (Processor System Reset 5.0) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded system_rst_processing_system7_0_150M_0 (Processor System Reset 5.0) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded system_v_axi4s_vid_out_0_0 (AXI4-Stream to Video Out 4.0) from revision 8 to revision 10
WARNING: [IP_Flow 19-4698] Upgrade has added port 'fifo_read_level'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_v_axi4s_vid_out_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded system_v_tc_0_0 (Video Timing Controller 6.1) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded system_xlconstant_1_0 (Constant 1.1) from revision 3 to revision 5
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'system_v_axi4s_vid_out_0_0' has identified issues that may require user intervention. Please review the upgrade log 'o:/Study/FPGA_prj/project_3_sim/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <O:\Study\FPGA_prj\project_3_sim\ov5640_sd.srcs\sources_1\bd\system\system.bd> 
INFO: [BD 41-2124] The block design file <O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/system.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'O:/Study/FPGA_prj/project_3_sim/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2077.168 ; gain = 0.000
export_ip_user_files -of_objects [get_ips {system_axi_mem_intercon_0 system_axi_vdma_1_0 system_rst_processing_system7_0_150M_0 system_rst_processing_system7_0_100M_0 system_alinx_ov5640_0_0 system_v_axi4s_vid_out_0_0 system_axi_vdma_0_0 system_axi_gpio_0_0 system_processing_system7_0_axi_periph_0 system_v_tc_0_0 system_axis_subset_converter_0_1 system_xlconstant_1_0}] -no_script -sync -force -quiet
generate_target all [get_files  O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK1 
Wrote  : <O:\Study\FPGA_prj\project_3_sim\ov5640_sd.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_rid'(1) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_bid'(1) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_rid'(1) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_bid'(1) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [IP_Flow 19-3422] Upgraded ila_0 (ILA (Integrated Logic Analyzer) 6.2) from revision 5 to revision 8
INFO: [BD 41-1029] Generation completed for the IP Integrator block alinx_ov5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cmos_rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'o:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/s01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'o:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/ip/system_s01_data_fifo_0/system_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'o:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/ip/system_m00_data_fifo_0/system_m00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/m00_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'o:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'o:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2077.168 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all system_alinx_ov5640_0_0] }
catch { config_ip_cache -export [get_ips -all system_axi_dynclk_0_0] }
catch { config_ip_cache -export [get_ips -all system_axi_vdma_0_0] }
catch { config_ip_cache -export [get_ips -all system_axi_vdma_1_0] }
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all system_rst_processing_system7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all system_rst_processing_system7_0_150M_0] }
catch { config_ip_cache -export [get_ips -all system_v_axi4s_vid_out_0_0] }
catch { config_ip_cache -export [get_ips -all system_v_tc_0_0] }
catch { config_ip_cache -export [get_ips -all system_axis_subset_converter_0_1] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all system_rgb2dvi_0_0] }
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { config_ip_cache -export [get_ips -all system_xbar_1] }
catch { config_ip_cache -export [get_ips -all system_s00_regslice_0] }
catch { config_ip_cache -export [get_ips -all system_s00_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all system_s01_regslice_0] }
catch { config_ip_cache -export [get_ips -all system_s01_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all system_m00_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all system_m00_regslice_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
export_ip_user_files -of_objects [get_files O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 9 {system_axi_dynclk_0_0_synth_1 system_processing_system7_0_0_synth_1 system_rgb2dvi_0_0_synth_1 system_alinx_ov5640_0_0_synth_1 system_axi_vdma_0_0_synth_1 system_axi_vdma_1_0_synth_1 system_rst_processing_system7_0_100M_0_synth_1 system_rst_processing_system7_0_150M_0_synth_1 system_v_axi4s_vid_out_0_0_synth_1 system_v_tc_0_0_synth_1 system_axis_subset_converter_0_1_synth_1 system_axi_gpio_0_0_synth_1 system_xbar_0_synth_1 system_xbar_1_synth_1 system_s00_regslice_0_synth_1 system_s00_data_fifo_0_synth_1 system_s01_regslice_0_synth_1 system_s01_data_fifo_0_synth_1 system_m00_data_fifo_0_synth_1 system_m00_regslice_0_synth_1 system_auto_pc_0_synth_1 system_auto_pc_1_synth_1}
[Fri Jul 11 17:04:55 2025] Launched system_axi_dynclk_0_0_synth_1, system_processing_system7_0_0_synth_1, system_rgb2dvi_0_0_synth_1, system_alinx_ov5640_0_0_synth_1, system_axi_vdma_0_0_synth_1, system_axi_vdma_1_0_synth_1, system_rst_processing_system7_0_100M_0_synth_1, system_rst_processing_system7_0_150M_0_synth_1, system_v_axi4s_vid_out_0_0_synth_1, system_v_tc_0_0_synth_1, system_axis_subset_converter_0_1_synth_1, system_axi_gpio_0_0_synth_1, system_xbar_0_synth_1, system_xbar_1_synth_1, system_s00_regslice_0_synth_1, system_s00_data_fifo_0_synth_1, system_s01_regslice_0_synth_1, system_s01_data_fifo_0_synth_1, system_m00_data_fifo_0_synth_1, system_m00_regslice_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1...
Run output will be captured here:
system_axi_dynclk_0_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_axi_dynclk_0_0_synth_1/runme.log
system_processing_system7_0_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_processing_system7_0_0_synth_1/runme.log
system_rgb2dvi_0_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_rgb2dvi_0_0_synth_1/runme.log
system_alinx_ov5640_0_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_alinx_ov5640_0_0_synth_1/runme.log
system_axi_vdma_0_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_axi_vdma_0_0_synth_1/runme.log
system_axi_vdma_1_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_axi_vdma_1_0_synth_1/runme.log
system_rst_processing_system7_0_100M_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_rst_processing_system7_0_100M_0_synth_1/runme.log
system_rst_processing_system7_0_150M_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_rst_processing_system7_0_150M_0_synth_1/runme.log
system_v_axi4s_vid_out_0_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_v_axi4s_vid_out_0_0_synth_1/runme.log
system_v_tc_0_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_v_tc_0_0_synth_1/runme.log
system_axis_subset_converter_0_1_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_axis_subset_converter_0_1_synth_1/runme.log
system_axi_gpio_0_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_axi_gpio_0_0_synth_1/runme.log
system_xbar_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_xbar_0_synth_1/runme.log
system_xbar_1_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_xbar_1_synth_1/runme.log
system_s00_regslice_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_s00_regslice_0_synth_1/runme.log
system_s00_data_fifo_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_s00_data_fifo_0_synth_1/runme.log
system_s01_regslice_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_s01_regslice_0_synth_1/runme.log
system_s01_data_fifo_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_s01_data_fifo_0_synth_1/runme.log
system_m00_data_fifo_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_m00_data_fifo_0_synth_1/runme.log
system_m00_regslice_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_m00_regslice_0_synth_1/runme.log
system_auto_pc_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/system.bd] -directory O:/Study/FPGA_prj/project_3_sim/ov5640_sd.ip_user_files/sim_scripts -ip_user_files_dir O:/Study/FPGA_prj/project_3_sim/ov5640_sd.ip_user_files -ipstatic_source_dir O:/Study/FPGA_prj/project_3_sim/ov5640_sd.ip_user_files/ipstatic -lib_map_path [list {modelsim=O:/Study/FPGA_prj/project_3_sim/ov5640_sd.cache/compile_simlib/modelsim} {questa=O:/Study/FPGA_prj/project_3_sim/ov5640_sd.cache/compile_simlib/questa} {riviera=O:/Study/FPGA_prj/project_3_sim/ov5640_sd.cache/compile_simlib/riviera} {activehdl=O:/Study/FPGA_prj/project_3_sim/ov5640_sd.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {140} CONFIG.PCW_EN_CLK2_PORT {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {1}] [get_bd_cells processing_system7_0]
endgroup
set_property location {6 1987 1066} [get_bd_cells axis_interconnect_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_2
endgroup
set_property location {5 1710 1054} [get_bd_cells axi_vdma_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_1
endgroup
set_property location {4 1376 1101} [get_bd_cells v_axi4s_vid_out_1]
set_property location {3 1250 1248} [get_bd_cells v_axi4s_vid_out_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.1 v_tc_1
endgroup
set_property location {4 1355 960} [get_bd_cells v_tc_1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/axis_interconnect_0/M00_AXIS" Bridge_IP "New AXI DMA (High/Medium frequency transfer)" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
</processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </axi_dma/Data_S2MM> at <0x00000000 [ 1G ]>
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/axis_interconnect_0/M00_AXIS" Bridge_IP "New AXI DMA (High/Medium frequency transfer)" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axis_interconnect_0]
set_property location {4 1327 1023} [get_bd_cells axis_interconnect_0]
delete_bd_objs [get_bd_cells axis_interconnect_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0'
INFO: [Common 17-17] undo 'startgroup'
redo
INFO: [Common 17-16] redo 'startgroup'
INFO: [Common 17-16] redo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0'
INFO: [Common 17-16] redo 'endgroup'
set_property location {5 1708 1081} [get_bd_cells axi_interconnect_0]
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/S_AXI_HP1] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI]
set_property location {4 1375 1088} [get_bd_cells axi_vdma_2]
set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {24} CONFIG.c_num_fstores {1} CONFIG.c_mm2s_genlock_mode {0} CONFIG.c_s2mm_genlock_mode {0} CONFIG.c_mm2s_max_burst_length {32} CONFIG.c_include_s2mm {0}] [get_bd_cells axi_vdma_2]
set_property location {4 1331 1075} [get_bd_cells axi_vdma_2]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins axi_vdma_2/M_AXI_MM2S]
set_property location {4 1301 1274} [get_bd_cells v_axi4s_vid_out_1]
set_property -dict [list CONFIG.C_S_AXIS_VIDEO_FORMAT.VALUE_SRC USER CONFIG.C_S_AXIS_VIDEO_DATA_WIDTH.VALUE_SRC USER] [get_bd_cells v_axi4s_vid_out_1]
set_property -dict [list CONFIG.C_HAS_ASYNC_CLK {1} CONFIG.C_ADDR_WIDTH {12} CONFIG.C_VTG_MASTER_SLAVE {1}] [get_bd_cells v_axi4s_vid_out_1]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_2/M_AXIS_MM2S] [get_bd_intf_pins v_axi4s_vid_out_1/video_in]
connect_bd_intf_net [get_bd_intf_pins v_tc_1/vtiming_out] [get_bd_intf_pins v_axi4s_vid_out_1/vtiming_in]
startgroup
set_property -dict [list CONFIG.NUM_MI {7}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M05_AXI] [get_bd_intf_pins axi_vdma_2/S_AXI_LITE]
startgroup
set_property -dict [list CONFIG.NUM_MI {6}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {7}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M06_AXI] [get_bd_intf_pins v_tc_1/ctrl]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:axi_dynclk:1.0 axi_dynclk_1
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv digilentinc.com:ip:axi_dynclk:1.0 axi_dynclk_1'
INFO: [Common 17-17] undo 'startgroup'
redo
INFO: [Common 17-16] redo 'startgroup'
INFO: [Common 17-16] redo 'create_bd_cell -type ip -vlnv digilentinc.com:ip:axi_dynclk:1.0 axi_dynclk_1'
INFO: [Common 17-16] redo 'endgroup'
set_property location {1 107 613} [get_bd_cells axi_dynclk_1]
set_property location {4 1247 1344} [get_bd_cells axi_dynclk_1]
startgroup
set_property -dict [list CONFIG.NUM_MI {8}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M07_AXI] [get_bd_intf_pins axi_dynclk_1/s00_axi]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property location {5 1642 1551} [get_bd_cells util_vector_logic_0]
set_property location {3 1275 1509} [get_bd_cells axi_dynclk_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 util_reduced_logic_0
endgroup
set_property location {6 2088 1544} [get_bd_cells util_reduced_logic_0]
set_property location {3 1306 1576} [get_bd_cells axi_dynclk_1]
set_property location {3 1296 1550} [get_bd_cells axi_dynclk_1]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M05_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M06_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M07_ACLK]
INFO: [BD 5-455] Automation on '/axi_vdma_2/s_axi_lite_aclk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins axi_vdma_2/m_axi_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins axi_vdma_2/m_axis_mm2s_aclk]
INFO: [BD 5-455] Automation on '/v_axi4s_vid_out_1/aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/v_tc_1/s_axi_aclk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]
INFO: [BD 5-455] Automation on '/axi_interconnect_0/S00_ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/axi_interconnect_0/M00_ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins axi_dynclk_1/REF_CLK_I]
INFO: [BD 5-455] Automation on '/axi_dynclk_1/s00_axi_aclk' will not be run, since it is obsolete due to previously run automations
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins axi_dynclk_1/REF_CLK_I]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins axi_vdma_2/m_axis_mm2s_aclk]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins axi_vdma_2/m_axi_mm2s_aclk]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M07_ACLK]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M06_ACLK]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M05_ACLK]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK]'
INFO: [Common 17-17] undo 'startgroup'
redo
INFO: [Common 17-16] redo 'startgroup'
INFO: [Common 17-16] redo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK]'
INFO: [Common 17-16] redo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M05_ACLK]'
INFO: [Common 17-16] redo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M06_ACLK]'
INFO: [Common 17-16] redo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M07_ACLK]'
INFO: [Common 17-16] redo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins axi_vdma_2/m_axi_mm2s_aclk]'
INFO: [Common 17-16] redo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins axi_vdma_2/m_axis_mm2s_aclk]'
INFO: [Common 17-16] redo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]'
INFO: [Common 17-16] redo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins axi_dynclk_1/REF_CLK_I]'
INFO: [Common 17-16] redo 'endgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins axi_dynclk_1/REF_CLK_I]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins axi_vdma_2/m_axis_mm2s_aclk]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins axi_vdma_2/m_axi_mm2s_aclk]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M07_ACLK]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M06_ACLK]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M05_ACLK]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK]'
INFO: [Common 17-17] undo 'startgroup'
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {and} CONFIG.LOGO_FILE {data/sym_andgate.png}] [get_bd_cells util_reduced_logic_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M05_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M06_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M07_ACLK]
INFO: [BD 5-455] Automation on '/axi_vdma_2/s_axi_lite_aclk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins axi_vdma_2/m_axi_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins axi_vdma_2/m_axis_mm2s_aclk]
INFO: [BD 5-455] Automation on '/v_axi4s_vid_out_1/aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/v_tc_1/s_axi_aclk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]
INFO: [BD 5-455] Automation on '/axi_interconnect_0/S00_ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/axi_interconnect_0/M00_ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins axi_dynclk_1/REF_CLK_I]
INFO: [BD 5-455] Automation on '/axi_dynclk_1/s00_axi_aclk' will not be run, since it is obsolete due to previously run automations
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins axi_dynclk_1/REF_CLK_I]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins axi_vdma_2/m_axis_mm2s_aclk]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins axi_vdma_2/m_axi_mm2s_aclk]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M07_ACLK]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M06_ACLK]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M05_ACLK]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK2 (142 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M05_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M06_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M07_ACLK]
INFO: [BD 5-455] Automation on '/axi_vdma_2/s_axi_lite_aclk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_vdma_2/m_axi_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_vdma_2/m_axis_mm2s_aclk]
INFO: [BD 5-455] Automation on '/v_axi4s_vid_out_1/aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/v_tc_1/s_axi_aclk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]
INFO: [BD 5-455] Automation on '/axi_interconnect_0/S00_ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/axi_interconnect_0/M00_ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dynclk_1/REF_CLK_I]
INFO: [BD 5-455] Automation on '/axi_dynclk_1/s00_axi_aclk' will not be run, since it is obsolete due to previously run automations
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dynclk_1/REF_CLK_I]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_vdma_2/m_axis_mm2s_aclk]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_vdma_2/m_axi_mm2s_aclk]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M07_ACLK]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M06_ACLK]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M05_ACLK]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK]'
INFO: [Common 17-17] undo 'startgroup'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
write_bd_tcl design_1.tcl
INFO: [BD 5-148] Tcl file written out <o:/Study/FPGA_prj/project_3_sim/design_1.tcl>.

WARNING: [BD 5-339] The block design <system> has not been validated, therefore, a block design created using this Tcl file
<o:/Study/FPGA_prj/project_3_sim/design_1.tcl> may result in errors during validation.
write_bd_tcl design_1.tcl
ERROR: [Common 17-176] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [o:/Study/FPGA_prj/project_3_sim/design_1.tcl]
write_bd_tcl -force O:/Study/FPGA_prj/project_3_sim/system.tcl
INFO: [BD 5-148] Tcl file written out <O:/Study/FPGA_prj/project_3_sim/system.tcl>.

WARNING: [BD 5-339] The block design <system> has not been validated, therefore, a block design created using this Tcl file
<O:/Study/FPGA_prj/project_3_sim/system.tcl> may result in errors during validation.
startgroup
copy_bd_objs /  [get_bd_cells {axi_vdma_2}]
set_property location {4 1496 1057} [get_bd_cells axi_vdma_3]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {4 1496 1057} [get_bd_cells axi_vdma_3]'
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {axi_vdma_2}]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {and} CONFIG.LOGO_FILE {data/sym_andgate.png}] [get_bd_cells util_reduced_logic_0]'
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 11 17:42:44 2025...
