# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do MaxADC_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib ADC
# vmap ADC ADC
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap ADC ADC 
# Modifying modelsim.ini
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:01 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 09:46:01 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:01 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 09:46:01 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:01 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0.v 
# -- Compiling module ADC_mm_interconnect_0
# 
# Top level modules:
# 	ADC_mm_interconnect_0
# End time: 09:46:01 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:01 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module ADC_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	ADC_mm_interconnect_0_avalon_st_adapter
# End time: 09:46:01 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:01 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v 
# -- Compiling module ADC_PLL_dffpipe_l2c
# -- Compiling module ADC_PLL_stdsync_sv6
# -- Compiling module ADC_PLL_altpll_5q22
# -- Compiling module ADC_PLL
# 
# Top level modules:
# 	ADC_PLL
# End time: 09:46:01 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:02 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge.v 
# -- Compiling module ADC_AvalonBridge
# 
# Top level modules:
# 	ADC_AvalonBridge
# End time: 09:46:02 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_packets_to_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:02 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_packets_to_master.v 
# -- Compiling module altera_avalon_packets_to_master
# -- Compiling module packets_to_fifo
# -- Compiling module fifo_buffer_single_clock_fifo
# -- Compiling module fifo_buffer_scfifo_with_controls
# -- Compiling module fifo_buffer
# -- Compiling module fifo_to_packet
# -- Compiling module packets_to_master
# 
# Top level modules:
# 	altera_avalon_packets_to_master
# End time: 09:46:02 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_packets_to_bytes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:02 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 
# -- Compiling module altera_avalon_st_packets_to_bytes
# 
# Top level modules:
# 	altera_avalon_st_packets_to_bytes
# End time: 09:46:02 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_bytes_to_packets.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:02 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 
# -- Compiling module altera_avalon_st_bytes_to_packets
# 
# Top level modules:
# 	altera_avalon_st_bytes_to_packets
# End time: 09:46:02 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:02 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v 
# -- Compiling module altera_avalon_st_jtag_interface
# 
# Top level modules:
# 	altera_avalon_st_jtag_interface
# End time: 09:46:02 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:03 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v 
# -- Compiling module altera_jtag_control_signal_crosser
# -- Compiling module altera_jtag_src_crosser
# -- Compiling module altera_jtag_dc_streaming
# 
# Top level modules:
# 	altera_jtag_dc_streaming
# End time: 09:46:03 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_sld_node.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:03 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_sld_node.v 
# -- Compiling module altera_jtag_sld_node
# 
# Top level modules:
# 	altera_jtag_sld_node
# End time: 09:46:03 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_streaming.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:03 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_streaming.v 
# -- Compiling module altera_jtag_streaming
# 
# Top level modules:
# 	altera_jtag_streaming
# End time: 09:46:03 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:03 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 09:46:03 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:04 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 09:46:04 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_idle_remover.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:04 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_idle_remover.v 
# -- Compiling module altera_avalon_st_idle_remover
# 
# Top level modules:
# 	altera_avalon_st_idle_remover
# End time: 09:46:04 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_idle_inserter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:04 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_idle_inserter.v 
# -- Compiling module altera_avalon_st_idle_inserter
# 
# Top level modules:
# 	altera_avalon_st_idle_inserter
# End time: 09:46:04 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:04 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_ADC.v 
# -- Compiling module ADC_ADC
# 
# Top level modules:
# 	ADC_ADC
# End time: 09:46:04 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sample_store.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:05 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sample_store.v 
# -- Compiling module altera_modular_adc_sample_store
# 
# Top level modules:
# 	altera_modular_adc_sample_store
# End time: 09:46:05 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:05 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v 
# -- Compiling module altera_modular_adc_sample_store_ram
# 
# Top level modules:
# 	altera_modular_adc_sample_store_ram
# End time: 09:46:05 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sequencer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:05 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sequencer.v 
# -- Compiling module altera_modular_adc_sequencer
# 
# Top level modules:
# 	altera_modular_adc_sequencer
# End time: 09:46:05 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:05 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v 
# -- Compiling module altera_modular_adc_sequencer_csr
# 
# Top level modules:
# 	altera_modular_adc_sequencer_csr
# End time: 09:46:05 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:05 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 
# -- Compiling module altera_modular_adc_sequencer_ctrl
# 
# Top level modules:
# 	altera_modular_adc_sequencer_ctrl
# End time: 09:46:05 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:06 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control.v 
# -- Compiling module altera_modular_adc_control
# 
# Top level modules:
# 	altera_modular_adc_control
# End time: 09:46:06 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:06 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 
# -- Compiling module altera_modular_adc_control_avrg_fifo
# 
# Top level modules:
# 	altera_modular_adc_control_avrg_fifo
# End time: 09:46:06 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:06 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v 
# -- Compiling module altera_modular_adc_control_fsm
# 
# Top level modules:
# 	altera_modular_adc_control_fsm
# End time: 09:46:06 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:06 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v 
# -- Compiling module chsel_code_converter_sw_to_hw
# 
# Top level modules:
# 	chsel_code_converter_sw_to_hw
# End time: 09:46:06 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:06 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 
# -- Compiling module fiftyfivenm_adcblock_primitive_wrapper
# 
# Top level modules:
# 	fiftyfivenm_adcblock_primitive_wrapper
# End time: 09:46:07 on Sep 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:07 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 
# ** Warning: (vlog-2083) C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v(24): Carriage return (0x0D) is not followed by a newline (0x0A).
# -- Compiling module fiftyfivenm_adcblock_top_wrapper
# 
# Top level modules:
# 	fiftyfivenm_adcblock_top_wrapper
# End time: 09:46:07 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:07 on Sep 26,2021
# vlog -reportprogress 300 -sv -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 09:46:07 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:07 on Sep 26,2021
# vlog -reportprogress 300 -sv -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module ADC_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	ADC_mm_interconnect_0_rsp_mux
# End time: 09:46:07 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:07 on Sep 26,2021
# vlog -reportprogress 300 -sv -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 09:46:07 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:07 on Sep 26,2021
# vlog -reportprogress 300 -sv -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module ADC_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	ADC_mm_interconnect_0_rsp_demux
# End time: 09:46:07 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:08 on Sep 26,2021
# vlog -reportprogress 300 -sv -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module ADC_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	ADC_mm_interconnect_0_cmd_mux
# End time: 09:46:08 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:08 on Sep 26,2021
# vlog -reportprogress 300 -sv -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module ADC_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	ADC_mm_interconnect_0_cmd_demux
# End time: 09:46:08 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:08 on Sep 26,2021
# vlog -reportprogress 300 -sv -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 09:46:08 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:08 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 09:46:08 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_pipeline_base.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:08 on Sep 26,2021
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_avalon_st_pipeline_base.v 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 09:46:08 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:09 on Sep 26,2021
# vlog -reportprogress 300 -sv -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv 
# -- Compiling module ADC_mm_interconnect_0_router_001_default_decode
# -- Compiling module ADC_mm_interconnect_0_router_001
# 
# Top level modules:
# 	ADC_mm_interconnect_0_router_001
# End time: 09:46:09 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:09 on Sep 26,2021
# vlog -reportprogress 300 -sv -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv 
# -- Compiling module ADC_mm_interconnect_0_router_default_decode
# -- Compiling module ADC_mm_interconnect_0_router
# 
# Top level modules:
# 	ADC_mm_interconnect_0_router
# End time: 09:46:09 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:09 on Sep 26,2021
# vlog -reportprogress 300 -sv -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 09:46:09 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:09 on Sep 26,2021
# vlog -reportprogress 300 -sv -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 09:46:10 on Sep 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:10 on Sep 26,2021
# vlog -reportprogress 300 -sv -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 09:46:10 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:10 on Sep 26,2021
# vlog -reportprogress 300 -sv -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 09:46:10 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:10 on Sep 26,2021
# vlog -reportprogress 300 -sv -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 09:46:10 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge_p2b_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:10 on Sep 26,2021
# vlog -reportprogress 300 -sv -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge_p2b_adapter.sv 
# -- Compiling module ADC_AvalonBridge_p2b_adapter
# 
# Top level modules:
# 	ADC_AvalonBridge_p2b_adapter
# End time: 09:46:10 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge_b2p_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:10 on Sep 26,2021
# vlog -reportprogress 300 -sv -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge_b2p_adapter.sv 
# -- Compiling module ADC_AvalonBridge_b2p_adapter
# 
# Top level modules:
# 	ADC_AvalonBridge_b2p_adapter
# End time: 09:46:11 on Sep 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work ADC +incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge_timing_adt.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:11 on Sep 26,2021
# vlog -reportprogress 300 -sv -work ADC "+incdir+C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules" C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_AvalonBridge_timing_adt.sv 
# -- Compiling module ADC_AvalonBridge_timing_adt
# 
# Top level modules:
# 	ADC_AvalonBridge_timing_adt
# End time: 09:46:11 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Jon/Desktop/adc_module_for_top_design_2/reg_adc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:12 on Sep 26,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Jon/Desktop/adc_module_for_top_design_2/reg_adc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg_adc
# -- Compiling architecture bhv of reg_adc
# End time: 09:46:12 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work ADC {C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:12 on Sep 26,2021
# vcom -reportprogress 300 -93 -work ADC C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ADC
# -- Compiling architecture rtl of ADC
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd(272): Cannot associate port "control_internal_response_data" of mode OUT with port "dout" of mode BUFFER.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd(272): Cannot associate port "control_internal_response_valid" of mode OUT with port "rsp_valid" of mode BUFFER.
# ** Warning: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd(422): Cannot associate port "reg_dout" of mode BUFFER with port "reg_data_out" of mode OUT.
# End time: 09:46:12 on Sep 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# 
vsim -gui -l msim_transcript ADC.adc(rtl)
# vsim -gui -l msim_transcript ADC.adc(rtl) 
# Start time: 09:48:01 on Sep 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ADC.adc(rtl)
# Loading ADC.ADC_ADC
# Loading ADC.altera_modular_adc_control
# Loading ADC.altera_modular_adc_control_fsm
# ** Error: (vsim-3033) C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v(151): Instantiation of 'altera_std_synchronizer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /adc/adc/control_internal/u_control_fsm File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v
#         Searched libraries:
#             C:/Users/Jon/Desktop/adc_module_for_top_design_2/simulation/modelsim/ADC
# ** Error: (vsim-3033) C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v(160): Instantiation of 'altera_std_synchronizer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /adc/adc/control_internal/u_control_fsm File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v
#         Searched libraries:
#             C:/Users/Jon/Desktop/adc_module_for_top_design_2/simulation/modelsim/ADC
# Loading ADC.altera_modular_adc_control_avrg_fifo
# ** Error: (vsim-3033) C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v(79): Instantiation of 'scfifo' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /adc/adc/control_internal/u_control_fsm/ts_avrg_fifo File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
#         Searched libraries:
#             C:/Users/Jon/Desktop/adc_module_for_top_design_2/simulation/modelsim/ADC
# Loading ADC.fiftyfivenm_adcblock_top_wrapper
# Loading ADC.chsel_code_converter_sw_to_hw
# Loading ADC.fiftyfivenm_adcblock_primitive_wrapper
# ** Error: (vsim-3033) C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v(170): Instantiation of 'fiftyfivenm_adcblock' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /adc/adc/control_internal/adc_inst/adcblock_instance File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
#         Searched libraries:
#             C:/Users/Jon/Desktop/adc_module_for_top_design_2/simulation/modelsim/ADC
# Loading ADC.altera_modular_adc_sequencer
# Loading ADC.altera_modular_adc_sequencer_csr
# Loading ADC.altera_modular_adc_sequencer_ctrl
# Loading ADC.altera_modular_adc_sample_store
# Loading ADC.altera_modular_adc_sample_store_ram
# ** Error: (vsim-3033) C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v(84): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /adc/adc/sample_store_internal/u_ss_ram File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v
#         Searched libraries:
#             C:/Users/Jon/Desktop/adc_module_for_top_design_2/simulation/modelsim/ADC
# Loading ADC.ADC_AvalonBridge
# Loading ADC.altera_avalon_st_jtag_interface
# Loading sv_std.std
# Loading ADC.ADC_AvalonBridge_timing_adt
# Loading ADC.altera_avalon_sc_fifo
# Loading ADC.altera_avalon_st_bytes_to_packets
# Loading ADC.altera_avalon_st_packets_to_bytes
# Loading ADC.altera_avalon_packets_to_master
# Loading ADC.ADC_AvalonBridge_b2p_adapter
# Loading ADC.ADC_AvalonBridge_p2b_adapter
# Loading ADC.altera_reset_controller
# Loading ADC.altera_jtag_sld_node
# Loading ADC.altera_jtag_dc_streaming
# ** Error: (vsim-3033) C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v(192): Instantiation of 'altera_std_synchronizer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /adc/avalonbridge/jtag_phy_embedded_in_jtag_master/normal/jtag_dc_streaming File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v
#         Searched libraries:
#             C:/Users/Jon/Desktop/adc_module_for_top_design_2/simulation/modelsim/ADC
# Loading ADC.altera_jtag_streaming
# ** Error: (vsim-3033) C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_streaming.v(209): Instantiation of 'altera_std_synchronizer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /adc/avalonbridge/jtag_phy_embedded_in_jtag_master/normal/jtag_dc_streaming/jtag_streaming File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_streaming.v
#         Searched libraries:
#             C:/Users/Jon/Desktop/adc_module_for_top_design_2/simulation/modelsim/ADC
# ** Error: (vsim-3033) C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_streaming.v(215): Instantiation of 'altera_std_synchronizer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /adc/avalonbridge/jtag_phy_embedded_in_jtag_master/normal/jtag_dc_streaming/jtag_streaming File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_streaming.v
#         Searched libraries:
#             C:/Users/Jon/Desktop/adc_module_for_top_design_2/simulation/modelsim/ADC
# ** Error: (vsim-3033) C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_streaming.v(221): Instantiation of 'altera_std_synchronizer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /adc/avalonbridge/jtag_phy_embedded_in_jtag_master/normal/jtag_dc_streaming/jtag_streaming File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_streaming.v
#         Searched libraries:
#             C:/Users/Jon/Desktop/adc_module_for_top_design_2/simulation/modelsim/ADC
# ** Error: (vsim-3033) C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_streaming.v(227): Instantiation of 'altera_std_synchronizer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /adc/avalonbridge/jtag_phy_embedded_in_jtag_master/normal/jtag_dc_streaming/jtag_streaming File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_streaming.v
#         Searched libraries:
#             C:/Users/Jon/Desktop/adc_module_for_top_design_2/simulation/modelsim/ADC
# Loading ADC.altera_avalon_st_idle_remover
# Loading ADC.altera_avalon_st_idle_inserter
# Loading ADC.altera_avalon_st_clock_crosser
# Loading ADC.altera_std_synchronizer_nocut
# Loading ADC.altera_jtag_src_crosser
# Loading ADC.altera_jtag_control_signal_crosser
# ** Error: (vsim-3033) C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v(50): Instantiation of 'altera_std_synchronizer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /adc/avalonbridge/jtag_phy_embedded_in_jtag_master/normal/jtag_dc_streaming/source_crosser/crosser File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/altera_jtag_dc_streaming.v
#         Searched libraries:
#             C:/Users/Jon/Desktop/adc_module_for_top_design_2/simulation/modelsim/ADC
# Loading ADC.packets_to_master
# Loading ADC.altera_reset_synchronizer
# Loading ADC.ADC_PLL
# Loading ADC.ADC_PLL_stdsync_sv6
# Loading ADC.ADC_PLL_dffpipe_l2c
# Loading ADC.ADC_PLL_altpll_5q22
# ** Error: (vsim-3033) C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v(161): Instantiation of 'fiftyfivenm_pll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /adc/pll/sd1 File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/submodules/ADC_PLL.v
#         Searched libraries:
#             C:/Users/Jon/Desktop/adc_module_for_top_design_2/simulation/modelsim/ADC
# Loading ADC.ADC_mm_interconnect_0
# Loading ADC.altera_merlin_master_translator
# Loading ADC.altera_merlin_slave_translator
# Loading ADC.altera_merlin_master_agent
# Loading ADC.altera_merlin_slave_agent
# Loading ADC.altera_merlin_burst_uncompressor
# Loading ADC.ADC_mm_interconnect_0_router
# Loading ADC.ADC_mm_interconnect_0_router_default_decode
# Loading ADC.ADC_mm_interconnect_0_router_001
# Loading ADC.ADC_mm_interconnect_0_router_001_default_decode
# Loading ADC.altera_merlin_traffic_limiter
# Loading ADC.ADC_mm_interconnect_0_cmd_demux
# Loading ADC.ADC_mm_interconnect_0_cmd_mux
# Loading ADC.ADC_mm_interconnect_0_rsp_demux
# Loading ADC.ADC_mm_interconnect_0_rsp_mux
# Loading ADC.altera_merlin_arbitrator
# Loading ADC.altera_merlin_arb_adder
# Loading ADC.ADC_mm_interconnect_0_avalon_st_adapter
# Loading ADC.ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3473) Component instance "handshake_ADC_register : reg_adc" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /adc File: C:/Users/Jon/Desktop/adc_module_for_top_design_2/ADC/synthesis/ADC.vhd
# Error loading design
# End time: 09:48:02 on Sep 26,2021, Elapsed time: 0:00:01
# Errors: 12, Warnings: 2
# Load canceled
