sim-outorder: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).


Processor Parameters:
Issue Width: 16
Window Size: 64
Number of Virtual Registers: 32
Number of Physical Registers: 64
Datapath Width: 64
Total Power Consumption: 231.501
Branch Predictor Power Consumption: 3.11615  (1.36%)
 branch target buffer power (W): 2.49493
 local predict power (W): 0.354432
 global predict power (W): 0.0996078
 chooser power (W): 0.0702439
 RAS power (W): 0.0969383
Rename Logic Power Consumption: 3.27072  (1.43%)
 Instruction Decode Power (W): 0.0639661
 RAT decode_power (W): 0.454058
 RAT wordline_power (W): 0.227603
 RAT bitline_power (W): 2.30694
 DCL Comparators (W): 0.218151
Instruction Window Power Consumption: 43.216  (18.8%)
 tagdrive (W): 2.9395
 tagmatch (W): 0.989695
 Selection Logic (W): 0.225484
 decode_power (W): 0.976583
 wordline_power (W): 1.0557
 bitline_power (W): 37.0291
Load/Store Queue Power Consumption: 9.33077  (4.07%)
 tagdrive (W): 4.52311
 tagmatch (W): 1.71883
 decode_power (W): 0.162764
 wordline_power (W): 0.0433172
 bitline_power (W): 2.88275
Arch. Register File Power Consumption: 25.1387  (11%)
 decode_power (W): 0.454058
 wordline_power (W): 1.0557
 bitline_power (W): 23.629
Result Bus Power Consumption: 31.3281  (13.7%)
Total Clock Power: 61.8648  (27%)
Int ALU Power: 4.66013  (2.03%)
FP ALU Power: 28.5621  (12.4%)
Instruction Cache Power Consumption: 2.76773  (1.21%)
 decode_power (W): 0.151353
 wordline_power (W): 0.180479
 bitline_power (W): 1.42251
 senseamp_power (W): 0.768
 tagarray_power (W): 0.245382
Itlb_power (W): 0.264936 (0.115%)
Data Cache Power Consumption: 11.0709  (4.82%)
 decode_power (W): 0.60541
 wordline_power (W): 0.721917
 bitline_power (W): 5.69006
 senseamp_power (W): 3.072
 tagarray_power (W): 0.981529
Dtlb_power (W): 1.80688 (0.787%)
Level 2 Cache Power Consumption: 3.10298 (1.35%)
 decode_power (W): 0.19487
 wordline_power (W): 0.0430878
 bitline_power (W): 1.77274
 senseamp_power (W): 0.192
 tagarray_power (W): 0.900275
sim: loading EIO file: ../benchmarks/175.vpr.route-ref.eio.gz
sim: command line: ./sim-outorder -config ../configs/current.config ../benchmarks/175.vpr.route-ref.eio.gz 

sim: simulation started @ Tue Nov 24 13:08:20 2015, options follow:

sim-outorder: This simulator implements a very detailed out-of-order issue
superscalar processor with a two-level memory system and speculative
execution support.  This simulator is a performance simulator, tracking the
latency of all pipeline operations.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../results/28_23_bp/175.vpr.route-ref.eio.gz.out # redirect simulator output to file (non-interactive only)
# -redir:prog       /dev/null # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-freq            600000000.0000 # frequency             
-max:inst           100000000 # maximum number of inst's to execute
-fastfwd                    0 # number of insts skipped before timing starts
# -ptrace              <null> # generate pipetrace, i.e., <fname|stdout|stderr> <range>
-fetch:ifqsize             16 # instruction fetch queue size (in insts)
-fetch:mplat               15 # extra branch mis-prediction latency
-fetch:speed                1 # speed of front-end of machine relative to execution core
-bpred                   2lev # branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-bpred:bimod     2048 # bimodal predictor config (<table size>)
-bpred:2lev      1 8192 8 0 # 2-level predictor config (<l1size> <l2size> <hist_size> <xor>)
-bpred:comb      1024 # combining predictor config (<meta_table_size>)
-bpred:ras                  8 # return address stack size (0 for no return stack)
-bpred:btb       512 4 # BTB config (<num_sets> <associativity>)
# -bpred:spec_update       <null> # speculative predictors update in {ID|WB} (default non-spec)
-decode:width              16 # instruction decode B/W (insts/cycle)
-issue:width               16 # instruction issue B/W (insts/cycle)
-issue:inorder          false # run pipeline with in-order issue
-issue:wrongpath         true # issue instructions down wrong execution paths
-commit:width              16 # instruction commit B/W (insts/cycle)
-ruu:size                  64 # register update unit (RUU) size
-lsq:size                  64 # load/store queue (LSQ) size
-cache:dl1       dl1:32:64:8:f # l1 data cache config, i.e., {<config>|none}
-cache:dl1lat               1 # l1 data cache hit latency (in cycles)
-cache:dl2       dl2:256:64:8:f # l2 data cache config, i.e., {<config>|none}
-cache:dl2lat               2 # l2 data cache hit latency (in cycles)
-cache:il1       il1:32:64:8:f # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il1lat               1 # l1 instruction cache hit latency (in cycles)
-cache:il2                dl2 # l2 instruction cache config, i.e., {<config>|dl2|none}
-cache:il2lat               2 # l2 instruction cache hit latency (in cycles)
-cache:flush            false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
-mem:lat         103 1 # memory access latency (<first_chunk> <inter_chunk>)
-mem:width                  8 # memory access bus width (in bytes)
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-tlb:lat                   30 # inst/data TLB miss latency (in cycles)
-res:ialu                   4 # total number of integer ALU's available
-res:imult                  2 # total number of integer multiplier/dividers available
-res:memport                4 # total number of memory system ports available (to CPU)
-res:fpalu                  8 # total number of floating point ALU's available
-res:fpmult                 2 # total number of floating point multiplier/dividers available
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)
-bugcompat              false # operate in backward-compatible bugs mode (for testing only)

  Pipetrace range arguments are formatted as follows:

    {{@|#}<start>}:{{@|#|+}<end>}

  Both ends of the range are optional, if neither are specified, the entire
  execution is traced.  Ranges that start with a `@' designate an address
  range to be traced, those that start with an `#' designate a cycle count
  range.  All other range values represent an instruction count range.  The
  second argument, if specified with a `+', indicates a value relative
  to the first argument, e.g., 1000:+100 == 1000:1100.  Program symbols may
  be used in all contexts.

    Examples:   -ptrace FOO.trc #0:#1000
                -ptrace BAR.trc @2000:
                -ptrace BLAH.trc :1500
                -ptrace UXXE.trc :
                -ptrace FOOBAR.trc @main:+278

  Branch predictor configuration examples for 2-level predictor:
    Configurations:   N, M, W, X
      N   # entries in first level (# of shift register(s))
      W   width of shift register(s)
      M   # entries in 2nd level (# of counters, or other FSM)
      X   (yes-1/no-0) xor history and address for 2nd level index
    Sample predictors:
      GAg     : 1, W, 2^W, 0
      GAp     : 1, W, M (M > 2^W), 0
      PAg     : N, W, 2^W, 0
      PAp     : N, W, M (M == 2^(N+W)), 0
      gshare  : 1, W, 2^W, 1
  Predictor `comb' combines a bimodal and a 2-level predictor.

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting performance simulation **

sim: ** simulation statistics **
sim_num_insn              100000003 # total number of instructions committed
sim_num_refs               44514742 # total number of loads and stores committed
sim_num_loads              32983680 # total number of loads committed
sim_num_stores         11531062.0000 # total number of stores committed
sim_num_branches           10718494 # total number of branches committed
sim_elapsed_time                223 # total simulation time in seconds
sim_inst_rate           448430.5067 # simulation speed (in insts/sec)
sim_total_insn            153767359 # total number of instructions executed
sim_total_refs             68797520 # total number of loads and stores executed
sim_total_loads            52328886 # total number of loads executed
sim_total_stores       16468634.0000 # total number of stores executed
sim_total_branches         16759285 # total number of branches executed
sim_cycle                 149908166 # total simulation time in cycles
sim_IPC                      0.6671 # instructions per cycle
sim_CPI                      1.4991 # cycles per instruction
sim_exec_BW                  1.0257 # total instructions (mis-spec + committed) per cycle
sim_IPB                      9.3297 # instruction per branch
IFQ_count                1991475901 # cumulative IFQ occupancy
IFQ_fcount                120202095 # cumulative IFQ full count
ifq_occupancy               13.2846 # avg IFQ occupancy (insn's)
ifq_rate                     1.0257 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                 12.9512 # avg IFQ occupant latency (cycle's)
ifq_full                     0.8018 # fraction of time (cycle's) IFQ was full
RUU_count                8248801418 # cumulative RUU occupancy
RUU_fcount                119613965 # cumulative RUU full count
ruu_occupancy               55.0257 # avg RUU occupancy (insn's)
ruu_rate                     1.0257 # avg RUU dispatch rate (insn/cycle)
ruu_latency                 53.6447 # avg RUU occupant latency (cycle's)
ruu_full                     0.7979 # fraction of time (cycle's) RUU was full
LSQ_count                3673138399 # cumulative LSQ occupancy
LSQ_fcount                        0 # cumulative LSQ full count
lsq_occupancy               24.5026 # avg LSQ occupancy (insn's)
lsq_rate                     1.0257 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                 23.8876 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0000 # fraction of time (cycle's) LSQ was full
sim_slip                 9060877866 # total number of slip cycles
avg_sim_slip                90.6088 # the average slip between issue and retirement
bpred_2lev.lookups         18359481 # total number of bpred lookups
bpred_2lev.updates         10718486 # total number of updates
bpred_2lev.addr_hits        9515231 # total number of address-predicted hits
bpred_2lev.dir_hits         9620501 # total number of direction-predicted hits (includes addr-hits)
bpred_2lev.misses           1097985 # total number of misses
bpred_2lev.jr_hits           631361 # total number of address-predicted hits for JR's
bpred_2lev.jr_seen           736598 # total number of JR's seen
bpred_2lev.jr_non_ras_hits.PP            0 # total number of address-predicted hits for non-RAS JR's
bpred_2lev.jr_non_ras_seen.PP            0 # total number of non-RAS JR's seen
bpred_2lev.bpred_addr_rate    0.8877 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_2lev.bpred_dir_rate    0.8976 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_2lev.bpred_jr_rate    0.8571 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_2lev.bpred_jr_non_ras_rate.PP <error: divide by zero> # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_2lev.retstack_pushes      1404312 # total number of address pushed onto ret-addr stack
bpred_2lev.retstack_pops      1713787 # total number of address popped off of ret-addr stack
bpred_2lev.used_ras.PP       736598 # total number of RAS predictions used
bpred_2lev.ras_hits.PP       631361 # total number of RAS hits
bpred_2lev.ras_rate.PP    0.8571 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses              167526192 # total number of accesses
il1.hits                  167526096 # total number of hits
il1.misses                       96 # total number of misses
il1.replacements                  0 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses               47581519 # total number of accesses
dl1.hits                   44526737 # total number of hits
dl1.misses                  3054782 # total number of misses
dl1.replacements            3054526 # total number of replacements
dl1.writebacks              1172994 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0642 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0642 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0247 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                4227872 # total number of accesses
dl2.hits                    2613449 # total number of hits
dl2.misses                  1614423 # total number of misses
dl2.replacements            1612375 # total number of replacements
dl2.writebacks               738858 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.3819 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.3814 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.1748 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses             167526192 # total number of accesses
itlb.hits                 167526182 # total number of hits
itlb.misses                      10 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses              54581890 # total number of accesses
dtlb.hits                  53132778 # total number of hits
dtlb.misses                 1449112 # total number of misses
dtlb.replacements           1448984 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0265 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0265 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
rename_power           490307414.2177 # total power usage of rename unit
bpred_power            467136379.9991 # total power usage of bpred unit
window_power           6478435721.0507 # total power usage of instruction window
lsq_power              1398758931.5991 # total power usage of load/store queue
regfile_power          3768502796.1231 # total power usage of arch. regfile
icache_power           454621125.9063 # total power usage of icache
dcache_power           1930486803.9475 # total power usage of dcache
dcache2_power          465161558.5400 # total power usage of dcache2
alu_power              4980282130.7864 # total power usage of alu
falu_power             4281690516.7618 # total power usage of falu
resultbus_power        4696340426.2609 # total power usage of resultbus
clock_power            9274037907.1521 # total power usage of clock
avg_rename_power             3.2707 # avg power usage of rename unit
avg_bpred_power              3.1162 # avg power usage of bpred unit
avg_window_power            43.2160 # avg power usage of instruction window
avg_lsq_power                9.3308 # avg power usage of lsq
avg_regfile_power           25.1387 # avg power usage of arch. regfile
avg_icache_power             3.0327 # avg power usage of icache
avg_dcache_power            12.8778 # avg power usage of dcache
avg_dcache2_power            3.1030 # avg power usage of dcache2
avg_alu_power               33.2222 # avg power usage of alu
avg_falu_power              28.5621 # avg power usage of falu
avg_resultbus_power         31.3281 # avg power usage of resultbus
avg_clock_power             61.8648 # avg power usage of clock
fetch_stage_power      921757505.9054 # total power usage of fetch stage
dispatch_stage_power   490307414.2177 # total power usage of dispatch stage
issue_stage_power      19949465572.1846 # total power usage of issue stage
avg_fetch_power              6.1488 # average power of fetch unit per cycle
avg_dispatch_power           3.2707 # average power of dispatch unit per cycle
avg_issue_power            133.0779 # average power of issue unit per cycle
total_power            34404071195.5829 # total power per cycle
avg_total_power_cycle      229.5010 # average total power per cycle
avg_total_power_cycle_nofp_nod2     197.8359 # average total power per cycle
avg_total_power_insn       223.7411 # average total power per insn
avg_total_power_insn_nofp_nod2     192.8707 # average total power per insn
rename_power_cc1       92007899.1069 # total power usage of rename unit_cc1
bpred_power_cc1        21284832.1240 # total power usage of bpred unit_cc1
window_power_cc1       1930162963.9974 # total power usage of instruction window_cc1
lsq_power_cc1          180918919.5444 # total power usage of lsq_cc1
regfile_power_cc1      679412694.6008 # total power usage of arch. regfile_cc1
icache_power_cc1       91206644.7424 # total power usage of icache_cc1
dcache_power_cc1       326505101.0787 # total power usage of dcache_cc1
dcache2_power_cc1      8401989.9380 # total power usage of dcache2_cc1
alu_power_cc1          375561129.7172 # total power usage of alu_cc1
resultbus_power_cc1    1328461956.9156 # total power usage of resultbus_cc1
clock_power_cc1        1894948759.3318 # total power usage of clock_cc1
avg_rename_power_cc1         0.6138 # avg power usage of rename unit_cc1
avg_bpred_power_cc1          0.1420 # avg power usage of bpred unit_cc1
avg_window_power_cc1        12.8756 # avg power usage of instruction window_cc1
avg_lsq_power_cc1            1.2069 # avg power usage of lsq_cc1
avg_regfile_power_cc1        4.5322 # avg power usage of arch. regfile_cc1
avg_icache_power_cc1         0.6084 # avg power usage of icache_cc1
avg_dcache_power_cc1         2.1780 # avg power usage of dcache_cc1
avg_dcache2_power_cc1        0.0560 # avg power usage of dcache2_cc1
avg_alu_power_cc1            2.5053 # avg power usage of alu_cc1
avg_resultbus_power_cc1       8.8618 # avg power usage of resultbus_cc1
avg_clock_power_cc1         12.6407 # avg power usage of clock_cc1
fetch_stage_power_cc1  112491476.8664 # total power usage of fetch stage_cc1
dispatch_stage_power_cc1 92007899.1069 # total power usage of dispatch stage_cc1
issue_stage_power_cc1  4150012061.1914 # total power usage of issue stage_cc1
avg_fetch_power_cc1          0.7504 # average power of fetch unit per cycle_cc1
avg_dispatch_power_cc1       0.6138 # average power of dispatch unit per cycle_cc1
avg_issue_power_cc1         27.6837 # average power of issue unit per cycle_cc1
total_power_cycle_cc1  6928872891.0974 # total power per cycle_cc1
avg_total_power_cycle_cc1      46.2208 # average total power per cycle_cc1
avg_total_power_insn_cc1      45.0608 # average total power per insn_cc1
rename_power_cc2       31433109.3085 # total power usage of rename unit_cc2
bpred_power_cc2        16700206.8546 # total power usage of bpred unit_cc2
window_power_cc2       525565498.5681 # total power usage of instruction window_cc2
lsq_power_cc2          80206744.9974 # total power usage of lsq_cc2
regfile_power_cc2      63436142.1177 # total power usage of arch. regfile_cc2
icache_power_cc2       91206644.7424 # total power usage of icache_cc2
dcache_power_cc2       153186275.1411 # total power usage of dcache_cc2
dcache2_power_cc2      3279747.1529 # total power usage of dcache2_cc2
alu_power_cc2          167870149.2134 # total power usage of alu_cc2
resultbus_power_cc2    289917423.8628 # total power usage of resultbus_cc2
clock_power_cc2        536680702.6954 # total power usage of clock_cc2
avg_rename_power_cc2         0.2097 # avg power usage of rename unit_cc2
avg_bpred_power_cc2          0.1114 # avg power usage of bpred unit_cc2
avg_window_power_cc2         3.5059 # avg power usage of instruction window_cc2
avg_lsq_power_cc2            0.5350 # avg power usage of instruction lsq_cc2
avg_regfile_power_cc2        0.4232 # avg power usage of arch. regfile_cc2
avg_icache_power_cc2         0.6084 # avg power usage of icache_cc2
avg_dcache_power_cc2         1.0219 # avg power usage of dcache_cc2
avg_dcache2_power_cc2        0.0219 # avg power usage of dcache2_cc2
avg_alu_power_cc2            1.1198 # avg power usage of alu_cc2
avg_resultbus_power_cc2       1.9340 # avg power usage of resultbus_cc2
avg_clock_power_cc2          3.5801 # avg power usage of clock_cc2
fetch_stage_power_cc2  107906851.5971 # total power usage of fetch stage_cc2
dispatch_stage_power_cc2 31433109.3085 # total power usage of dispatch stage_cc2
issue_stage_power_cc2  1220025838.9356 # total power usage of issue stage_cc2
avg_fetch_power_cc2          0.7198 # average power of fetch unit per cycle_cc2
avg_dispatch_power_cc2       0.2097 # average power of dispatch unit per cycle_cc2
avg_issue_power_cc2          8.1385 # average power of issue unit per cycle_cc2
total_power_cycle_cc2  1959482644.6543 # total power per cycle_cc2
avg_total_power_cycle_cc2      13.0712 # average total power per cycle_cc2
avg_total_power_insn_cc2      12.7432 # average total power per insn_cc2
rename_power_cc3       71263060.9583 # total power usage of rename unit_cc3
bpred_power_cc3        61405367.2366 # total power usage of bpred unit_cc3
window_power_cc3       959422162.7990 # total power usage of instruction window_cc3
lsq_power_cc3          201127012.6004 # total power usage of lsq_cc3
regfile_power_cc3      364016690.0380 # total power usage of arch. regfile_cc3
icache_power_cc3       127548093.1772 # total power usage of icache_cc3
dcache_power_cc3       313927573.9145 # total power usage of dcache_cc3
dcache2_power_cc3      48966523.5409 # total power usage of dcache2_cc3
alu_power_cc3          628342248.7270 # total power usage of alu_cc3
resultbus_power_cc3    617848859.3217 # total power usage of resultbus_cc3
clock_power_cc3        1260062948.1221 # total power usage of clock_cc3
avg_rename_power_cc3         0.4754 # avg power usage of rename unit_cc3
avg_bpred_power_cc3          0.4096 # avg power usage of bpred unit_cc3
avg_window_power_cc3         6.4001 # avg power usage of instruction window_cc3
avg_lsq_power_cc3            1.3417 # avg power usage of instruction lsq_cc3
avg_regfile_power_cc3        2.4283 # avg power usage of arch. regfile_cc3
avg_icache_power_cc3         0.8508 # avg power usage of icache_cc3
avg_dcache_power_cc3         2.0941 # avg power usage of dcache_cc3
avg_dcache2_power_cc3        0.3266 # avg power usage of dcache2_cc3
avg_alu_power_cc3            4.1915 # avg power usage of alu_cc3
avg_resultbus_power_cc3       4.1215 # avg power usage of resultbus_cc3
avg_clock_power_cc3          8.4056 # avg power usage of clock_cc3
fetch_stage_power_cc3  188953460.4138 # total power usage of fetch stage_cc3
dispatch_stage_power_cc3 71263060.9583 # total power usage of dispatch stage_cc3
issue_stage_power_cc3  2769634380.9036 # total power usage of issue stage_cc3
avg_fetch_power_cc3          1.2605 # average power of fetch unit per cycle_cc3
avg_dispatch_power_cc3       0.4754 # average power of dispatch unit per cycle_cc3
avg_issue_power_cc3         18.4755 # average power of issue unit per cycle_cc3
total_power_cycle_cc3  4653930540.4358 # total power per cycle_cc3
avg_total_power_cycle_cc3      31.0452 # average total power per cycle_cc3
avg_total_power_insn_cc3      30.2660 # average total power per insn_cc3
total_rename_access       153767359 # total number accesses of rename unit
total_bpred_access         10718486 # total number accesses of bpred unit
total_window_access       498076949 # total number accesses of instruction window
total_lsq_access           63959158 # total number accesses of load/store queue
total_regfile_access      136389073 # total number accesses of arch. regfile
total_icache_access       171144359 # total number accesses of icache
total_dcache_access        47581519 # total number accesses of dcache
total_dcache2_access        4227872 # total number accesses of dcache2
total_alu_access          129505365 # total number accesses of alu
total_resultbus_access    157938767 # total number accesses of resultbus
avg_rename_access            1.0257 # avg number accesses of rename unit
avg_bpred_access             0.0715 # avg number accesses of bpred unit
avg_window_access            3.3225 # avg number accesses of instruction window
avg_lsq_access               0.4267 # avg number accesses of lsq
avg_regfile_access           0.9098 # avg number accesses of arch. regfile
avg_icache_access            1.1417 # avg number accesses of icache
avg_dcache_access            0.3174 # avg number accesses of dcache
avg_dcache2_access           0.0282 # avg number accesses of dcache2
avg_alu_access               0.8639 # avg number accesses of alu
avg_resultbus_access         1.0536 # avg number accesses of resultbus
max_rename_access                16 # max number accesses of rename unit
max_bpred_access                  5 # max number accesses of bpred unit
max_window_access                45 # max number accesses of instruction window
max_lsq_access                   13 # max number accesses of load/store queue
max_regfile_access               42 # max number accesses of arch. regfile
max_icache_access                16 # max number accesses of icache
max_dcache_access                 8 # max number accesses of dcache
max_dcache2_access               12 # max number accesses of dcache2
max_alu_access                    9 # max number accesses of alu
max_resultbus_access             20 # max number accesses of resultbus
max_cycle_power_cc1        179.2232 # maximum cycle power usage of cc1
max_cycle_power_cc2        108.9613 # maximum cycle power usage of cc2
max_cycle_power_cc3        113.7992 # maximum cycle power usage of cc3
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 376832 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  70048 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x0120025390 # program entry point (initial PC)
ld_environ_base        0x011ff96460 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 5705 # total number of pages allocated
mem.page_mem                 45640k # total size of memory pages allocated
mem.ptab_misses               13994 # total first level page table misses
mem.ptab_accesses        1054918018 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate

