From 2562116b1f17f004d5e535915ba23bdd3182c223 Mon Sep 17 00:00:00 2001
From: Huang zhibao <hzb@rock-chips.com>
Date: Fri, 8 Jan 2021 11:51:08 +0800
Subject: [PATCH] ARM: dts: add rv1126-evb-ddr3-v13-uvc.dts

Signed-off-by: Huang zhibao <hzb@rock-chips.com>
Change-Id: I4e4edcd91194bfdab64589453380976ccae1dafa
---
 arch/arm/boot/dts/Makefile                    |  1 +
 arch/arm/boot/dts/rv1126-evb-ddr3-v13-uvc.dts | 18 ++++++++++++++++++
 arch/arm/boot/dts/rv1126-evb-uvc.dtsi         | 15 +++++++++++++++
 3 files changed, 34 insertions(+)
 create mode 100644 arch/arm/boot/dts/rv1126-evb-ddr3-v13-uvc.dts
 create mode 100644 arch/arm/boot/dts/rv1126-evb-uvc.dtsi

diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
index 32adc130eb27..fae8abcae6f0 100644
--- a/arch/arm/boot/dts/Makefile
+++ b/arch/arm/boot/dts/Makefile
@@ -868,6 +868,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += \
 	rv1126-evb-ddr3-v13-dualcam-tb-emmc.dtb \
 	rv1126-evb-ddr3-v13-robot.dtb \
 	rv1126-evb-ddr3-v13-tb-emmc.dtb \
+	rv1126-evb-ddr3-v13-uvc.dtb \
 	rv1126-iotest-v10.dtb \
 	rv1126-ipc2-ddr3-v10.dtb \
 	rv1126-rmsl-ddr3-v1.dtb \
diff --git a/arch/arm/boot/dts/rv1126-evb-ddr3-v13-uvc.dts b/arch/arm/boot/dts/rv1126-evb-ddr3-v13-uvc.dts
new file mode 100644
index 000000000000..941371cc0faa
--- /dev/null
+++ b/arch/arm/boot/dts/rv1126-evb-ddr3-v13-uvc.dts
@@ -0,0 +1,18 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright (c) 2021 Rockchip Electronics Co., Ltd.
+ */
+
+/dts-v1/;
+#include "rv1126.dtsi"
+#include "rv1126-evb-v13.dtsi"
+#include "rv1126-evb-uvc.dtsi"
+
+/ {
+	model = "Rockchip RV1126 EVB DDR3 V13 Board For UVC";
+	compatible = "rockchip,rv1126-evb-ddr3-v13-uvc", "rockchip,rv1126";
+
+	chosen {
+		bootargs = "earlycon=uart8250,mmio32,0xff570000 console=ttyFIQ0 root=PARTUUID=614e0000-0000 rootfstype=ext4 rootwait snd_aloop.index=7";
+	};
+};
diff --git a/arch/arm/boot/dts/rv1126-evb-uvc.dtsi b/arch/arm/boot/dts/rv1126-evb-uvc.dtsi
new file mode 100644
index 000000000000..9e5ea973c041
--- /dev/null
+++ b/arch/arm/boot/dts/rv1126-evb-uvc.dtsi
@@ -0,0 +1,15 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright (c) 2021 Rockchip Electronics Co., Ltd.
+ */
+
+&i2s0_8ch {
+	clocks = <&cru MCLK_I2S0_TX>, <&cru MCLK_I2S0_RX>, <&cru HCLK_I2S0>,
+		 <&cru MCLK_I2S0_TX_DIV>, <&cru MCLK_I2S0_RX_DIV>,
+		 <&cru PLL_CPLL>, <&cru PLL_CPLL>;
+	clock-names = "mclk_tx", "mclk_rx", "hclk",
+		      "mclk_tx_src", "mclk_rx_src",
+		      "mclk_root0", "mclk_root1";
+	rockchip,mclk-calibrate;
+};
+
-- 
2.35.3

