

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s'
================================================================
* Date:           Wed Mar  6 03:04:09 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.423 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.333 ns|  3.333 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      302|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      123|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      123|      347|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |p_Val2_1_fu_122_p2            |         +|   0|  0|  13|           6|           6|
    |p_Val2_3_fu_202_p2            |         +|   0|  0|  13|           6|           6|
    |p_Val2_5_fu_282_p2            |         +|   0|  0|  13|           6|           6|
    |p_Val2_7_fu_362_p2            |         +|   0|  0|  13|           6|           6|
    |and_ln374_1_fu_192_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln374_2_fu_272_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln374_3_fu_352_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln374_fu_112_p2           |       and|   0|  0|   2|           1|           1|
    |Range1_all_ones_1_fu_218_p2   |      icmp|   0|  0|  10|           6|           2|
    |Range1_all_ones_2_fu_298_p2   |      icmp|   0|  0|  10|           6|           2|
    |Range1_all_ones_3_fu_378_p2   |      icmp|   0|  0|  10|           6|           2|
    |Range1_all_ones_fu_138_p2     |      icmp|   0|  0|  10|           6|           2|
    |Range1_all_zeros_1_fu_224_p2  |      icmp|   0|  0|  10|           6|           1|
    |Range1_all_zeros_2_fu_304_p2  |      icmp|   0|  0|  10|           6|           1|
    |Range1_all_zeros_3_fu_384_p2  |      icmp|   0|  0|  10|           6|           1|
    |Range1_all_zeros_fu_144_p2    |      icmp|   0|  0|  10|           6|           1|
    |icmp_ln1649_1_fu_437_p2       |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_2_fu_484_p2       |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_3_fu_531_p2       |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_fu_390_p2         |      icmp|   0|  0|  13|          16|           1|
    |r_1_fu_180_p2                 |      icmp|   0|  0|   8|           3|           1|
    |r_2_fu_260_p2                 |      icmp|   0|  0|   8|           3|           1|
    |r_3_fu_340_p2                 |      icmp|   0|  0|   8|           3|           1|
    |r_fu_100_p2                   |      icmp|   0|  0|   8|           3|           1|
    |ap_block_pp0_stage0_11001     |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone   |        or|   0|  0|   2|           1|           1|
    |or_ln374_1_fu_186_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln374_2_fu_266_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln374_3_fu_346_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln374_fu_106_p2            |        or|   0|  0|   2|           1|           1|
    |deleted_zeros_1_fu_462_p3     |    select|   0|  0|   2|           1|           1|
    |deleted_zeros_2_fu_509_p3     |    select|   0|  0|   2|           1|           1|
    |deleted_zeros_3_fu_556_p3     |    select|   0|  0|   2|           1|           1|
    |deleted_zeros_fu_415_p3       |    select|   0|  0|   2|           1|           1|
    |select_ln1649_1_fu_476_p3     |    select|   0|  0|   6|           1|           6|
    |select_ln1649_2_fu_523_p3     |    select|   0|  0|   6|           1|           6|
    |select_ln1649_3_fu_570_p3     |    select|   0|  0|   6|           1|           6|
    |select_ln1649_fu_429_p3       |    select|   0|  0|   6|           1|           6|
    |select_ln302_1_fu_469_p3      |    select|   0|  0|   6|           1|           6|
    |select_ln302_2_fu_516_p3      |    select|   0|  0|   6|           1|           6|
    |select_ln302_3_fu_563_p3      |    select|   0|  0|   6|           1|           6|
    |select_ln302_fu_422_p3        |    select|   0|  0|   6|           1|           6|
    |select_ln888_1_fu_456_p3      |    select|   0|  0|   2|           1|           1|
    |select_ln888_2_fu_503_p3      |    select|   0|  0|   2|           1|           1|
    |select_ln888_3_fu_550_p3      |    select|   0|  0|   2|           1|           1|
    |select_ln888_fu_409_p3        |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0| 302|         175|         112|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|    6|         12|
    |ap_return_1  |   9|          2|    6|         12|
    |ap_return_2  |   9|          2|    6|         12|
    |ap_return_3  |   9|          2|    6|         12|
    +-------------+----+-----------+-----+-----------+
    |Total        |  45|         10|   25|         50|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |Range1_all_ones_1_reg_649   |   1|   0|    1|          0|
    |Range1_all_ones_2_reg_666   |   1|   0|    1|          0|
    |Range1_all_ones_3_reg_683   |   1|   0|    1|          0|
    |Range1_all_ones_reg_632     |   1|   0|    1|          0|
    |Range1_all_zeros_1_reg_654  |   1|   0|    1|          0|
    |Range1_all_zeros_2_reg_671  |   1|   0|    1|          0|
    |Range1_all_zeros_3_reg_688  |   1|   0|    1|          0|
    |Range1_all_zeros_reg_637    |   1|   0|    1|          0|
    |ap_CS_fsm                   |   1|   0|    1|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_return_0_preg            |   6|   0|    6|          0|
    |ap_return_1_preg            |   6|   0|    6|          0|
    |ap_return_2_preg            |   6|   0|    6|          0|
    |ap_return_3_preg            |   6|   0|    6|          0|
    |p_Val2_1_reg_626            |   6|   0|    6|          0|
    |p_Val2_3_reg_643            |   6|   0|    6|          0|
    |p_Val2_5_reg_660            |   6|   0|    6|          0|
    |p_Val2_7_reg_677            |   6|   0|    6|          0|
    |p_read_1_reg_602            |  16|   0|   16|          0|
    |p_read_2_reg_608            |  16|   0|   16|          0|
    |p_read_3_reg_614            |  16|   0|   16|          0|
    |p_read_4_reg_620            |  16|   0|   16|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 123|   0|  123|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config4>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config4>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config4>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config4>|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config4>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config4>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config4>|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config4>|  return value|
|ap_return_0  |  out|    6|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config4>|  return value|
|ap_return_1  |  out|    6|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config4>|  return value|
|ap_return_2  |  out|    6|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config4>|  return value|
|ap_return_3  |  out|    6|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config4>|  return value|
|p_read       |   in|   16|     ap_none|                                                                  p_read|        scalar|
|p_read1      |   in|   16|     ap_none|                                                                 p_read1|        scalar|
|p_read2      |   in|   16|     ap_none|                                                                 p_read2|        scalar|
|p_read3      |   in|   16|     ap_none|                                                                 p_read3|        scalar|
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 3 [1/1] (1.21ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'p_read_1' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (1.21ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 4 'read' 'p_read_2' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.21ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 5 'read' 'p_read_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.21ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 6 'read' 'p_read_4' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%p_Val2_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_4, i32 4, i32 9"   --->   Operation 7 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_4, i32 4"   --->   Operation 8 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_4, i32 3"   --->   Operation 9 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln828 = trunc i16 %p_read_4"   --->   Operation 10 'trunc' 'trunc_ln828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.49ns)   --->   "%r = icmp_ne  i3 %trunc_ln828, i3 0"   --->   Operation 11 'icmp' 'r' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%or_ln374 = or i1 %p_Result_s, i1 %r"   --->   Operation 12 'or' 'or_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%and_ln374 = and i1 %or_ln374, i1 %p_Result_10"   --->   Operation 13 'and' 'and_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%zext_ln377 = zext i1 %and_ln374"   --->   Operation 14 'zext' 'zext_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_1 = add i6 %p_Val2_s, i6 %zext_ln377"   --->   Operation 15 'add' 'p_Val2_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_4, i32 10, i32 15"   --->   Operation 16 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.61ns)   --->   "%Range1_all_ones = icmp_eq  i6 %tmp_s, i6 63"   --->   Operation 17 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.61ns)   --->   "%Range1_all_zeros = icmp_eq  i6 %tmp_s, i6 0"   --->   Operation 18 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%p_Val2_2 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_3, i32 4, i32 9"   --->   Operation 19 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_3, i32 4"   --->   Operation 20 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_3, i32 3"   --->   Operation 21 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln828_1 = trunc i16 %p_read_3"   --->   Operation 22 'trunc' 'trunc_ln828_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.49ns)   --->   "%r_1 = icmp_ne  i3 %trunc_ln828_1, i3 0"   --->   Operation 23 'icmp' 'r_1' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%or_ln374_1 = or i1 %p_Result_3, i1 %r_1"   --->   Operation 24 'or' 'or_ln374_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%and_ln374_1 = and i1 %or_ln374_1, i1 %p_Result_12"   --->   Operation 25 'and' 'and_ln374_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%zext_ln377_1 = zext i1 %and_ln374_1"   --->   Operation 26 'zext' 'zext_ln377_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_3 = add i6 %p_Val2_2, i6 %zext_ln377_1"   --->   Operation 27 'add' 'p_Val2_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_3, i32 10, i32 15"   --->   Operation 28 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.61ns)   --->   "%Range1_all_ones_1 = icmp_eq  i6 %tmp_1, i6 63"   --->   Operation 29 'icmp' 'Range1_all_ones_1' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.61ns)   --->   "%Range1_all_zeros_1 = icmp_eq  i6 %tmp_1, i6 0"   --->   Operation 30 'icmp' 'Range1_all_zeros_1' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%p_Val2_4 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_2, i32 4, i32 9"   --->   Operation 31 'partselect' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_2, i32 4"   --->   Operation 32 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_2, i32 3"   --->   Operation 33 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln828_2 = trunc i16 %p_read_2"   --->   Operation 34 'trunc' 'trunc_ln828_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.49ns)   --->   "%r_2 = icmp_ne  i3 %trunc_ln828_2, i3 0"   --->   Operation 35 'icmp' 'r_2' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%or_ln374_2 = or i1 %p_Result_6, i1 %r_2"   --->   Operation 36 'or' 'or_ln374_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%and_ln374_2 = and i1 %or_ln374_2, i1 %p_Result_14"   --->   Operation 37 'and' 'and_ln374_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln377_2 = zext i1 %and_ln374_2"   --->   Operation 38 'zext' 'zext_ln377_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_5 = add i6 %p_Val2_4, i6 %zext_ln377_2"   --->   Operation 39 'add' 'p_Val2_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_2, i32 10, i32 15"   --->   Operation 40 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.61ns)   --->   "%Range1_all_ones_2 = icmp_eq  i6 %tmp_2, i6 63"   --->   Operation 41 'icmp' 'Range1_all_ones_2' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.61ns)   --->   "%Range1_all_zeros_2 = icmp_eq  i6 %tmp_2, i6 0"   --->   Operation 42 'icmp' 'Range1_all_zeros_2' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%p_Val2_6 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_1, i32 4, i32 9"   --->   Operation 43 'partselect' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_1, i32 4"   --->   Operation 44 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_1, i32 3"   --->   Operation 45 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln828_3 = trunc i16 %p_read_1"   --->   Operation 46 'trunc' 'trunc_ln828_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.49ns)   --->   "%r_3 = icmp_ne  i3 %trunc_ln828_3, i3 0"   --->   Operation 47 'icmp' 'r_3' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%or_ln374_3 = or i1 %p_Result_9, i1 %r_3"   --->   Operation 48 'or' 'or_ln374_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%and_ln374_3 = and i1 %or_ln374_3, i1 %p_Result_16"   --->   Operation 49 'and' 'and_ln374_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%zext_ln377_3 = zext i1 %and_ln374_3"   --->   Operation 50 'zext' 'zext_ln377_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_7 = add i6 %p_Val2_6, i6 %zext_ln377_3"   --->   Operation 51 'add' 'p_Val2_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_1, i32 10, i32 15"   --->   Operation 52 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.61ns)   --->   "%Range1_all_ones_3 = icmp_eq  i6 %tmp_3, i6 63"   --->   Operation 53 'icmp' 'Range1_all_ones_3' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.61ns)   --->   "%Range1_all_zeros_3 = icmp_eq  i6 %tmp_3, i6 0"   --->   Operation 54 'icmp' 'Range1_all_zeros_3' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.96>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:40]   --->   Operation 55 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.67ns)   --->   "%icmp_ln1649 = icmp_sgt  i16 %p_read_4, i16 0"   --->   Operation 56 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_4, i32 9"   --->   Operation 57 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_1, i32 5"   --->   Operation 58 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%select_ln888 = select i1 %tmp, i1 %Range1_all_zeros, i1 %Range1_all_ones"   --->   Operation 59 'select' 'select_ln888' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%deleted_zeros = select i1 %p_Result_11, i1 %select_ln888, i1 %Range1_all_zeros"   --->   Operation 60 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302 = select i1 %deleted_zeros, i6 %p_Val2_1, i6 63"   --->   Operation 61 'select' 'select_ln302' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649 = select i1 %icmp_ln1649, i6 %select_ln302, i6 0"   --->   Operation 62 'select' 'select_ln1649' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.67ns)   --->   "%icmp_ln1649_1 = icmp_sgt  i16 %p_read_3, i16 0"   --->   Operation 63 'icmp' 'icmp_ln1649_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_1)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_3, i32 9"   --->   Operation 64 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_3, i32 5"   --->   Operation 65 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_1)   --->   "%select_ln888_1 = select i1 %tmp_6, i1 %Range1_all_zeros_1, i1 %Range1_all_ones_1"   --->   Operation 66 'select' 'select_ln888_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_1)   --->   "%deleted_zeros_1 = select i1 %p_Result_13, i1 %select_ln888_1, i1 %Range1_all_zeros_1"   --->   Operation 67 'select' 'deleted_zeros_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_1 = select i1 %deleted_zeros_1, i6 %p_Val2_3, i6 63"   --->   Operation 68 'select' 'select_ln302_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_1 = select i1 %icmp_ln1649_1, i6 %select_ln302_1, i6 0"   --->   Operation 69 'select' 'select_ln1649_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.67ns)   --->   "%icmp_ln1649_2 = icmp_sgt  i16 %p_read_2, i16 0"   --->   Operation 70 'icmp' 'icmp_ln1649_2' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_2)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_2, i32 9"   --->   Operation 71 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_2)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_5, i32 5"   --->   Operation 72 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_2)   --->   "%select_ln888_2 = select i1 %tmp_10, i1 %Range1_all_zeros_2, i1 %Range1_all_ones_2"   --->   Operation 73 'select' 'select_ln888_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_2)   --->   "%deleted_zeros_2 = select i1 %p_Result_15, i1 %select_ln888_2, i1 %Range1_all_zeros_2"   --->   Operation 74 'select' 'deleted_zeros_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_2 = select i1 %deleted_zeros_2, i6 %p_Val2_5, i6 63"   --->   Operation 75 'select' 'select_ln302_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_2 = select i1 %icmp_ln1649_2, i6 %select_ln302_2, i6 0"   --->   Operation 76 'select' 'select_ln1649_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.67ns)   --->   "%icmp_ln1649_3 = icmp_sgt  i16 %p_read_1, i16 0"   --->   Operation 77 'icmp' 'icmp_ln1649_3' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_3)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_1, i32 9"   --->   Operation 78 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_3)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_7, i32 5"   --->   Operation 79 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_3)   --->   "%select_ln888_3 = select i1 %tmp_14, i1 %Range1_all_zeros_3, i1 %Range1_all_ones_3"   --->   Operation 80 'select' 'select_ln888_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_3)   --->   "%deleted_zeros_3 = select i1 %p_Result_17, i1 %select_ln888_3, i1 %Range1_all_zeros_3"   --->   Operation 81 'select' 'deleted_zeros_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_3 = select i1 %deleted_zeros_3, i6 %p_Val2_7, i6 63"   --->   Operation 82 'select' 'select_ln302_3' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_3 = select i1 %icmp_ln1649_3, i6 %select_ln302_3, i6 0"   --->   Operation 83 'select' 'select_ln1649_3' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%mrv = insertvalue i24 <undef>, i6 %select_ln1649" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 84 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i24 %mrv, i6 %select_ln1649_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 85 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i24 %mrv_1, i6 %select_ln1649_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 86 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i24 %mrv_2, i6 %select_ln1649_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 87 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i24 %mrv_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 88 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1           (read        ) [ 011]
p_read_2           (read        ) [ 011]
p_read_3           (read        ) [ 011]
p_read_4           (read        ) [ 011]
p_Val2_s           (partselect  ) [ 000]
p_Result_s         (bitselect   ) [ 000]
p_Result_10        (bitselect   ) [ 000]
trunc_ln828        (trunc       ) [ 000]
r                  (icmp        ) [ 000]
or_ln374           (or          ) [ 000]
and_ln374          (and         ) [ 000]
zext_ln377         (zext        ) [ 000]
p_Val2_1           (add         ) [ 011]
tmp_s              (partselect  ) [ 000]
Range1_all_ones    (icmp        ) [ 011]
Range1_all_zeros   (icmp        ) [ 011]
p_Val2_2           (partselect  ) [ 000]
p_Result_3         (bitselect   ) [ 000]
p_Result_12        (bitselect   ) [ 000]
trunc_ln828_1      (trunc       ) [ 000]
r_1                (icmp        ) [ 000]
or_ln374_1         (or          ) [ 000]
and_ln374_1        (and         ) [ 000]
zext_ln377_1       (zext        ) [ 000]
p_Val2_3           (add         ) [ 011]
tmp_1              (partselect  ) [ 000]
Range1_all_ones_1  (icmp        ) [ 011]
Range1_all_zeros_1 (icmp        ) [ 011]
p_Val2_4           (partselect  ) [ 000]
p_Result_6         (bitselect   ) [ 000]
p_Result_14        (bitselect   ) [ 000]
trunc_ln828_2      (trunc       ) [ 000]
r_2                (icmp        ) [ 000]
or_ln374_2         (or          ) [ 000]
and_ln374_2        (and         ) [ 000]
zext_ln377_2       (zext        ) [ 000]
p_Val2_5           (add         ) [ 011]
tmp_2              (partselect  ) [ 000]
Range1_all_ones_2  (icmp        ) [ 011]
Range1_all_zeros_2 (icmp        ) [ 011]
p_Val2_6           (partselect  ) [ 000]
p_Result_9         (bitselect   ) [ 000]
p_Result_16        (bitselect   ) [ 000]
trunc_ln828_3      (trunc       ) [ 000]
r_3                (icmp        ) [ 000]
or_ln374_3         (or          ) [ 000]
and_ln374_3        (and         ) [ 000]
zext_ln377_3       (zext        ) [ 000]
p_Val2_7           (add         ) [ 011]
tmp_3              (partselect  ) [ 000]
Range1_all_ones_3  (icmp        ) [ 011]
Range1_all_zeros_3 (icmp        ) [ 011]
specpipeline_ln40  (specpipeline) [ 000]
icmp_ln1649        (icmp        ) [ 000]
p_Result_11        (bitselect   ) [ 000]
tmp                (bitselect   ) [ 000]
select_ln888       (select      ) [ 000]
deleted_zeros      (select      ) [ 000]
select_ln302       (select      ) [ 000]
select_ln1649      (select      ) [ 000]
icmp_ln1649_1      (icmp        ) [ 000]
p_Result_13        (bitselect   ) [ 000]
tmp_6              (bitselect   ) [ 000]
select_ln888_1     (select      ) [ 000]
deleted_zeros_1    (select      ) [ 000]
select_ln302_1     (select      ) [ 000]
select_ln1649_1    (select      ) [ 000]
icmp_ln1649_2      (icmp        ) [ 000]
p_Result_15        (bitselect   ) [ 000]
tmp_10             (bitselect   ) [ 000]
select_ln888_2     (select      ) [ 000]
deleted_zeros_2    (select      ) [ 000]
select_ln302_2     (select      ) [ 000]
select_ln1649_2    (select      ) [ 000]
icmp_ln1649_3      (icmp        ) [ 000]
p_Result_17        (bitselect   ) [ 000]
tmp_14             (bitselect   ) [ 000]
select_ln888_3     (select      ) [ 000]
deleted_zeros_3    (select      ) [ 000]
select_ln302_3     (select      ) [ 000]
select_ln1649_3    (select      ) [ 000]
mrv                (insertvalue ) [ 000]
mrv_1              (insertvalue ) [ 000]
mrv_2              (insertvalue ) [ 000]
mrv_3              (insertvalue ) [ 000]
ret_ln50           (ret         ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="p_read_1_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_read_2_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_read_3_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_read_4_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_Val2_s_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="6" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="0" index="3" bw="5" slack="0"/>
<pin id="75" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_Result_s_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="0" index="2" bw="4" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_Result_10_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="0" index="2" bw="3" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="trunc_ln828_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln828/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="r_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="3" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="or_ln374_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln374/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="and_ln374_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln377_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_Val2_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_s_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="0" index="2" bw="5" slack="0"/>
<pin id="132" dir="0" index="3" bw="5" slack="0"/>
<pin id="133" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="Range1_all_ones_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="0" index="1" bw="6" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="Range1_all_zeros_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="6" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_Val2_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="0" index="3" bw="5" slack="0"/>
<pin id="155" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_Result_3_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_Result_12_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="0" index="2" bw="3" slack="0"/>
<pin id="172" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln828_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln828_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="r_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="3" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="or_ln374_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln374_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="and_ln374_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln377_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_Val2_3_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="0" index="2" bw="5" slack="0"/>
<pin id="212" dir="0" index="3" bw="5" slack="0"/>
<pin id="213" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="Range1_all_ones_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="0" index="1" bw="6" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="Range1_all_zeros_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="0" index="1" bw="6" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_Val2_4_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="0" index="2" bw="4" slack="0"/>
<pin id="234" dir="0" index="3" bw="5" slack="0"/>
<pin id="235" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_Result_6_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="0" index="2" bw="4" slack="0"/>
<pin id="244" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_Result_14_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="0" index="2" bw="3" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="trunc_ln828_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln828_2/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="r_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="0" index="1" bw="3" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_2/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="or_ln374_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln374_2/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="and_ln374_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374_2/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln377_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377_2/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_Val2_5_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="0" index="2" bw="5" slack="0"/>
<pin id="292" dir="0" index="3" bw="5" slack="0"/>
<pin id="293" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="Range1_all_ones_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="0"/>
<pin id="300" dir="0" index="1" bw="6" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_2/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="Range1_all_zeros_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="6" slack="0"/>
<pin id="306" dir="0" index="1" bw="6" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_2/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_Val2_6_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="0"/>
<pin id="313" dir="0" index="2" bw="4" slack="0"/>
<pin id="314" dir="0" index="3" bw="5" slack="0"/>
<pin id="315" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_6/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_Result_9_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="0" index="2" bw="4" slack="0"/>
<pin id="324" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_Result_16_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="0"/>
<pin id="331" dir="0" index="2" bw="3" slack="0"/>
<pin id="332" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln828_3_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln828_3/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="r_3_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="0"/>
<pin id="342" dir="0" index="1" bw="3" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_3/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="or_ln374_3_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln374_3/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="and_ln374_3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln374_3/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln377_3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377_3/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_Val2_7_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_3_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="0"/>
<pin id="370" dir="0" index="1" bw="16" slack="0"/>
<pin id="371" dir="0" index="2" bw="5" slack="0"/>
<pin id="372" dir="0" index="3" bw="5" slack="0"/>
<pin id="373" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="Range1_all_ones_3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="0" index="1" bw="6" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_3/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="Range1_all_zeros_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="0" index="1" bw="6" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_3/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln1649_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="1"/>
<pin id="392" dir="0" index="1" bw="16" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_Result_11_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="16" slack="1"/>
<pin id="398" dir="0" index="2" bw="5" slack="0"/>
<pin id="399" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="6" slack="1"/>
<pin id="405" dir="0" index="2" bw="4" slack="0"/>
<pin id="406" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln888_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="1"/>
<pin id="412" dir="0" index="2" bw="1" slack="1"/>
<pin id="413" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln888/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="deleted_zeros_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="1"/>
<pin id="419" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="select_ln302_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="6" slack="1"/>
<pin id="425" dir="0" index="2" bw="6" slack="0"/>
<pin id="426" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="select_ln1649_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="6" slack="0"/>
<pin id="432" dir="0" index="2" bw="6" slack="0"/>
<pin id="433" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1649/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln1649_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="1"/>
<pin id="439" dir="0" index="1" bw="16" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649_1/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_Result_13_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="16" slack="1"/>
<pin id="445" dir="0" index="2" bw="5" slack="0"/>
<pin id="446" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_6_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="6" slack="1"/>
<pin id="452" dir="0" index="2" bw="4" slack="0"/>
<pin id="453" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="select_ln888_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="1"/>
<pin id="459" dir="0" index="2" bw="1" slack="1"/>
<pin id="460" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln888_1/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="deleted_zeros_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="1"/>
<pin id="466" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_1/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln302_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="6" slack="1"/>
<pin id="472" dir="0" index="2" bw="6" slack="0"/>
<pin id="473" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302_1/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="select_ln1649_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="6" slack="0"/>
<pin id="479" dir="0" index="2" bw="6" slack="0"/>
<pin id="480" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1649_1/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln1649_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="1"/>
<pin id="486" dir="0" index="1" bw="16" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649_2/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_Result_15_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="16" slack="1"/>
<pin id="492" dir="0" index="2" bw="5" slack="0"/>
<pin id="493" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_10_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="6" slack="1"/>
<pin id="499" dir="0" index="2" bw="4" slack="0"/>
<pin id="500" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="select_ln888_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="1"/>
<pin id="506" dir="0" index="2" bw="1" slack="1"/>
<pin id="507" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln888_2/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="deleted_zeros_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="1" slack="1"/>
<pin id="513" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_2/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="select_ln302_2_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="6" slack="1"/>
<pin id="519" dir="0" index="2" bw="6" slack="0"/>
<pin id="520" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302_2/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="select_ln1649_2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="6" slack="0"/>
<pin id="526" dir="0" index="2" bw="6" slack="0"/>
<pin id="527" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1649_2/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln1649_3_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="1"/>
<pin id="533" dir="0" index="1" bw="16" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649_3/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="p_Result_17_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="16" slack="1"/>
<pin id="539" dir="0" index="2" bw="5" slack="0"/>
<pin id="540" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_14_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="6" slack="1"/>
<pin id="546" dir="0" index="2" bw="4" slack="0"/>
<pin id="547" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln888_3_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="1"/>
<pin id="553" dir="0" index="2" bw="1" slack="1"/>
<pin id="554" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln888_3/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="deleted_zeros_3_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="0" index="2" bw="1" slack="1"/>
<pin id="560" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_3/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="select_ln302_3_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="6" slack="1"/>
<pin id="566" dir="0" index="2" bw="6" slack="0"/>
<pin id="567" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302_3/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="select_ln1649_3_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="6" slack="0"/>
<pin id="573" dir="0" index="2" bw="6" slack="0"/>
<pin id="574" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1649_3/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="mrv_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="24" slack="0"/>
<pin id="580" dir="0" index="1" bw="6" slack="0"/>
<pin id="581" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="mrv_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="24" slack="0"/>
<pin id="586" dir="0" index="1" bw="6" slack="0"/>
<pin id="587" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="mrv_2_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="24" slack="0"/>
<pin id="592" dir="0" index="1" bw="6" slack="0"/>
<pin id="593" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="mrv_3_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="24" slack="0"/>
<pin id="598" dir="0" index="1" bw="6" slack="0"/>
<pin id="599" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="602" class="1005" name="p_read_1_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="16" slack="1"/>
<pin id="604" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="608" class="1005" name="p_read_2_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="16" slack="1"/>
<pin id="610" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="614" class="1005" name="p_read_3_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="16" slack="1"/>
<pin id="616" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="620" class="1005" name="p_read_4_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="16" slack="1"/>
<pin id="622" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="626" class="1005" name="p_Val2_1_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="6" slack="1"/>
<pin id="628" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="632" class="1005" name="Range1_all_ones_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="1"/>
<pin id="634" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones "/>
</bind>
</comp>

<comp id="637" class="1005" name="Range1_all_zeros_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="1"/>
<pin id="639" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros "/>
</bind>
</comp>

<comp id="643" class="1005" name="p_Val2_3_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="6" slack="1"/>
<pin id="645" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="649" class="1005" name="Range1_all_ones_1_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="1"/>
<pin id="651" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_1 "/>
</bind>
</comp>

<comp id="654" class="1005" name="Range1_all_zeros_1_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="1"/>
<pin id="656" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_1 "/>
</bind>
</comp>

<comp id="660" class="1005" name="p_Val2_5_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="6" slack="1"/>
<pin id="662" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="666" class="1005" name="Range1_all_ones_2_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="1"/>
<pin id="668" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_2 "/>
</bind>
</comp>

<comp id="671" class="1005" name="Range1_all_zeros_2_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="1"/>
<pin id="673" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_2 "/>
</bind>
</comp>

<comp id="677" class="1005" name="p_Val2_7_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="6" slack="1"/>
<pin id="679" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="683" class="1005" name="Range1_all_ones_3_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="1"/>
<pin id="685" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_3 "/>
</bind>
</comp>

<comp id="688" class="1005" name="Range1_all_zeros_3_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="1"/>
<pin id="690" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="64" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="64" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="64" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="99"><net_src comp="64" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="80" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="100" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="106" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="88" pin="3"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="70" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="118" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="64" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="142"><net_src comp="128" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="128" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="58" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="58" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="58" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="58" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="160" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="180" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="168" pin="3"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="150" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="198" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="10" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="58" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="222"><net_src comp="208" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="208" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="52" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="12" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="245"><net_src comp="16" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="52" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="12" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="52" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="52" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="20" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="240" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="260" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="248" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="230" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="10" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="52" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="22" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="24" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="302"><net_src comp="288" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="26" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="288" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="28" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="10" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="46" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="12" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="14" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="325"><net_src comp="16" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="46" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="12" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="333"><net_src comp="16" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="46" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="18" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="46" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="20" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="320" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="340" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="328" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="310" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="10" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="46" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="22" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="24" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="382"><net_src comp="368" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="26" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="368" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="28" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="38" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="16" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="14" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="407"><net_src comp="40" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="42" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="414"><net_src comp="402" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="420"><net_src comp="395" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="409" pin="3"/><net_sink comp="415" pin=1"/></net>

<net id="427"><net_src comp="415" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="26" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="390" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="422" pin="3"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="28" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="441"><net_src comp="38" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="16" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="14" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="40" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="42" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="461"><net_src comp="449" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="467"><net_src comp="442" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="456" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="474"><net_src comp="462" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="26" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="481"><net_src comp="437" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="469" pin="3"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="28" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="38" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="16" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="14" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="501"><net_src comp="40" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="42" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="508"><net_src comp="496" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="514"><net_src comp="489" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="503" pin="3"/><net_sink comp="509" pin=1"/></net>

<net id="521"><net_src comp="509" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="26" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="528"><net_src comp="484" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="516" pin="3"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="28" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="535"><net_src comp="38" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="16" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="14" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="548"><net_src comp="40" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="42" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="555"><net_src comp="543" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="561"><net_src comp="536" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="550" pin="3"/><net_sink comp="556" pin=1"/></net>

<net id="568"><net_src comp="556" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="26" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="575"><net_src comp="531" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="563" pin="3"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="28" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="582"><net_src comp="44" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="429" pin="3"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="578" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="476" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="584" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="523" pin="3"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="570" pin="3"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="46" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="611"><net_src comp="52" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="617"><net_src comp="58" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="623"><net_src comp="64" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="629"><net_src comp="122" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="635"><net_src comp="138" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="640"><net_src comp="144" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="646"><net_src comp="202" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="652"><net_src comp="218" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="657"><net_src comp="224" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="663"><net_src comp="282" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="669"><net_src comp="298" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="674"><net_src comp="304" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="680"><net_src comp="362" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="686"><net_src comp="378" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="691"><net_src comp="384" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="556" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
	Port: p_read2 | {}
	Port: p_read3 | {}
 - Input state : 
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config4> : p_read | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config4> : p_read1 | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config4> : p_read2 | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config4> : p_read3 | {1 }
  - Chain level:
	State 1
		r : 1
		or_ln374 : 2
		and_ln374 : 2
		zext_ln377 : 2
		p_Val2_1 : 3
		Range1_all_ones : 1
		Range1_all_zeros : 1
		r_1 : 1
		or_ln374_1 : 2
		and_ln374_1 : 2
		zext_ln377_1 : 2
		p_Val2_3 : 3
		Range1_all_ones_1 : 1
		Range1_all_zeros_1 : 1
		r_2 : 1
		or_ln374_2 : 2
		and_ln374_2 : 2
		zext_ln377_2 : 2
		p_Val2_5 : 3
		Range1_all_ones_2 : 1
		Range1_all_zeros_2 : 1
		r_3 : 1
		or_ln374_3 : 2
		and_ln374_3 : 2
		zext_ln377_3 : 2
		p_Val2_7 : 3
		Range1_all_ones_3 : 1
		Range1_all_zeros_3 : 1
	State 2
		select_ln888 : 1
		deleted_zeros : 2
		select_ln302 : 3
		select_ln1649 : 4
		select_ln888_1 : 1
		deleted_zeros_1 : 2
		select_ln302_1 : 3
		select_ln1649_1 : 4
		select_ln888_2 : 1
		deleted_zeros_2 : 2
		select_ln302_2 : 3
		select_ln1649_2 : 4
		select_ln888_3 : 1
		deleted_zeros_3 : 2
		select_ln302_3 : 3
		select_ln1649_3 : 4
		mrv : 5
		mrv_1 : 6
		mrv_2 : 7
		mrv_3 : 8
		ret_ln50 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |          r_fu_100         |    0    |    8    |
|          |   Range1_all_ones_fu_138  |    0    |    10   |
|          |  Range1_all_zeros_fu_144  |    0    |    10   |
|          |         r_1_fu_180        |    0    |    8    |
|          |  Range1_all_ones_1_fu_218 |    0    |    10   |
|          | Range1_all_zeros_1_fu_224 |    0    |    10   |
|          |         r_2_fu_260        |    0    |    8    |
|   icmp   |  Range1_all_ones_2_fu_298 |    0    |    10   |
|          | Range1_all_zeros_2_fu_304 |    0    |    10   |
|          |         r_3_fu_340        |    0    |    8    |
|          |  Range1_all_ones_3_fu_378 |    0    |    10   |
|          | Range1_all_zeros_3_fu_384 |    0    |    10   |
|          |     icmp_ln1649_fu_390    |    0    |    13   |
|          |    icmp_ln1649_1_fu_437   |    0    |    13   |
|          |    icmp_ln1649_2_fu_484   |    0    |    13   |
|          |    icmp_ln1649_3_fu_531   |    0    |    13   |
|----------|---------------------------|---------|---------|
|          |    select_ln888_fu_409    |    0    |    2    |
|          |    deleted_zeros_fu_415   |    0    |    2    |
|          |    select_ln302_fu_422    |    0    |    6    |
|          |    select_ln1649_fu_429   |    0    |    6    |
|          |   select_ln888_1_fu_456   |    0    |    2    |
|          |   deleted_zeros_1_fu_462  |    0    |    2    |
|          |   select_ln302_1_fu_469   |    0    |    6    |
|  select  |   select_ln1649_1_fu_476  |    0    |    6    |
|          |   select_ln888_2_fu_503   |    0    |    2    |
|          |   deleted_zeros_2_fu_509  |    0    |    2    |
|          |   select_ln302_2_fu_516   |    0    |    6    |
|          |   select_ln1649_2_fu_523  |    0    |    6    |
|          |   select_ln888_3_fu_550   |    0    |    2    |
|          |   deleted_zeros_3_fu_556  |    0    |    2    |
|          |   select_ln302_3_fu_563   |    0    |    6    |
|          |   select_ln1649_3_fu_570  |    0    |    6    |
|----------|---------------------------|---------|---------|
|          |      p_Val2_1_fu_122      |    0    |    13   |
|    add   |      p_Val2_3_fu_202      |    0    |    13   |
|          |      p_Val2_5_fu_282      |    0    |    13   |
|          |      p_Val2_7_fu_362      |    0    |    13   |
|----------|---------------------------|---------|---------|
|          |      or_ln374_fu_106      |    0    |    2    |
|    or    |     or_ln374_1_fu_186     |    0    |    2    |
|          |     or_ln374_2_fu_266     |    0    |    2    |
|          |     or_ln374_3_fu_346     |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |      and_ln374_fu_112     |    0    |    2    |
|    and   |     and_ln374_1_fu_192    |    0    |    2    |
|          |     and_ln374_2_fu_272    |    0    |    2    |
|          |     and_ln374_3_fu_352    |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |    p_read_1_read_fu_46    |    0    |    0    |
|   read   |    p_read_2_read_fu_52    |    0    |    0    |
|          |    p_read_3_read_fu_58    |    0    |    0    |
|          |    p_read_4_read_fu_64    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       p_Val2_s_fu_70      |    0    |    0    |
|          |        tmp_s_fu_128       |    0    |    0    |
|          |      p_Val2_2_fu_150      |    0    |    0    |
|partselect|        tmp_1_fu_208       |    0    |    0    |
|          |      p_Val2_4_fu_230      |    0    |    0    |
|          |        tmp_2_fu_288       |    0    |    0    |
|          |      p_Val2_6_fu_310      |    0    |    0    |
|          |        tmp_3_fu_368       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      p_Result_s_fu_80     |    0    |    0    |
|          |     p_Result_10_fu_88     |    0    |    0    |
|          |     p_Result_3_fu_160     |    0    |    0    |
|          |     p_Result_12_fu_168    |    0    |    0    |
|          |     p_Result_6_fu_240     |    0    |    0    |
|          |     p_Result_14_fu_248    |    0    |    0    |
|          |     p_Result_9_fu_320     |    0    |    0    |
| bitselect|     p_Result_16_fu_328    |    0    |    0    |
|          |     p_Result_11_fu_395    |    0    |    0    |
|          |         tmp_fu_402        |    0    |    0    |
|          |     p_Result_13_fu_442    |    0    |    0    |
|          |        tmp_6_fu_449       |    0    |    0    |
|          |     p_Result_15_fu_489    |    0    |    0    |
|          |       tmp_10_fu_496       |    0    |    0    |
|          |     p_Result_17_fu_536    |    0    |    0    |
|          |       tmp_14_fu_543       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln828_fu_96     |    0    |    0    |
|   trunc  |    trunc_ln828_1_fu_176   |    0    |    0    |
|          |    trunc_ln828_2_fu_256   |    0    |    0    |
|          |    trunc_ln828_3_fu_336   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln377_fu_118     |    0    |    0    |
|   zext   |    zext_ln377_1_fu_198    |    0    |    0    |
|          |    zext_ln377_2_fu_278    |    0    |    0    |
|          |    zext_ln377_3_fu_358    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         mrv_fu_578        |    0    |    0    |
|insertvalue|        mrv_1_fu_584       |    0    |    0    |
|          |        mrv_2_fu_590       |    0    |    0    |
|          |        mrv_3_fu_596       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   296   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| Range1_all_ones_1_reg_649|    1   |
| Range1_all_ones_2_reg_666|    1   |
| Range1_all_ones_3_reg_683|    1   |
|  Range1_all_ones_reg_632 |    1   |
|Range1_all_zeros_1_reg_654|    1   |
|Range1_all_zeros_2_reg_671|    1   |
|Range1_all_zeros_3_reg_688|    1   |
| Range1_all_zeros_reg_637 |    1   |
|     p_Val2_1_reg_626     |    6   |
|     p_Val2_3_reg_643     |    6   |
|     p_Val2_5_reg_660     |    6   |
|     p_Val2_7_reg_677     |    6   |
|     p_read_1_reg_602     |   16   |
|     p_read_2_reg_608     |   16   |
|     p_read_3_reg_614     |   16   |
|     p_read_4_reg_620     |   16   |
+--------------------------+--------+
|           Total          |   96   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   296  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   96   |    -   |
+-----------+--------+--------+
|   Total   |   96   |   296  |
+-----------+--------+--------+
