# Reading pref.tcl
pwd
# C:/Users/jonas/OneDrive/Projects/ModelRailway/genericIOSatellite/FPGA
cd genericIOSateliteRTLSim
do genericIOSateliteRTLSim.mdo
# Loading project genericIOSateliteRTLSim
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:56:08 on Nov 19,2021
# vlog -reportprogress 300 "+incdir+C:/Users/jonas/OneDrive/Projects/ModelRailway/genericIOSatellite/FPGA" -work work C:/Users/jonas/OneDrive/Projects/ModelRailway/genericIOSatellite/FPGA/genericIOSatelite_TB.v 
# -- Compiling module PROBE
# -- Compiling module pulse
# -- Compiling module pwm
# -- Compiling module latchReg
# -- Compiling module shiftReg
# -- Compiling module ws2811Decoder
# -- Compiling module ws2811Encoder
# -- Compiling module crc4
# -- Compiling module actuatorPin
# -- Compiling module actuators
# -- Compiling module sensors
# -- Compiling module logictop
# -- Compiling module sysClkGen
# -- Compiling module designtop
# -- Compiling module genericIOSatelite_TB
# 
# Top level modules:
# 	genericIOSatelite_TB
# End time: 20:56:08 on Nov 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:56:08 on Nov 19,2021
# vlog -reportprogress 300 "+incdir+C:/Users/jonas/OneDrive/Projects/ModelRailway/genericIOSatellite/FPGA" -work work C:/Users/jonas/OneDrive/Projects/ModelRailway/genericIOSatellite/FPGA/genericIOSatelite.v 
# -- Compiling module pulse
# -- Compiling module pwm
# -- Compiling module latchReg
# -- Compiling module shiftReg
# -- Compiling module ws2811Decoder
# -- Compiling module ws2811Encoder
# -- Compiling module crc4
# -- Compiling module actuatorPin
# -- Compiling module actuators
# -- Compiling module sensors
# -- Compiling module logictop
# -- Compiling module sysClkGen
# -- Compiling module designtop
# 
# Top level modules:
# 	designtop
# End time: 20:56:08 on Nov 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo2 genericIOSatelite_TB 
# Start time: 20:56:08 on Nov 19,2021
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.genericIOSatelite_TB
# Loading ovi_machxo2.OSCH
# Loading work.crc4
# Loading work.ws2811Encoder
# Loading work.designtop
# Loading work.sysClkGen
# Loading work.logictop
# Loading work.ws2811Decoder
# Loading work.actuators
# Loading work.shiftReg
# Loading work.actuatorPin
# Loading work.pwm
# Loading work.pulse
# Loading work.sensors
# Loading work.latchReg
# Loading work.PROBE
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT0'.  Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /genericIOSatelite_TB/DUT0 File: C:/Users/jonas/OneDrive/Projects/ModelRailway/genericIOSatellite/FPGA/genericIOSatelite_TB.v Line: 50
# ** Warning: (vsim-3722) C:/Users/jonas/OneDrive/Projects/ModelRailway/genericIOSatellite/FPGA/genericIOSatelite_TB.v(50): [TFMPC] - Missing connection for port 'active'.
# ** Warning: (vsim-3722) C:/Users/jonas/OneDrive/Projects/ModelRailway/genericIOSatellite/FPGA/genericIOSatelite_TB.v(50): [TFMPC] - Missing connection for port 'err'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT1'.  Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /genericIOSatelite_TB/DUT1 File: C:/Users/jonas/OneDrive/Projects/ModelRailway/genericIOSatellite/FPGA/genericIOSatelite_TB.v Line: 51
# ** Warning: (vsim-3722) C:/Users/jonas/OneDrive/Projects/ModelRailway/genericIOSatellite/FPGA/genericIOSatelite_TB.v(51): [TFMPC] - Missing connection for port 'active'.
# ** Warning: (vsim-3722) C:/Users/jonas/OneDrive/Projects/ModelRailway/genericIOSatellite/FPGA/genericIOSatelite_TB.v(51): [TFMPC] - Missing connection for port 'err'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT2'.  Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /genericIOSatelite_TB/DUT2 File: C:/Users/jonas/OneDrive/Projects/ModelRailway/genericIOSatellite/FPGA/genericIOSatelite_TB.v Line: 52
# ** Warning: (vsim-3722) C:/Users/jonas/OneDrive/Projects/ModelRailway/genericIOSatellite/FPGA/genericIOSatelite_TB.v(52): [TFMPC] - Missing connection for port 'active'.
# ** Warning: (vsim-3722) C:/Users/jonas/OneDrive/Projects/ModelRailway/genericIOSatellite/FPGA/genericIOSatelite_TB.v(52): [TFMPC] - Missing connection for port 'err'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (192) does not match connection size (32) for port 'parallelInput'. The port definition is at: C:/Users/jonas/OneDrive/Projects/ModelRailway/genericIOSatellite/FPGA/shiftReg/shiftReg.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /genericIOSatelite_TB/serialOutCheckReg File: C:/Users/jonas/OneDrive/Projects/ModelRailway/genericIOSatellite/FPGA/genericIOSatelite_TB.v Line: 54
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# genericIOSatelite_TB: INFO: Initializing top level simulation
# Send buffer: 0000000000000000000100000001000000010000000100000000000000000000 (0x0000101010100000)
# genericIOSatelite_TB: INFO: Injecting ws2811 bitstream: 000000000000000100000001000000010000000100000000000000000000 (0x0000101010100000) + CRC4: xxxx (0xx)
# Send buffer: 0000000000000000000100000001000000010000000100000000000000000000 (0x0000101010100000)
# genericIOSatelite_TB: INFO: Injecting ws2811 bitstream: 000000000000000100000001000000010000000100000000000000000000 (0x0000101010100000) + CRC4: 0001 (0x1)
# Send buffer: 0000000000000000000100000001000000010000000100000000000000000000 (0x0000101010100000)
# genericIOSatelite_TB: INFO: Injecting ws2811 bitstream: 000000000000000100000001000000010000000100000000000000000000 (0x0000101010100000) + CRC4: 0001 (0x1)
# Send buffer: 0000000000000001000000010000000100000001000010001110101000000000 (0x000101010108ea00)
# genericIOSatelite_TB: INFO: Injecting ws2811 bitstream: 000000000001000000010000000100000001000010001110101000000000 (0x000101010108ea00) + CRC4: 0101 (0x5)
# Send buffer: 0000000000000001000000010000000100000001000010001110101000000000 (0x000101010108ea00)
# genericIOSatelite_TB: INFO: Injecting ws2811 bitstream: 000000000001000000010000000100000001000010001110101000000000 (0x000101010108ea00) + CRC4: 0101 (0x5)
# Send buffer: 0000000000000001000000010000000100000001000010001110101000000000 (0x000101010108ea00)
# genericIOSatelite_TB: INFO: Injecting ws2811 bitstream: 000000000001000000010000000100000001000010001110101000000000 (0x000101010108ea00) + CRC4: 0101 (0x5)
# Send buffer: 0000000000000000000100000001000000010000000100000000000000000000 (0x0000101010100000)
# genericIOSatelite_TB: INFO: Injecting ws2811 bitstream: 000000000000000100000001000000010000000100000000000000000000 (0x0000101010100000) + CRC4: 0001 (0x1)
# Send buffer: 0000000000000000000100000001000000010000000100000000000000000000 (0x0000101010100000)
# genericIOSatelite_TB: INFO: Injecting ws2811 bitstream: 000000000000000100000001000000010000000100000000000000000000 (0x0000101010100000) + CRC4: 0001 (0x1)
# Send buffer: 0000000000000000000100000001000000010000000100000000000000000000 (0x0000101010100000)
# genericIOSatelite_TB: INFO: Injecting ws2811 bitstream: 000000000000000100000001000000010000000100000000000000000000 (0x0000101010100000) + CRC4: 0001 (0x1)
# genericIOSatelite_TB: INFO: Running testcase-0 (TC-1A), Sweeping sensor input and verifying serial output
# genericIOSatelite_TB: INFO: New TC-0 itteration, sweep:   0
# Send buffer: 0000000000000000000000000000000000000000000000000000100000000000 (0x0000000000000800)
# genericIOSatelite_TB: INFO: Injecting ws2811 bitstream: 000000000000000000000000000000000000000000000000100000000000 (0x0000000000000800) + CRC4: 0001 (0x1)
# Send buffer: 0000000000000000000000000000000000000000000000000000100000000000 (0x0000000000000800)
# genericIOSatelite_TB: INFO: Injecting ws2811 bitstream: 000000000000000000000000000000000000000000000000100000000000 (0x0000000000000800) + CRC4: 0001 (0x1)
# Send buffer: 0000000000000000000000000000000000000000000000000000100000000000 (0x0000000000000800)
# genericIOSatelite_TB: INFO: Injecting ws2811 bitstream: 000000000000000000000000000000000000000000000000100000000000 (0x0000000000000800) + CRC4: 0001 (0x1)
# genericIOSatelite_TB: INFO: OutCheck Reg:      96156582933903547091161061114759788493404148512849951, 0x0001010101000002000101010100001f000101010100001f
# genericIOSatelite_TB - TC-0: PASS: Sensor data:   0 for satelite           0 was as expected  PASS: Sensor data:   0 for satelite           1 was as expected  PASS: Sensor data:   0 for satelite           2 was as expected  
# genericIOSatelite_TB - TC-0: TX CRC error detected - stopping...
# ** Note: $stop    : C:/Users/jonas/OneDrive/Projects/ModelRailway/genericIOSatellite/FPGA/genericIOSatelite_TB.v(135)
#    Time: 24110250 ns  Iteration: 0  Instance: /genericIOSatelite_TB
# Break in Module genericIOSatelite_TB at C:/Users/jonas/OneDrive/Projects/ModelRailway/genericIOSatellite/FPGA/genericIOSatelite_TB.v line 135
