library ieee;

use IEEE.std_logic_1164.all;

use IEEE.numeric_std.all;



entity mux_reg_select is

port(

MUX_RS_en: in std_logic:= '0';

MUX_RS_in1: in std_logic_vector(4 downto 0) := (others=>'0');

MUX_RS_in2: in std_logic_vector(4 downto 0) := (others=>'0');

MUX_RS_out: out std_logic_vector(4 downto 0) := (others=>'0')

);

end mux_reg_select;



architecture Behavioral of mux_reg_select is

begin

  MUX_RS_out <= MUX_RS_in1 when MUX_RS_en = '0' else

MUX_RS_in2 when MUX_RS_en= '1' else

       (others=>'0');

end Behavioral;

