

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline          1536:256:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    1 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
ESHA: SIMD Width was found to be : 32
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
ESHA_CHANGED: in shader config simd is  32 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
59223c5836e436fa179bac05233b3051  /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/NQU
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=nqueen.cu
self exe links to: /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/NQU
Running md5sum using "md5sum /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/NQU "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/NQU > _cuobjdump_complete_output_yvvoSy"
Parsing file _cuobjdump_complete_output_yvvoSy
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: nqueen.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: nqueen.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: nqueen.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: nqueen.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i : hostFun 0x0x403b20, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65604_39_non_const_sum44" from 0x0 to 0x180 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65599_39_non_const_mask428" from 0x180 to 0x1080 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65601_39_non_const_r_mask4268" from 0x1080 to 0x1f80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65600_39_non_const_l_mask8108" from 0x1f80 to 0x2e80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65602_39_non_const_m11948" from 0x2e80 to 0x3d80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x058 (_1.ptx:81) @%p1 bra $Lt_0_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x328 (_1.ptx:198) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x198 (_1.ptx:127) @%p2 bra $Lt_0_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b0 (_1.ptx:131) bra.uni $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1f8 (_1.ptx:143) @%p3 bra $Lt_0_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x218 (_1.ptx:147) @%p4 bra $Lt_0_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x238 (_1.ptx:153) bra.uni $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (_1.ptx:179) bra.uni $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x300 (_1.ptx:188) @%p5 bra $Lt_0_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:190) st.shared.u32 [%rd4+0], %r16;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x310 (_1.ptx:191) bra.uni $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x328 (_1.ptx:198) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x340 (_1.ptx:201) @!%p6 bra $Lt_0_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (_1.ptx:208) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x370 (_1.ptx:209) @!%p6 bra $Lt_0_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x398 (_1.ptx:216) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3b0 (_1.ptx:219) @%p7 bra $Lt_0_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3f0 (_1.ptx:229) @%p8 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (_1.ptx:236) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x430 (_1.ptx:239) @%p9 bra $Lt_0_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x458 (_1.ptx:246) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x470 (_1.ptx:249) @%p10 bra $Lt_0_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:256) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4b0 (_1.ptx:259) @%p11 bra $Lt_0_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (_1.ptx:266) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x4f0 (_1.ptx:269) @%p12 bra $Lt_0_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x528 (_1.ptx:279) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_R6pDPw"
Running: cat _ptx_R6pDPw | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_C0UTMu
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_C0UTMu --output-file  /dev/null 2> _ptx_R6pDPwinfo"
GPGPU-Sim PTX: Kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' : regs=15, lmem=0, smem=15744, cmem=76
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_R6pDPw _ptx2_C0UTMu _ptx_R6pDPwinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Usage: ../bin/release/NQU [-c|-g] n steps
  -c: CPU only
  -g: GPU only
  n: n-queen
  steps: step for GPU
Default to 8 queen
CUDA initialized.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
CPU: 11 queen = 2680  time = 1.507000 msec
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
256 96

GPGPU-Sim PTX: cudaLaunch for 0x0x403b20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' to stream 0, gridDim= (256,1,1) blockDim = (96,1,1) 
kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: shmem
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 38880 (ipc=77.8) sim_rate=38880 (inst/sec) elapsed = 0:0:00:01 / Wed May 13 09:55:42 2015
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 90249 (ipc=90.2) sim_rate=45124 (inst/sec) elapsed = 0:0:00:02 / Wed May 13 09:55:43 2015
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(16,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 131020 (ipc=87.3) sim_rate=43673 (inst/sec) elapsed = 0:0:00:03 / Wed May 13 09:55:44 2015
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(23,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 199569 (ipc=99.8) sim_rate=49892 (inst/sec) elapsed = 0:0:00:04 / Wed May 13 09:55:45 2015
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2465,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2466,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2481,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2482,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2483,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2484,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2485,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2486,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2487,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2488,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2489,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2490,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2491,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2492,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2493,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2494,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2495,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2496,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2497,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2498,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2499,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2500,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2501,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2502,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2503,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2504,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2505,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2506,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2507,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2508,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2509,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2510,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2511,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2512,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2513,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2514,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2515,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2516,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2517,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2518,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2519,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2520,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2521,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2522,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2523,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2524,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2525,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2526,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2527,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2528,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2529,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2530,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2531,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2532,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2533,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2534,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2535,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2536,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2537,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2538,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2539,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2540,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2541,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2542,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2543,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2544,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2545,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2546,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2547,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2548,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2549,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2550,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2551,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2552,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2553,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2554,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2555,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2556,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2557,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2558,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2559,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2560,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2588,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2589,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2595,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2596,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2598,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2599,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(69,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(55,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2983,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2984,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 409553 (ipc=136.5) sim_rate=58507 (inst/sec) elapsed = 0:0:00:07 / Wed May 13 09:55:48 2015
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3002,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3003,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3005,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3006,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3008,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3009,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3011,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3012,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3014,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3015,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3017,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3018,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3020,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3021,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3023,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3024,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3026,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3027,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3029,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3030,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3032,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3033,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3035,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3036,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3038,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3039,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3041,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3042,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3044,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3045,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3047,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3048,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3050,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3051,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3053,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3054,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3155,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3156,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3172,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3173,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3174,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3175,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3176,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3177,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3178,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3179,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3180,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3181,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3182,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3183,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3184,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3185,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3186,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3187,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3188,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3189,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3190,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3191,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3192,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3193,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3194,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3195,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3196,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3197,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3198,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3199,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3201,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3202,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3202,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3203,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3204,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3205,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3206,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3207,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3208,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3209,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3210,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3211,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3212,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3213,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3214,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3215,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3216,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3217,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3218,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3219,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(96,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(117,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 596543 (ipc=170.4) sim_rate=59654 (inst/sec) elapsed = 0:0:00:10 / Wed May 13 09:55:51 2015
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3508,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3509,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3524,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3525,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3528,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3529,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3531,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3532,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3534,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3535,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3537,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3538,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3540,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3541,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3650,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3651,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3666,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3667,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3668,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3669,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3670,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3671,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3672,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3673,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3674,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3675,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3676,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3677,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3678,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3679,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3680,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3681,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3682,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3683,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3684,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3685,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3686,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3687,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3688,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3689,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3695,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3696,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3788,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3789,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3790,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3791,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3792,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3793,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3794,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3795,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3796,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3797,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3798,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3799,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3800,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3801,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3802,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3803,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3804,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3805,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3806,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3807,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3808,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3809,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3810,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3811,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3812,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3813,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3814,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3815,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3816,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3817,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3818,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3819,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3820,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3821,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(169,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3822,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3823,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3852,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3853,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3869,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3870,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3872,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3873,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3874,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3875,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3876,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3877,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 769048 (ipc=192.3) sim_rate=59157 (inst/sec) elapsed = 0:0:00:13 / Wed May 13 09:55:54 2015
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4026,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4027,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(168,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4041,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4042,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4048,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4049,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4051,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4052,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4054,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4055,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4061,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4062,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4074,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4075,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4173,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4174,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4177,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4178,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4185,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4186,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4188,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4189,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4191,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4192,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4194,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4195,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4197,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4198,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4200,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4201,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4203,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4204,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4208,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4209,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4211,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4212,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4214,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4215,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4217,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4218,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4223,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4224,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4309,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4310,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4312,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4313,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4315,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4316,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4318,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4319,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4321,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4322,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4324,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4325,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(198,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4434,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4435,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4450,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4451,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4452,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4453,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4454,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4455,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4456,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4457,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4458,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4459,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4460,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4461,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4462,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4463,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4464,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4465,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4466,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4467,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4468,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4469,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4470,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4471,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4472,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4473,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4474,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4475,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4476,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4477,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4478,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4479,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4480,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4481,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 938899 (ipc=208.6) sim_rate=62593 (inst/sec) elapsed = 0:0:00:15 / Wed May 13 09:55:56 2015
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4577,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4578,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4579,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4580,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4581,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4582,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4583,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4584,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4585,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4586,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(225,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4593,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4594,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4605,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4606,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4686,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4687,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4695,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4696,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4699,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4700,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4702,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4703,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4710,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4711,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4713,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4714,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4716,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4717,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4719,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4720,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4834,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4835,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4850,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4851,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4852,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4853,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4854,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4855,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4856,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4857,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4858,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4859,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4860,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4861,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4862,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4863,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4864,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4865,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4866,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4867,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(220,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4868,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4869,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4870,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4871,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4947,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4948,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4974,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4975,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4977,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4978,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4980,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4981,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4983,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4984,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4986,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4987,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4989,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4990,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4992,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4993,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4995,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4998,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1121106 (ipc=224.2) sim_rate=62283 (inst/sec) elapsed = 0:0:00:18 / Wed May 13 09:55:59 2015
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5001,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5004,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5008,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5010,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5013,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5016,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5019,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5091,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5096,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5105,0), 1 CTAs running
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(238,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5209,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5225,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5227,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5229,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5231,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5233,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5235,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5237,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5239,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5241,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5243,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5245,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5357,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5370,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5373,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5376,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5379,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5382,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5385,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5388,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5391,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5394,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5397,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5400,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5465,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5487,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5490,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5493,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5496,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1191206 (ipc=216.6) sim_rate=62695 (inst/sec) elapsed = 0:0:00:19 / Wed May 13 09:56:00 2015
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5507,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5510,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1197151 (ipc=171.0) sim_rate=59857 (inst/sec) elapsed = 0:0:00:20 / Wed May 13 09:56:01 2015
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 1212277 (ipc=110.2) sim_rate=57727 (inst/sec) elapsed = 0:0:00:21 / Wed May 13 09:56:02 2015
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 1225873 (ipc=84.5) sim_rate=55721 (inst/sec) elapsed = 0:0:00:22 / Wed May 13 09:56:03 2015
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 1239274 (ipc=68.8) sim_rate=53881 (inst/sec) elapsed = 0:0:00:23 / Wed May 13 09:56:04 2015
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 1253033 (ipc=58.3) sim_rate=52209 (inst/sec) elapsed = 0:0:00:24 / Wed May 13 09:56:05 2015
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 1266266 (ipc=50.7) sim_rate=50650 (inst/sec) elapsed = 0:0:00:25 / Wed May 13 09:56:06 2015
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 1282001 (ipc=44.2) sim_rate=49307 (inst/sec) elapsed = 0:0:00:26 / Wed May 13 09:56:07 2015
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 1295550 (ipc=39.9) sim_rate=47983 (inst/sec) elapsed = 0:0:00:27 / Wed May 13 09:56:08 2015
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 1308863 (ipc=36.4) sim_rate=46745 (inst/sec) elapsed = 0:0:00:28 / Wed May 13 09:56:09 2015
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 1322290 (ipc=33.5) sim_rate=45596 (inst/sec) elapsed = 0:0:00:29 / Wed May 13 09:56:10 2015
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 1336085 (ipc=31.1) sim_rate=44536 (inst/sec) elapsed = 0:0:00:30 / Wed May 13 09:56:11 2015
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 1349413 (ipc=29.0) sim_rate=43529 (inst/sec) elapsed = 0:0:00:31 / Wed May 13 09:56:12 2015
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 1364848 (ipc=27.0) sim_rate=42651 (inst/sec) elapsed = 0:0:00:32 / Wed May 13 09:56:13 2015
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 1376349 (ipc=25.7) sim_rate=41707 (inst/sec) elapsed = 0:0:00:33 / Wed May 13 09:56:14 2015
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 1386029 (ipc=24.8) sim_rate=40765 (inst/sec) elapsed = 0:0:00:34 / Wed May 13 09:56:15 2015
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 1395768 (ipc=23.9) sim_rate=39879 (inst/sec) elapsed = 0:0:00:35 / Wed May 13 09:56:16 2015
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 1405316 (ipc=23.0) sim_rate=39036 (inst/sec) elapsed = 0:0:00:36 / Wed May 13 09:56:17 2015
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 1414701 (ipc=22.3) sim_rate=38235 (inst/sec) elapsed = 0:0:00:37 / Wed May 13 09:56:18 2015
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 1424625 (ipc=21.6) sim_rate=37490 (inst/sec) elapsed = 0:0:00:38 / Wed May 13 09:56:19 2015
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 1432622 (ipc=21.1) sim_rate=36733 (inst/sec) elapsed = 0:0:00:39 / Wed May 13 09:56:20 2015
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 1442192 (ipc=20.5) sim_rate=36054 (inst/sec) elapsed = 0:0:00:40 / Wed May 13 09:56:21 2015
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 1451697 (ipc=19.9) sim_rate=35407 (inst/sec) elapsed = 0:0:00:41 / Wed May 13 09:56:22 2015
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 1461017 (ipc=19.4) sim_rate=34786 (inst/sec) elapsed = 0:0:00:42 / Wed May 13 09:56:23 2015
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 1470972 (ipc=18.9) sim_rate=34208 (inst/sec) elapsed = 0:0:00:43 / Wed May 13 09:56:24 2015
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 1480605 (ipc=18.4) sim_rate=33650 (inst/sec) elapsed = 0:0:00:44 / Wed May 13 09:56:25 2015
GPGPU-Sim uArch: cycles simulated: 83000  inst.: 1490226 (ipc=18.0) sim_rate=33116 (inst/sec) elapsed = 0:0:00:45 / Wed May 13 09:56:26 2015
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 1499989 (ipc=17.5) sim_rate=32608 (inst/sec) elapsed = 0:0:00:46 / Wed May 13 09:56:27 2015
GPGPU-Sim uArch: cycles simulated: 89000  inst.: 1513508 (ipc=17.0) sim_rate=32202 (inst/sec) elapsed = 0:0:00:47 / Wed May 13 09:56:28 2015
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 1527038 (ipc=16.5) sim_rate=31813 (inst/sec) elapsed = 0:0:00:48 / Wed May 13 09:56:29 2015
GPGPU-Sim uArch: cycles simulated: 96000  inst.: 1540159 (ipc=16.0) sim_rate=31431 (inst/sec) elapsed = 0:0:00:49 / Wed May 13 09:56:30 2015
GPGPU-Sim uArch: cycles simulated: 99500  inst.: 1553937 (ipc=15.6) sim_rate=31078 (inst/sec) elapsed = 0:0:00:50 / Wed May 13 09:56:31 2015
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 103000  inst.: 1567255 (ipc=15.2) sim_rate=30730 (inst/sec) elapsed = 0:0:00:51 / Wed May 13 09:56:32 2015
GPGPU-Sim uArch: cycles simulated: 107000  inst.: 1582918 (ipc=14.8) sim_rate=30440 (inst/sec) elapsed = 0:0:00:52 / Wed May 13 09:56:33 2015
GPGPU-Sim uArch: cycles simulated: 110500  inst.: 1596134 (ipc=14.4) sim_rate=30115 (inst/sec) elapsed = 0:0:00:53 / Wed May 13 09:56:34 2015
GPGPU-Sim uArch: cycles simulated: 114000  inst.: 1609623 (ipc=14.1) sim_rate=29807 (inst/sec) elapsed = 0:0:00:54 / Wed May 13 09:56:35 2015
GPGPU-Sim uArch: cycles simulated: 117500  inst.: 1623209 (ipc=13.8) sim_rate=29512 (inst/sec) elapsed = 0:0:00:55 / Wed May 13 09:56:36 2015
GPGPU-Sim uArch: cycles simulated: 121000  inst.: 1636796 (ipc=13.5) sim_rate=29228 (inst/sec) elapsed = 0:0:00:56 / Wed May 13 09:56:37 2015
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 1650578 (ipc=13.3) sim_rate=28957 (inst/sec) elapsed = 0:0:00:57 / Wed May 13 09:56:38 2015
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 1663810 (ipc=13.0) sim_rate=28686 (inst/sec) elapsed = 0:0:00:58 / Wed May 13 09:56:39 2015
GPGPU-Sim uArch: cycles simulated: 131500  inst.: 1677481 (ipc=12.8) sim_rate=28431 (inst/sec) elapsed = 0:0:00:59 / Wed May 13 09:56:40 2015
GPGPU-Sim uArch: cycles simulated: 135500  inst.: 1692918 (ipc=12.5) sim_rate=28215 (inst/sec) elapsed = 0:0:01:00 / Wed May 13 09:56:41 2015
GPGPU-Sim uArch: cycles simulated: 139000  inst.: 1706158 (ipc=12.3) sim_rate=27969 (inst/sec) elapsed = 0:0:01:01 / Wed May 13 09:56:42 2015
GPGPU-Sim uArch: cycles simulated: 142500  inst.: 1719768 (ipc=12.1) sim_rate=27738 (inst/sec) elapsed = 0:0:01:02 / Wed May 13 09:56:43 2015
GPGPU-Sim uArch: cycles simulated: 146000  inst.: 1733150 (ipc=11.9) sim_rate=27510 (inst/sec) elapsed = 0:0:01:03 / Wed May 13 09:56:44 2015
GPGPU-Sim uArch: cycles simulated: 149500  inst.: 1746629 (ipc=11.7) sim_rate=27291 (inst/sec) elapsed = 0:0:01:04 / Wed May 13 09:56:45 2015
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 153500  inst.: 1762103 (ipc=11.5) sim_rate=27109 (inst/sec) elapsed = 0:0:01:05 / Wed May 13 09:56:46 2015
GPGPU-Sim uArch: cycles simulated: 157000  inst.: 1775639 (ipc=11.3) sim_rate=26903 (inst/sec) elapsed = 0:0:01:06 / Wed May 13 09:56:47 2015
GPGPU-Sim uArch: cycles simulated: 160500  inst.: 1789311 (ipc=11.1) sim_rate=26706 (inst/sec) elapsed = 0:0:01:07 / Wed May 13 09:56:48 2015
GPGPU-Sim uArch: cycles simulated: 164000  inst.: 1802849 (ipc=11.0) sim_rate=26512 (inst/sec) elapsed = 0:0:01:08 / Wed May 13 09:56:49 2015
GPGPU-Sim uArch: cycles simulated: 167500  inst.: 1816348 (ipc=10.8) sim_rate=26323 (inst/sec) elapsed = 0:0:01:09 / Wed May 13 09:56:50 2015
GPGPU-Sim uArch: cycles simulated: 171000  inst.: 1829764 (ipc=10.7) sim_rate=26139 (inst/sec) elapsed = 0:0:01:10 / Wed May 13 09:56:51 2015
GPGPU-Sim uArch: cycles simulated: 175000  inst.: 1845088 (ipc=10.5) sim_rate=25987 (inst/sec) elapsed = 0:0:01:11 / Wed May 13 09:56:52 2015
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 178500  inst.: 1858603 (ipc=10.4) sim_rate=25813 (inst/sec) elapsed = 0:0:01:12 / Wed May 13 09:56:53 2015
GPGPU-Sim uArch: cycles simulated: 182000  inst.: 1871881 (ipc=10.3) sim_rate=25642 (inst/sec) elapsed = 0:0:01:13 / Wed May 13 09:56:54 2015
GPGPU-Sim uArch: cycles simulated: 185500  inst.: 1885626 (ipc=10.2) sim_rate=25481 (inst/sec) elapsed = 0:0:01:14 / Wed May 13 09:56:55 2015
GPGPU-Sim uArch: cycles simulated: 189000  inst.: 1899120 (ipc=10.0) sim_rate=25321 (inst/sec) elapsed = 0:0:01:15 / Wed May 13 09:56:56 2015
GPGPU-Sim uArch: cycles simulated: 193000  inst.: 1914479 (ipc= 9.9) sim_rate=25190 (inst/sec) elapsed = 0:0:01:16 / Wed May 13 09:56:57 2015
GPGPU-Sim uArch: cycles simulated: 196500  inst.: 1928261 (ipc= 9.8) sim_rate=25042 (inst/sec) elapsed = 0:0:01:17 / Wed May 13 09:56:58 2015
GPGPU-Sim uArch: cycles simulated: 200000  inst.: 1941503 (ipc= 9.7) sim_rate=24891 (inst/sec) elapsed = 0:0:01:18 / Wed May 13 09:56:59 2015
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 203500  inst.: 1954788 (ipc= 9.6) sim_rate=24744 (inst/sec) elapsed = 0:0:01:19 / Wed May 13 09:57:00 2015
GPGPU-Sim uArch: cycles simulated: 207000  inst.: 1968455 (ipc= 9.5) sim_rate=24605 (inst/sec) elapsed = 0:0:01:20 / Wed May 13 09:57:01 2015
GPGPU-Sim uArch: cycles simulated: 211000  inst.: 1983939 (ipc= 9.4) sim_rate=24493 (inst/sec) elapsed = 0:0:01:21 / Wed May 13 09:57:02 2015
GPGPU-Sim uArch: cycles simulated: 214500  inst.: 1997210 (ipc= 9.3) sim_rate=24356 (inst/sec) elapsed = 0:0:01:22 / Wed May 13 09:57:03 2015
GPGPU-Sim uArch: cycles simulated: 218000  inst.: 2010914 (ipc= 9.2) sim_rate=24227 (inst/sec) elapsed = 0:0:01:23 / Wed May 13 09:57:04 2015
GPGPU-Sim uArch: cycles simulated: 221500  inst.: 2024371 (ipc= 9.1) sim_rate=24099 (inst/sec) elapsed = 0:0:01:24 / Wed May 13 09:57:05 2015
GPGPU-Sim uArch: cycles simulated: 225500  inst.: 2039735 (ipc= 9.0) sim_rate=23996 (inst/sec) elapsed = 0:0:01:25 / Wed May 13 09:57:06 2015
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 229000  inst.: 2053185 (ipc= 9.0) sim_rate=23874 (inst/sec) elapsed = 0:0:01:26 / Wed May 13 09:57:07 2015
GPGPU-Sim uArch: cycles simulated: 232500  inst.: 2066650 (ipc= 8.9) sim_rate=23754 (inst/sec) elapsed = 0:0:01:27 / Wed May 13 09:57:08 2015
GPGPU-Sim uArch: cycles simulated: 236000  inst.: 2080530 (ipc= 8.8) sim_rate=23642 (inst/sec) elapsed = 0:0:01:28 / Wed May 13 09:57:09 2015
GPGPU-Sim uArch: cycles simulated: 239500  inst.: 2093677 (ipc= 8.7) sim_rate=23524 (inst/sec) elapsed = 0:0:01:29 / Wed May 13 09:57:10 2015
GPGPU-Sim uArch: cycles simulated: 243000  inst.: 2107162 (ipc= 8.7) sim_rate=23412 (inst/sec) elapsed = 0:0:01:30 / Wed May 13 09:57:11 2015
GPGPU-Sim uArch: cycles simulated: 246500  inst.: 2120627 (ipc= 8.6) sim_rate=23303 (inst/sec) elapsed = 0:0:01:31 / Wed May 13 09:57:12 2015
GPGPU-Sim uArch: cycles simulated: 250000  inst.: 2133871 (ipc= 8.5) sim_rate=23194 (inst/sec) elapsed = 0:0:01:32 / Wed May 13 09:57:13 2015
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 253500  inst.: 2147319 (ipc= 8.5) sim_rate=23089 (inst/sec) elapsed = 0:0:01:33 / Wed May 13 09:57:14 2015
GPGPU-Sim uArch: cycles simulated: 257000  inst.: 2160939 (ipc= 8.4) sim_rate=22988 (inst/sec) elapsed = 0:0:01:34 / Wed May 13 09:57:15 2015
GPGPU-Sim uArch: cycles simulated: 260500  inst.: 2174329 (ipc= 8.3) sim_rate=22887 (inst/sec) elapsed = 0:0:01:35 / Wed May 13 09:57:16 2015
GPGPU-Sim uArch: cycles simulated: 264000  inst.: 2188129 (ipc= 8.3) sim_rate=22793 (inst/sec) elapsed = 0:0:01:36 / Wed May 13 09:57:17 2015
GPGPU-Sim uArch: cycles simulated: 267500  inst.: 2201659 (ipc= 8.2) sim_rate=22697 (inst/sec) elapsed = 0:0:01:37 / Wed May 13 09:57:18 2015
GPGPU-Sim uArch: cycles simulated: 271500  inst.: 2216429 (ipc= 8.2) sim_rate=22616 (inst/sec) elapsed = 0:0:01:38 / Wed May 13 09:57:19 2015
GPGPU-Sim uArch: cycles simulated: 275000  inst.: 2230454 (ipc= 8.1) sim_rate=22529 (inst/sec) elapsed = 0:0:01:39 / Wed May 13 09:57:20 2015
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 278500  inst.: 2243670 (ipc= 8.1) sim_rate=22436 (inst/sec) elapsed = 0:0:01:40 / Wed May 13 09:57:21 2015
GPGPU-Sim uArch: cycles simulated: 282000  inst.: 2257046 (ipc= 8.0) sim_rate=22346 (inst/sec) elapsed = 0:0:01:41 / Wed May 13 09:57:22 2015
GPGPU-Sim uArch: cycles simulated: 285500  inst.: 2270698 (ipc= 8.0) sim_rate=22261 (inst/sec) elapsed = 0:0:01:42 / Wed May 13 09:57:23 2015
GPGPU-Sim uArch: cycles simulated: 289000  inst.: 2284243 (ipc= 7.9) sim_rate=22177 (inst/sec) elapsed = 0:0:01:43 / Wed May 13 09:57:24 2015
GPGPU-Sim uArch: cycles simulated: 292500  inst.: 2297761 (ipc= 7.9) sim_rate=22093 (inst/sec) elapsed = 0:0:01:44 / Wed May 13 09:57:25 2015
GPGPU-Sim uArch: cycles simulated: 295500  inst.: 2309269 (ipc= 7.8) sim_rate=21993 (inst/sec) elapsed = 0:0:01:45 / Wed May 13 09:57:26 2015
GPGPU-Sim uArch: cycles simulated: 299000  inst.: 2322694 (ipc= 7.8) sim_rate=21912 (inst/sec) elapsed = 0:0:01:46 / Wed May 13 09:57:27 2015
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 302500  inst.: 2336249 (ipc= 7.7) sim_rate=21834 (inst/sec) elapsed = 0:0:01:47 / Wed May 13 09:57:28 2015
GPGPU-Sim uArch: cycles simulated: 306000  inst.: 2349818 (ipc= 7.7) sim_rate=21757 (inst/sec) elapsed = 0:0:01:48 / Wed May 13 09:57:29 2015
GPGPU-Sim uArch: cycles simulated: 309500  inst.: 2363004 (ipc= 7.6) sim_rate=21678 (inst/sec) elapsed = 0:0:01:49 / Wed May 13 09:57:30 2015
GPGPU-Sim uArch: cycles simulated: 313500  inst.: 2378472 (ipc= 7.6) sim_rate=21622 (inst/sec) elapsed = 0:0:01:50 / Wed May 13 09:57:31 2015
GPGPU-Sim uArch: cycles simulated: 317000  inst.: 2392078 (ipc= 7.5) sim_rate=21550 (inst/sec) elapsed = 0:0:01:51 / Wed May 13 09:57:32 2015
GPGPU-Sim uArch: cycles simulated: 320500  inst.: 2405644 (ipc= 7.5) sim_rate=21478 (inst/sec) elapsed = 0:0:01:52 / Wed May 13 09:57:33 2015
GPGPU-Sim uArch: cycles simulated: 324000  inst.: 2419290 (ipc= 7.5) sim_rate=21409 (inst/sec) elapsed = 0:0:01:53 / Wed May 13 09:57:34 2015
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 327500  inst.: 2432451 (ipc= 7.4) sim_rate=21337 (inst/sec) elapsed = 0:0:01:54 / Wed May 13 09:57:35 2015
GPGPU-Sim uArch: cycles simulated: 331000  inst.: 2446239 (ipc= 7.4) sim_rate=21271 (inst/sec) elapsed = 0:0:01:55 / Wed May 13 09:57:36 2015
GPGPU-Sim uArch: cycles simulated: 334500  inst.: 2459619 (ipc= 7.4) sim_rate=21203 (inst/sec) elapsed = 0:0:01:56 / Wed May 13 09:57:37 2015
GPGPU-Sim uArch: cycles simulated: 338500  inst.: 2474771 (ipc= 7.3) sim_rate=21151 (inst/sec) elapsed = 0:0:01:57 / Wed May 13 09:57:38 2015
GPGPU-Sim uArch: cycles simulated: 342000  inst.: 2488565 (ipc= 7.3) sim_rate=21089 (inst/sec) elapsed = 0:0:01:58 / Wed May 13 09:57:39 2015
GPGPU-Sim uArch: cycles simulated: 345500  inst.: 2501988 (ipc= 7.2) sim_rate=21025 (inst/sec) elapsed = 0:0:01:59 / Wed May 13 09:57:40 2015
GPGPU-Sim uArch: cycles simulated: 349000  inst.: 2515382 (ipc= 7.2) sim_rate=20961 (inst/sec) elapsed = 0:0:02:00 / Wed May 13 09:57:41 2015
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 352500  inst.: 2529018 (ipc= 7.2) sim_rate=20900 (inst/sec) elapsed = 0:0:02:01 / Wed May 13 09:57:42 2015
GPGPU-Sim uArch: cycles simulated: 356000  inst.: 2542376 (ipc= 7.1) sim_rate=20839 (inst/sec) elapsed = 0:0:02:02 / Wed May 13 09:57:43 2015
GPGPU-Sim uArch: cycles simulated: 360000  inst.: 2558067 (ipc= 7.1) sim_rate=20797 (inst/sec) elapsed = 0:0:02:03 / Wed May 13 09:57:44 2015
GPGPU-Sim uArch: cycles simulated: 363500  inst.: 2571060 (ipc= 7.1) sim_rate=20734 (inst/sec) elapsed = 0:0:02:04 / Wed May 13 09:57:45 2015
GPGPU-Sim uArch: cycles simulated: 367000  inst.: 2584611 (ipc= 7.0) sim_rate=20676 (inst/sec) elapsed = 0:0:02:05 / Wed May 13 09:57:46 2015
GPGPU-Sim uArch: cycles simulated: 370500  inst.: 2598032 (ipc= 7.0) sim_rate=20619 (inst/sec) elapsed = 0:0:02:06 / Wed May 13 09:57:47 2015
GPGPU-Sim uArch: cycles simulated: 374500  inst.: 2613400 (ipc= 7.0) sim_rate=20577 (inst/sec) elapsed = 0:0:02:07 / Wed May 13 09:57:48 2015
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 378000  inst.: 2627143 (ipc= 7.0) sim_rate=20524 (inst/sec) elapsed = 0:0:02:08 / Wed May 13 09:57:49 2015
GPGPU-Sim uArch: cycles simulated: 381500  inst.: 2640892 (ipc= 6.9) sim_rate=20472 (inst/sec) elapsed = 0:0:02:09 / Wed May 13 09:57:50 2015
GPGPU-Sim uArch: cycles simulated: 385000  inst.: 2653742 (ipc= 6.9) sim_rate=20413 (inst/sec) elapsed = 0:0:02:10 / Wed May 13 09:57:51 2015
GPGPU-Sim uArch: cycles simulated: 388500  inst.: 2667614 (ipc= 6.9) sim_rate=20363 (inst/sec) elapsed = 0:0:02:11 / Wed May 13 09:57:52 2015
GPGPU-Sim uArch: cycles simulated: 392500  inst.: 2683022 (ipc= 6.8) sim_rate=20325 (inst/sec) elapsed = 0:0:02:12 / Wed May 13 09:57:53 2015
GPGPU-Sim uArch: cycles simulated: 396000  inst.: 2696638 (ipc= 6.8) sim_rate=20275 (inst/sec) elapsed = 0:0:02:13 / Wed May 13 09:57:54 2015
GPGPU-Sim uArch: cycles simulated: 399500  inst.: 2709700 (ipc= 6.8) sim_rate=20221 (inst/sec) elapsed = 0:0:02:14 / Wed May 13 09:57:55 2015
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 403000  inst.: 2723490 (ipc= 6.8) sim_rate=20174 (inst/sec) elapsed = 0:0:02:15 / Wed May 13 09:57:56 2015
GPGPU-Sim uArch: cycles simulated: 406500  inst.: 2736936 (ipc= 6.7) sim_rate=20124 (inst/sec) elapsed = 0:0:02:16 / Wed May 13 09:57:57 2015
GPGPU-Sim uArch: cycles simulated: 410500  inst.: 2752295 (ipc= 6.7) sim_rate=20089 (inst/sec) elapsed = 0:0:02:17 / Wed May 13 09:57:58 2015
GPGPU-Sim uArch: cycles simulated: 414000  inst.: 2765832 (ipc= 6.7) sim_rate=20042 (inst/sec) elapsed = 0:0:02:18 / Wed May 13 09:57:59 2015
GPGPU-Sim uArch: cycles simulated: 417500  inst.: 2779264 (ipc= 6.7) sim_rate=19994 (inst/sec) elapsed = 0:0:02:19 / Wed May 13 09:58:00 2015
GPGPU-Sim uArch: cycles simulated: 421000  inst.: 2792532 (ipc= 6.6) sim_rate=19946 (inst/sec) elapsed = 0:0:02:20 / Wed May 13 09:58:01 2015
GPGPU-Sim uArch: cycles simulated: 424500  inst.: 2806412 (ipc= 6.6) sim_rate=19903 (inst/sec) elapsed = 0:0:02:21 / Wed May 13 09:58:02 2015
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 428500  inst.: 2821910 (ipc= 6.6) sim_rate=19872 (inst/sec) elapsed = 0:0:02:22 / Wed May 13 09:58:03 2015
GPGPU-Sim uArch: cycles simulated: 432000  inst.: 2835058 (ipc= 6.6) sim_rate=19825 (inst/sec) elapsed = 0:0:02:23 / Wed May 13 09:58:04 2015
GPGPU-Sim uArch: cycles simulated: 435500  inst.: 2848652 (ipc= 6.5) sim_rate=19782 (inst/sec) elapsed = 0:0:02:24 / Wed May 13 09:58:05 2015
GPGPU-Sim uArch: cycles simulated: 439000  inst.: 2862247 (ipc= 6.5) sim_rate=19739 (inst/sec) elapsed = 0:0:02:25 / Wed May 13 09:58:06 2015
GPGPU-Sim uArch: cycles simulated: 442500  inst.: 2875811 (ipc= 6.5) sim_rate=19697 (inst/sec) elapsed = 0:0:02:26 / Wed May 13 09:58:07 2015
GPGPU-Sim uArch: cycles simulated: 446000  inst.: 2889107 (ipc= 6.5) sim_rate=19653 (inst/sec) elapsed = 0:0:02:27 / Wed May 13 09:58:08 2015
GPGPU-Sim uArch: cycles simulated: 450000  inst.: 2904684 (ipc= 6.5) sim_rate=19626 (inst/sec) elapsed = 0:0:02:28 / Wed May 13 09:58:09 2015
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 453500  inst.: 2918201 (ipc= 6.4) sim_rate=19585 (inst/sec) elapsed = 0:0:02:29 / Wed May 13 09:58:10 2015
GPGPU-Sim uArch: cycles simulated: 457000  inst.: 2931427 (ipc= 6.4) sim_rate=19542 (inst/sec) elapsed = 0:0:02:30 / Wed May 13 09:58:11 2015
GPGPU-Sim uArch: cycles simulated: 460500  inst.: 2944770 (ipc= 6.4) sim_rate=19501 (inst/sec) elapsed = 0:0:02:31 / Wed May 13 09:58:12 2015
GPGPU-Sim uArch: cycles simulated: 464000  inst.: 2958292 (ipc= 6.4) sim_rate=19462 (inst/sec) elapsed = 0:0:02:32 / Wed May 13 09:58:13 2015
GPGPU-Sim uArch: cycles simulated: 468000  inst.: 2973925 (ipc= 6.4) sim_rate=19437 (inst/sec) elapsed = 0:0:02:33 / Wed May 13 09:58:14 2015
GPGPU-Sim uArch: cycles simulated: 471500  inst.: 2987306 (ipc= 6.3) sim_rate=19398 (inst/sec) elapsed = 0:0:02:34 / Wed May 13 09:58:15 2015
GPGPU-Sim uArch: cycles simulated: 475000  inst.: 3000876 (ipc= 6.3) sim_rate=19360 (inst/sec) elapsed = 0:0:02:35 / Wed May 13 09:58:16 2015
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 478500  inst.: 3014273 (ipc= 6.3) sim_rate=19322 (inst/sec) elapsed = 0:0:02:36 / Wed May 13 09:58:17 2015
GPGPU-Sim uArch: cycles simulated: 482000  inst.: 3027676 (ipc= 6.3) sim_rate=19284 (inst/sec) elapsed = 0:0:02:37 / Wed May 13 09:58:18 2015
GPGPU-Sim uArch: cycles simulated: 485500  inst.: 3041081 (ipc= 6.3) sim_rate=19247 (inst/sec) elapsed = 0:0:02:38 / Wed May 13 09:58:19 2015
GPGPU-Sim uArch: cycles simulated: 489000  inst.: 3054363 (ipc= 6.2) sim_rate=19209 (inst/sec) elapsed = 0:0:02:39 / Wed May 13 09:58:20 2015
GPGPU-Sim uArch: cycles simulated: 492500  inst.: 3067917 (ipc= 6.2) sim_rate=19174 (inst/sec) elapsed = 0:0:02:40 / Wed May 13 09:58:21 2015
GPGPU-Sim uArch: cycles simulated: 496500  inst.: 3083593 (ipc= 6.2) sim_rate=19152 (inst/sec) elapsed = 0:0:02:41 / Wed May 13 09:58:22 2015
GPGPU-Sim uArch: cycles simulated: 500000  inst.: 3097033 (ipc= 6.2) sim_rate=19117 (inst/sec) elapsed = 0:0:02:42 / Wed May 13 09:58:23 2015
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 503500  inst.: 3110605 (ipc= 6.2) sim_rate=19083 (inst/sec) elapsed = 0:0:02:43 / Wed May 13 09:58:24 2015
GPGPU-Sim uArch: cycles simulated: 507000  inst.: 3124069 (ipc= 6.2) sim_rate=19049 (inst/sec) elapsed = 0:0:02:44 / Wed May 13 09:58:25 2015
GPGPU-Sim uArch: cycles simulated: 510500  inst.: 3137327 (ipc= 6.1) sim_rate=19014 (inst/sec) elapsed = 0:0:02:45 / Wed May 13 09:58:26 2015
GPGPU-Sim uArch: cycles simulated: 514000  inst.: 3150708 (ipc= 6.1) sim_rate=18980 (inst/sec) elapsed = 0:0:02:46 / Wed May 13 09:58:27 2015
GPGPU-Sim uArch: cycles simulated: 517500  inst.: 3164236 (ipc= 6.1) sim_rate=18947 (inst/sec) elapsed = 0:0:02:47 / Wed May 13 09:58:28 2015
GPGPU-Sim uArch: cycles simulated: 521000  inst.: 3177724 (ipc= 6.1) sim_rate=18915 (inst/sec) elapsed = 0:0:02:48 / Wed May 13 09:58:29 2015
GPGPU-Sim uArch: cycles simulated: 524000  inst.: 3189189 (ipc= 6.1) sim_rate=18870 (inst/sec) elapsed = 0:0:02:49 / Wed May 13 09:58:30 2015
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 527500  inst.: 3202568 (ipc= 6.1) sim_rate=18838 (inst/sec) elapsed = 0:0:02:50 / Wed May 13 09:58:31 2015
GPGPU-Sim uArch: cycles simulated: 530500  inst.: 3214216 (ipc= 6.1) sim_rate=18796 (inst/sec) elapsed = 0:0:02:51 / Wed May 13 09:58:32 2015
GPGPU-Sim uArch: cycles simulated: 534000  inst.: 3227517 (ipc= 6.0) sim_rate=18764 (inst/sec) elapsed = 0:0:02:52 / Wed May 13 09:58:33 2015
GPGPU-Sim uArch: cycles simulated: 537500  inst.: 3241062 (ipc= 6.0) sim_rate=18734 (inst/sec) elapsed = 0:0:02:53 / Wed May 13 09:58:34 2015
GPGPU-Sim uArch: cycles simulated: 541000  inst.: 3254618 (ipc= 6.0) sim_rate=18704 (inst/sec) elapsed = 0:0:02:54 / Wed May 13 09:58:35 2015
GPGPU-Sim uArch: cycles simulated: 544500  inst.: 3268191 (ipc= 6.0) sim_rate=18675 (inst/sec) elapsed = 0:0:02:55 / Wed May 13 09:58:36 2015
GPGPU-Sim uArch: cycles simulated: 548000  inst.: 3281391 (ipc= 6.0) sim_rate=18644 (inst/sec) elapsed = 0:0:02:56 / Wed May 13 09:58:37 2015
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 552000  inst.: 3297100 (ipc= 6.0) sim_rate=18627 (inst/sec) elapsed = 0:0:02:57 / Wed May 13 09:58:38 2015
GPGPU-Sim uArch: cycles simulated: 555500  inst.: 3310636 (ipc= 6.0) sim_rate=18599 (inst/sec) elapsed = 0:0:02:58 / Wed May 13 09:58:39 2015
GPGPU-Sim uArch: cycles simulated: 559000  inst.: 3324178 (ipc= 5.9) sim_rate=18570 (inst/sec) elapsed = 0:0:02:59 / Wed May 13 09:58:40 2015
GPGPU-Sim uArch: cycles simulated: 562500  inst.: 3337553 (ipc= 5.9) sim_rate=18541 (inst/sec) elapsed = 0:0:03:00 / Wed May 13 09:58:41 2015
GPGPU-Sim uArch: cycles simulated: 565500  inst.: 3349320 (ipc= 5.9) sim_rate=18504 (inst/sec) elapsed = 0:0:03:01 / Wed May 13 09:58:42 2015
GPGPU-Sim uArch: cycles simulated: 569000  inst.: 3362552 (ipc= 5.9) sim_rate=18475 (inst/sec) elapsed = 0:0:03:02 / Wed May 13 09:58:43 2015
GPGPU-Sim uArch: cycles simulated: 572500  inst.: 3376026 (ipc= 5.9) sim_rate=18448 (inst/sec) elapsed = 0:0:03:03 / Wed May 13 09:58:44 2015
GPGPU-Sim uArch: cycles simulated: 576000  inst.: 3389502 (ipc= 5.9) sim_rate=18421 (inst/sec) elapsed = 0:0:03:04 / Wed May 13 09:58:45 2015
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 579500  inst.: 3402865 (ipc= 5.9) sim_rate=18393 (inst/sec) elapsed = 0:0:03:05 / Wed May 13 09:58:46 2015
GPGPU-Sim uArch: cycles simulated: 583000  inst.: 3416407 (ipc= 5.9) sim_rate=18367 (inst/sec) elapsed = 0:0:03:06 / Wed May 13 09:58:47 2015
GPGPU-Sim uArch: cycles simulated: 586500  inst.: 3429845 (ipc= 5.8) sim_rate=18341 (inst/sec) elapsed = 0:0:03:07 / Wed May 13 09:58:48 2015
GPGPU-Sim uArch: cycles simulated: 590000  inst.: 3443436 (ipc= 5.8) sim_rate=18316 (inst/sec) elapsed = 0:0:03:08 / Wed May 13 09:58:49 2015
GPGPU-Sim uArch: cycles simulated: 593500  inst.: 3457319 (ipc= 5.8) sim_rate=18292 (inst/sec) elapsed = 0:0:03:09 / Wed May 13 09:58:50 2015
GPGPU-Sim uArch: cycles simulated: 597000  inst.: 3470737 (ipc= 5.8) sim_rate=18267 (inst/sec) elapsed = 0:0:03:10 / Wed May 13 09:58:51 2015
GPGPU-Sim uArch: cycles simulated: 600500  inst.: 3484331 (ipc= 5.8) sim_rate=18242 (inst/sec) elapsed = 0:0:03:11 / Wed May 13 09:58:52 2015
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 604500  inst.: 3499586 (ipc= 5.8) sim_rate=18227 (inst/sec) elapsed = 0:0:03:12 / Wed May 13 09:58:53 2015
GPGPU-Sim uArch: cycles simulated: 608000  inst.: 3512898 (ipc= 5.8) sim_rate=18201 (inst/sec) elapsed = 0:0:03:13 / Wed May 13 09:58:54 2015
GPGPU-Sim uArch: cycles simulated: 611500  inst.: 3526891 (ipc= 5.8) sim_rate=18179 (inst/sec) elapsed = 0:0:03:14 / Wed May 13 09:58:55 2015
GPGPU-Sim uArch: cycles simulated: 615000  inst.: 3539807 (ipc= 5.8) sim_rate=18152 (inst/sec) elapsed = 0:0:03:15 / Wed May 13 09:58:56 2015
GPGPU-Sim uArch: cycles simulated: 618500  inst.: 3553147 (ipc= 5.7) sim_rate=18128 (inst/sec) elapsed = 0:0:03:16 / Wed May 13 09:58:57 2015
GPGPU-Sim uArch: cycles simulated: 622000  inst.: 3566824 (ipc= 5.7) sim_rate=18105 (inst/sec) elapsed = 0:0:03:17 / Wed May 13 09:58:58 2015
GPGPU-Sim uArch: cycles simulated: 625500  inst.: 3580356 (ipc= 5.7) sim_rate=18082 (inst/sec) elapsed = 0:0:03:18 / Wed May 13 09:58:59 2015
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 629000  inst.: 3593619 (ipc= 5.7) sim_rate=18058 (inst/sec) elapsed = 0:0:03:19 / Wed May 13 09:59:00 2015
GPGPU-Sim uArch: cycles simulated: 632500  inst.: 3607098 (ipc= 5.7) sim_rate=18035 (inst/sec) elapsed = 0:0:03:20 / Wed May 13 09:59:01 2015
GPGPU-Sim uArch: cycles simulated: 636500  inst.: 3622385 (ipc= 5.7) sim_rate=18021 (inst/sec) elapsed = 0:0:03:21 / Wed May 13 09:59:02 2015
GPGPU-Sim uArch: cycles simulated: 640000  inst.: 3636001 (ipc= 5.7) sim_rate=18000 (inst/sec) elapsed = 0:0:03:22 / Wed May 13 09:59:03 2015
GPGPU-Sim uArch: cycles simulated: 643500  inst.: 3649432 (ipc= 5.7) sim_rate=17977 (inst/sec) elapsed = 0:0:03:23 / Wed May 13 09:59:04 2015
GPGPU-Sim uArch: cycles simulated: 647000  inst.: 3663236 (ipc= 5.7) sim_rate=17957 (inst/sec) elapsed = 0:0:03:24 / Wed May 13 09:59:05 2015
GPGPU-Sim uArch: cycles simulated: 650500  inst.: 3676574 (ipc= 5.7) sim_rate=17934 (inst/sec) elapsed = 0:0:03:25 / Wed May 13 09:59:06 2015
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 654000  inst.: 3689993 (ipc= 5.6) sim_rate=17912 (inst/sec) elapsed = 0:0:03:26 / Wed May 13 09:59:07 2015
GPGPU-Sim uArch: cycles simulated: 657500  inst.: 3703760 (ipc= 5.6) sim_rate=17892 (inst/sec) elapsed = 0:0:03:27 / Wed May 13 09:59:08 2015
GPGPU-Sim uArch: cycles simulated: 661000  inst.: 3717075 (ipc= 5.6) sim_rate=17870 (inst/sec) elapsed = 0:0:03:28 / Wed May 13 09:59:09 2015
GPGPU-Sim uArch: cycles simulated: 664500  inst.: 3730318 (ipc= 5.6) sim_rate=17848 (inst/sec) elapsed = 0:0:03:29 / Wed May 13 09:59:10 2015
GPGPU-Sim uArch: cycles simulated: 668500  inst.: 3745648 (ipc= 5.6) sim_rate=17836 (inst/sec) elapsed = 0:0:03:30 / Wed May 13 09:59:11 2015
GPGPU-Sim uArch: cycles simulated: 672000  inst.: 3759109 (ipc= 5.6) sim_rate=17815 (inst/sec) elapsed = 0:0:03:31 / Wed May 13 09:59:12 2015
GPGPU-Sim uArch: cycles simulated: 675500  inst.: 3772877 (ipc= 5.6) sim_rate=17796 (inst/sec) elapsed = 0:0:03:32 / Wed May 13 09:59:13 2015
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 679000  inst.: 3786277 (ipc= 5.6) sim_rate=17775 (inst/sec) elapsed = 0:0:03:33 / Wed May 13 09:59:14 2015
GPGPU-Sim uArch: cycles simulated: 682500  inst.: 3799964 (ipc= 5.6) sim_rate=17756 (inst/sec) elapsed = 0:0:03:34 / Wed May 13 09:59:15 2015
GPGPU-Sim uArch: cycles simulated: 686000  inst.: 3813251 (ipc= 5.6) sim_rate=17736 (inst/sec) elapsed = 0:0:03:35 / Wed May 13 09:59:16 2015
GPGPU-Sim uArch: cycles simulated: 689500  inst.: 3826711 (ipc= 5.5) sim_rate=17716 (inst/sec) elapsed = 0:0:03:36 / Wed May 13 09:59:17 2015
GPGPU-Sim uArch: cycles simulated: 693000  inst.: 3840060 (ipc= 5.5) sim_rate=17696 (inst/sec) elapsed = 0:0:03:37 / Wed May 13 09:59:18 2015
GPGPU-Sim uArch: cycles simulated: 696500  inst.: 3853347 (ipc= 5.5) sim_rate=17675 (inst/sec) elapsed = 0:0:03:38 / Wed May 13 09:59:19 2015
GPGPU-Sim uArch: cycles simulated: 700000  inst.: 3866422 (ipc= 5.5) sim_rate=17654 (inst/sec) elapsed = 0:0:03:39 / Wed May 13 09:59:20 2015
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 703500  inst.: 3879455 (ipc= 5.5) sim_rate=17633 (inst/sec) elapsed = 0:0:03:40 / Wed May 13 09:59:21 2015
GPGPU-Sim uArch: cycles simulated: 707000  inst.: 3892750 (ipc= 5.5) sim_rate=17614 (inst/sec) elapsed = 0:0:03:41 / Wed May 13 09:59:22 2015
GPGPU-Sim uArch: cycles simulated: 710500  inst.: 3905986 (ipc= 5.5) sim_rate=17594 (inst/sec) elapsed = 0:0:03:42 / Wed May 13 09:59:23 2015
GPGPU-Sim uArch: cycles simulated: 713500  inst.: 3917381 (ipc= 5.5) sim_rate=17566 (inst/sec) elapsed = 0:0:03:43 / Wed May 13 09:59:24 2015
GPGPU-Sim uArch: cycles simulated: 716500  inst.: 3928544 (ipc= 5.5) sim_rate=17538 (inst/sec) elapsed = 0:0:03:44 / Wed May 13 09:59:25 2015
GPGPU-Sim uArch: cycles simulated: 720000  inst.: 3941726 (ipc= 5.5) sim_rate=17518 (inst/sec) elapsed = 0:0:03:45 / Wed May 13 09:59:26 2015
GPGPU-Sim uArch: cycles simulated: 723500  inst.: 3954847 (ipc= 5.5) sim_rate=17499 (inst/sec) elapsed = 0:0:03:46 / Wed May 13 09:59:27 2015
GPGPU-Sim uArch: cycles simulated: 727500  inst.: 3970010 (ipc= 5.5) sim_rate=17489 (inst/sec) elapsed = 0:0:03:47 / Wed May 13 09:59:28 2015
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 731000  inst.: 3983275 (ipc= 5.4) sim_rate=17470 (inst/sec) elapsed = 0:0:03:48 / Wed May 13 09:59:29 2015
GPGPU-Sim uArch: cycles simulated: 734500  inst.: 3996496 (ipc= 5.4) sim_rate=17451 (inst/sec) elapsed = 0:0:03:49 / Wed May 13 09:59:30 2015
GPGPU-Sim uArch: cycles simulated: 738000  inst.: 4009694 (ipc= 5.4) sim_rate=17433 (inst/sec) elapsed = 0:0:03:50 / Wed May 13 09:59:31 2015
GPGPU-Sim uArch: cycles simulated: 741500  inst.: 4022944 (ipc= 5.4) sim_rate=17415 (inst/sec) elapsed = 0:0:03:51 / Wed May 13 09:59:32 2015
GPGPU-Sim uArch: cycles simulated: 745500  inst.: 4037821 (ipc= 5.4) sim_rate=17404 (inst/sec) elapsed = 0:0:03:52 / Wed May 13 09:59:33 2015
GPGPU-Sim uArch: cycles simulated: 749000  inst.: 4051057 (ipc= 5.4) sim_rate=17386 (inst/sec) elapsed = 0:0:03:53 / Wed May 13 09:59:34 2015
GPGPU-Sim uArch: cycles simulated: 752500  inst.: 4064358 (ipc= 5.4) sim_rate=17369 (inst/sec) elapsed = 0:0:03:54 / Wed May 13 09:59:35 2015
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(0,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 756000  inst.: 4077126 (ipc= 5.4) sim_rate=17349 (inst/sec) elapsed = 0:0:03:55 / Wed May 13 09:59:36 2015
GPGPU-Sim uArch: cycles simulated: 759500  inst.: 4090410 (ipc= 5.4) sim_rate=17332 (inst/sec) elapsed = 0:0:03:56 / Wed May 13 09:59:37 2015
GPGPU-Sim uArch: cycles simulated: 763500  inst.: 4105464 (ipc= 5.4) sim_rate=17322 (inst/sec) elapsed = 0:0:03:57 / Wed May 13 09:59:38 2015
GPGPU-Sim uArch: cycles simulated: 767000  inst.: 4118673 (ipc= 5.4) sim_rate=17305 (inst/sec) elapsed = 0:0:03:58 / Wed May 13 09:59:39 2015
GPGPU-Sim uArch: cycles simulated: 770500  inst.: 4131806 (ipc= 5.4) sim_rate=17287 (inst/sec) elapsed = 0:0:03:59 / Wed May 13 09:59:40 2015
GPGPU-Sim uArch: cycles simulated: 774000  inst.: 4144771 (ipc= 5.4) sim_rate=17269 (inst/sec) elapsed = 0:0:04:00 / Wed May 13 09:59:41 2015
GPGPU-Sim uArch: cycles simulated: 778000  inst.: 4159935 (ipc= 5.3) sim_rate=17261 (inst/sec) elapsed = 0:0:04:01 / Wed May 13 09:59:42 2015
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(0,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 781500  inst.: 4172924 (ipc= 5.3) sim_rate=17243 (inst/sec) elapsed = 0:0:04:02 / Wed May 13 09:59:43 2015
GPGPU-Sim uArch: cycles simulated: 785000  inst.: 4185902 (ipc= 5.3) sim_rate=17225 (inst/sec) elapsed = 0:0:04:03 / Wed May 13 09:59:44 2015
GPGPU-Sim uArch: cycles simulated: 788500  inst.: 4199463 (ipc= 5.3) sim_rate=17210 (inst/sec) elapsed = 0:0:04:04 / Wed May 13 09:59:45 2015
GPGPU-Sim uArch: cycles simulated: 792000  inst.: 4212716 (ipc= 5.3) sim_rate=17194 (inst/sec) elapsed = 0:0:04:05 / Wed May 13 09:59:46 2015
GPGPU-Sim uArch: cycles simulated: 796000  inst.: 4227618 (ipc= 5.3) sim_rate=17185 (inst/sec) elapsed = 0:0:04:06 / Wed May 13 09:59:47 2015
GPGPU-Sim uArch: cycles simulated: 799500  inst.: 4241020 (ipc= 5.3) sim_rate=17170 (inst/sec) elapsed = 0:0:04:07 / Wed May 13 09:59:48 2015
GPGPU-Sim uArch: cycles simulated: 803000  inst.: 4253855 (ipc= 5.3) sim_rate=17152 (inst/sec) elapsed = 0:0:04:08 / Wed May 13 09:59:49 2015
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 806500  inst.: 4267145 (ipc= 5.3) sim_rate=17137 (inst/sec) elapsed = 0:0:04:09 / Wed May 13 09:59:50 2015
GPGPU-Sim uArch: cycles simulated: 810000  inst.: 4280453 (ipc= 5.3) sim_rate=17121 (inst/sec) elapsed = 0:0:04:10 / Wed May 13 09:59:51 2015
GPGPU-Sim uArch: cycles simulated: 814000  inst.: 4295303 (ipc= 5.3) sim_rate=17112 (inst/sec) elapsed = 0:0:04:11 / Wed May 13 09:59:52 2015
GPGPU-Sim uArch: cycles simulated: 817500  inst.: 4308354 (ipc= 5.3) sim_rate=17096 (inst/sec) elapsed = 0:0:04:12 / Wed May 13 09:59:53 2015
GPGPU-Sim uArch: cycles simulated: 821000  inst.: 4321411 (ipc= 5.3) sim_rate=17080 (inst/sec) elapsed = 0:0:04:13 / Wed May 13 09:59:54 2015
GPGPU-Sim uArch: cycles simulated: 824500  inst.: 4334735 (ipc= 5.3) sim_rate=17065 (inst/sec) elapsed = 0:0:04:14 / Wed May 13 09:59:55 2015
GPGPU-Sim uArch: cycles simulated: 828000  inst.: 4347505 (ipc= 5.3) sim_rate=17049 (inst/sec) elapsed = 0:0:04:15 / Wed May 13 09:59:56 2015
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 831500  inst.: 4360012 (ipc= 5.2) sim_rate=17031 (inst/sec) elapsed = 0:0:04:16 / Wed May 13 09:59:57 2015
GPGPU-Sim uArch: cycles simulated: 835000  inst.: 4372663 (ipc= 5.2) sim_rate=17014 (inst/sec) elapsed = 0:0:04:17 / Wed May 13 09:59:58 2015
GPGPU-Sim uArch: cycles simulated: 839000  inst.: 4387089 (ipc= 5.2) sim_rate=17004 (inst/sec) elapsed = 0:0:04:18 / Wed May 13 09:59:59 2015
GPGPU-Sim uArch: cycles simulated: 842500  inst.: 4399441 (ipc= 5.2) sim_rate=16986 (inst/sec) elapsed = 0:0:04:19 / Wed May 13 10:00:00 2015
GPGPU-Sim uArch: cycles simulated: 846000  inst.: 4411646 (ipc= 5.2) sim_rate=16967 (inst/sec) elapsed = 0:0:04:20 / Wed May 13 10:00:01 2015
GPGPU-Sim uArch: cycles simulated: 849500  inst.: 4423667 (ipc= 5.2) sim_rate=16948 (inst/sec) elapsed = 0:0:04:21 / Wed May 13 10:00:02 2015
GPGPU-Sim uArch: cycles simulated: 853500  inst.: 4437701 (ipc= 5.2) sim_rate=16937 (inst/sec) elapsed = 0:0:04:22 / Wed May 13 10:00:03 2015
GPGPU-Sim uArch: cycles simulated: 857000  inst.: 4448857 (ipc= 5.2) sim_rate=16915 (inst/sec) elapsed = 0:0:04:23 / Wed May 13 10:00:04 2015
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 860500  inst.: 4460939 (ipc= 5.2) sim_rate=16897 (inst/sec) elapsed = 0:0:04:24 / Wed May 13 10:00:05 2015
GPGPU-Sim uArch: cycles simulated: 864500  inst.: 4474254 (ipc= 5.2) sim_rate=16883 (inst/sec) elapsed = 0:0:04:25 / Wed May 13 10:00:06 2015
GPGPU-Sim uArch: cycles simulated: 868000  inst.: 4485822 (ipc= 5.2) sim_rate=16863 (inst/sec) elapsed = 0:0:04:26 / Wed May 13 10:00:07 2015
GPGPU-Sim uArch: cycles simulated: 871500  inst.: 4497107 (ipc= 5.2) sim_rate=16843 (inst/sec) elapsed = 0:0:04:27 / Wed May 13 10:00:08 2015
GPGPU-Sim uArch: cycles simulated: 875000  inst.: 4508618 (ipc= 5.2) sim_rate=16823 (inst/sec) elapsed = 0:0:04:28 / Wed May 13 10:00:09 2015
GPGPU-Sim uArch: cycles simulated: 879000  inst.: 4522006 (ipc= 5.1) sim_rate=16810 (inst/sec) elapsed = 0:0:04:29 / Wed May 13 10:00:10 2015
GPGPU-Sim uArch: cycles simulated: 882500  inst.: 4533305 (ipc= 5.1) sim_rate=16790 (inst/sec) elapsed = 0:0:04:30 / Wed May 13 10:00:11 2015
GPGPU-Sim uArch: cycles simulated: 886000  inst.: 4544427 (ipc= 5.1) sim_rate=16769 (inst/sec) elapsed = 0:0:04:31 / Wed May 13 10:00:12 2015
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(0,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 890000  inst.: 4557195 (ipc= 5.1) sim_rate=16754 (inst/sec) elapsed = 0:0:04:32 / Wed May 13 10:00:13 2015
GPGPU-Sim uArch: cycles simulated: 893500  inst.: 4568169 (ipc= 5.1) sim_rate=16733 (inst/sec) elapsed = 0:0:04:33 / Wed May 13 10:00:14 2015
GPGPU-Sim uArch: cycles simulated: 897000  inst.: 4578856 (ipc= 5.1) sim_rate=16711 (inst/sec) elapsed = 0:0:04:34 / Wed May 13 10:00:15 2015
GPGPU-Sim uArch: cycles simulated: 901000  inst.: 4591214 (ipc= 5.1) sim_rate=16695 (inst/sec) elapsed = 0:0:04:35 / Wed May 13 10:00:16 2015
GPGPU-Sim uArch: cycles simulated: 904500  inst.: 4602700 (ipc= 5.1) sim_rate=16676 (inst/sec) elapsed = 0:0:04:36 / Wed May 13 10:00:17 2015
GPGPU-Sim uArch: cycles simulated: 908000  inst.: 4613537 (ipc= 5.1) sim_rate=16655 (inst/sec) elapsed = 0:0:04:37 / Wed May 13 10:00:18 2015
GPGPU-Sim uArch: cycles simulated: 911500  inst.: 4624262 (ipc= 5.1) sim_rate=16634 (inst/sec) elapsed = 0:0:04:38 / Wed May 13 10:00:19 2015
GPGPU-Sim uArch: cycles simulated: 915500  inst.: 4636406 (ipc= 5.1) sim_rate=16617 (inst/sec) elapsed = 0:0:04:39 / Wed May 13 10:00:20 2015
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 919000  inst.: 4646987 (ipc= 5.1) sim_rate=16596 (inst/sec) elapsed = 0:0:04:40 / Wed May 13 10:00:21 2015
GPGPU-Sim uArch: cycles simulated: 923000  inst.: 4659211 (ipc= 5.0) sim_rate=16580 (inst/sec) elapsed = 0:0:04:41 / Wed May 13 10:00:22 2015
GPGPU-Sim uArch: cycles simulated: 926500  inst.: 4669562 (ipc= 5.0) sim_rate=16558 (inst/sec) elapsed = 0:0:04:42 / Wed May 13 10:00:23 2015
GPGPU-Sim uArch: cycles simulated: 930000  inst.: 4680425 (ipc= 5.0) sim_rate=16538 (inst/sec) elapsed = 0:0:04:43 / Wed May 13 10:00:24 2015
GPGPU-Sim uArch: cycles simulated: 934000  inst.: 4692495 (ipc= 5.0) sim_rate=16522 (inst/sec) elapsed = 0:0:04:44 / Wed May 13 10:00:25 2015
GPGPU-Sim uArch: cycles simulated: 937500  inst.: 4703209 (ipc= 5.0) sim_rate=16502 (inst/sec) elapsed = 0:0:04:45 / Wed May 13 10:00:26 2015
GPGPU-Sim uArch: cycles simulated: 941500  inst.: 4715416 (ipc= 5.0) sim_rate=16487 (inst/sec) elapsed = 0:0:04:46 / Wed May 13 10:00:27 2015
GPGPU-Sim uArch: cycles simulated: 945000  inst.: 4725790 (ipc= 5.0) sim_rate=16466 (inst/sec) elapsed = 0:0:04:47 / Wed May 13 10:00:28 2015
GPGPU-Sim uArch: cycles simulated: 948500  inst.: 4736236 (ipc= 5.0) sim_rate=16445 (inst/sec) elapsed = 0:0:04:48 / Wed May 13 10:00:29 2015
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(0,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 952500  inst.: 4748043 (ipc= 5.0) sim_rate=16429 (inst/sec) elapsed = 0:0:04:49 / Wed May 13 10:00:30 2015
GPGPU-Sim uArch: cycles simulated: 956000  inst.: 4758319 (ipc= 5.0) sim_rate=16407 (inst/sec) elapsed = 0:0:04:50 / Wed May 13 10:00:31 2015
GPGPU-Sim uArch: cycles simulated: 960000  inst.: 4770044 (ipc= 5.0) sim_rate=16391 (inst/sec) elapsed = 0:0:04:51 / Wed May 13 10:00:32 2015
GPGPU-Sim uArch: cycles simulated: 963500  inst.: 4780308 (ipc= 5.0) sim_rate=16370 (inst/sec) elapsed = 0:0:04:52 / Wed May 13 10:00:33 2015
GPGPU-Sim uArch: cycles simulated: 967000  inst.: 4790722 (ipc= 5.0) sim_rate=16350 (inst/sec) elapsed = 0:0:04:53 / Wed May 13 10:00:34 2015
GPGPU-Sim uArch: cycles simulated: 971000  inst.: 4802634 (ipc= 4.9) sim_rate=16335 (inst/sec) elapsed = 0:0:04:54 / Wed May 13 10:00:35 2015
GPGPU-Sim uArch: cycles simulated: 974500  inst.: 4812456 (ipc= 4.9) sim_rate=16313 (inst/sec) elapsed = 0:0:04:55 / Wed May 13 10:00:36 2015
GPGPU-Sim uArch: cycles simulated: 978500  inst.: 4823496 (ipc= 4.9) sim_rate=16295 (inst/sec) elapsed = 0:0:04:56 / Wed May 13 10:00:37 2015
GPGPU-Sim uArch: cycles simulated: 982000  inst.: 4833220 (ipc= 4.9) sim_rate=16273 (inst/sec) elapsed = 0:0:04:57 / Wed May 13 10:00:38 2015
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 986000  inst.: 4844179 (ipc= 4.9) sim_rate=16255 (inst/sec) elapsed = 0:0:04:58 / Wed May 13 10:00:39 2015
GPGPU-Sim uArch: cycles simulated: 989500  inst.: 4853532 (ipc= 4.9) sim_rate=16232 (inst/sec) elapsed = 0:0:04:59 / Wed May 13 10:00:40 2015
GPGPU-Sim uArch: cycles simulated: 993000  inst.: 4862745 (ipc= 4.9) sim_rate=16209 (inst/sec) elapsed = 0:0:05:00 / Wed May 13 10:00:41 2015
GPGPU-Sim uArch: cycles simulated: 997000  inst.: 4873564 (ipc= 4.9) sim_rate=16191 (inst/sec) elapsed = 0:0:05:01 / Wed May 13 10:00:42 2015
GPGPU-Sim uArch: cycles simulated: 1001000  inst.: 4883925 (ipc= 4.9) sim_rate=16171 (inst/sec) elapsed = 0:0:05:02 / Wed May 13 10:00:43 2015
GPGPU-Sim uArch: cycles simulated: 1004500  inst.: 4893538 (ipc= 4.9) sim_rate=16150 (inst/sec) elapsed = 0:0:05:03 / Wed May 13 10:00:44 2015
GPGPU-Sim uArch: cycles simulated: 1008500  inst.: 4904138 (ipc= 4.9) sim_rate=16132 (inst/sec) elapsed = 0:0:05:04 / Wed May 13 10:00:45 2015
GPGPU-Sim uArch: cycles simulated: 1012000  inst.: 4913566 (ipc= 4.9) sim_rate=16110 (inst/sec) elapsed = 0:0:05:05 / Wed May 13 10:00:46 2015
GPGPU-Sim uArch: cycles simulated: 1016000  inst.: 4924316 (ipc= 4.8) sim_rate=16092 (inst/sec) elapsed = 0:0:05:06 / Wed May 13 10:00:47 2015
GPGPU-Sim uArch: cycles simulated: 1019500  inst.: 4933497 (ipc= 4.8) sim_rate=16070 (inst/sec) elapsed = 0:0:05:07 / Wed May 13 10:00:48 2015
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(0,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 1023500  inst.: 4943990 (ipc= 4.8) sim_rate=16051 (inst/sec) elapsed = 0:0:05:08 / Wed May 13 10:00:49 2015
GPGPU-Sim uArch: cycles simulated: 1027000  inst.: 4953153 (ipc= 4.8) sim_rate=16029 (inst/sec) elapsed = 0:0:05:09 / Wed May 13 10:00:50 2015
GPGPU-Sim uArch: cycles simulated: 1031000  inst.: 4963070 (ipc= 4.8) sim_rate=16009 (inst/sec) elapsed = 0:0:05:10 / Wed May 13 10:00:51 2015
GPGPU-Sim uArch: cycles simulated: 1034500  inst.: 4971704 (ipc= 4.8) sim_rate=15986 (inst/sec) elapsed = 0:0:05:11 / Wed May 13 10:00:52 2015
GPGPU-Sim uArch: cycles simulated: 1038500  inst.: 4981574 (ipc= 4.8) sim_rate=15966 (inst/sec) elapsed = 0:0:05:12 / Wed May 13 10:00:53 2015
GPGPU-Sim uArch: cycles simulated: 1042000  inst.: 4990235 (ipc= 4.8) sim_rate=15943 (inst/sec) elapsed = 0:0:05:13 / Wed May 13 10:00:54 2015
GPGPU-Sim uArch: cycles simulated: 1046000  inst.: 4999155 (ipc= 4.8) sim_rate=15920 (inst/sec) elapsed = 0:0:05:14 / Wed May 13 10:00:55 2015
GPGPU-Sim uArch: cycles simulated: 1050000  inst.: 5007360 (ipc= 4.8) sim_rate=15896 (inst/sec) elapsed = 0:0:05:15 / Wed May 13 10:00:56 2015
GPGPU-Sim uArch: cycles simulated: 1053500  inst.: 5014655 (ipc= 4.8) sim_rate=15869 (inst/sec) elapsed = 0:0:05:16 / Wed May 13 10:00:57 2015
GPGPU-Sim uArch: cycles simulated: 1057500  inst.: 5022923 (ipc= 4.7) sim_rate=15845 (inst/sec) elapsed = 0:0:05:17 / Wed May 13 10:00:58 2015
GPGPU-Sim uArch: cycles simulated: 1061500  inst.: 5030501 (ipc= 4.7) sim_rate=15819 (inst/sec) elapsed = 0:0:05:18 / Wed May 13 10:00:59 2015
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 1065500  inst.: 5037896 (ipc= 4.7) sim_rate=15792 (inst/sec) elapsed = 0:0:05:19 / Wed May 13 10:01:00 2015
GPGPU-Sim uArch: cycles simulated: 1069500  inst.: 5044709 (ipc= 4.7) sim_rate=15764 (inst/sec) elapsed = 0:0:05:20 / Wed May 13 10:01:01 2015
GPGPU-Sim uArch: cycles simulated: 1073000  inst.: 5050803 (ipc= 4.7) sim_rate=15734 (inst/sec) elapsed = 0:0:05:21 / Wed May 13 10:01:02 2015
GPGPU-Sim uArch: cycles simulated: 1077000  inst.: 5057920 (ipc= 4.7) sim_rate=15707 (inst/sec) elapsed = 0:0:05:22 / Wed May 13 10:01:03 2015
GPGPU-Sim uArch: cycles simulated: 1081000  inst.: 5064525 (ipc= 4.7) sim_rate=15679 (inst/sec) elapsed = 0:0:05:23 / Wed May 13 10:01:04 2015
GPGPU-Sim uArch: cycles simulated: 1085000  inst.: 5071151 (ipc= 4.7) sim_rate=15651 (inst/sec) elapsed = 0:0:05:24 / Wed May 13 10:01:05 2015
GPGPU-Sim uArch: cycles simulated: 1089000  inst.: 5077604 (ipc= 4.7) sim_rate=15623 (inst/sec) elapsed = 0:0:05:25 / Wed May 13 10:01:06 2015
GPGPU-Sim uArch: cycles simulated: 1093000  inst.: 5084034 (ipc= 4.7) sim_rate=15595 (inst/sec) elapsed = 0:0:05:26 / Wed May 13 10:01:07 2015
GPGPU-Sim uArch: cycles simulated: 1096500  inst.: 5088920 (ipc= 4.6) sim_rate=15562 (inst/sec) elapsed = 0:0:05:27 / Wed May 13 10:01:08 2015
GPGPU-Sim uArch: cycles simulated: 1100500  inst.: 5094661 (ipc= 4.6) sim_rate=15532 (inst/sec) elapsed = 0:0:05:28 / Wed May 13 10:01:09 2015
GPGPU-Sim uArch: cycles simulated: 1104500  inst.: 5100514 (ipc= 4.6) sim_rate=15503 (inst/sec) elapsed = 0:0:05:29 / Wed May 13 10:01:10 2015
GPGPU-Sim uArch: cycles simulated: 1108500  inst.: 5105950 (ipc= 4.6) sim_rate=15472 (inst/sec) elapsed = 0:0:05:30 / Wed May 13 10:01:11 2015
GPGPU-Sim uArch: cycles simulated: 1112500  inst.: 5111345 (ipc= 4.6) sim_rate=15442 (inst/sec) elapsed = 0:0:05:31 / Wed May 13 10:01:12 2015
GPGPU-Sim uArch: cycles simulated: 1116500  inst.: 5116781 (ipc= 4.6) sim_rate=15411 (inst/sec) elapsed = 0:0:05:32 / Wed May 13 10:01:13 2015
GPGPU-Sim uArch: cycles simulated: 1120500  inst.: 5122093 (ipc= 4.6) sim_rate=15381 (inst/sec) elapsed = 0:0:05:33 / Wed May 13 10:01:14 2015
GPGPU-Sim uArch: cycles simulated: 1124500  inst.: 5127173 (ipc= 4.6) sim_rate=15350 (inst/sec) elapsed = 0:0:05:34 / Wed May 13 10:01:15 2015
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(0,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 1128500  inst.: 5132170 (ipc= 4.5) sim_rate=15319 (inst/sec) elapsed = 0:0:05:35 / Wed May 13 10:01:16 2015
GPGPU-Sim uArch: cycles simulated: 1132500  inst.: 5137215 (ipc= 4.5) sim_rate=15289 (inst/sec) elapsed = 0:0:05:36 / Wed May 13 10:01:17 2015
GPGPU-Sim uArch: cycles simulated: 1136500  inst.: 5141994 (ipc= 4.5) sim_rate=15258 (inst/sec) elapsed = 0:0:05:37 / Wed May 13 10:01:18 2015
GPGPU-Sim uArch: cycles simulated: 1140500  inst.: 5146367 (ipc= 4.5) sim_rate=15225 (inst/sec) elapsed = 0:0:05:38 / Wed May 13 10:01:19 2015
GPGPU-Sim uArch: cycles simulated: 1144500  inst.: 5150463 (ipc= 4.5) sim_rate=15193 (inst/sec) elapsed = 0:0:05:39 / Wed May 13 10:01:20 2015
GPGPU-Sim uArch: cycles simulated: 1148500  inst.: 5153922 (ipc= 4.5) sim_rate=15158 (inst/sec) elapsed = 0:0:05:40 / Wed May 13 10:01:21 2015
GPGPU-Sim uArch: cycles simulated: 1152500  inst.: 5157154 (ipc= 4.5) sim_rate=15123 (inst/sec) elapsed = 0:0:05:41 / Wed May 13 10:01:22 2015
GPGPU-Sim uArch: cycles simulated: 1156500  inst.: 5160529 (ipc= 4.5) sim_rate=15089 (inst/sec) elapsed = 0:0:05:42 / Wed May 13 10:01:23 2015
GPGPU-Sim uArch: cycles simulated: 1160500  inst.: 5163624 (ipc= 4.4) sim_rate=15054 (inst/sec) elapsed = 0:0:05:43 / Wed May 13 10:01:24 2015
GPGPU-Sim uArch: cycles simulated: 1164000  inst.: 5166393 (ipc= 4.4) sim_rate=15018 (inst/sec) elapsed = 0:0:05:44 / Wed May 13 10:01:25 2015
GPGPU-Sim uArch: cycles simulated: 1168000  inst.: 5169289 (ipc= 4.4) sim_rate=14983 (inst/sec) elapsed = 0:0:05:45 / Wed May 13 10:01:26 2015
GPGPU-Sim uArch: cycles simulated: 1172000  inst.: 5172070 (ipc= 4.4) sim_rate=14948 (inst/sec) elapsed = 0:0:05:46 / Wed May 13 10:01:27 2015
GPGPU-Sim uArch: cycles simulated: 1176000  inst.: 5174871 (ipc= 4.4) sim_rate=14913 (inst/sec) elapsed = 0:0:05:47 / Wed May 13 10:01:28 2015
GPGPU-Sim uArch: cycles simulated: 1180000  inst.: 5177597 (ipc= 4.4) sim_rate=14878 (inst/sec) elapsed = 0:0:05:48 / Wed May 13 10:01:29 2015
GPGPU-Sim uArch: cycles simulated: 1184500  inst.: 5180750 (ipc= 4.4) sim_rate=14844 (inst/sec) elapsed = 0:0:05:49 / Wed May 13 10:01:30 2015
GPGPU-Sim uArch: cycles simulated: 1188500  inst.: 5183443 (ipc= 4.4) sim_rate=14809 (inst/sec) elapsed = 0:0:05:50 / Wed May 13 10:01:31 2015
GPGPU-Sim uArch: cycles simulated: 1192500  inst.: 5186315 (ipc= 4.3) sim_rate=14775 (inst/sec) elapsed = 0:0:05:51 / Wed May 13 10:01:32 2015
GPGPU-Sim uArch: cycles simulated: 1196500  inst.: 5188592 (ipc= 4.3) sim_rate=14740 (inst/sec) elapsed = 0:0:05:52 / Wed May 13 10:01:33 2015
GPGPU-Sim uArch: cycles simulated: 1200500  inst.: 5190385 (ipc= 4.3) sim_rate=14703 (inst/sec) elapsed = 0:0:05:53 / Wed May 13 10:01:34 2015
GPGPU-Sim uArch: cycles simulated: 1204500  inst.: 5191628 (ipc= 4.3) sim_rate=14665 (inst/sec) elapsed = 0:0:05:54 / Wed May 13 10:01:35 2015
GPGPU-Sim uArch: cycles simulated: 1208500  inst.: 5192951 (ipc= 4.3) sim_rate=14628 (inst/sec) elapsed = 0:0:05:55 / Wed May 13 10:01:36 2015
GPGPU-Sim uArch: cycles simulated: 1213000  inst.: 5194329 (ipc= 4.3) sim_rate=14590 (inst/sec) elapsed = 0:0:05:56 / Wed May 13 10:01:37 2015
GPGPU-Sim uArch: cycles simulated: 1217000  inst.: 5195481 (ipc= 4.3) sim_rate=14553 (inst/sec) elapsed = 0:0:05:57 / Wed May 13 10:01:38 2015
GPGPU-Sim uArch: cycles simulated: 1221000  inst.: 5196104 (ipc= 4.3) sim_rate=14514 (inst/sec) elapsed = 0:0:05:58 / Wed May 13 10:01:39 2015
GPGPU-Sim uArch: cycles simulated: 1224500  inst.: 5196649 (ipc= 4.2) sim_rate=14475 (inst/sec) elapsed = 0:0:05:59 / Wed May 13 10:01:40 2015
GPGPU-Sim uArch: cycles simulated: 1228500  inst.: 5197273 (ipc= 4.2) sim_rate=14436 (inst/sec) elapsed = 0:0:06:00 / Wed May 13 10:01:41 2015
GPGPU-Sim uArch: cycles simulated: 1232500  inst.: 5197897 (ipc= 4.2) sim_rate=14398 (inst/sec) elapsed = 0:0:06:01 / Wed May 13 10:01:42 2015
GPGPU-Sim uArch: cycles simulated: 1236500  inst.: 5198523 (ipc= 4.2) sim_rate=14360 (inst/sec) elapsed = 0:0:06:02 / Wed May 13 10:01:43 2015
GPGPU-Sim uArch: cycles simulated: 1241000  inst.: 5199225 (ipc= 4.2) sim_rate=14322 (inst/sec) elapsed = 0:0:06:03 / Wed May 13 10:01:44 2015
GPGPU-Sim uArch: cycles simulated: 1245000  inst.: 5199852 (ipc= 4.2) sim_rate=14285 (inst/sec) elapsed = 0:0:06:04 / Wed May 13 10:01:45 2015
GPGPU-Sim uArch: cycles simulated: 1249000  inst.: 5200477 (ipc= 4.2) sim_rate=14247 (inst/sec) elapsed = 0:0:06:05 / Wed May 13 10:01:46 2015
GPGPU-Sim uArch: cycles simulated: 1253000  inst.: 5201103 (ipc= 4.2) sim_rate=14210 (inst/sec) elapsed = 0:0:06:06 / Wed May 13 10:01:47 2015
GPGPU-Sim uArch: cycles simulated: 1257500  inst.: 5201807 (ipc= 4.1) sim_rate=14173 (inst/sec) elapsed = 0:0:06:07 / Wed May 13 10:01:48 2015
GPGPU-Sim uArch: cycles simulated: 1261500  inst.: 5202429 (ipc= 4.1) sim_rate=14137 (inst/sec) elapsed = 0:0:06:08 / Wed May 13 10:01:49 2015
GPGPU-Sim uArch: cycles simulated: 1266000  inst.: 5203131 (ipc= 4.1) sim_rate=14100 (inst/sec) elapsed = 0:0:06:09 / Wed May 13 10:01:50 2015
GPGPU-Sim uArch: cycles simulated: 1270000  inst.: 5203757 (ipc= 4.1) sim_rate=14064 (inst/sec) elapsed = 0:0:06:10 / Wed May 13 10:01:51 2015
GPGPU-Sim uArch: cycles simulated: 1274000  inst.: 5204381 (ipc= 4.1) sim_rate=14027 (inst/sec) elapsed = 0:0:06:11 / Wed May 13 10:01:52 2015
GPGPU-Sim uArch: cycles simulated: 1278000  inst.: 5205005 (ipc= 4.1) sim_rate=13991 (inst/sec) elapsed = 0:0:06:12 / Wed May 13 10:01:53 2015
GPGPU-Sim uArch: cycles simulated: 1282500  inst.: 5205705 (ipc= 4.1) sim_rate=13956 (inst/sec) elapsed = 0:0:06:13 / Wed May 13 10:01:54 2015
GPGPU-Sim uArch: cycles simulated: 1286500  inst.: 5206332 (ipc= 4.0) sim_rate=13920 (inst/sec) elapsed = 0:0:06:14 / Wed May 13 10:01:55 2015
GPGPU-Sim uArch: cycles simulated: 1290500  inst.: 5206955 (ipc= 4.0) sim_rate=13885 (inst/sec) elapsed = 0:0:06:15 / Wed May 13 10:01:56 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1291941,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' finished on shader 1.
kernel_name = _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 1291942
gpu_sim_insn = 5210456
gpu_ipc =       4.0330
gpu_tot_sim_cycle = 1291942
gpu_tot_sim_insn = 5210456
gpu_tot_ipc =       4.0330
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 985
gpu_stall_icnt2sh    = 393
gpu_total_sim_rate=13894

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 130490
	L1I_total_cache_misses = 271
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 262
	L1D_total_cache_misses = 262
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5487
	L1C_total_cache_misses = 135
	L1C_total_cache_miss_rate = 0.0246
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5352
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130219
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 271
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 
distro:
474, 474, 395, 
gpgpu_n_tot_thrd_icount = 59074816
gpgpu_n_tot_w_icount = 230761
gpgpu_n_stall_shd_mem = 82438
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 123
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 842382
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 100483
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 521
gpgpu_stall_shd_mem[c_mem][bk_conf] = 521
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 81914
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1	W0_Idle:177098	W0_Scoreboard:960060	W1:18654	W2:4183	W3:2811	W4:3204	W5:2418	W6:2600	W7:3532	W8:3486	W9:2419	W10:2015	W11:2689	W12:2736	W13:4336	W14:4688	W15:7280	W16:8746	W17:10532	W18:12306	W19:14310	W20:13847	W21:14025	W22:11713	W23:9883	W24:7262	W25:4578	W26:4083	W27:1682	W28:2196	W29:829	W30:300	W31:980	W32:3208	W33:820	W34:280	W35:880	W36:60	W37:420	W38:320	W39:260	W40:4540	W41:24130	W42:0	W43:0	W44:0	W45:0	W46:0	W47:0	W48:0	W49:0	W50:0	W51:0	W52:0	W53:0	W54:0	W55:2	W56:0	W57:0	W58:0	W59:0	W60:0	W61:0	W62:0	W63:0	W64:0	W65:0	W66:0	W67:0	W68:0	W69:0	W70:0	W71:0	W72:0	W73:0	W74:0	W75:0	W76:0	W77:0	W78:0	W79:0	W80:0	W81:0	W82:0	W83:0	W84:0	W85:0	W86:0	W87:0	W88:0	W89:0	W90:0	W91:0	W92:0	W93:0	W94:0	W95:0	W96:11518	W97:0	W98:0	W99:0	W100:0	W101:0	W102:0	W103:0	W104:0	W105:0	W106:0	W107:0	W108:0	W109:0	W110:0	W111:0	W112:0	W113:0	W114:0	W115:0	W116:0	W117:0	W118:0	W119:0	W120:0	W121:0	W122:0	W123:0	W124:0	W125:0	W126:0	W127:0	W128:0	W129:0	W130:0	W131:0	W132:0	W133:0	W134:0	W135:0	W136:0	W137:0	W138:0	W139:0	W140:0	W141:0	W142:0	W143:0	W144:0	W145:0	W146:0	W147:0	W148:0	W149:0	W150:0	W151:0	W152:0	W153:0	W154:0	W155:0	W156:0	W157:0	W158:0	W159:0	W160:0	W161:0	W162:0	W163:0	W164:0	W165:0	W166:0	W167:0	W168:0	W169:0	W170:0	W171:0	W172:0	W173:0	W174:0	W175:0	W176:0	W177:0	W178:0	W179:0	W180:0	W181:0	W182:0	W183:0	W184:0	W185:0	W186:0	W187:0	W188:0	W189:0	W190:0	W191:0	W192:0	W193:0	W194:0	W195:0	W196:0	W197:0	W198:0	W199:0	W200:0	W201:0	W202:0	W203:0	W204:0	W205:0	W206:0	W207:0	W208:0	W209:0	W210:0	W211:0	W212:0	W213:0	W214:0	W215:0	W216:0	W217:0	W218:0	W219:0	W220:0	W221:0	W222:0	W223:0	W224:0	W225:0	W226:0	W227:0	W228:0	W229:0	W230:0	W231:0	W232:0	W233:0	W234:0	W235:0	W236:0	W237:0	W238:0	W239:0	W240:0	W241:0	W242:0	W243:0	W244:0	W245:0	W246:0	W247:0	W248:0	W249:0	W250:0	W251:0	W252:0	W253:0	W254:0	W255:0	W256:0
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 48 {8:6,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 760 {8:95,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 816 {136:6,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 12920 {136:95,}
maxmrqlatency = 30 
maxdqlatency = 0 
maxmflatency = 366 
averagemflatency = 206 
max_icnt2mem_latency = 99 
max_icnt2sh_latency = 1291941 
mrq_lat_table:29 	1 	5 	13 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	193 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	254 	73 	26 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8 	13 	0 	0 	0 	0 	0 	0 	139 	116 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       572         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2009         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2694      2447         0         0         0      1418         0         0         0      1718         0         0         0      2013         0         0 
dram[3]:       825      3137         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1478      3834         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2149      4816         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000 10.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan 
dram[3]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 58/15 = 3.866667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         2         0         0         0         2         0         0         0         2         0         0 
dram[3]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 26
min_bank_accesses = 0!
chip skew: 10/2 = 5.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 32
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0      1463    none      none      none         270    none      none      none         270    none      none      none         271    none      none  
dram[3]:          0      1492    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:          0      1160    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:          0      1055    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       366         0         0         0       273         0         0         0       273         0         0         0       274         0         0
dram[3]:          0       280         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0       275         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1705363 n_nop=1705352 n_act=3 n_pre=2 n_req=3 n_rd=6 n_write=0 bw_util=7.037e-06
n_activity=144 dram_eff=0.08333
bk0: 6a 1705291i bk1: 0a 1705361i bk2: 0a 1705363i bk3: 0a 1705363i bk4: 0a 1705363i bk5: 0a 1705363i bk6: 0a 1705363i bk7: 0a 1705363i bk8: 0a 1705363i bk9: 0a 1705363i bk10: 0a 1705363i bk11: 0a 1705363i bk12: 0a 1705363i bk13: 0a 1705363i bk14: 0a 1705363i bk15: 0a 1705363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1705363 n_nop=1705358 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=4.691e-06
n_activity=55 dram_eff=0.1455
bk0: 4a 1705343i bk1: 0a 1705363i bk2: 0a 1705363i bk3: 0a 1705363i bk4: 0a 1705363i bk5: 0a 1705363i bk6: 0a 1705363i bk7: 0a 1705363i bk8: 0a 1705363i bk9: 0a 1705363i bk10: 0a 1705363i bk11: 0a 1705363i bk12: 0a 1705363i bk13: 0a 1705363i bk14: 0a 1705363i bk15: 0a 1705363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1705363 n_nop=1705330 n_act=5 n_pre=0 n_req=18 n_rd=20 n_write=8 bw_util=3.284e-05
n_activity=275 dram_eff=0.2036
bk0: 4a 1705344i bk1: 4a 1705294i bk2: 0a 1705362i bk3: 0a 1705362i bk4: 0a 1705363i bk5: 4a 1705340i bk6: 0a 1705362i bk7: 0a 1705362i bk8: 0a 1705363i bk9: 4a 1705340i bk10: 0a 1705361i bk11: 0a 1705362i bk12: 0a 1705365i bk13: 4a 1705342i bk14: 0a 1705363i bk15: 0a 1705363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000106722
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1705363 n_nop=1705345 n_act=2 n_pre=0 n_req=12 n_rd=8 n_write=8 bw_util=1.876e-05
n_activity=148 dram_eff=0.2162
bk0: 4a 1705343i bk1: 4a 1705290i bk2: 0a 1705362i bk3: 0a 1705363i bk4: 0a 1705363i bk5: 0a 1705363i bk6: 0a 1705363i bk7: 0a 1705363i bk8: 0a 1705363i bk9: 0a 1705363i bk10: 0a 1705363i bk11: 0a 1705363i bk12: 0a 1705363i bk13: 0a 1705363i bk14: 0a 1705363i bk15: 0a 1705363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.21254e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1705363 n_nop=1705345 n_act=2 n_pre=0 n_req=12 n_rd=8 n_write=8 bw_util=1.876e-05
n_activity=148 dram_eff=0.2162
bk0: 4a 1705343i bk1: 4a 1705290i bk2: 0a 1705362i bk3: 0a 1705363i bk4: 0a 1705363i bk5: 0a 1705363i bk6: 0a 1705363i bk7: 0a 1705363i bk8: 0a 1705363i bk9: 0a 1705363i bk10: 0a 1705363i bk11: 0a 1705363i bk12: 0a 1705363i bk13: 0a 1705363i bk14: 0a 1705363i bk15: 0a 1705363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.32982e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1705363 n_nop=1705347 n_act=2 n_pre=0 n_req=11 n_rd=6 n_write=8 bw_util=1.642e-05
n_activity=135 dram_eff=0.2074
bk0: 2a 1705347i bk1: 4a 1705292i bk2: 0a 1705363i bk3: 0a 1705363i bk4: 0a 1705363i bk5: 0a 1705363i bk6: 0a 1705363i bk7: 0a 1705363i bk8: 0a 1705363i bk9: 0a 1705363i bk10: 0a 1705363i bk11: 0a 1705363i bk12: 0a 1705363i bk13: 0a 1705363i bk14: 0a 1705363i bk15: 0a 1705363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=4.1047e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31, Miss = 3, Miss_rate = 0.097, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 70, Miss = 8, Miss_rate = 0.114, Pending_hits = 6, Reservation_fails = 119
L2_cache_bank[6]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 200
L2_cache_bank[7]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[8]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 191
L2_cache_bank[9]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 6, Reservation_fails = 170
L2_cache_bank[10]: Access = 15, Miss = 1, Miss_rate = 0.067, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[11]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 6, Reservation_fails = 121
L2_total_cache_accesses = 372
L2_total_cache_misses = 26
L2_total_cache_miss_rate = 0.0699
L2_total_cache_pending_hits = 45
L2_total_cache_reservation_fails = 1353
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 637
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 607
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=806
icnt_total_pkts_simt_to_mem=628
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.4476
	minimum = 6
	maximum = 83
Network latency average = 12.297
	minimum = 6
	maximum = 83
Slowest packet = 446
Flit latency average = 11.463
	minimum = 6
	maximum = 82
Slowest flit = 999
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 2.13288e-05
	minimum = 0 (at node 16)
	maximum = 5.4182e-05 (at node 20)
Accepted packet rate average = 2.13288e-05
	minimum = 0 (at node 16)
	maximum = 5.4182e-05 (at node 20)
Injected flit rate average = 4.11095e-05
	minimum = 0 (at node 16)
	maximum = 0.000116104 (at node 21)
Accepted flit rate average= 4.11095e-05
	minimum = 0 (at node 16)
	maximum = 0.00010372 (at node 20)
Injected packet length average = 1.92742
Accepted packet length average = 1.92742
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4476 (1 samples)
	minimum = 6 (1 samples)
	maximum = 83 (1 samples)
Network latency average = 12.297 (1 samples)
	minimum = 6 (1 samples)
	maximum = 83 (1 samples)
Flit latency average = 11.463 (1 samples)
	minimum = 6 (1 samples)
	maximum = 82 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 2.13288e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 5.4182e-05 (1 samples)
Accepted packet rate average = 2.13288e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 5.4182e-05 (1 samples)
Injected flit rate average = 4.11095e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.000116104 (1 samples)
Accepted flit rate average = 4.11095e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00010372 (1 samples)
Injected packet size average = 1.92742 (1 samples)
Accepted packet size average = 1.92742 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 15 sec (375 sec)
gpgpu_simulation_rate = 13894 (inst/sec)
gpgpu_simulation_rate = 3445 (cycle/sec)
256 96

GPGPU-Sim PTX: cudaLaunch for 0x0x403b20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' to stream 0, gridDim= (256,1,1) blockDim = (96,1,1) 
kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1291942)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1291942)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1291942)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1291942)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1291942)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1291942)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1291942)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1291942)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1291942)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1291942)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1291942)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1291942)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1291942)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1291942)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1291942)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1291942)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1291942)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1291942)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1291942)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1291942)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1291942)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1291942)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1291942)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1291942)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1291942)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1291942)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1291942)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1291942)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1291942)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1291942)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1291942)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1291942)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1291942)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1291942)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1291942)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1291942)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1291942)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1291942)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1291942)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1291942)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1291942)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1291942)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1291942)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1291942)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1291942)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(40,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(32,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 1292442  inst.: 5414736 (ipc=408.6) sim_rate=14324 (inst/sec) elapsed = 0:0:06:18 / Wed May 13 10:01:59 2015
GPGPU-Sim uArch: Shader 11 finished CTA #1 (519,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(520,1291942)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (524,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(525,1291942)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (527,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(528,1291942)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (530,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(531,1291942)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (533,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(534,1291942)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (536,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(537,1291942)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (539,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(540,1291942)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (542,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(543,1291942)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (545,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(546,1291942)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (548,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(549,1291942)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (551,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(552,1291942)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (554,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(555,1291942)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (557,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(558,1291942)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(56,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (560,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(561,1291942)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (563,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(564,1291942)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (566,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(567,1291942)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (574,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(575,1291942)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (576,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(577,1291942)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (578,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(579,1291942)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (580,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(581,1291942)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (583,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(584,1291942)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (586,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(587,1291942)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (589,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(590,1291942)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (592,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(593,1291942)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (595,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(596,1291942)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (598,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(599,1291942)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (601,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(602,1291942)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (604,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(605,1291942)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (607,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(608,1291942)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (610,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(611,1291942)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (613,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(614,1291942)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (616,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(617,1291942)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (619,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(620,1291942)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (622,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(623,1291942)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (625,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(626,1291942)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (628,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(629,1291942)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (631,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(632,1291942)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (634,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(635,1291942)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (637,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(638,1291942)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (640,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(641,1291942)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (643,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(644,1291942)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (646,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(647,1291942)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (649,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(650,1291942)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (652,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(653,1291942)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(68,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 1292942  inst.: 5615919 (ipc=405.5) sim_rate=14739 (inst/sec) elapsed = 0:0:06:21 / Wed May 13 10:02:02 2015
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(81,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1038,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1039,1291942)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1043,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1044,1291942)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1046,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1047,1291942)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1049,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1050,1291942)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1052,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1053,1291942)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1055,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1056,1291942)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1058,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1059,1291942)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1061,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1062,1291942)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1064,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1065,1291942)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1067,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1068,1291942)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1070,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1071,1291942)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1073,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1074,1291942)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1076,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1077,1291942)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1079,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1080,1291942)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1082,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1083,1291942)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1085,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1086,1291942)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1092,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1093,1291942)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1095,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1096,1291942)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1098,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1099,1291942)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1103,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1104,1291942)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1106,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1107,1291942)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1109,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1110,1291942)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1112,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1113,1291942)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1115,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1116,1291942)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1118,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1119,1291942)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1121,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1122,1291942)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1124,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1125,1291942)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1127,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1128,1291942)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1130,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1131,1291942)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1133,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1134,1291942)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1136,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1137,1291942)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1139,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1140,1291942)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1142,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1143,1291942)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1146,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1147,1291942)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1149,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1150,1291942)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1152,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1153,1291942)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1155,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1156,1291942)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1158,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1159,1291942)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1161,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1162,1291942)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1164,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1165,1291942)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1167,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1168,1291942)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1170,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1171,1291942)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1173,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1174,1291942)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1176,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1177,1291942)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(129,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(119,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 1293442  inst.: 5815642 (ipc=403.5) sim_rate=15144 (inst/sec) elapsed = 0:0:06:24 / Wed May 13 10:02:05 2015
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1548,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1549,1291942)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1557,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1558,1291942)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1566,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1567,1291942)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1569,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1570,1291942)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1572,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1573,1291942)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1577,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1578,1291942)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1580,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1581,1291942)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1583,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1584,1291942)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1586,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1587,1291942)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1589,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1590,1291942)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1592,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1593,1291942)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1595,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1596,1291942)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1598,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1599,1291942)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1601,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1602,1291942)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1604,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1605,1291942)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1607,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1608,1291942)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1614,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1615,1291942)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1617,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1618,1291942)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1620,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1621,1291942)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1625,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1626,1291942)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1628,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1629,1291942)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1631,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1632,1291942)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1634,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1635,1291942)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1637,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1638,1291942)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1640,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1641,1291942)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1643,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1644,1291942)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1646,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1647,1291942)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1649,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1650,1291942)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1652,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1653,1291942)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1655,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1656,1291942)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1658,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1659,1291942)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1661,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1662,1291942)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1664,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1665,1291942)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1668,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1669,1291942)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1671,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1672,1291942)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1674,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1675,1291942)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1677,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1678,1291942)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1680,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1681,1291942)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1683,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1684,1291942)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1686,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1687,1291942)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1689,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1690,1291942)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1692,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1693,1291942)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1695,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1696,1291942)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1698,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1699,1291942)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(156,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(156,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 1293942  inst.: 6014897 (ipc=402.2) sim_rate=15542 (inst/sec) elapsed = 0:0:06:27 / Wed May 13 10:02:08 2015
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2071,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2072,1291942)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2088,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2089,1291942)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2091,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2092,1291942)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2094,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2095,1291942)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2097,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2098,1291942)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2100,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2101,1291942)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2103,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2104,1291942)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2106,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2107,1291942)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2109,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2110,1291942)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2112,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2113,1291942)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2115,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2116,1291942)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2118,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2119,1291942)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2121,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2122,1291942)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2124,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2125,1291942)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2127,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2128,1291942)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2130,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2131,1291942)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2136,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2137,1291942)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2139,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2140,1291942)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2142,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2143,1291942)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2147,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2148,1291942)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2150,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2151,1291942)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2153,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2154,1291942)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2156,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2157,1291942)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2159,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2160,1291942)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2162,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2163,1291942)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2165,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2166,1291942)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2168,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2169,1291942)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2171,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2172,1291942)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2174,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2175,1291942)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2177,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2178,1291942)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2180,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2181,1291942)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2183,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2184,1291942)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2186,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2187,1291942)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2190,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2191,1291942)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2193,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2194,1291942)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2196,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2197,1291942)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2199,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2200,1291942)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2202,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2203,1291942)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2205,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2206,1291942)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2208,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2209,1291942)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2211,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2212,1291942)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2214,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2215,1291942)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2217,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2218,1291942)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2220,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2221,1291942)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(197,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(218,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 1294442  inst.: 6212128 (ipc=400.7) sim_rate=15928 (inst/sec) elapsed = 0:0:06:30 / Wed May 13 10:02:11 2015
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2601,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2602,1291942)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2610,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2611,1291942)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2613,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2614,1291942)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2616,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2617,1291942)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2621,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2622,1291942)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2624,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2625,1291942)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2627,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2628,1291942)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2630,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2631,1291942)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2633,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2634,1291942)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2636,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2637,1291942)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2639,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2640,1291942)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2642,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2643,1291942)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2645,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2646,1291942)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2648,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2649,1291942)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2651,1291942), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2651,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2652,1291942)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2652,1291942)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2658,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2659,1291942)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2661,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2662,1291942)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2664,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2665,1291942)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2669,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2670,1291942)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2672,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2673,1291942)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2675,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2676,1291942)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2678,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2679,1291942)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2681,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2682,1291942)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2684,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2685,1291942)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2687,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2688,1291942)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2690,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2691,1291942)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2693,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2694,1291942)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2696,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2697,1291942)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2699,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2700,1291942)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2702,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2703,1291942)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2705,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2706,1291942)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2708,1291942), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2709,1291942)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2712,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2713,1291942)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2715,1291942), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2716,1291942)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2718,1291942), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2721,1291942), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2724,1291942), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2727,1291942), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2730,1291942), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2733,1291942), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2736,1291942), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2739,1291942), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2742,1291942), 2 CTAs running
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(248,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 1294942  inst.: 6376732 (ipc=388.8) sim_rate=16267 (inst/sec) elapsed = 0:0:06:32 / Wed May 13 10:02:13 2015
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3115,1291942), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3132,1291942), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3135,1291942), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3138,1291942), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3142,1291942), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3145,1291942), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3148,1291942), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3151,1291942), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3154,1291942), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3157,1291942), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3160,1291942), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3163,1291942), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3166,1291942), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3169,1291942), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3172,1291942), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3180,1291942), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3183,1291942), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3186,1291942), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3189,1291942), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3192,1291942), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3195,1291942), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3198,1291942), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3201,1291942), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3204,1291942), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3207,1291942), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3210,1291942), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3213,1291942), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3216,1291942), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3219,1291942), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3222,1291942), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3225,1291942), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3228,1291942), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3231,1291942), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3234,1291942), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3237,1291942), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 1295442  inst.: 6390051 (ipc=337.0) sim_rate=16259 (inst/sec) elapsed = 0:0:06:33 / Wed May 13 10:02:14 2015
GPGPU-Sim uArch: cycles simulated: 1298442  inst.: 6392323 (ipc=181.8) sim_rate=16224 (inst/sec) elapsed = 0:0:06:34 / Wed May 13 10:02:15 2015
GPGPU-Sim uArch: cycles simulated: 1302442  inst.: 6395533 (ipc=112.9) sim_rate=16191 (inst/sec) elapsed = 0:0:06:35 / Wed May 13 10:02:16 2015
GPGPU-Sim uArch: cycles simulated: 1306442  inst.: 6398674 (ipc=81.9) sim_rate=16158 (inst/sec) elapsed = 0:0:06:36 / Wed May 13 10:02:17 2015
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(0,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1310442  inst.: 6401773 (ipc=64.4) sim_rate=16125 (inst/sec) elapsed = 0:0:06:37 / Wed May 13 10:02:18 2015
GPGPU-Sim uArch: cycles simulated: 1314442  inst.: 6404815 (ipc=53.1) sim_rate=16092 (inst/sec) elapsed = 0:0:06:38 / Wed May 13 10:02:19 2015
GPGPU-Sim uArch: cycles simulated: 1318442  inst.: 6408127 (ipc=45.2) sim_rate=16060 (inst/sec) elapsed = 0:0:06:39 / Wed May 13 10:02:20 2015
GPGPU-Sim uArch: cycles simulated: 1322442  inst.: 6411128 (ipc=39.4) sim_rate=16027 (inst/sec) elapsed = 0:0:06:40 / Wed May 13 10:02:21 2015
GPGPU-Sim uArch: cycles simulated: 1326442  inst.: 6414453 (ipc=34.9) sim_rate=15996 (inst/sec) elapsed = 0:0:06:41 / Wed May 13 10:02:22 2015
GPGPU-Sim uArch: cycles simulated: 1330442  inst.: 6417485 (ipc=31.4) sim_rate=15963 (inst/sec) elapsed = 0:0:06:42 / Wed May 13 10:02:23 2015
GPGPU-Sim uArch: cycles simulated: 1334442  inst.: 6420516 (ipc=28.5) sim_rate=15931 (inst/sec) elapsed = 0:0:06:43 / Wed May 13 10:02:24 2015
GPGPU-Sim uArch: cycles simulated: 1338442  inst.: 6423602 (ipc=26.1) sim_rate=15900 (inst/sec) elapsed = 0:0:06:44 / Wed May 13 10:02:25 2015
GPGPU-Sim uArch: cycles simulated: 1342442  inst.: 6426758 (ipc=24.1) sim_rate=15868 (inst/sec) elapsed = 0:0:06:45 / Wed May 13 10:02:26 2015
GPGPU-Sim uArch: cycles simulated: 1346442  inst.: 6429992 (ipc=22.4) sim_rate=15837 (inst/sec) elapsed = 0:0:06:46 / Wed May 13 10:02:27 2015
GPGPU-Sim uArch: cycles simulated: 1350442  inst.: 6432969 (ipc=20.9) sim_rate=15805 (inst/sec) elapsed = 0:0:06:47 / Wed May 13 10:02:28 2015
GPGPU-Sim uArch: cycles simulated: 1354442  inst.: 6436147 (ipc=19.6) sim_rate=15774 (inst/sec) elapsed = 0:0:06:48 / Wed May 13 10:02:29 2015
GPGPU-Sim uArch: cycles simulated: 1358442  inst.: 6439265 (ipc=18.5) sim_rate=15743 (inst/sec) elapsed = 0:0:06:49 / Wed May 13 10:02:30 2015
GPGPU-Sim uArch: cycles simulated: 1362442  inst.: 6442398 (ipc=17.5) sim_rate=15713 (inst/sec) elapsed = 0:0:06:50 / Wed May 13 10:02:31 2015
GPGPU-Sim uArch: cycles simulated: 1366442  inst.: 6445600 (ipc=16.6) sim_rate=15682 (inst/sec) elapsed = 0:0:06:51 / Wed May 13 10:02:32 2015
GPGPU-Sim uArch: cycles simulated: 1370442  inst.: 6448714 (ipc=15.8) sim_rate=15652 (inst/sec) elapsed = 0:0:06:52 / Wed May 13 10:02:33 2015
GPGPU-Sim uArch: cycles simulated: 1374442  inst.: 6451897 (ipc=15.0) sim_rate=15622 (inst/sec) elapsed = 0:0:06:53 / Wed May 13 10:02:34 2015
GPGPU-Sim uArch: cycles simulated: 1378442  inst.: 6454919 (ipc=14.4) sim_rate=15591 (inst/sec) elapsed = 0:0:06:54 / Wed May 13 10:02:35 2015
GPGPU-Sim uArch: cycles simulated: 1382442  inst.: 6458082 (ipc=13.8) sim_rate=15561 (inst/sec) elapsed = 0:0:06:55 / Wed May 13 10:02:36 2015
GPGPU-Sim uArch: cycles simulated: 1386442  inst.: 6461252 (ipc=13.2) sim_rate=15531 (inst/sec) elapsed = 0:0:06:56 / Wed May 13 10:02:37 2015
GPGPU-Sim uArch: cycles simulated: 1390442  inst.: 6464348 (ipc=12.7) sim_rate=15502 (inst/sec) elapsed = 0:0:06:57 / Wed May 13 10:02:38 2015
GPGPU-Sim uArch: cycles simulated: 1394442  inst.: 6467547 (ipc=12.3) sim_rate=15472 (inst/sec) elapsed = 0:0:06:58 / Wed May 13 10:02:39 2015
GPGPU-Sim uArch: cycles simulated: 1398442  inst.: 6470613 (ipc=11.8) sim_rate=15442 (inst/sec) elapsed = 0:0:06:59 / Wed May 13 10:02:40 2015
GPGPU-Sim uArch: cycles simulated: 1402442  inst.: 6473838 (ipc=11.4) sim_rate=15413 (inst/sec) elapsed = 0:0:07:00 / Wed May 13 10:02:41 2015
GPGPU-Sim uArch: cycles simulated: 1406442  inst.: 6476985 (ipc=11.1) sim_rate=15384 (inst/sec) elapsed = 0:0:07:01 / Wed May 13 10:02:42 2015
GPGPU-Sim uArch: cycles simulated: 1410442  inst.: 6479983 (ipc=10.7) sim_rate=15355 (inst/sec) elapsed = 0:0:07:02 / Wed May 13 10:02:43 2015
GPGPU-Sim uArch: cycles simulated: 1414442  inst.: 6483046 (ipc=10.4) sim_rate=15326 (inst/sec) elapsed = 0:0:07:03 / Wed May 13 10:02:44 2015
GPGPU-Sim uArch: cycles simulated: 1418442  inst.: 6486245 (ipc=10.1) sim_rate=15297 (inst/sec) elapsed = 0:0:07:04 / Wed May 13 10:02:45 2015
GPGPU-Sim uArch: cycles simulated: 1422442  inst.: 6489441 (ipc= 9.8) sim_rate=15269 (inst/sec) elapsed = 0:0:07:05 / Wed May 13 10:02:46 2015
GPGPU-Sim uArch: cycles simulated: 1426442  inst.: 6492463 (ipc= 9.5) sim_rate=15240 (inst/sec) elapsed = 0:0:07:06 / Wed May 13 10:02:47 2015
GPGPU-Sim uArch: cycles simulated: 1430442  inst.: 6495694 (ipc= 9.3) sim_rate=15212 (inst/sec) elapsed = 0:0:07:07 / Wed May 13 10:02:48 2015
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1434442  inst.: 6498672 (ipc= 9.0) sim_rate=15183 (inst/sec) elapsed = 0:0:07:08 / Wed May 13 10:02:49 2015
GPGPU-Sim uArch: cycles simulated: 1438442  inst.: 6501875 (ipc= 8.8) sim_rate=15155 (inst/sec) elapsed = 0:0:07:09 / Wed May 13 10:02:50 2015
GPGPU-Sim uArch: cycles simulated: 1442442  inst.: 6505031 (ipc= 8.6) sim_rate=15127 (inst/sec) elapsed = 0:0:07:10 / Wed May 13 10:02:51 2015
GPGPU-Sim uArch: cycles simulated: 1446442  inst.: 6508124 (ipc= 8.4) sim_rate=15100 (inst/sec) elapsed = 0:0:07:11 / Wed May 13 10:02:52 2015
GPGPU-Sim uArch: cycles simulated: 1450442  inst.: 6511235 (ipc= 8.2) sim_rate=15072 (inst/sec) elapsed = 0:0:07:12 / Wed May 13 10:02:53 2015
GPGPU-Sim uArch: cycles simulated: 1454442  inst.: 6514416 (ipc= 8.0) sim_rate=15044 (inst/sec) elapsed = 0:0:07:13 / Wed May 13 10:02:54 2015
GPGPU-Sim uArch: cycles simulated: 1458442  inst.: 6517395 (ipc= 7.8) sim_rate=15017 (inst/sec) elapsed = 0:0:07:14 / Wed May 13 10:02:55 2015
GPGPU-Sim uArch: cycles simulated: 1462442  inst.: 6520620 (ipc= 7.7) sim_rate=14989 (inst/sec) elapsed = 0:0:07:15 / Wed May 13 10:02:56 2015
GPGPU-Sim uArch: cycles simulated: 1466442  inst.: 6523840 (ipc= 7.5) sim_rate=14962 (inst/sec) elapsed = 0:0:07:16 / Wed May 13 10:02:57 2015
GPGPU-Sim uArch: cycles simulated: 1470442  inst.: 6526881 (ipc= 7.4) sim_rate=14935 (inst/sec) elapsed = 0:0:07:17 / Wed May 13 10:02:58 2015
GPGPU-Sim uArch: cycles simulated: 1474442  inst.: 6529984 (ipc= 7.2) sim_rate=14908 (inst/sec) elapsed = 0:0:07:18 / Wed May 13 10:02:59 2015
GPGPU-Sim uArch: cycles simulated: 1478442  inst.: 6533115 (ipc= 7.1) sim_rate=14881 (inst/sec) elapsed = 0:0:07:19 / Wed May 13 10:03:00 2015
GPGPU-Sim uArch: cycles simulated: 1482442  inst.: 6536162 (ipc= 7.0) sim_rate=14854 (inst/sec) elapsed = 0:0:07:20 / Wed May 13 10:03:01 2015
GPGPU-Sim uArch: cycles simulated: 1485442  inst.: 6538631 (ipc= 6.9) sim_rate=14826 (inst/sec) elapsed = 0:0:07:21 / Wed May 13 10:03:02 2015
GPGPU-Sim uArch: cycles simulated: 1489442  inst.: 6541713 (ipc= 6.7) sim_rate=14800 (inst/sec) elapsed = 0:0:07:22 / Wed May 13 10:03:03 2015
GPGPU-Sim uArch: cycles simulated: 1493442  inst.: 6544831 (ipc= 6.6) sim_rate=14773 (inst/sec) elapsed = 0:0:07:23 / Wed May 13 10:03:04 2015
GPGPU-Sim uArch: cycles simulated: 1497442  inst.: 6547971 (ipc= 6.5) sim_rate=14747 (inst/sec) elapsed = 0:0:07:24 / Wed May 13 10:03:05 2015
GPGPU-Sim uArch: cycles simulated: 1500942  inst.: 6550697 (ipc= 6.4) sim_rate=14720 (inst/sec) elapsed = 0:0:07:25 / Wed May 13 10:03:06 2015
GPGPU-Sim uArch: cycles simulated: 1504942  inst.: 6553891 (ipc= 6.3) sim_rate=14694 (inst/sec) elapsed = 0:0:07:26 / Wed May 13 10:03:07 2015
GPGPU-Sim uArch: cycles simulated: 1508942  inst.: 6557147 (ipc= 6.2) sim_rate=14669 (inst/sec) elapsed = 0:0:07:27 / Wed May 13 10:03:08 2015
GPGPU-Sim uArch: cycles simulated: 1512942  inst.: 6560109 (ipc= 6.1) sim_rate=14643 (inst/sec) elapsed = 0:0:07:28 / Wed May 13 10:03:09 2015
GPGPU-Sim uArch: cycles simulated: 1516942  inst.: 6563200 (ipc= 6.0) sim_rate=14617 (inst/sec) elapsed = 0:0:07:29 / Wed May 13 10:03:10 2015
GPGPU-Sim uArch: cycles simulated: 1520942  inst.: 6566457 (ipc= 5.9) sim_rate=14592 (inst/sec) elapsed = 0:0:07:30 / Wed May 13 10:03:11 2015
GPGPU-Sim uArch: cycles simulated: 1524942  inst.: 6569522 (ipc= 5.8) sim_rate=14566 (inst/sec) elapsed = 0:0:07:31 / Wed May 13 10:03:12 2015
GPGPU-Sim uArch: cycles simulated: 1528942  inst.: 6572740 (ipc= 5.7) sim_rate=14541 (inst/sec) elapsed = 0:0:07:32 / Wed May 13 10:03:13 2015
GPGPU-Sim uArch: cycles simulated: 1531942  inst.: 6574999 (ipc= 5.7) sim_rate=14514 (inst/sec) elapsed = 0:0:07:33 / Wed May 13 10:03:14 2015
GPGPU-Sim uArch: cycles simulated: 1534942  inst.: 6577357 (ipc= 5.6) sim_rate=14487 (inst/sec) elapsed = 0:0:07:34 / Wed May 13 10:03:15 2015
GPGPU-Sim uArch: cycles simulated: 1538442  inst.: 6580110 (ipc= 5.6) sim_rate=14461 (inst/sec) elapsed = 0:0:07:35 / Wed May 13 10:03:16 2015
GPGPU-Sim uArch: cycles simulated: 1542442  inst.: 6583210 (ipc= 5.5) sim_rate=14436 (inst/sec) elapsed = 0:0:07:36 / Wed May 13 10:03:17 2015
GPGPU-Sim uArch: cycles simulated: 1546442  inst.: 6586270 (ipc= 5.4) sim_rate=14411 (inst/sec) elapsed = 0:0:07:37 / Wed May 13 10:03:18 2015
GPGPU-Sim uArch: cycles simulated: 1549942  inst.: 6589156 (ipc= 5.3) sim_rate=14386 (inst/sec) elapsed = 0:0:07:38 / Wed May 13 10:03:19 2015
GPGPU-Sim uArch: cycles simulated: 1553942  inst.: 6592214 (ipc= 5.3) sim_rate=14362 (inst/sec) elapsed = 0:0:07:39 / Wed May 13 10:03:20 2015
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1557942  inst.: 6595377 (ipc= 5.2) sim_rate=14337 (inst/sec) elapsed = 0:0:07:40 / Wed May 13 10:03:21 2015
GPGPU-Sim uArch: cycles simulated: 1561942  inst.: 6598448 (ipc= 5.1) sim_rate=14313 (inst/sec) elapsed = 0:0:07:41 / Wed May 13 10:03:22 2015
GPGPU-Sim uArch: cycles simulated: 1565942  inst.: 6601694 (ipc= 5.1) sim_rate=14289 (inst/sec) elapsed = 0:0:07:42 / Wed May 13 10:03:23 2015
GPGPU-Sim uArch: cycles simulated: 1569942  inst.: 6604691 (ipc= 5.0) sim_rate=14264 (inst/sec) elapsed = 0:0:07:43 / Wed May 13 10:03:24 2015
GPGPU-Sim uArch: cycles simulated: 1573942  inst.: 6607835 (ipc= 5.0) sim_rate=14241 (inst/sec) elapsed = 0:0:07:44 / Wed May 13 10:03:25 2015
GPGPU-Sim uArch: cycles simulated: 1577942  inst.: 6610917 (ipc= 4.9) sim_rate=14217 (inst/sec) elapsed = 0:0:07:45 / Wed May 13 10:03:26 2015
GPGPU-Sim uArch: cycles simulated: 1581442  inst.: 6613658 (ipc= 4.8) sim_rate=14192 (inst/sec) elapsed = 0:0:07:46 / Wed May 13 10:03:27 2015
GPGPU-Sim uArch: cycles simulated: 1584942  inst.: 6616523 (ipc= 4.8) sim_rate=14168 (inst/sec) elapsed = 0:0:07:47 / Wed May 13 10:03:28 2015
GPGPU-Sim uArch: cycles simulated: 1588942  inst.: 6619629 (ipc= 4.7) sim_rate=14144 (inst/sec) elapsed = 0:0:07:48 / Wed May 13 10:03:29 2015
GPGPU-Sim uArch: cycles simulated: 1592942  inst.: 6622702 (ipc= 4.7) sim_rate=14120 (inst/sec) elapsed = 0:0:07:49 / Wed May 13 10:03:30 2015
GPGPU-Sim uArch: cycles simulated: 1596942  inst.: 6625932 (ipc= 4.6) sim_rate=14097 (inst/sec) elapsed = 0:0:07:50 / Wed May 13 10:03:31 2015
GPGPU-Sim uArch: cycles simulated: 1600942  inst.: 6628974 (ipc= 4.6) sim_rate=14074 (inst/sec) elapsed = 0:0:07:51 / Wed May 13 10:03:32 2015
GPGPU-Sim uArch: cycles simulated: 1604942  inst.: 6632057 (ipc= 4.5) sim_rate=14050 (inst/sec) elapsed = 0:0:07:52 / Wed May 13 10:03:33 2015
GPGPU-Sim uArch: cycles simulated: 1608942  inst.: 6635351 (ipc= 4.5) sim_rate=14028 (inst/sec) elapsed = 0:0:07:53 / Wed May 13 10:03:34 2015
GPGPU-Sim uArch: cycles simulated: 1612942  inst.: 6638454 (ipc= 4.4) sim_rate=14005 (inst/sec) elapsed = 0:0:07:54 / Wed May 13 10:03:35 2015
GPGPU-Sim uArch: cycles simulated: 1616942  inst.: 6641515 (ipc= 4.4) sim_rate=13982 (inst/sec) elapsed = 0:0:07:55 / Wed May 13 10:03:36 2015
GPGPU-Sim uArch: cycles simulated: 1620942  inst.: 6644609 (ipc= 4.4) sim_rate=13959 (inst/sec) elapsed = 0:0:07:56 / Wed May 13 10:03:37 2015
GPGPU-Sim uArch: cycles simulated: 1624942  inst.: 6647794 (ipc= 4.3) sim_rate=13936 (inst/sec) elapsed = 0:0:07:57 / Wed May 13 10:03:38 2015
GPGPU-Sim uArch: cycles simulated: 1628942  inst.: 6650906 (ipc= 4.3) sim_rate=13914 (inst/sec) elapsed = 0:0:07:58 / Wed May 13 10:03:39 2015
GPGPU-Sim uArch: cycles simulated: 1632942  inst.: 6654158 (ipc= 4.2) sim_rate=13891 (inst/sec) elapsed = 0:0:07:59 / Wed May 13 10:03:40 2015
GPGPU-Sim uArch: cycles simulated: 1637442  inst.: 6657539 (ipc= 4.2) sim_rate=13869 (inst/sec) elapsed = 0:0:08:00 / Wed May 13 10:03:41 2015
GPGPU-Sim uArch: cycles simulated: 1641442  inst.: 6660750 (ipc= 4.1) sim_rate=13847 (inst/sec) elapsed = 0:0:08:01 / Wed May 13 10:03:42 2015
GPGPU-Sim uArch: cycles simulated: 1645442  inst.: 6663747 (ipc= 4.1) sim_rate=13825 (inst/sec) elapsed = 0:0:08:02 / Wed May 13 10:03:43 2015
GPGPU-Sim uArch: cycles simulated: 1649442  inst.: 6666850 (ipc= 4.1) sim_rate=13803 (inst/sec) elapsed = 0:0:08:03 / Wed May 13 10:03:44 2015
GPGPU-Sim uArch: cycles simulated: 1653442  inst.: 6670122 (ipc= 4.0) sim_rate=13781 (inst/sec) elapsed = 0:0:08:04 / Wed May 13 10:03:45 2015
GPGPU-Sim uArch: cycles simulated: 1657442  inst.: 6673299 (ipc= 4.0) sim_rate=13759 (inst/sec) elapsed = 0:0:08:05 / Wed May 13 10:03:46 2015
GPGPU-Sim uArch: cycles simulated: 1661442  inst.: 6676578 (ipc= 4.0) sim_rate=13737 (inst/sec) elapsed = 0:0:08:06 / Wed May 13 10:03:47 2015
GPGPU-Sim uArch: cycles simulated: 1665442  inst.: 6679626 (ipc= 3.9) sim_rate=13715 (inst/sec) elapsed = 0:0:08:07 / Wed May 13 10:03:48 2015
GPGPU-Sim uArch: cycles simulated: 1669442  inst.: 6682764 (ipc= 3.9) sim_rate=13694 (inst/sec) elapsed = 0:0:08:08 / Wed May 13 10:03:49 2015
GPGPU-Sim uArch: cycles simulated: 1673442  inst.: 6685922 (ipc= 3.9) sim_rate=13672 (inst/sec) elapsed = 0:0:08:09 / Wed May 13 10:03:50 2015
GPGPU-Sim uArch: cycles simulated: 1677442  inst.: 6688967 (ipc= 3.8) sim_rate=13650 (inst/sec) elapsed = 0:0:08:10 / Wed May 13 10:03:51 2015
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(0,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1681442  inst.: 6692251 (ipc= 3.8) sim_rate=13629 (inst/sec) elapsed = 0:0:08:11 / Wed May 13 10:03:52 2015
GPGPU-Sim uArch: cycles simulated: 1685442  inst.: 6695371 (ipc= 3.8) sim_rate=13608 (inst/sec) elapsed = 0:0:08:12 / Wed May 13 10:03:53 2015
GPGPU-Sim uArch: cycles simulated: 1689442  inst.: 6698197 (ipc= 3.7) sim_rate=13586 (inst/sec) elapsed = 0:0:08:13 / Wed May 13 10:03:54 2015
GPGPU-Sim uArch: cycles simulated: 1693442  inst.: 6701554 (ipc= 3.7) sim_rate=13565 (inst/sec) elapsed = 0:0:08:14 / Wed May 13 10:03:55 2015
GPGPU-Sim uArch: cycles simulated: 1697442  inst.: 6704633 (ipc= 3.7) sim_rate=13544 (inst/sec) elapsed = 0:0:08:15 / Wed May 13 10:03:56 2015
GPGPU-Sim uArch: cycles simulated: 1701942  inst.: 6708067 (ipc= 3.7) sim_rate=13524 (inst/sec) elapsed = 0:0:08:16 / Wed May 13 10:03:57 2015
GPGPU-Sim uArch: cycles simulated: 1705942  inst.: 6711318 (ipc= 3.6) sim_rate=13503 (inst/sec) elapsed = 0:0:08:17 / Wed May 13 10:03:58 2015
GPGPU-Sim uArch: cycles simulated: 1709942  inst.: 6714522 (ipc= 3.6) sim_rate=13482 (inst/sec) elapsed = 0:0:08:18 / Wed May 13 10:03:59 2015
GPGPU-Sim uArch: cycles simulated: 1713942  inst.: 6717623 (ipc= 3.6) sim_rate=13462 (inst/sec) elapsed = 0:0:08:19 / Wed May 13 10:04:00 2015
GPGPU-Sim uArch: cycles simulated: 1717942  inst.: 6720754 (ipc= 3.5) sim_rate=13441 (inst/sec) elapsed = 0:0:08:20 / Wed May 13 10:04:01 2015
GPGPU-Sim uArch: cycles simulated: 1721942  inst.: 6723791 (ipc= 3.5) sim_rate=13420 (inst/sec) elapsed = 0:0:08:21 / Wed May 13 10:04:02 2015
GPGPU-Sim uArch: cycles simulated: 1725942  inst.: 6727023 (ipc= 3.5) sim_rate=13400 (inst/sec) elapsed = 0:0:08:22 / Wed May 13 10:04:03 2015
GPGPU-Sim uArch: cycles simulated: 1729942  inst.: 6730155 (ipc= 3.5) sim_rate=13380 (inst/sec) elapsed = 0:0:08:23 / Wed May 13 10:04:04 2015
GPGPU-Sim uArch: cycles simulated: 1733942  inst.: 6733309 (ipc= 3.4) sim_rate=13359 (inst/sec) elapsed = 0:0:08:24 / Wed May 13 10:04:05 2015
GPGPU-Sim uArch: cycles simulated: 1737942  inst.: 6736426 (ipc= 3.4) sim_rate=13339 (inst/sec) elapsed = 0:0:08:25 / Wed May 13 10:04:06 2015
GPGPU-Sim uArch: cycles simulated: 1741942  inst.: 6739405 (ipc= 3.4) sim_rate=13318 (inst/sec) elapsed = 0:0:08:26 / Wed May 13 10:04:07 2015
GPGPU-Sim uArch: cycles simulated: 1745942  inst.: 6742667 (ipc= 3.4) sim_rate=13299 (inst/sec) elapsed = 0:0:08:27 / Wed May 13 10:04:08 2015
GPGPU-Sim uArch: cycles simulated: 1749942  inst.: 6745809 (ipc= 3.4) sim_rate=13279 (inst/sec) elapsed = 0:0:08:28 / Wed May 13 10:04:09 2015
GPGPU-Sim uArch: cycles simulated: 1753942  inst.: 6749002 (ipc= 3.3) sim_rate=13259 (inst/sec) elapsed = 0:0:08:29 / Wed May 13 10:04:10 2015
GPGPU-Sim uArch: cycles simulated: 1757942  inst.: 6752052 (ipc= 3.3) sim_rate=13239 (inst/sec) elapsed = 0:0:08:30 / Wed May 13 10:04:11 2015
GPGPU-Sim uArch: cycles simulated: 1761942  inst.: 6755404 (ipc= 3.3) sim_rate=13219 (inst/sec) elapsed = 0:0:08:31 / Wed May 13 10:04:12 2015
GPGPU-Sim uArch: cycles simulated: 1766442  inst.: 6758851 (ipc= 3.3) sim_rate=13200 (inst/sec) elapsed = 0:0:08:32 / Wed May 13 10:04:13 2015
GPGPU-Sim uArch: cycles simulated: 1770442  inst.: 6762078 (ipc= 3.2) sim_rate=13181 (inst/sec) elapsed = 0:0:08:33 / Wed May 13 10:04:14 2015
GPGPU-Sim uArch: cycles simulated: 1774442  inst.: 6765194 (ipc= 3.2) sim_rate=13161 (inst/sec) elapsed = 0:0:08:34 / Wed May 13 10:04:15 2015
GPGPU-Sim uArch: cycles simulated: 1778442  inst.: 6768274 (ipc= 3.2) sim_rate=13142 (inst/sec) elapsed = 0:0:08:35 / Wed May 13 10:04:16 2015
GPGPU-Sim uArch: cycles simulated: 1782442  inst.: 6771377 (ipc= 3.2) sim_rate=13122 (inst/sec) elapsed = 0:0:08:36 / Wed May 13 10:04:17 2015
GPGPU-Sim uArch: cycles simulated: 1786442  inst.: 6774597 (ipc= 3.2) sim_rate=13103 (inst/sec) elapsed = 0:0:08:37 / Wed May 13 10:04:18 2015
GPGPU-Sim uArch: cycles simulated: 1790442  inst.: 6777631 (ipc= 3.1) sim_rate=13084 (inst/sec) elapsed = 0:0:08:38 / Wed May 13 10:04:19 2015
GPGPU-Sim uArch: cycles simulated: 1794442  inst.: 6780809 (ipc= 3.1) sim_rate=13065 (inst/sec) elapsed = 0:0:08:39 / Wed May 13 10:04:20 2015
GPGPU-Sim uArch: cycles simulated: 1798442  inst.: 6784024 (ipc= 3.1) sim_rate=13046 (inst/sec) elapsed = 0:0:08:40 / Wed May 13 10:04:21 2015
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1802442  inst.: 6787174 (ipc= 3.1) sim_rate=13027 (inst/sec) elapsed = 0:0:08:41 / Wed May 13 10:04:22 2015
GPGPU-Sim uArch: cycles simulated: 1806442  inst.: 6790192 (ipc= 3.1) sim_rate=13008 (inst/sec) elapsed = 0:0:08:42 / Wed May 13 10:04:23 2015
GPGPU-Sim uArch: cycles simulated: 1810442  inst.: 6793463 (ipc= 3.1) sim_rate=12989 (inst/sec) elapsed = 0:0:08:43 / Wed May 13 10:04:24 2015
GPGPU-Sim uArch: cycles simulated: 1814942  inst.: 6796904 (ipc= 3.0) sim_rate=12971 (inst/sec) elapsed = 0:0:08:44 / Wed May 13 10:04:25 2015
GPGPU-Sim uArch: cycles simulated: 1818942  inst.: 6799904 (ipc= 3.0) sim_rate=12952 (inst/sec) elapsed = 0:0:08:45 / Wed May 13 10:04:26 2015
GPGPU-Sim uArch: cycles simulated: 1822942  inst.: 6803124 (ipc= 3.0) sim_rate=12933 (inst/sec) elapsed = 0:0:08:46 / Wed May 13 10:04:27 2015
GPGPU-Sim uArch: cycles simulated: 1826942  inst.: 6806371 (ipc= 3.0) sim_rate=12915 (inst/sec) elapsed = 0:0:08:47 / Wed May 13 10:04:28 2015
GPGPU-Sim uArch: cycles simulated: 1830942  inst.: 6809354 (ipc= 3.0) sim_rate=12896 (inst/sec) elapsed = 0:0:08:48 / Wed May 13 10:04:29 2015
GPGPU-Sim uArch: cycles simulated: 1834942  inst.: 6812431 (ipc= 3.0) sim_rate=12877 (inst/sec) elapsed = 0:0:08:49 / Wed May 13 10:04:30 2015
GPGPU-Sim uArch: cycles simulated: 1838942  inst.: 6815639 (ipc= 2.9) sim_rate=12859 (inst/sec) elapsed = 0:0:08:50 / Wed May 13 10:04:31 2015
GPGPU-Sim uArch: cycles simulated: 1842942  inst.: 6818846 (ipc= 2.9) sim_rate=12841 (inst/sec) elapsed = 0:0:08:51 / Wed May 13 10:04:32 2015
GPGPU-Sim uArch: cycles simulated: 1846942  inst.: 6822027 (ipc= 2.9) sim_rate=12823 (inst/sec) elapsed = 0:0:08:52 / Wed May 13 10:04:33 2015
GPGPU-Sim uArch: cycles simulated: 1850942  inst.: 6825148 (ipc= 2.9) sim_rate=12805 (inst/sec) elapsed = 0:0:08:53 / Wed May 13 10:04:34 2015
GPGPU-Sim uArch: cycles simulated: 1854942  inst.: 6828066 (ipc= 2.9) sim_rate=12786 (inst/sec) elapsed = 0:0:08:54 / Wed May 13 10:04:35 2015
GPGPU-Sim uArch: cycles simulated: 1858942  inst.: 6831400 (ipc= 2.9) sim_rate=12768 (inst/sec) elapsed = 0:0:08:55 / Wed May 13 10:04:36 2015
GPGPU-Sim uArch: cycles simulated: 1862442  inst.: 6834202 (ipc= 2.8) sim_rate=12750 (inst/sec) elapsed = 0:0:08:56 / Wed May 13 10:04:37 2015
GPGPU-Sim uArch: cycles simulated: 1866442  inst.: 6837290 (ipc= 2.8) sim_rate=12732 (inst/sec) elapsed = 0:0:08:57 / Wed May 13 10:04:38 2015
GPGPU-Sim uArch: cycles simulated: 1870442  inst.: 6840410 (ipc= 2.8) sim_rate=12714 (inst/sec) elapsed = 0:0:08:58 / Wed May 13 10:04:39 2015
GPGPU-Sim uArch: cycles simulated: 1874442  inst.: 6843481 (ipc= 2.8) sim_rate=12696 (inst/sec) elapsed = 0:0:08:59 / Wed May 13 10:04:40 2015
GPGPU-Sim uArch: cycles simulated: 1878442  inst.: 6846751 (ipc= 2.8) sim_rate=12679 (inst/sec) elapsed = 0:0:09:00 / Wed May 13 10:04:41 2015
GPGPU-Sim uArch: cycles simulated: 1882442  inst.: 6849833 (ipc= 2.8) sim_rate=12661 (inst/sec) elapsed = 0:0:09:01 / Wed May 13 10:04:42 2015
GPGPU-Sim uArch: cycles simulated: 1886442  inst.: 6852803 (ipc= 2.8) sim_rate=12643 (inst/sec) elapsed = 0:0:09:02 / Wed May 13 10:04:43 2015
GPGPU-Sim uArch: cycles simulated: 1890442  inst.: 6856113 (ipc= 2.7) sim_rate=12626 (inst/sec) elapsed = 0:0:09:03 / Wed May 13 10:04:44 2015
GPGPU-Sim uArch: cycles simulated: 1894442  inst.: 6859220 (ipc= 2.7) sim_rate=12608 (inst/sec) elapsed = 0:0:09:04 / Wed May 13 10:04:45 2015
GPGPU-Sim uArch: cycles simulated: 1898442  inst.: 6862575 (ipc= 2.7) sim_rate=12591 (inst/sec) elapsed = 0:0:09:05 / Wed May 13 10:04:46 2015
GPGPU-Sim uArch: cycles simulated: 1902942  inst.: 6865941 (ipc= 2.7) sim_rate=12574 (inst/sec) elapsed = 0:0:09:06 / Wed May 13 10:04:47 2015
GPGPU-Sim uArch: cycles simulated: 1906942  inst.: 6869010 (ipc= 2.7) sim_rate=12557 (inst/sec) elapsed = 0:0:09:07 / Wed May 13 10:04:48 2015
GPGPU-Sim uArch: cycles simulated: 1910942  inst.: 6872246 (ipc= 2.7) sim_rate=12540 (inst/sec) elapsed = 0:0:09:08 / Wed May 13 10:04:49 2015
GPGPU-Sim uArch: cycles simulated: 1914942  inst.: 6875274 (ipc= 2.7) sim_rate=12523 (inst/sec) elapsed = 0:0:09:09 / Wed May 13 10:04:50 2015
GPGPU-Sim uArch: cycles simulated: 1918942  inst.: 6878494 (ipc= 2.7) sim_rate=12506 (inst/sec) elapsed = 0:0:09:10 / Wed May 13 10:04:51 2015
GPGPU-Sim uArch: cycles simulated: 1922942  inst.: 6881610 (ipc= 2.6) sim_rate=12489 (inst/sec) elapsed = 0:0:09:11 / Wed May 13 10:04:52 2015
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1926942  inst.: 6884697 (ipc= 2.6) sim_rate=12472 (inst/sec) elapsed = 0:0:09:12 / Wed May 13 10:04:53 2015
GPGPU-Sim uArch: cycles simulated: 1930942  inst.: 6887866 (ipc= 2.6) sim_rate=12455 (inst/sec) elapsed = 0:0:09:13 / Wed May 13 10:04:54 2015
GPGPU-Sim uArch: cycles simulated: 1934942  inst.: 6890946 (ipc= 2.6) sim_rate=12438 (inst/sec) elapsed = 0:0:09:14 / Wed May 13 10:04:55 2015
GPGPU-Sim uArch: cycles simulated: 1938942  inst.: 6894194 (ipc= 2.6) sim_rate=12421 (inst/sec) elapsed = 0:0:09:15 / Wed May 13 10:04:56 2015
GPGPU-Sim uArch: cycles simulated: 1942942  inst.: 6897337 (ipc= 2.6) sim_rate=12405 (inst/sec) elapsed = 0:0:09:16 / Wed May 13 10:04:57 2015
GPGPU-Sim uArch: cycles simulated: 1947442  inst.: 6900689 (ipc= 2.6) sim_rate=12389 (inst/sec) elapsed = 0:0:09:17 / Wed May 13 10:04:58 2015
GPGPU-Sim uArch: cycles simulated: 1951442  inst.: 6903815 (ipc= 2.6) sim_rate=12372 (inst/sec) elapsed = 0:0:09:18 / Wed May 13 10:04:59 2015
GPGPU-Sim uArch: cycles simulated: 1955442  inst.: 6907124 (ipc= 2.6) sim_rate=12356 (inst/sec) elapsed = 0:0:09:19 / Wed May 13 10:05:00 2015
GPGPU-Sim uArch: cycles simulated: 1959442  inst.: 6910226 (ipc= 2.5) sim_rate=12339 (inst/sec) elapsed = 0:0:09:20 / Wed May 13 10:05:01 2015
GPGPU-Sim uArch: cycles simulated: 1963442  inst.: 6913320 (ipc= 2.5) sim_rate=12323 (inst/sec) elapsed = 0:0:09:21 / Wed May 13 10:05:02 2015
GPGPU-Sim uArch: cycles simulated: 1967442  inst.: 6916476 (ipc= 2.5) sim_rate=12306 (inst/sec) elapsed = 0:0:09:22 / Wed May 13 10:05:03 2015
GPGPU-Sim uArch: cycles simulated: 1971442  inst.: 6919629 (ipc= 2.5) sim_rate=12290 (inst/sec) elapsed = 0:0:09:23 / Wed May 13 10:05:04 2015
GPGPU-Sim uArch: cycles simulated: 1975442  inst.: 6922897 (ipc= 2.5) sim_rate=12274 (inst/sec) elapsed = 0:0:09:24 / Wed May 13 10:05:05 2015
GPGPU-Sim uArch: cycles simulated: 1979442  inst.: 6926008 (ipc= 2.5) sim_rate=12258 (inst/sec) elapsed = 0:0:09:25 / Wed May 13 10:05:06 2015
GPGPU-Sim uArch: cycles simulated: 1983442  inst.: 6929419 (ipc= 2.5) sim_rate=12242 (inst/sec) elapsed = 0:0:09:26 / Wed May 13 10:05:07 2015
GPGPU-Sim uArch: cycles simulated: 1987442  inst.: 6932452 (ipc= 2.5) sim_rate=12226 (inst/sec) elapsed = 0:0:09:27 / Wed May 13 10:05:08 2015
GPGPU-Sim uArch: cycles simulated: 1991942  inst.: 6935823 (ipc= 2.5) sim_rate=12210 (inst/sec) elapsed = 0:0:09:28 / Wed May 13 10:05:09 2015
GPGPU-Sim uArch: cycles simulated: 1995942  inst.: 6938989 (ipc= 2.5) sim_rate=12195 (inst/sec) elapsed = 0:0:09:29 / Wed May 13 10:05:10 2015
GPGPU-Sim uArch: cycles simulated: 1999942  inst.: 6942128 (ipc= 2.4) sim_rate=12179 (inst/sec) elapsed = 0:0:09:30 / Wed May 13 10:05:11 2015
GPGPU-Sim uArch: cycles simulated: 2003942  inst.: 6945372 (ipc= 2.4) sim_rate=12163 (inst/sec) elapsed = 0:0:09:31 / Wed May 13 10:05:12 2015
GPGPU-Sim uArch: cycles simulated: 2007942  inst.: 6948383 (ipc= 2.4) sim_rate=12147 (inst/sec) elapsed = 0:0:09:32 / Wed May 13 10:05:13 2015
GPGPU-Sim uArch: cycles simulated: 2011942  inst.: 6951554 (ipc= 2.4) sim_rate=12131 (inst/sec) elapsed = 0:0:09:33 / Wed May 13 10:05:14 2015
GPGPU-Sim uArch: cycles simulated: 2015942  inst.: 6954677 (ipc= 2.4) sim_rate=12116 (inst/sec) elapsed = 0:0:09:34 / Wed May 13 10:05:15 2015
GPGPU-Sim uArch: cycles simulated: 2019942  inst.: 6957791 (ipc= 2.4) sim_rate=12100 (inst/sec) elapsed = 0:0:09:35 / Wed May 13 10:05:16 2015
GPGPU-Sim uArch: cycles simulated: 2023942  inst.: 6961043 (ipc= 2.4) sim_rate=12085 (inst/sec) elapsed = 0:0:09:36 / Wed May 13 10:05:17 2015
GPGPU-Sim uArch: cycles simulated: 2027942  inst.: 6964216 (ipc= 2.4) sim_rate=12069 (inst/sec) elapsed = 0:0:09:37 / Wed May 13 10:05:18 2015
GPGPU-Sim uArch: cycles simulated: 2031942  inst.: 6967280 (ipc= 2.4) sim_rate=12054 (inst/sec) elapsed = 0:0:09:38 / Wed May 13 10:05:19 2015
GPGPU-Sim uArch: cycles simulated: 2036442  inst.: 6971039 (ipc= 2.4) sim_rate=12039 (inst/sec) elapsed = 0:0:09:39 / Wed May 13 10:05:20 2015
GPGPU-Sim uArch: cycles simulated: 2040442  inst.: 6974125 (ipc= 2.4) sim_rate=12024 (inst/sec) elapsed = 0:0:09:40 / Wed May 13 10:05:21 2015
GPGPU-Sim uArch: cycles simulated: 2044442  inst.: 6977260 (ipc= 2.3) sim_rate=12009 (inst/sec) elapsed = 0:0:09:41 / Wed May 13 10:05:22 2015
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2048442  inst.: 6980226 (ipc= 2.3) sim_rate=11993 (inst/sec) elapsed = 0:0:09:42 / Wed May 13 10:05:23 2015
GPGPU-Sim uArch: cycles simulated: 2052442  inst.: 6983464 (ipc= 2.3) sim_rate=11978 (inst/sec) elapsed = 0:0:09:43 / Wed May 13 10:05:24 2015
GPGPU-Sim uArch: cycles simulated: 2055942  inst.: 6986330 (ipc= 2.3) sim_rate=11962 (inst/sec) elapsed = 0:0:09:44 / Wed May 13 10:05:25 2015
GPGPU-Sim uArch: cycles simulated: 2060442  inst.: 6989803 (ipc= 2.3) sim_rate=11948 (inst/sec) elapsed = 0:0:09:45 / Wed May 13 10:05:26 2015
GPGPU-Sim uArch: cycles simulated: 2064442  inst.: 6992942 (ipc= 2.3) sim_rate=11933 (inst/sec) elapsed = 0:0:09:46 / Wed May 13 10:05:27 2015
GPGPU-Sim uArch: cycles simulated: 2068442  inst.: 6996118 (ipc= 2.3) sim_rate=11918 (inst/sec) elapsed = 0:0:09:47 / Wed May 13 10:05:28 2015
GPGPU-Sim uArch: cycles simulated: 2072442  inst.: 6999313 (ipc= 2.3) sim_rate=11903 (inst/sec) elapsed = 0:0:09:48 / Wed May 13 10:05:29 2015
GPGPU-Sim uArch: cycles simulated: 2076442  inst.: 7002593 (ipc= 2.3) sim_rate=11888 (inst/sec) elapsed = 0:0:09:49 / Wed May 13 10:05:30 2015
GPGPU-Sim uArch: cycles simulated: 2080442  inst.: 7005825 (ipc= 2.3) sim_rate=11874 (inst/sec) elapsed = 0:0:09:50 / Wed May 13 10:05:31 2015
GPGPU-Sim uArch: cycles simulated: 2084442  inst.: 7009041 (ipc= 2.3) sim_rate=11859 (inst/sec) elapsed = 0:0:09:51 / Wed May 13 10:05:32 2015
GPGPU-Sim uArch: cycles simulated: 2088442  inst.: 7011975 (ipc= 2.3) sim_rate=11844 (inst/sec) elapsed = 0:0:09:52 / Wed May 13 10:05:33 2015
GPGPU-Sim uArch: cycles simulated: 2092442  inst.: 7015242 (ipc= 2.3) sim_rate=11830 (inst/sec) elapsed = 0:0:09:53 / Wed May 13 10:05:34 2015
GPGPU-Sim uArch: cycles simulated: 2096442  inst.: 7018385 (ipc= 2.2) sim_rate=11815 (inst/sec) elapsed = 0:0:09:54 / Wed May 13 10:05:35 2015
GPGPU-Sim uArch: cycles simulated: 2100442  inst.: 7021356 (ipc= 2.2) sim_rate=11800 (inst/sec) elapsed = 0:0:09:55 / Wed May 13 10:05:36 2015
GPGPU-Sim uArch: cycles simulated: 2104942  inst.: 7024916 (ipc= 2.2) sim_rate=11786 (inst/sec) elapsed = 0:0:09:56 / Wed May 13 10:05:37 2015
GPGPU-Sim uArch: cycles simulated: 2108942  inst.: 7028031 (ipc= 2.2) sim_rate=11772 (inst/sec) elapsed = 0:0:09:57 / Wed May 13 10:05:38 2015
GPGPU-Sim uArch: cycles simulated: 2112942  inst.: 7031213 (ipc= 2.2) sim_rate=11757 (inst/sec) elapsed = 0:0:09:58 / Wed May 13 10:05:39 2015
GPGPU-Sim uArch: cycles simulated: 2116942  inst.: 7034504 (ipc= 2.2) sim_rate=11743 (inst/sec) elapsed = 0:0:09:59 / Wed May 13 10:05:40 2015
GPGPU-Sim uArch: cycles simulated: 2120942  inst.: 7037585 (ipc= 2.2) sim_rate=11729 (inst/sec) elapsed = 0:0:10:00 / Wed May 13 10:05:41 2015
GPGPU-Sim uArch: cycles simulated: 2123942  inst.: 7039935 (ipc= 2.2) sim_rate=11713 (inst/sec) elapsed = 0:0:10:01 / Wed May 13 10:05:42 2015
GPGPU-Sim uArch: cycles simulated: 2127942  inst.: 7043267 (ipc= 2.2) sim_rate=11699 (inst/sec) elapsed = 0:0:10:02 / Wed May 13 10:05:43 2015
GPGPU-Sim uArch: cycles simulated: 2131442  inst.: 7046055 (ipc= 2.2) sim_rate=11685 (inst/sec) elapsed = 0:0:10:03 / Wed May 13 10:05:44 2015
GPGPU-Sim uArch: cycles simulated: 2134942  inst.: 7048781 (ipc= 2.2) sim_rate=11670 (inst/sec) elapsed = 0:0:10:04 / Wed May 13 10:05:45 2015
GPGPU-Sim uArch: cycles simulated: 2138942  inst.: 7051968 (ipc= 2.2) sim_rate=11656 (inst/sec) elapsed = 0:0:10:05 / Wed May 13 10:05:46 2015
GPGPU-Sim uArch: cycles simulated: 2142942  inst.: 7054941 (ipc= 2.2) sim_rate=11641 (inst/sec) elapsed = 0:0:10:06 / Wed May 13 10:05:47 2015
GPGPU-Sim uArch: cycles simulated: 2147442  inst.: 7058579 (ipc= 2.2) sim_rate=11628 (inst/sec) elapsed = 0:0:10:07 / Wed May 13 10:05:48 2015
GPGPU-Sim uArch: cycles simulated: 2151442  inst.: 7061727 (ipc= 2.2) sim_rate=11614 (inst/sec) elapsed = 0:0:10:08 / Wed May 13 10:05:49 2015
GPGPU-Sim uArch: cycles simulated: 2155442  inst.: 7064757 (ipc= 2.1) sim_rate=11600 (inst/sec) elapsed = 0:0:10:09 / Wed May 13 10:05:50 2015
GPGPU-Sim uArch: cycles simulated: 2159442  inst.: 7067999 (ipc= 2.1) sim_rate=11586 (inst/sec) elapsed = 0:0:10:10 / Wed May 13 10:05:51 2015
GPGPU-Sim uArch: cycles simulated: 2163442  inst.: 7071179 (ipc= 2.1) sim_rate=11573 (inst/sec) elapsed = 0:0:10:11 / Wed May 13 10:05:52 2015
GPGPU-Sim uArch: cycles simulated: 2167442  inst.: 7074319 (ipc= 2.1) sim_rate=11559 (inst/sec) elapsed = 0:0:10:12 / Wed May 13 10:05:53 2015
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2171442  inst.: 7077414 (ipc= 2.1) sim_rate=11545 (inst/sec) elapsed = 0:0:10:13 / Wed May 13 10:05:54 2015
GPGPU-Sim uArch: cycles simulated: 2175442  inst.: 7080574 (ipc= 2.1) sim_rate=11531 (inst/sec) elapsed = 0:0:10:14 / Wed May 13 10:05:55 2015
GPGPU-Sim uArch: cycles simulated: 2179442  inst.: 7083723 (ipc= 2.1) sim_rate=11518 (inst/sec) elapsed = 0:0:10:15 / Wed May 13 10:05:56 2015
GPGPU-Sim uArch: cycles simulated: 2183442  inst.: 7086972 (ipc= 2.1) sim_rate=11504 (inst/sec) elapsed = 0:0:10:16 / Wed May 13 10:05:57 2015
GPGPU-Sim uArch: cycles simulated: 2187442  inst.: 7089968 (ipc= 2.1) sim_rate=11491 (inst/sec) elapsed = 0:0:10:17 / Wed May 13 10:05:58 2015
GPGPU-Sim uArch: cycles simulated: 2191442  inst.: 7093097 (ipc= 2.1) sim_rate=11477 (inst/sec) elapsed = 0:0:10:18 / Wed May 13 10:05:59 2015
GPGPU-Sim uArch: cycles simulated: 2195942  inst.: 7096722 (ipc= 2.1) sim_rate=11464 (inst/sec) elapsed = 0:0:10:19 / Wed May 13 10:06:00 2015
GPGPU-Sim uArch: cycles simulated: 2199942  inst.: 7099742 (ipc= 2.1) sim_rate=11451 (inst/sec) elapsed = 0:0:10:20 / Wed May 13 10:06:01 2015
GPGPU-Sim uArch: cycles simulated: 2203942  inst.: 7102816 (ipc= 2.1) sim_rate=11437 (inst/sec) elapsed = 0:0:10:21 / Wed May 13 10:06:02 2015
GPGPU-Sim uArch: cycles simulated: 2207442  inst.: 7105635 (ipc= 2.1) sim_rate=11423 (inst/sec) elapsed = 0:0:10:22 / Wed May 13 10:06:03 2015
GPGPU-Sim uArch: cycles simulated: 2210442  inst.: 7108065 (ipc= 2.1) sim_rate=11409 (inst/sec) elapsed = 0:0:10:23 / Wed May 13 10:06:04 2015
GPGPU-Sim uArch: cycles simulated: 2214442  inst.: 7111188 (ipc= 2.1) sim_rate=11396 (inst/sec) elapsed = 0:0:10:24 / Wed May 13 10:06:05 2015
GPGPU-Sim uArch: cycles simulated: 2218442  inst.: 7114486 (ipc= 2.1) sim_rate=11383 (inst/sec) elapsed = 0:0:10:25 / Wed May 13 10:06:06 2015
GPGPU-Sim uArch: cycles simulated: 2222442  inst.: 7117592 (ipc= 2.0) sim_rate=11369 (inst/sec) elapsed = 0:0:10:26 / Wed May 13 10:06:07 2015
GPGPU-Sim uArch: cycles simulated: 2226442  inst.: 7120616 (ipc= 2.0) sim_rate=11356 (inst/sec) elapsed = 0:0:10:27 / Wed May 13 10:06:08 2015
GPGPU-Sim uArch: cycles simulated: 2230442  inst.: 7123679 (ipc= 2.0) sim_rate=11343 (inst/sec) elapsed = 0:0:10:28 / Wed May 13 10:06:09 2015
GPGPU-Sim uArch: cycles simulated: 2234442  inst.: 7126836 (ipc= 2.0) sim_rate=11330 (inst/sec) elapsed = 0:0:10:29 / Wed May 13 10:06:10 2015
GPGPU-Sim uArch: cycles simulated: 2238442  inst.: 7130050 (ipc= 2.0) sim_rate=11317 (inst/sec) elapsed = 0:0:10:30 / Wed May 13 10:06:11 2015
GPGPU-Sim uArch: cycles simulated: 2242442  inst.: 7133145 (ipc= 2.0) sim_rate=11304 (inst/sec) elapsed = 0:0:10:31 / Wed May 13 10:06:12 2015
GPGPU-Sim uArch: cycles simulated: 2246442  inst.: 7136234 (ipc= 2.0) sim_rate=11291 (inst/sec) elapsed = 0:0:10:32 / Wed May 13 10:06:13 2015
GPGPU-Sim uArch: cycles simulated: 2250442  inst.: 7139287 (ipc= 2.0) sim_rate=11278 (inst/sec) elapsed = 0:0:10:33 / Wed May 13 10:06:14 2015
GPGPU-Sim uArch: cycles simulated: 2254442  inst.: 7142599 (ipc= 2.0) sim_rate=11265 (inst/sec) elapsed = 0:0:10:34 / Wed May 13 10:06:15 2015
GPGPU-Sim uArch: cycles simulated: 2258442  inst.: 7145671 (ipc= 2.0) sim_rate=11253 (inst/sec) elapsed = 0:0:10:35 / Wed May 13 10:06:16 2015
GPGPU-Sim uArch: cycles simulated: 2262442  inst.: 7148929 (ipc= 2.0) sim_rate=11240 (inst/sec) elapsed = 0:0:10:36 / Wed May 13 10:06:17 2015
GPGPU-Sim uArch: cycles simulated: 2266442  inst.: 7151983 (ipc= 2.0) sim_rate=11227 (inst/sec) elapsed = 0:0:10:37 / Wed May 13 10:06:18 2015
GPGPU-Sim uArch: cycles simulated: 2270942  inst.: 7155572 (ipc= 2.0) sim_rate=11215 (inst/sec) elapsed = 0:0:10:38 / Wed May 13 10:06:19 2015
GPGPU-Sim uArch: cycles simulated: 2274942  inst.: 7158686 (ipc= 2.0) sim_rate=11202 (inst/sec) elapsed = 0:0:10:39 / Wed May 13 10:06:20 2015
GPGPU-Sim uArch: cycles simulated: 2278942  inst.: 7161888 (ipc= 2.0) sim_rate=11190 (inst/sec) elapsed = 0:0:10:40 / Wed May 13 10:06:21 2015
GPGPU-Sim uArch: cycles simulated: 2282942  inst.: 7164977 (ipc= 2.0) sim_rate=11177 (inst/sec) elapsed = 0:0:10:41 / Wed May 13 10:06:22 2015
GPGPU-Sim uArch: cycles simulated: 2286942  inst.: 7168160 (ipc= 2.0) sim_rate=11165 (inst/sec) elapsed = 0:0:10:42 / Wed May 13 10:06:23 2015
GPGPU-Sim uArch: cycles simulated: 2290942  inst.: 7171249 (ipc= 2.0) sim_rate=11152 (inst/sec) elapsed = 0:0:10:43 / Wed May 13 10:06:24 2015
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2294942  inst.: 7174314 (ipc= 2.0) sim_rate=11140 (inst/sec) elapsed = 0:0:10:44 / Wed May 13 10:06:25 2015
GPGPU-Sim uArch: cycles simulated: 2298942  inst.: 7176763 (ipc= 2.0) sim_rate=11126 (inst/sec) elapsed = 0:0:10:45 / Wed May 13 10:06:26 2015
GPGPU-Sim uArch: cycles simulated: 2302942  inst.: 7179128 (ipc= 1.9) sim_rate=11113 (inst/sec) elapsed = 0:0:10:46 / Wed May 13 10:06:27 2015
GPGPU-Sim uArch: cycles simulated: 2306942  inst.: 7181218 (ipc= 1.9) sim_rate=11099 (inst/sec) elapsed = 0:0:10:47 / Wed May 13 10:06:28 2015
GPGPU-Sim uArch: cycles simulated: 2310942  inst.: 7182326 (ipc= 1.9) sim_rate=11083 (inst/sec) elapsed = 0:0:10:48 / Wed May 13 10:06:29 2015
GPGPU-Sim uArch: cycles simulated: 2314942  inst.: 7183412 (ipc= 1.9) sim_rate=11068 (inst/sec) elapsed = 0:0:10:49 / Wed May 13 10:06:30 2015
GPGPU-Sim uArch: cycles simulated: 2319442  inst.: 7184398 (ipc= 1.9) sim_rate=11052 (inst/sec) elapsed = 0:0:10:50 / Wed May 13 10:06:31 2015
GPGPU-Sim uArch: cycles simulated: 2323442  inst.: 7185390 (ipc= 1.9) sim_rate=11037 (inst/sec) elapsed = 0:0:10:51 / Wed May 13 10:06:32 2015
GPGPU-Sim uArch: cycles simulated: 2327442  inst.: 7186382 (ipc= 1.9) sim_rate=11022 (inst/sec) elapsed = 0:0:10:52 / Wed May 13 10:06:33 2015
GPGPU-Sim uArch: cycles simulated: 2331442  inst.: 7187246 (ipc= 1.9) sim_rate=11006 (inst/sec) elapsed = 0:0:10:53 / Wed May 13 10:06:34 2015
GPGPU-Sim uArch: cycles simulated: 2335942  inst.: 7188362 (ipc= 1.9) sim_rate=10991 (inst/sec) elapsed = 0:0:10:54 / Wed May 13 10:06:35 2015
GPGPU-Sim uArch: cycles simulated: 2339942  inst.: 7189283 (ipc= 1.9) sim_rate=10976 (inst/sec) elapsed = 0:0:10:55 / Wed May 13 10:06:36 2015
GPGPU-Sim uArch: cycles simulated: 2343942  inst.: 7190190 (ipc= 1.9) sim_rate=10960 (inst/sec) elapsed = 0:0:10:56 / Wed May 13 10:06:37 2015
GPGPU-Sim uArch: cycles simulated: 2347942  inst.: 7191210 (ipc= 1.9) sim_rate=10945 (inst/sec) elapsed = 0:0:10:57 / Wed May 13 10:06:38 2015
GPGPU-Sim uArch: cycles simulated: 2351942  inst.: 7192037 (ipc= 1.9) sim_rate=10930 (inst/sec) elapsed = 0:0:10:58 / Wed May 13 10:06:39 2015
GPGPU-Sim uArch: cycles simulated: 2355942  inst.: 7193036 (ipc= 1.9) sim_rate=10915 (inst/sec) elapsed = 0:0:10:59 / Wed May 13 10:06:40 2015
GPGPU-Sim uArch: cycles simulated: 2359942  inst.: 7193964 (ipc= 1.9) sim_rate=10899 (inst/sec) elapsed = 0:0:11:00 / Wed May 13 10:06:41 2015
GPGPU-Sim uArch: cycles simulated: 2364442  inst.: 7195007 (ipc= 1.9) sim_rate=10885 (inst/sec) elapsed = 0:0:11:01 / Wed May 13 10:06:42 2015
GPGPU-Sim uArch: cycles simulated: 2368442  inst.: 7196004 (ipc= 1.8) sim_rate=10870 (inst/sec) elapsed = 0:0:11:02 / Wed May 13 10:06:43 2015
GPGPU-Sim uArch: cycles simulated: 2372442  inst.: 7197014 (ipc= 1.8) sim_rate=10855 (inst/sec) elapsed = 0:0:11:03 / Wed May 13 10:06:44 2015
GPGPU-Sim uArch: cycles simulated: 2376442  inst.: 7197942 (ipc= 1.8) sim_rate=10840 (inst/sec) elapsed = 0:0:11:04 / Wed May 13 10:06:45 2015
GPGPU-Sim uArch: cycles simulated: 2380942  inst.: 7198961 (ipc= 1.8) sim_rate=10825 (inst/sec) elapsed = 0:0:11:05 / Wed May 13 10:06:46 2015
GPGPU-Sim uArch: cycles simulated: 2383942  inst.: 7199670 (ipc= 1.8) sim_rate=10810 (inst/sec) elapsed = 0:0:11:06 / Wed May 13 10:06:47 2015
GPGPU-Sim uArch: cycles simulated: 2387942  inst.: 7200575 (ipc= 1.8) sim_rate=10795 (inst/sec) elapsed = 0:0:11:07 / Wed May 13 10:06:48 2015
GPGPU-Sim uArch: cycles simulated: 2391942  inst.: 7201494 (ipc= 1.8) sim_rate=10780 (inst/sec) elapsed = 0:0:11:08 / Wed May 13 10:06:49 2015
GPGPU-Sim uArch: cycles simulated: 2396442  inst.: 7202595 (ipc= 1.8) sim_rate=10766 (inst/sec) elapsed = 0:0:11:09 / Wed May 13 10:06:50 2015
GPGPU-Sim uArch: cycles simulated: 2400442  inst.: 7203696 (ipc= 1.8) sim_rate=10751 (inst/sec) elapsed = 0:0:11:10 / Wed May 13 10:06:51 2015
GPGPU-Sim uArch: cycles simulated: 2404442  inst.: 7204633 (ipc= 1.8) sim_rate=10737 (inst/sec) elapsed = 0:0:11:11 / Wed May 13 10:06:52 2015
GPGPU-Sim uArch: cycles simulated: 2408442  inst.: 7205591 (ipc= 1.8) sim_rate=10722 (inst/sec) elapsed = 0:0:11:12 / Wed May 13 10:06:53 2015
GPGPU-Sim uArch: cycles simulated: 2412942  inst.: 7206647 (ipc= 1.8) sim_rate=10708 (inst/sec) elapsed = 0:0:11:13 / Wed May 13 10:06:54 2015
GPGPU-Sim uArch: cycles simulated: 2416942  inst.: 7207645 (ipc= 1.8) sim_rate=10693 (inst/sec) elapsed = 0:0:11:14 / Wed May 13 10:06:55 2015
GPGPU-Sim uArch: cycles simulated: 2420942  inst.: 7208710 (ipc= 1.8) sim_rate=10679 (inst/sec) elapsed = 0:0:11:15 / Wed May 13 10:06:56 2015
GPGPU-Sim uArch: cycles simulated: 2424942  inst.: 7209604 (ipc= 1.8) sim_rate=10665 (inst/sec) elapsed = 0:0:11:16 / Wed May 13 10:06:57 2015
GPGPU-Sim uArch: cycles simulated: 2429442  inst.: 7210662 (ipc= 1.8) sim_rate=10650 (inst/sec) elapsed = 0:0:11:17 / Wed May 13 10:06:58 2015
GPGPU-Sim uArch: cycles simulated: 2433442  inst.: 7211520 (ipc= 1.8) sim_rate=10636 (inst/sec) elapsed = 0:0:11:18 / Wed May 13 10:06:59 2015
GPGPU-Sim uArch: cycles simulated: 2437442  inst.: 7212384 (ipc= 1.7) sim_rate=10622 (inst/sec) elapsed = 0:0:11:19 / Wed May 13 10:07:00 2015
GPGPU-Sim uArch: cycles simulated: 2441942  inst.: 7213568 (ipc= 1.7) sim_rate=10608 (inst/sec) elapsed = 0:0:11:20 / Wed May 13 10:07:01 2015
GPGPU-Sim uArch: cycles simulated: 2445942  inst.: 7214549 (ipc= 1.7) sim_rate=10594 (inst/sec) elapsed = 0:0:11:21 / Wed May 13 10:07:02 2015
GPGPU-Sim uArch: cycles simulated: 2449942  inst.: 7215460 (ipc= 1.7) sim_rate=10579 (inst/sec) elapsed = 0:0:11:22 / Wed May 13 10:07:03 2015
GPGPU-Sim uArch: cycles simulated: 2453942  inst.: 7216380 (ipc= 1.7) sim_rate=10565 (inst/sec) elapsed = 0:0:11:23 / Wed May 13 10:07:04 2015
GPGPU-Sim uArch: cycles simulated: 2458442  inst.: 7217468 (ipc= 1.7) sim_rate=10551 (inst/sec) elapsed = 0:0:11:24 / Wed May 13 10:07:05 2015
GPGPU-Sim uArch: cycles simulated: 2462442  inst.: 7218520 (ipc= 1.7) sim_rate=10537 (inst/sec) elapsed = 0:0:11:25 / Wed May 13 10:07:06 2015
GPGPU-Sim uArch: cycles simulated: 2466442  inst.: 7219535 (ipc= 1.7) sim_rate=10524 (inst/sec) elapsed = 0:0:11:26 / Wed May 13 10:07:07 2015
GPGPU-Sim uArch: cycles simulated: 2470442  inst.: 7220450 (ipc= 1.7) sim_rate=10510 (inst/sec) elapsed = 0:0:11:27 / Wed May 13 10:07:08 2015
GPGPU-Sim uArch: cycles simulated: 2474942  inst.: 7221532 (ipc= 1.7) sim_rate=10496 (inst/sec) elapsed = 0:0:11:28 / Wed May 13 10:07:09 2015
GPGPU-Sim uArch: cycles simulated: 2478942  inst.: 7222475 (ipc= 1.7) sim_rate=10482 (inst/sec) elapsed = 0:0:11:29 / Wed May 13 10:07:10 2015
GPGPU-Sim uArch: cycles simulated: 2482942  inst.: 7223458 (ipc= 1.7) sim_rate=10468 (inst/sec) elapsed = 0:0:11:30 / Wed May 13 10:07:11 2015
GPGPU-Sim uArch: cycles simulated: 2487442  inst.: 7224424 (ipc= 1.7) sim_rate=10455 (inst/sec) elapsed = 0:0:11:31 / Wed May 13 10:07:12 2015
GPGPU-Sim uArch: cycles simulated: 2491442  inst.: 7225438 (ipc= 1.7) sim_rate=10441 (inst/sec) elapsed = 0:0:11:32 / Wed May 13 10:07:13 2015
GPGPU-Sim uArch: cycles simulated: 2495442  inst.: 7226415 (ipc= 1.7) sim_rate=10427 (inst/sec) elapsed = 0:0:11:33 / Wed May 13 10:07:14 2015
GPGPU-Sim uArch: cycles simulated: 2499442  inst.: 7227430 (ipc= 1.7) sim_rate=10414 (inst/sec) elapsed = 0:0:11:34 / Wed May 13 10:07:15 2015
GPGPU-Sim uArch: cycles simulated: 2503442  inst.: 7228360 (ipc= 1.7) sim_rate=10400 (inst/sec) elapsed = 0:0:11:35 / Wed May 13 10:07:16 2015
GPGPU-Sim uArch: cycles simulated: 2507442  inst.: 7232217 (ipc= 1.7) sim_rate=10391 (inst/sec) elapsed = 0:0:11:36 / Wed May 13 10:07:17 2015
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1215673,1291942), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' finished on shader 11.
kernel_name = _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1215674
gpu_sim_insn = 2022054
gpu_ipc =       1.6633
gpu_tot_sim_cycle = 2507616
gpu_tot_sim_insn = 7232510
gpu_tot_ipc =       2.8842
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 985
gpu_stall_icnt2sh    = 393
gpu_total_sim_rate=10391

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 255662
	L1I_total_cache_misses = 276
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 37, Miss = 37, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 521
	L1D_total_cache_misses = 521
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10845
	L1C_total_cache_misses = 135
	L1C_total_cache_miss_rate = 0.0124
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10710
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 255386
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 276
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 
distro:
948, 948, 869, 
gpgpu_n_tot_thrd_icount = 116052992
gpgpu_n_tot_w_icount = 453332
gpgpu_n_stall_shd_mem = 95513
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9
gpgpu_n_mem_write_global = 512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 147
gpgpu_n_store_insn = 512
gpgpu_n_shmem_insn = 1095564
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 141197
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1033
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1033
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 94477
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1	W0_Idle:321944	W0_Scoreboard:1853295	W1:43285	W2:35109	W3:32652	W4:39528	W5:31786	W6:17077	W7:7652	W8:41778	W9:2419	W10:2015	W11:2689	W12:2736	W13:4336	W14:4688	W15:7280	W16:9770	W17:10532	W18:12306	W19:14310	W20:13847	W21:14025	W22:11713	W23:9883	W24:7262	W25:4578	W26:4083	W27:1682	W28:2196	W29:829	W30:300	W31:980	W32:5256	W33:820	W34:280	W35:880	W36:60	W37:420	W38:320	W39:260	W40:4540	W41:24130	W42:0	W43:0	W44:0	W45:0	W46:0	W47:0	W48:0	W49:0	W50:0	W51:0	W52:0	W53:0	W54:0	W55:2	W56:0	W57:0	W58:0	W59:0	W60:0	W61:0	W62:0	W63:0	W64:0	W65:0	W66:0	W67:0	W68:0	W69:0	W70:0	W71:0	W72:0	W73:0	W74:0	W75:0	W76:0	W77:0	W78:0	W79:0	W80:0	W81:0	W82:0	W83:0	W84:0	W85:0	W86:0	W87:0	W88:2	W89:0	W90:0	W91:0	W92:0	W93:0	W94:0	W95:0	W96:23036	W97:0	W98:0	W99:0	W100:0	W101:0	W102:0	W103:0	W104:0	W105:0	W106:0	W107:0	W108:0	W109:0	W110:0	W111:0	W112:0	W113:0	W114:0	W115:0	W116:0	W117:0	W118:0	W119:0	W120:0	W121:0	W122:0	W123:0	W124:0	W125:0	W126:0	W127:0	W128:0	W129:0	W130:0	W131:0	W132:0	W133:0	W134:0	W135:0	W136:0	W137:0	W138:0	W139:0	W140:0	W141:0	W142:0	W143:0	W144:0	W145:0	W146:0	W147:0	W148:0	W149:0	W150:0	W151:0	W152:0	W153:0	W154:0	W155:0	W156:0	W157:0	W158:0	W159:0	W160:0	W161:0	W162:0	W163:0	W164:0	W165:0	W166:0	W167:0	W168:0	W169:0	W170:0	W171:0	W172:0	W173:0	W174:0	W175:0	W176:0	W177:0	W178:0	W179:0	W180:0	W181:0	W182:0	W183:0	W184:0	W185:0	W186:0	W187:0	W188:0	W189:0	W190:0	W191:0	W192:0	W193:0	W194:0	W195:0	W196:0	W197:0	W198:0	W199:0	W200:0	W201:0	W202:0	W203:0	W204:0	W205:0	W206:0	W207:0	W208:0	W209:0	W210:0	W211:0	W212:0	W213:0	W214:0	W215:0	W216:0	W217:0	W218:0	W219:0	W220:0	W221:0	W222:0	W223:0	W224:0	W225:0	W226:0	W227:0	W228:0	W229:0	W230:0	W231:0	W232:0	W233:0	W234:0	W235:0	W236:0	W237:0	W238:0	W239:0	W240:0	W241:0	W242:0	W243:0	W244:0	W245:0	W246:0	W247:0	W248:0	W249:0	W250:0	W251:0	W252:0	W253:0	W254:0	W255:0	W256:0
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 72 {8:9,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20480 {40:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 800 {8:100,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1224 {136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4096 {8:512,}
traffic_breakdown_memtocore[INST_ACC_R] = 13600 {136:100,}
maxmrqlatency = 30 
maxdqlatency = 0 
maxmflatency = 366 
averagemflatency = 179 
max_icnt2mem_latency = 118 
max_icnt2sh_latency = 2507615 
mrq_lat_table:29 	1 	5 	13 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	452 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	470 	81 	43 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	11 	13 	0 	0 	0 	0 	0 	0 	139 	116 	0 	0 	0 	0 	0 	0 	0 	256 	1 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       572         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2009         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2694      2447         0         0         0      1418         0         0         0      1718         0         0         0      2013         0         0 
dram[3]:       825      3137         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1478      3834         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2149      4816         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000 10.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan 
dram[3]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 58/15 = 3.866667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         2         0         0         0         2         0         0         0         2         0         0 
dram[3]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 26
min_bank_accesses = 0!
chip skew: 10/2 = 5.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 32
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0      2594    none      none      none         342    none      none      none         353    none      none      none         343    none      none  
dram[3]:          0      2388    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:          0      2060    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:          0      1967    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       366         0         0         0       273         0         0         0       273         0         0         0       274         0         0
dram[3]:          0       280         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0       275         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3310052 n_nop=3310041 n_act=3 n_pre=2 n_req=3 n_rd=6 n_write=0 bw_util=3.625e-06
n_activity=144 dram_eff=0.08333
bk0: 6a 3309980i bk1: 0a 3310050i bk2: 0a 3310052i bk3: 0a 3310052i bk4: 0a 3310052i bk5: 0a 3310052i bk6: 0a 3310052i bk7: 0a 3310052i bk8: 0a 3310052i bk9: 0a 3310052i bk10: 0a 3310052i bk11: 0a 3310052i bk12: 0a 3310052i bk13: 0a 3310052i bk14: 0a 3310052i bk15: 0a 3310052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3310052 n_nop=3310047 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=2.417e-06
n_activity=55 dram_eff=0.1455
bk0: 4a 3310032i bk1: 0a 3310052i bk2: 0a 3310052i bk3: 0a 3310052i bk4: 0a 3310052i bk5: 0a 3310052i bk6: 0a 3310052i bk7: 0a 3310052i bk8: 0a 3310052i bk9: 0a 3310052i bk10: 0a 3310052i bk11: 0a 3310052i bk12: 0a 3310052i bk13: 0a 3310052i bk14: 0a 3310052i bk15: 0a 3310052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3310052 n_nop=3310019 n_act=5 n_pre=0 n_req=18 n_rd=20 n_write=8 bw_util=1.692e-05
n_activity=275 dram_eff=0.2036
bk0: 4a 3310033i bk1: 4a 3309983i bk2: 0a 3310051i bk3: 0a 3310051i bk4: 0a 3310052i bk5: 4a 3310029i bk6: 0a 3310051i bk7: 0a 3310051i bk8: 0a 3310052i bk9: 4a 3310029i bk10: 0a 3310050i bk11: 0a 3310051i bk12: 0a 3310054i bk13: 4a 3310031i bk14: 0a 3310052i bk15: 0a 3310052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=5.4984e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3310052 n_nop=3310034 n_act=2 n_pre=0 n_req=12 n_rd=8 n_write=8 bw_util=9.668e-06
n_activity=148 dram_eff=0.2162
bk0: 4a 3310032i bk1: 4a 3309979i bk2: 0a 3310051i bk3: 0a 3310052i bk4: 0a 3310052i bk5: 0a 3310052i bk6: 0a 3310052i bk7: 0a 3310052i bk8: 0a 3310052i bk9: 0a 3310052i bk10: 0a 3310052i bk11: 0a 3310052i bk12: 0a 3310052i bk13: 0a 3310052i bk14: 0a 3310052i bk15: 0a 3310052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=3.71595e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3310052 n_nop=3310034 n_act=2 n_pre=0 n_req=12 n_rd=8 n_write=8 bw_util=9.668e-06
n_activity=148 dram_eff=0.2162
bk0: 4a 3310032i bk1: 4a 3309979i bk2: 0a 3310051i bk3: 0a 3310052i bk4: 0a 3310052i bk5: 0a 3310052i bk6: 0a 3310052i bk7: 0a 3310052i bk8: 0a 3310052i bk9: 0a 3310052i bk10: 0a 3310052i bk11: 0a 3310052i bk12: 0a 3310052i bk13: 0a 3310052i bk14: 0a 3310052i bk15: 0a 3310052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=3.77638e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3310052 n_nop=3310036 n_act=2 n_pre=0 n_req=11 n_rd=6 n_write=8 bw_util=8.459e-06
n_activity=135 dram_eff=0.2074
bk0: 2a 3310036i bk1: 4a 3309981i bk2: 0a 3310052i bk3: 0a 3310052i bk4: 0a 3310052i bk5: 0a 3310052i bk6: 0a 3310052i bk7: 0a 3310052i bk8: 0a 3310052i bk9: 0a 3310052i bk10: 0a 3310052i bk11: 0a 3310052i bk12: 0a 3310052i bk13: 0a 3310052i bk14: 0a 3310052i bk15: 0a 3310052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=2.11477e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32, Miss = 3, Miss_rate = 0.094, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 137, Miss = 8, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 119
L2_cache_bank[6]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 200
L2_cache_bank[7]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[8]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 191
L2_cache_bank[9]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 6, Reservation_fails = 170
L2_cache_bank[10]: Access = 15, Miss = 1, Miss_rate = 0.067, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[11]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 6, Reservation_fails = 121
L2_total_cache_accesses = 636
L2_total_cache_misses = 26
L2_total_cache_miss_rate = 0.0409
L2_total_cache_pending_hits = 45
L2_total_cache_reservation_fails = 1353
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 637
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 607
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1102
icnt_total_pkts_simt_to_mem=1148
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.4356
	minimum = 6
	maximum = 115
Network latency average = 11.4337
	minimum = 6
	maximum = 115
Slowest packet = 788
Flit latency average = 12.2978
	minimum = 6
	maximum = 114
Slowest flit = 1526
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 1.60862e-05
	minimum = 0 (at node 16)
	maximum = 5.51135e-05 (at node 20)
Accepted packet rate average = 1.60862e-05
	minimum = 0 (at node 16)
	maximum = 5.51135e-05 (at node 20)
Injected flit rate average = 2.48605e-05
	minimum = 0 (at node 16)
	maximum = 6.49845e-05 (at node 20)
Accepted flit rate average= 2.48605e-05
	minimum = 0 (at node 16)
	maximum = 0.000107759 (at node 20)
Injected packet length average = 1.54545
Accepted packet length average = 1.54545
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.4416 (2 samples)
	minimum = 6 (2 samples)
	maximum = 99 (2 samples)
Network latency average = 11.8654 (2 samples)
	minimum = 6 (2 samples)
	maximum = 99 (2 samples)
Flit latency average = 11.8804 (2 samples)
	minimum = 6 (2 samples)
	maximum = 98 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 1.87075e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 5.46477e-05 (2 samples)
Accepted packet rate average = 1.87075e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 5.46477e-05 (2 samples)
Injected flit rate average = 3.2985e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 9.05444e-05 (2 samples)
Accepted flit rate average = 3.2985e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.000105739 (2 samples)
Injected packet size average = 1.7632 (2 samples)
Accepted packet size average = 1.7632 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 36 sec (696 sec)
gpgpu_simulation_rate = 10391 (inst/sec)
gpgpu_simulation_rate = 3602 (cycle/sec)
GPU: 11 queen = 2680  time = 695569.437500 msec
