Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/kurtlike/0bc13ae9-569d-48dc-9158-75f16c6ace65/Vivaldo/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sm_testbench_behav xil_defaultlib.sm_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a_in' [/home/kurtlike/german_4/new_lab4/lab4_g_2/lab4_g_2.srcs/sources_1/new/sr_cpu.v:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b_in' [/home/kurtlike/german_4/new_lab4/lab4_g_2/lab4_g_2.srcs/sources_1/new/sr_cpu.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sm_debouncer(SIZE=4)
Compiling module xil_defaultlib.sm_debouncer
Compiling module xil_defaultlib.sm_debouncer(SIZE=5)
Compiling module xil_defaultlib.sm_register_we
Compiling module xil_defaultlib.sm_clk_divider(bypass=1)
Compiling module xil_defaultlib.sm_rom
Compiling module xil_defaultlib.sm_register
Compiling module xil_defaultlib.sr_decode
Compiling module xil_defaultlib.sm_register_file
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.main_funk
Compiling module xil_defaultlib.sr_alu
Compiling module xil_defaultlib.sr_control
Compiling module xil_defaultlib.sr_cpu
Compiling module xil_defaultlib.sm_top
Compiling module xil_defaultlib.sm_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot sm_testbench_behav
