;redcode
;assert 1
	SPL 0, #302
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB -469, <-20
	SUB #-19, @2
	SUB <-27, 0
	ADD 210, 30
	SLT 210, 30
	ADD -10, 9
	ADD 1, 20
	MOV -1, <-20
	SLT -10, 9
	SUB @124, 106
	CMP @124, 106
	SPL 0, #302
	SUB 7, <130
	SPL 0, #2
	SLT -10, 9
	ADD 19, @590
	SUB @129, 109
	JMP @12, #200
	JMP 12, #10
	DJN -1, @-20
	SUB @0, @2
	SUB @0, @2
	SPL 0, #302
	SUB <-27, 0
	ADD -10, 9
	CMP @124, 106
	ADD 210, 60
	SLT 210, 30
	SLT 210, 30
	ADD -10, 9
	SLT #10, <1
	SLT #10, <1
	SPL 0, #302
	SUB 7, <130
	SPL 0, #302
	SLT #10, <1
	CMP -207, @-127
	SPL 0, #302
	SLT #10, <1
	CMP -207, @-127
	SLT #10, <1
	CMP -207, @-127
	SLT #10, <1
	SLT #10, <1
	SLT #10, <1
	ADD 240, 60
	SLT #10, <1
