
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mcookie_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014b0 <.init>:
  4014b0:	stp	x29, x30, [sp, #-16]!
  4014b4:	mov	x29, sp
  4014b8:	bl	401920 <ferror@plt+0x60>
  4014bc:	ldp	x29, x30, [sp], #16
  4014c0:	ret

Disassembly of section .plt:

00000000004014d0 <memcpy@plt-0x20>:
  4014d0:	stp	x16, x30, [sp, #-16]!
  4014d4:	adrp	x16, 415000 <ferror@plt+0x13740>
  4014d8:	ldr	x17, [x16, #4088]
  4014dc:	add	x16, x16, #0xff8
  4014e0:	br	x17
  4014e4:	nop
  4014e8:	nop
  4014ec:	nop

00000000004014f0 <memcpy@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4014f4:	ldr	x17, [x16]
  4014f8:	add	x16, x16, #0x0
  4014fc:	br	x17

0000000000401500 <_exit@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x14740>
  401504:	ldr	x17, [x16, #8]
  401508:	add	x16, x16, #0x8
  40150c:	br	x17

0000000000401510 <strtoul@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x14740>
  401514:	ldr	x17, [x16, #16]
  401518:	add	x16, x16, #0x10
  40151c:	br	x17

0000000000401520 <strlen@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x14740>
  401524:	ldr	x17, [x16, #24]
  401528:	add	x16, x16, #0x18
  40152c:	br	x17

0000000000401530 <fputs@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x14740>
  401534:	ldr	x17, [x16, #32]
  401538:	add	x16, x16, #0x20
  40153c:	br	x17

0000000000401540 <exit@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x14740>
  401544:	ldr	x17, [x16, #40]
  401548:	add	x16, x16, #0x28
  40154c:	br	x17

0000000000401550 <dup@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x14740>
  401554:	ldr	x17, [x16, #48]
  401558:	add	x16, x16, #0x30
  40155c:	br	x17

0000000000401560 <strtoimax@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x14740>
  401564:	ldr	x17, [x16, #56]
  401568:	add	x16, x16, #0x38
  40156c:	br	x17

0000000000401570 <strtod@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x14740>
  401574:	ldr	x17, [x16, #64]
  401578:	add	x16, x16, #0x40
  40157c:	br	x17

0000000000401580 <getuid@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x14740>
  401584:	ldr	x17, [x16, #72]
  401588:	add	x16, x16, #0x48
  40158c:	br	x17

0000000000401590 <__cxa_atexit@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x14740>
  401594:	ldr	x17, [x16, #80]
  401598:	add	x16, x16, #0x50
  40159c:	br	x17

00000000004015a0 <snprintf@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4015a4:	ldr	x17, [x16, #88]
  4015a8:	add	x16, x16, #0x58
  4015ac:	br	x17

00000000004015b0 <localeconv@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4015b4:	ldr	x17, [x16, #96]
  4015b8:	add	x16, x16, #0x60
  4015bc:	br	x17

00000000004015c0 <fileno@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4015c4:	ldr	x17, [x16, #104]
  4015c8:	add	x16, x16, #0x68
  4015cc:	br	x17

00000000004015d0 <getpid@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4015d4:	ldr	x17, [x16, #112]
  4015d8:	add	x16, x16, #0x70
  4015dc:	br	x17

00000000004015e0 <malloc@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4015e4:	ldr	x17, [x16, #120]
  4015e8:	add	x16, x16, #0x78
  4015ec:	br	x17

00000000004015f0 <open@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4015f4:	ldr	x17, [x16, #128]
  4015f8:	add	x16, x16, #0x80
  4015fc:	br	x17

0000000000401600 <getppid@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x14740>
  401604:	ldr	x17, [x16, #136]
  401608:	add	x16, x16, #0x88
  40160c:	br	x17

0000000000401610 <strncmp@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x14740>
  401614:	ldr	x17, [x16, #144]
  401618:	add	x16, x16, #0x90
  40161c:	br	x17

0000000000401620 <bindtextdomain@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x14740>
  401624:	ldr	x17, [x16, #152]
  401628:	add	x16, x16, #0x98
  40162c:	br	x17

0000000000401630 <__libc_start_main@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x14740>
  401634:	ldr	x17, [x16, #160]
  401638:	add	x16, x16, #0xa0
  40163c:	br	x17

0000000000401640 <fgetc@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x14740>
  401644:	ldr	x17, [x16, #168]
  401648:	add	x16, x16, #0xa8
  40164c:	br	x17

0000000000401650 <memset@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x14740>
  401654:	ldr	x17, [x16, #176]
  401658:	add	x16, x16, #0xb0
  40165c:	br	x17

0000000000401660 <gettimeofday@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x14740>
  401664:	ldr	x17, [x16, #184]
  401668:	add	x16, x16, #0xb8
  40166c:	br	x17

0000000000401670 <random@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x14740>
  401674:	ldr	x17, [x16, #192]
  401678:	add	x16, x16, #0xc0
  40167c:	br	x17

0000000000401680 <strdup@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x14740>
  401684:	ldr	x17, [x16, #200]
  401688:	add	x16, x16, #0xc8
  40168c:	br	x17

0000000000401690 <close@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x14740>
  401694:	ldr	x17, [x16, #208]
  401698:	add	x16, x16, #0xd0
  40169c:	br	x17

00000000004016a0 <__gmon_start__@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4016a4:	ldr	x17, [x16, #216]
  4016a8:	add	x16, x16, #0xd8
  4016ac:	br	x17

00000000004016b0 <strtoumax@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4016b4:	ldr	x17, [x16, #224]
  4016b8:	add	x16, x16, #0xe0
  4016bc:	br	x17

00000000004016c0 <abort@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4016c4:	ldr	x17, [x16, #232]
  4016c8:	add	x16, x16, #0xe8
  4016cc:	br	x17

00000000004016d0 <textdomain@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4016d4:	ldr	x17, [x16, #240]
  4016d8:	add	x16, x16, #0xf0
  4016dc:	br	x17

00000000004016e0 <getopt_long@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4016e4:	ldr	x17, [x16, #248]
  4016e8:	add	x16, x16, #0xf8
  4016ec:	br	x17

00000000004016f0 <strcmp@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4016f4:	ldr	x17, [x16, #256]
  4016f8:	add	x16, x16, #0x100
  4016fc:	br	x17

0000000000401700 <warn@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x14740>
  401704:	ldr	x17, [x16, #264]
  401708:	add	x16, x16, #0x108
  40170c:	br	x17

0000000000401710 <__ctype_b_loc@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x14740>
  401714:	ldr	x17, [x16, #272]
  401718:	add	x16, x16, #0x110
  40171c:	br	x17

0000000000401720 <strtol@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x14740>
  401724:	ldr	x17, [x16, #280]
  401728:	add	x16, x16, #0x118
  40172c:	br	x17

0000000000401730 <free@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x14740>
  401734:	ldr	x17, [x16, #288]
  401738:	add	x16, x16, #0x120
  40173c:	br	x17

0000000000401740 <nanosleep@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x14740>
  401744:	ldr	x17, [x16, #296]
  401748:	add	x16, x16, #0x128
  40174c:	br	x17

0000000000401750 <vasprintf@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x14740>
  401754:	ldr	x17, [x16, #304]
  401758:	add	x16, x16, #0x130
  40175c:	br	x17

0000000000401760 <strndup@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x14740>
  401764:	ldr	x17, [x16, #312]
  401768:	add	x16, x16, #0x138
  40176c:	br	x17

0000000000401770 <strspn@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x14740>
  401774:	ldr	x17, [x16, #320]
  401778:	add	x16, x16, #0x140
  40177c:	br	x17

0000000000401780 <strchr@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x14740>
  401784:	ldr	x17, [x16, #328]
  401788:	add	x16, x16, #0x148
  40178c:	br	x17

0000000000401790 <fcntl@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x14740>
  401794:	ldr	x17, [x16, #336]
  401798:	add	x16, x16, #0x150
  40179c:	br	x17

00000000004017a0 <dcngettext@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4017a4:	ldr	x17, [x16, #344]
  4017a8:	add	x16, x16, #0x158
  4017ac:	br	x17

00000000004017b0 <fflush@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4017b4:	ldr	x17, [x16, #352]
  4017b8:	add	x16, x16, #0x160
  4017bc:	br	x17

00000000004017c0 <warnx@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4017c4:	ldr	x17, [x16, #360]
  4017c8:	add	x16, x16, #0x168
  4017cc:	br	x17

00000000004017d0 <read@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4017d4:	ldr	x17, [x16, #368]
  4017d8:	add	x16, x16, #0x170
  4017dc:	br	x17

00000000004017e0 <memchr@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4017e4:	ldr	x17, [x16, #376]
  4017e8:	add	x16, x16, #0x178
  4017ec:	br	x17

00000000004017f0 <jrand48@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4017f4:	ldr	x17, [x16, #384]
  4017f8:	add	x16, x16, #0x180
  4017fc:	br	x17

0000000000401800 <dcgettext@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x14740>
  401804:	ldr	x17, [x16, #392]
  401808:	add	x16, x16, #0x188
  40180c:	br	x17

0000000000401810 <srandom@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x14740>
  401814:	ldr	x17, [x16, #400]
  401818:	add	x16, x16, #0x190
  40181c:	br	x17

0000000000401820 <errx@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x14740>
  401824:	ldr	x17, [x16, #408]
  401828:	add	x16, x16, #0x198
  40182c:	br	x17

0000000000401830 <getrandom@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x14740>
  401834:	ldr	x17, [x16, #416]
  401838:	add	x16, x16, #0x1a0
  40183c:	br	x17

0000000000401840 <strcspn@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x14740>
  401844:	ldr	x17, [x16, #424]
  401848:	add	x16, x16, #0x1a8
  40184c:	br	x17

0000000000401850 <printf@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x14740>
  401854:	ldr	x17, [x16, #432]
  401858:	add	x16, x16, #0x1b0
  40185c:	br	x17

0000000000401860 <__errno_location@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x14740>
  401864:	ldr	x17, [x16, #440]
  401868:	add	x16, x16, #0x1b8
  40186c:	br	x17

0000000000401870 <putchar@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x14740>
  401874:	ldr	x17, [x16, #448]
  401878:	add	x16, x16, #0x1c0
  40187c:	br	x17

0000000000401880 <syscall@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x14740>
  401884:	ldr	x17, [x16, #456]
  401888:	add	x16, x16, #0x1c8
  40188c:	br	x17

0000000000401890 <fprintf@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x14740>
  401894:	ldr	x17, [x16, #464]
  401898:	add	x16, x16, #0x1d0
  40189c:	br	x17

00000000004018a0 <err@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4018a4:	ldr	x17, [x16, #472]
  4018a8:	add	x16, x16, #0x1d8
  4018ac:	br	x17

00000000004018b0 <setlocale@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4018b4:	ldr	x17, [x16, #480]
  4018b8:	add	x16, x16, #0x1e0
  4018bc:	br	x17

00000000004018c0 <ferror@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4018c4:	ldr	x17, [x16, #488]
  4018c8:	add	x16, x16, #0x1e8
  4018cc:	br	x17

Disassembly of section .text:

00000000004018d0 <.text>:
  4018d0:	mov	x29, #0x0                   	// #0
  4018d4:	mov	x30, #0x0                   	// #0
  4018d8:	mov	x5, x0
  4018dc:	ldr	x1, [sp]
  4018e0:	add	x2, sp, #0x8
  4018e4:	mov	x6, sp
  4018e8:	movz	x0, #0x0, lsl #48
  4018ec:	movk	x0, #0x0, lsl #32
  4018f0:	movk	x0, #0x40, lsl #16
  4018f4:	movk	x0, #0x19dc
  4018f8:	movz	x3, #0x0, lsl #48
  4018fc:	movk	x3, #0x0, lsl #32
  401900:	movk	x3, #0x40, lsl #16
  401904:	movk	x3, #0x4820
  401908:	movz	x4, #0x0, lsl #48
  40190c:	movk	x4, #0x0, lsl #32
  401910:	movk	x4, #0x40, lsl #16
  401914:	movk	x4, #0x48a0
  401918:	bl	401630 <__libc_start_main@plt>
  40191c:	bl	4016c0 <abort@plt>
  401920:	adrp	x0, 415000 <ferror@plt+0x13740>
  401924:	ldr	x0, [x0, #4064]
  401928:	cbz	x0, 401930 <ferror@plt+0x70>
  40192c:	b	4016a0 <__gmon_start__@plt>
  401930:	ret
  401934:	nop
  401938:	adrp	x0, 416000 <ferror@plt+0x14740>
  40193c:	add	x0, x0, #0x208
  401940:	adrp	x1, 416000 <ferror@plt+0x14740>
  401944:	add	x1, x1, #0x208
  401948:	cmp	x1, x0
  40194c:	b.eq	401964 <ferror@plt+0xa4>  // b.none
  401950:	adrp	x1, 404000 <ferror@plt+0x2740>
  401954:	ldr	x1, [x1, #2264]
  401958:	cbz	x1, 401964 <ferror@plt+0xa4>
  40195c:	mov	x16, x1
  401960:	br	x16
  401964:	ret
  401968:	adrp	x0, 416000 <ferror@plt+0x14740>
  40196c:	add	x0, x0, #0x208
  401970:	adrp	x1, 416000 <ferror@plt+0x14740>
  401974:	add	x1, x1, #0x208
  401978:	sub	x1, x1, x0
  40197c:	lsr	x2, x1, #63
  401980:	add	x1, x2, x1, asr #3
  401984:	cmp	xzr, x1, asr #1
  401988:	asr	x1, x1, #1
  40198c:	b.eq	4019a4 <ferror@plt+0xe4>  // b.none
  401990:	adrp	x2, 404000 <ferror@plt+0x2740>
  401994:	ldr	x2, [x2, #2272]
  401998:	cbz	x2, 4019a4 <ferror@plt+0xe4>
  40199c:	mov	x16, x2
  4019a0:	br	x16
  4019a4:	ret
  4019a8:	stp	x29, x30, [sp, #-32]!
  4019ac:	mov	x29, sp
  4019b0:	str	x19, [sp, #16]
  4019b4:	adrp	x19, 416000 <ferror@plt+0x14740>
  4019b8:	ldrb	w0, [x19, #552]
  4019bc:	cbnz	w0, 4019cc <ferror@plt+0x10c>
  4019c0:	bl	401938 <ferror@plt+0x78>
  4019c4:	mov	w0, #0x1                   	// #1
  4019c8:	strb	w0, [x19, #552]
  4019cc:	ldr	x19, [sp, #16]
  4019d0:	ldp	x29, x30, [sp], #32
  4019d4:	ret
  4019d8:	b	401968 <ferror@plt+0xa8>
  4019dc:	stp	x29, x30, [sp, #-96]!
  4019e0:	stp	x28, x27, [sp, #16]
  4019e4:	stp	x26, x25, [sp, #32]
  4019e8:	stp	x24, x23, [sp, #48]
  4019ec:	stp	x22, x21, [sp, #64]
  4019f0:	stp	x20, x19, [sp, #80]
  4019f4:	mov	x29, sp
  4019f8:	sub	sp, sp, #0x1, lsl #12
  4019fc:	sub	sp, sp, #0xb0
  401a00:	mov	x19, x1
  401a04:	adrp	x1, 404000 <ferror@plt+0x2740>
  401a08:	mov	w20, w0
  401a0c:	movi	v0.2d, #0x0
  401a10:	add	x1, x1, #0xb0e
  401a14:	mov	w0, #0x6                   	// #6
  401a18:	str	xzr, [sp, #128]
  401a1c:	stp	q0, q0, [sp, #96]
  401a20:	stp	q0, q0, [sp, #64]
  401a24:	stp	q0, q0, [sp, #32]
  401a28:	str	q0, [sp, #16]
  401a2c:	bl	4018b0 <setlocale@plt>
  401a30:	adrp	x21, 404000 <ferror@plt+0x2740>
  401a34:	add	x21, x21, #0x9d1
  401a38:	adrp	x1, 404000 <ferror@plt+0x2740>
  401a3c:	add	x1, x1, #0x9dc
  401a40:	mov	x0, x21
  401a44:	bl	401620 <bindtextdomain@plt>
  401a48:	mov	x0, x21
  401a4c:	bl	4016d0 <textdomain@plt>
  401a50:	adrp	x0, 402000 <ferror@plt+0x740>
  401a54:	add	x0, x0, #0x38
  401a58:	bl	4048a8 <ferror@plt+0x2fe8>
  401a5c:	adrp	x22, 404000 <ferror@plt+0x2740>
  401a60:	adrp	x23, 404000 <ferror@plt+0x2740>
  401a64:	adrp	x24, 404000 <ferror@plt+0x2740>
  401a68:	mov	x25, xzr
  401a6c:	mov	x26, xzr
  401a70:	sbfiz	x21, x20, #3, #32
  401a74:	add	x22, x22, #0x9ee
  401a78:	add	x23, x23, #0x900
  401a7c:	adrp	x27, 416000 <ferror@plt+0x14740>
  401a80:	add	x24, x24, #0x9f6
  401a84:	mov	w0, w20
  401a88:	mov	x1, x19
  401a8c:	mov	x2, x22
  401a90:	mov	x3, x23
  401a94:	mov	x4, xzr
  401a98:	bl	4016e0 <getopt_long@plt>
  401a9c:	cmp	w0, #0x67
  401aa0:	b.gt	401ae8 <ferror@plt+0x228>
  401aa4:	cmn	w0, #0x1
  401aa8:	b.eq	401b34 <ferror@plt+0x274>  // b.none
  401aac:	cmp	w0, #0x66
  401ab0:	b.ne	401e2c <ferror@plt+0x56c>  // b.any
  401ab4:	ldr	x0, [sp, #104]
  401ab8:	cbnz	x0, 401ad0 <ferror@plt+0x210>
  401abc:	mov	x0, x21
  401ac0:	bl	4015e0 <malloc@plt>
  401ac4:	cbz	w20, 401acc <ferror@plt+0x20c>
  401ac8:	cbz	x0, 401e70 <ferror@plt+0x5b0>
  401acc:	str	x0, [sp, #104]
  401ad0:	ldr	x8, [x27, #528]
  401ad4:	add	x9, x26, #0x1
  401ad8:	str	x9, [sp, #112]
  401adc:	str	x8, [x0, x26, lsl #3]
  401ae0:	mov	x26, x9
  401ae4:	b	401a84 <ferror@plt+0x1c4>
  401ae8:	cmp	w0, #0x6d
  401aec:	b.eq	401b08 <ferror@plt+0x248>  // b.none
  401af0:	cmp	w0, #0x76
  401af4:	b.ne	401e64 <ferror@plt+0x5a4>  // b.any
  401af8:	ldrb	w8, [sp, #128]
  401afc:	orr	w8, w8, #0x1
  401b00:	strb	w8, [sp, #128]
  401b04:	b	401a84 <ferror@plt+0x1c4>
  401b08:	ldr	x25, [x27, #528]
  401b0c:	mov	w2, #0x5                   	// #5
  401b10:	mov	x0, xzr
  401b14:	mov	x1, x24
  401b18:	bl	401800 <dcgettext@plt>
  401b1c:	mov	x1, x0
  401b20:	mov	x0, x25
  401b24:	bl	403b74 <ferror@plt+0x22b4>
  401b28:	mov	x25, x0
  401b2c:	str	x0, [sp, #120]
  401b30:	b	401a84 <ferror@plt+0x1c4>
  401b34:	cbz	x25, 401b54 <ferror@plt+0x294>
  401b38:	cbnz	x26, 401b54 <ferror@plt+0x294>
  401b3c:	adrp	x1, 404000 <ferror@plt+0x2740>
  401b40:	add	x1, x1, #0xa52
  401b44:	mov	w2, #0x5                   	// #5
  401b48:	mov	x0, xzr
  401b4c:	bl	401800 <dcgettext@plt>
  401b50:	bl	4017c0 <warnx@plt>
  401b54:	add	x0, sp, #0x10
  401b58:	bl	402144 <ferror@plt+0x884>
  401b5c:	ldr	x8, [sp, #112]
  401b60:	cbz	x8, 401d30 <ferror@plt+0x470>
  401b64:	adrp	x8, 404000 <ferror@plt+0x2740>
  401b68:	ldr	q0, [x8, #2288]
  401b6c:	mov	x28, xzr
  401b70:	mov	w19, #0x1000                	// #4096
  401b74:	str	q0, [sp]
  401b78:	ldr	x8, [sp, #104]
  401b7c:	ldr	x22, [x8, x28, lsl #3]
  401b80:	ldrb	w8, [x22]
  401b84:	cmp	w8, #0x2d
  401b88:	b.ne	401b94 <ferror@plt+0x2d4>  // b.any
  401b8c:	ldrb	w8, [x22, #1]
  401b90:	cbz	w8, 401bc8 <ferror@plt+0x308>
  401b94:	mov	x0, x22
  401b98:	mov	w1, wzr
  401b9c:	bl	4015f0 <open@plt>
  401ba0:	mov	w23, w0
  401ba4:	tbz	w0, #31, 401bcc <ferror@plt+0x30c>
  401ba8:	adrp	x1, 404000 <ferror@plt+0x2740>
  401bac:	mov	w2, #0x5                   	// #5
  401bb0:	mov	x0, xzr
  401bb4:	add	x1, x1, #0xc32
  401bb8:	bl	401800 <dcgettext@plt>
  401bbc:	mov	x1, x22
  401bc0:	bl	401700 <warn@plt>
  401bc4:	b	401cd8 <ferror@plt+0x418>
  401bc8:	mov	w23, wzr
  401bcc:	ldr	x8, [sp, #120]
  401bd0:	mov	x24, xzr
  401bd4:	cmp	x8, #0x0
  401bd8:	csel	x20, x19, x8, eq  // eq = none
  401bdc:	sub	x8, x20, x24
  401be0:	cmp	x8, #0x1, lsl #12
  401be4:	csel	x26, x8, x19, cc  // cc = lo, ul, last
  401be8:	add	x0, sp, #0x90
  401bec:	mov	w1, wzr
  401bf0:	mov	x2, x26
  401bf4:	bl	401650 <memset@plt>
  401bf8:	mov	x25, xzr
  401bfc:	cbz	x26, 401c90 <ferror@plt+0x3d0>
  401c00:	add	x27, sp, #0x90
  401c04:	mov	w0, w23
  401c08:	mov	x1, x27
  401c0c:	mov	x2, x26
  401c10:	bl	4017d0 <read@plt>
  401c14:	cmp	x0, #0x0
  401c18:	b.le	401c30 <ferror@plt+0x370>
  401c1c:	subs	x26, x26, x0
  401c20:	add	x27, x27, x0
  401c24:	add	x25, x0, x25
  401c28:	b.ne	401c04 <ferror@plt+0x344>  // b.any
  401c2c:	b	401c8c <ferror@plt+0x3cc>
  401c30:	mov	w21, #0x6                   	// #6
  401c34:	tbz	x0, #63, 401c88 <ferror@plt+0x3c8>
  401c38:	bl	401860 <__errno_location@plt>
  401c3c:	ldr	w8, [x0]
  401c40:	cmp	w8, #0xb
  401c44:	b.eq	401c50 <ferror@plt+0x390>  // b.none
  401c48:	cmp	w8, #0x4
  401c4c:	b.ne	401c88 <ferror@plt+0x3c8>  // b.any
  401c50:	subs	w21, w21, #0x1
  401c54:	b.eq	401c88 <ferror@plt+0x3c8>  // b.none
  401c58:	ldr	q0, [sp]
  401c5c:	sub	x0, x29, #0x20
  401c60:	mov	x1, xzr
  401c64:	stur	q0, [x29, #-32]
  401c68:	bl	401740 <nanosleep@plt>
  401c6c:	mov	w0, w23
  401c70:	mov	x1, x27
  401c74:	mov	x2, x26
  401c78:	bl	4017d0 <read@plt>
  401c7c:	cmp	x0, #0x1
  401c80:	b.lt	401c34 <ferror@plt+0x374>  // b.tstop
  401c84:	b	401c1c <ferror@plt+0x35c>
  401c88:	cbz	x25, 401cac <ferror@plt+0x3ec>
  401c8c:	tbnz	x25, #63, 401cac <ferror@plt+0x3ec>
  401c90:	add	x0, sp, #0x10
  401c94:	add	x1, sp, #0x90
  401c98:	mov	w2, w25
  401c9c:	bl	402158 <ferror@plt+0x898>
  401ca0:	add	x24, x25, x24
  401ca4:	cmp	x20, x24
  401ca8:	b.hi	401bdc <ferror@plt+0x31c>  // b.pmore
  401cac:	add	x0, sp, #0x10
  401cb0:	add	x1, sp, #0x90
  401cb4:	mov	w2, #0x1                   	// #1
  401cb8:	strb	wzr, [sp, #144]
  401cbc:	bl	402158 <ferror@plt+0x898>
  401cc0:	ldrb	w8, [sp, #128]
  401cc4:	tbnz	w8, #0, 401cec <ferror@plt+0x42c>
  401cc8:	cbz	w23, 401cd8 <ferror@plt+0x418>
  401ccc:	mov	w0, w23
  401cd0:	bl	401690 <close@plt>
  401cd4:	cbnz	w0, 401e08 <ferror@plt+0x548>
  401cd8:	ldr	x8, [sp, #112]
  401cdc:	add	x28, x28, #0x1
  401ce0:	cmp	x28, x8
  401ce4:	b.cc	401b78 <ferror@plt+0x2b8>  // b.lo, b.ul, b.last
  401ce8:	b	401d30 <ferror@plt+0x470>
  401cec:	adrp	x8, 416000 <ferror@plt+0x14740>
  401cf0:	ldr	x25, [x8, #520]
  401cf4:	adrp	x1, 404000 <ferror@plt+0x2740>
  401cf8:	adrp	x2, 404000 <ferror@plt+0x2740>
  401cfc:	mov	w4, #0x5                   	// #5
  401d00:	mov	x0, xzr
  401d04:	add	x1, x1, #0xc41
  401d08:	add	x2, x2, #0xc57
  401d0c:	mov	x3, x24
  401d10:	bl	4017a0 <dcngettext@plt>
  401d14:	mov	x1, x0
  401d18:	mov	x0, x25
  401d1c:	mov	x2, x24
  401d20:	mov	x3, x22
  401d24:	bl	401890 <fprintf@plt>
  401d28:	cbnz	w23, 401ccc <ferror@plt+0x40c>
  401d2c:	b	401cd8 <ferror@plt+0x418>
  401d30:	ldr	x0, [sp, #104]
  401d34:	bl	401730 <free@plt>
  401d38:	add	x0, sp, #0x90
  401d3c:	mov	w1, #0x80                  	// #128
  401d40:	bl	402e54 <ferror@plt+0x1594>
  401d44:	add	x0, sp, #0x10
  401d48:	add	x1, sp, #0x90
  401d4c:	mov	w2, #0x80                  	// #128
  401d50:	bl	402158 <ferror@plt+0x898>
  401d54:	ldrb	w8, [sp, #128]
  401d58:	tbnz	w8, #0, 401dc0 <ferror@plt+0x500>
  401d5c:	sub	x0, x29, #0x20
  401d60:	add	x1, sp, #0x10
  401d64:	sub	x20, x29, #0x20
  401d68:	bl	402c24 <ferror@plt+0x1364>
  401d6c:	adrp	x19, 404000 <ferror@plt+0x2740>
  401d70:	mov	x21, xzr
  401d74:	add	x19, x19, #0xaa9
  401d78:	ldrb	w1, [x20, x21]
  401d7c:	mov	x0, x19
  401d80:	bl	401850 <printf@plt>
  401d84:	add	x21, x21, #0x1
  401d88:	cmp	x21, #0x10
  401d8c:	b.ne	401d78 <ferror@plt+0x4b8>  // b.any
  401d90:	mov	w0, #0xa                   	// #10
  401d94:	bl	401870 <putchar@plt>
  401d98:	mov	w0, wzr
  401d9c:	add	sp, sp, #0x1, lsl #12
  401da0:	add	sp, sp, #0xb0
  401da4:	ldp	x20, x19, [sp, #80]
  401da8:	ldp	x22, x21, [sp, #64]
  401dac:	ldp	x24, x23, [sp, #48]
  401db0:	ldp	x26, x25, [sp, #32]
  401db4:	ldp	x28, x27, [sp, #16]
  401db8:	ldp	x29, x30, [sp], #96
  401dbc:	ret
  401dc0:	adrp	x8, 416000 <ferror@plt+0x14740>
  401dc4:	ldr	x19, [x8, #520]
  401dc8:	adrp	x1, 404000 <ferror@plt+0x2740>
  401dcc:	adrp	x2, 404000 <ferror@plt+0x2740>
  401dd0:	add	x1, x1, #0xa7e
  401dd4:	add	x2, x2, #0xa93
  401dd8:	mov	w3, #0x80                  	// #128
  401ddc:	mov	w4, #0x5                   	// #5
  401de0:	mov	x0, xzr
  401de4:	bl	4017a0 <dcngettext@plt>
  401de8:	mov	x20, x0
  401dec:	bl	403040 <ferror@plt+0x1780>
  401df0:	mov	x3, x0
  401df4:	mov	w2, #0x80                  	// #128
  401df8:	mov	x0, x19
  401dfc:	mov	x1, x20
  401e00:	bl	401890 <fprintf@plt>
  401e04:	b	401d5c <ferror@plt+0x49c>
  401e08:	adrp	x1, 404000 <ferror@plt+0x2740>
  401e0c:	add	x1, x1, #0xc6e
  401e10:	mov	w2, #0x5                   	// #5
  401e14:	mov	x0, xzr
  401e18:	bl	401800 <dcgettext@plt>
  401e1c:	mov	x1, x0
  401e20:	mov	w0, #0x1                   	// #1
  401e24:	mov	x2, x22
  401e28:	bl	4018a0 <err@plt>
  401e2c:	cmp	w0, #0x56
  401e30:	b.ne	401e84 <ferror@plt+0x5c4>  // b.any
  401e34:	adrp	x1, 404000 <ferror@plt+0x2740>
  401e38:	add	x1, x1, #0xa0d
  401e3c:	mov	w2, #0x5                   	// #5
  401e40:	mov	x0, xzr
  401e44:	bl	401800 <dcgettext@plt>
  401e48:	adrp	x8, 416000 <ferror@plt+0x14740>
  401e4c:	ldr	x1, [x8, #544]
  401e50:	adrp	x2, 404000 <ferror@plt+0x2740>
  401e54:	add	x2, x2, #0xa19
  401e58:	bl	401850 <printf@plt>
  401e5c:	mov	w0, wzr
  401e60:	bl	401540 <exit@plt>
  401e64:	cmp	w0, #0x68
  401e68:	b.ne	401e84 <ferror@plt+0x5c4>  // b.any
  401e6c:	bl	401ebc <ferror@plt+0x5fc>
  401e70:	adrp	x1, 404000 <ferror@plt+0x2740>
  401e74:	add	x1, x1, #0xaba
  401e78:	mov	w0, #0x1                   	// #1
  401e7c:	mov	x2, x21
  401e80:	bl	4018a0 <err@plt>
  401e84:	adrp	x8, 416000 <ferror@plt+0x14740>
  401e88:	ldr	x19, [x8, #520]
  401e8c:	adrp	x1, 404000 <ferror@plt+0x2740>
  401e90:	add	x1, x1, #0xa2b
  401e94:	mov	w2, #0x5                   	// #5
  401e98:	mov	x0, xzr
  401e9c:	bl	401800 <dcgettext@plt>
  401ea0:	adrp	x8, 416000 <ferror@plt+0x14740>
  401ea4:	ldr	x2, [x8, #544]
  401ea8:	mov	x1, x0
  401eac:	mov	x0, x19
  401eb0:	bl	401890 <fprintf@plt>
  401eb4:	mov	w0, #0x1                   	// #1
  401eb8:	bl	401540 <exit@plt>
  401ebc:	stp	x29, x30, [sp, #-32]!
  401ec0:	adrp	x8, 416000 <ferror@plt+0x14740>
  401ec4:	stp	x20, x19, [sp, #16]
  401ec8:	ldr	x19, [x8, #536]
  401ecc:	adrp	x1, 404000 <ferror@plt+0x2740>
  401ed0:	add	x1, x1, #0xad4
  401ed4:	mov	w2, #0x5                   	// #5
  401ed8:	mov	x0, xzr
  401edc:	mov	x29, sp
  401ee0:	bl	401800 <dcgettext@plt>
  401ee4:	mov	x1, x19
  401ee8:	bl	401530 <fputs@plt>
  401eec:	adrp	x1, 404000 <ferror@plt+0x2740>
  401ef0:	add	x1, x1, #0xadd
  401ef4:	mov	w2, #0x5                   	// #5
  401ef8:	mov	x0, xzr
  401efc:	bl	401800 <dcgettext@plt>
  401f00:	adrp	x8, 416000 <ferror@plt+0x14740>
  401f04:	ldr	x2, [x8, #544]
  401f08:	mov	x1, x0
  401f0c:	mov	x0, x19
  401f10:	bl	401890 <fprintf@plt>
  401f14:	adrp	x20, 404000 <ferror@plt+0x2740>
  401f18:	add	x20, x20, #0xb0d
  401f1c:	mov	x0, x20
  401f20:	mov	x1, x19
  401f24:	bl	401530 <fputs@plt>
  401f28:	adrp	x1, 404000 <ferror@plt+0x2740>
  401f2c:	add	x1, x1, #0xaec
  401f30:	mov	w2, #0x5                   	// #5
  401f34:	mov	x0, xzr
  401f38:	bl	401800 <dcgettext@plt>
  401f3c:	mov	x1, x19
  401f40:	bl	401530 <fputs@plt>
  401f44:	adrp	x1, 404000 <ferror@plt+0x2740>
  401f48:	add	x1, x1, #0xb0f
  401f4c:	mov	w2, #0x5                   	// #5
  401f50:	mov	x0, xzr
  401f54:	bl	401800 <dcgettext@plt>
  401f58:	mov	x1, x19
  401f5c:	bl	401530 <fputs@plt>
  401f60:	adrp	x1, 404000 <ferror@plt+0x2740>
  401f64:	add	x1, x1, #0xb1a
  401f68:	mov	w2, #0x5                   	// #5
  401f6c:	mov	x0, xzr
  401f70:	bl	401800 <dcgettext@plt>
  401f74:	mov	x1, x19
  401f78:	bl	401530 <fputs@plt>
  401f7c:	adrp	x1, 404000 <ferror@plt+0x2740>
  401f80:	add	x1, x1, #0xb4c
  401f84:	mov	w2, #0x5                   	// #5
  401f88:	mov	x0, xzr
  401f8c:	bl	401800 <dcgettext@plt>
  401f90:	mov	x1, x19
  401f94:	bl	401530 <fputs@plt>
  401f98:	adrp	x1, 404000 <ferror@plt+0x2740>
  401f9c:	add	x1, x1, #0xb8b
  401fa0:	mov	w2, #0x5                   	// #5
  401fa4:	mov	x0, xzr
  401fa8:	bl	401800 <dcgettext@plt>
  401fac:	mov	x1, x19
  401fb0:	bl	401530 <fputs@plt>
  401fb4:	mov	x0, x20
  401fb8:	mov	x1, x19
  401fbc:	bl	401530 <fputs@plt>
  401fc0:	adrp	x1, 404000 <ferror@plt+0x2740>
  401fc4:	add	x1, x1, #0xbdb
  401fc8:	mov	w2, #0x5                   	// #5
  401fcc:	mov	x0, xzr
  401fd0:	bl	401800 <dcgettext@plt>
  401fd4:	adrp	x1, 404000 <ferror@plt+0x2740>
  401fd8:	mov	x19, x0
  401fdc:	add	x1, x1, #0xbfc
  401fe0:	mov	w2, #0x5                   	// #5
  401fe4:	mov	x0, xzr
  401fe8:	bl	401800 <dcgettext@plt>
  401fec:	mov	x4, x0
  401ff0:	adrp	x0, 404000 <ferror@plt+0x2740>
  401ff4:	adrp	x1, 404000 <ferror@plt+0x2740>
  401ff8:	adrp	x3, 404000 <ferror@plt+0x2740>
  401ffc:	add	x0, x0, #0xbbe
  402000:	add	x1, x1, #0xbcf
  402004:	add	x3, x3, #0xbed
  402008:	mov	x2, x19
  40200c:	bl	401850 <printf@plt>
  402010:	adrp	x1, 404000 <ferror@plt+0x2740>
  402014:	add	x1, x1, #0xc0c
  402018:	mov	w2, #0x5                   	// #5
  40201c:	mov	x0, xzr
  402020:	bl	401800 <dcgettext@plt>
  402024:	adrp	x1, 404000 <ferror@plt+0x2740>
  402028:	add	x1, x1, #0xc27
  40202c:	bl	401850 <printf@plt>
  402030:	mov	w0, wzr
  402034:	bl	401540 <exit@plt>
  402038:	stp	x29, x30, [sp, #-32]!
  40203c:	adrp	x8, 416000 <ferror@plt+0x14740>
  402040:	stp	x20, x19, [sp, #16]
  402044:	ldr	x20, [x8, #536]
  402048:	mov	x29, sp
  40204c:	bl	401860 <__errno_location@plt>
  402050:	mov	x19, x0
  402054:	str	wzr, [x0]
  402058:	mov	x0, x20
  40205c:	bl	4018c0 <ferror@plt>
  402060:	cbnz	w0, 402100 <ferror@plt+0x840>
  402064:	mov	x0, x20
  402068:	bl	4017b0 <fflush@plt>
  40206c:	cbz	w0, 4020c0 <ferror@plt+0x800>
  402070:	ldr	w20, [x19]
  402074:	cmp	w20, #0x9
  402078:	b.eq	402084 <ferror@plt+0x7c4>  // b.none
  40207c:	cmp	w20, #0x20
  402080:	b.ne	402118 <ferror@plt+0x858>  // b.any
  402084:	adrp	x8, 416000 <ferror@plt+0x14740>
  402088:	ldr	x20, [x8, #520]
  40208c:	str	wzr, [x19]
  402090:	mov	x0, x20
  402094:	bl	4018c0 <ferror@plt>
  402098:	cbnz	w0, 40213c <ferror@plt+0x87c>
  40209c:	mov	x0, x20
  4020a0:	bl	4017b0 <fflush@plt>
  4020a4:	cbz	w0, 4020e0 <ferror@plt+0x820>
  4020a8:	ldr	w8, [x19]
  4020ac:	cmp	w8, #0x9
  4020b0:	b.ne	40213c <ferror@plt+0x87c>  // b.any
  4020b4:	ldp	x20, x19, [sp, #16]
  4020b8:	ldp	x29, x30, [sp], #32
  4020bc:	ret
  4020c0:	mov	x0, x20
  4020c4:	bl	4015c0 <fileno@plt>
  4020c8:	tbnz	w0, #31, 402070 <ferror@plt+0x7b0>
  4020cc:	bl	401550 <dup@plt>
  4020d0:	tbnz	w0, #31, 402070 <ferror@plt+0x7b0>
  4020d4:	bl	401690 <close@plt>
  4020d8:	cbnz	w0, 402070 <ferror@plt+0x7b0>
  4020dc:	b	402084 <ferror@plt+0x7c4>
  4020e0:	mov	x0, x20
  4020e4:	bl	4015c0 <fileno@plt>
  4020e8:	tbnz	w0, #31, 4020a8 <ferror@plt+0x7e8>
  4020ec:	bl	401550 <dup@plt>
  4020f0:	tbnz	w0, #31, 4020a8 <ferror@plt+0x7e8>
  4020f4:	bl	401690 <close@plt>
  4020f8:	cbnz	w0, 4020a8 <ferror@plt+0x7e8>
  4020fc:	b	4020b4 <ferror@plt+0x7f4>
  402100:	adrp	x1, 404000 <ferror@plt+0x2740>
  402104:	add	x1, x1, #0xaae
  402108:	mov	w2, #0x5                   	// #5
  40210c:	mov	x0, xzr
  402110:	bl	401800 <dcgettext@plt>
  402114:	b	402130 <ferror@plt+0x870>
  402118:	adrp	x1, 404000 <ferror@plt+0x2740>
  40211c:	add	x1, x1, #0xaae
  402120:	mov	w2, #0x5                   	// #5
  402124:	mov	x0, xzr
  402128:	bl	401800 <dcgettext@plt>
  40212c:	cbnz	w20, 402138 <ferror@plt+0x878>
  402130:	bl	4017c0 <warnx@plt>
  402134:	b	40213c <ferror@plt+0x87c>
  402138:	bl	401700 <warn@plt>
  40213c:	mov	w0, #0x1                   	// #1
  402140:	bl	401500 <_exit@plt>
  402144:	adrp	x8, 404000 <ferror@plt+0x2740>
  402148:	ldr	q0, [x8, #3200]
  40214c:	str	xzr, [x0, #16]
  402150:	str	q0, [x0]
  402154:	ret
  402158:	stp	x29, x30, [sp, #-64]!
  40215c:	str	x23, [sp, #16]
  402160:	stp	x22, x21, [sp, #32]
  402164:	stp	x20, x19, [sp, #48]
  402168:	ldp	w8, w9, [x0, #16]
  40216c:	mov	w20, w2
  402170:	mov	x19, x1
  402174:	mov	x21, x0
  402178:	adds	w10, w8, w2, lsl #3
  40217c:	mov	x29, sp
  402180:	str	w10, [x0, #16]
  402184:	b.cc	402190 <ferror@plt+0x8d0>  // b.lo, b.ul, b.last
  402188:	add	w9, w9, #0x1
  40218c:	str	w9, [x21, #20]
  402190:	add	w9, w9, w20, lsr #29
  402194:	ubfx	x8, x8, #3, #6
  402198:	str	w9, [x21, #20]
  40219c:	cbz	w8, 4021e4 <ferror@plt+0x924>
  4021a0:	mov	w10, #0x40                  	// #64
  4021a4:	add	x9, x21, x8
  4021a8:	sub	w22, w10, w8
  4021ac:	cmp	w22, w20
  4021b0:	add	x0, x9, #0x18
  4021b4:	b.ls	4021c0 <ferror@plt+0x900>  // b.plast
  4021b8:	mov	w2, w20
  4021bc:	b	402228 <ferror@plt+0x968>
  4021c0:	mov	x1, x19
  4021c4:	mov	x2, x22
  4021c8:	add	x23, x21, #0x18
  4021cc:	bl	4014f0 <memcpy@plt>
  4021d0:	mov	x0, x21
  4021d4:	mov	x1, x23
  4021d8:	bl	402240 <ferror@plt+0x980>
  4021dc:	add	x19, x19, x22
  4021e0:	sub	w20, w20, w22
  4021e4:	cmp	w20, #0x40
  4021e8:	add	x22, x21, #0x18
  4021ec:	b.cc	402220 <ferror@plt+0x960>  // b.lo, b.ul, b.last
  4021f0:	mov	w23, w20
  4021f4:	ldp	q1, q0, [x19, #32]
  4021f8:	ldp	q3, q2, [x19], #64
  4021fc:	mov	x0, x21
  402200:	mov	x1, x22
  402204:	stp	q1, q0, [x22, #32]
  402208:	stp	q3, q2, [x22]
  40220c:	bl	402240 <ferror@plt+0x980>
  402210:	sub	w23, w23, #0x40
  402214:	cmp	w23, #0x3f
  402218:	b.hi	4021f4 <ferror@plt+0x934>  // b.pmore
  40221c:	and	w20, w20, #0x3f
  402220:	mov	w2, w20
  402224:	mov	x0, x22
  402228:	mov	x1, x19
  40222c:	ldp	x20, x19, [sp, #48]
  402230:	ldp	x22, x21, [sp, #32]
  402234:	ldr	x23, [sp, #16]
  402238:	ldp	x29, x30, [sp], #64
  40223c:	b	4014f0 <memcpy@plt>
  402240:	str	x27, [sp, #-80]!
  402244:	stp	x26, x25, [sp, #16]
  402248:	stp	x24, x23, [sp, #32]
  40224c:	stp	x22, x21, [sp, #48]
  402250:	stp	x20, x19, [sp, #64]
  402254:	ldp	w11, w8, [x0]
  402258:	ldp	w9, w10, [x0, #8]
  40225c:	ldp	w4, w13, [x1]
  402260:	mov	w2, #0xa478                	// #42104
  402264:	movk	w2, #0xd76a, lsl #16
  402268:	bic	w25, w10, w8
  40226c:	and	w26, w9, w8
  402270:	orr	w25, w26, w25
  402274:	add	w26, w11, w4
  402278:	add	w25, w26, w25
  40227c:	add	w2, w25, w2
  402280:	ror	w2, w2, #25
  402284:	add	w2, w2, w8
  402288:	bic	w25, w9, w2
  40228c:	and	w26, w8, w2
  402290:	mov	w5, #0xb756                	// #46934
  402294:	orr	w25, w26, w25
  402298:	add	w26, w10, w13
  40229c:	movk	w5, #0xe8c7, lsl #16
  4022a0:	add	w25, w26, w25
  4022a4:	ldp	w12, w17, [x1, #8]
  4022a8:	add	w5, w25, w5
  4022ac:	ror	w5, w5, #20
  4022b0:	add	w5, w5, w2
  4022b4:	bic	w25, w8, w5
  4022b8:	and	w26, w2, w5
  4022bc:	mov	w6, #0x70db                	// #28891
  4022c0:	orr	w25, w26, w25
  4022c4:	add	w26, w9, w12
  4022c8:	movk	w6, #0x2420, lsl #16
  4022cc:	add	w25, w26, w25
  4022d0:	add	w6, w25, w6
  4022d4:	ror	w6, w6, #15
  4022d8:	add	w6, w6, w5
  4022dc:	bic	w25, w2, w6
  4022e0:	and	w26, w5, w6
  4022e4:	mov	w19, #0xceee                	// #52974
  4022e8:	orr	w25, w26, w25
  4022ec:	add	w26, w8, w17
  4022f0:	movk	w19, #0xc1bd, lsl #16
  4022f4:	add	w25, w26, w25
  4022f8:	ldp	w14, w3, [x1, #16]
  4022fc:	add	w19, w25, w19
  402300:	ror	w19, w19, #10
  402304:	add	w19, w19, w6
  402308:	bic	w25, w5, w19
  40230c:	and	w26, w6, w19
  402310:	mov	w20, #0xfaf                 	// #4015
  402314:	orr	w25, w26, w25
  402318:	add	w2, w14, w2
  40231c:	movk	w20, #0xf57c, lsl #16
  402320:	add	w2, w2, w25
  402324:	add	w2, w2, w20
  402328:	ror	w2, w2, #25
  40232c:	add	w20, w2, w19
  402330:	bic	w2, w6, w20
  402334:	and	w25, w19, w20
  402338:	mov	w21, #0xc62a                	// #50730
  40233c:	orr	w2, w25, w2
  402340:	add	w5, w3, w5
  402344:	movk	w21, #0x4787, lsl #16
  402348:	add	w2, w5, w2
  40234c:	ldp	w15, w7, [x1, #24]
  402350:	add	w2, w2, w21
  402354:	ror	w2, w2, #20
  402358:	add	w5, w2, w20
  40235c:	bic	w2, w19, w5
  402360:	and	w21, w20, w5
  402364:	mov	w22, #0x4613                	// #17939
  402368:	add	w6, w15, w6
  40236c:	orr	w2, w21, w2
  402370:	movk	w22, #0xa830, lsl #16
  402374:	add	w2, w6, w2
  402378:	add	w2, w2, w22
  40237c:	ror	w2, w2, #15
  402380:	add	w21, w2, w5
  402384:	bic	w2, w20, w21
  402388:	and	w6, w5, w21
  40238c:	mov	w23, #0x9501                	// #38145
  402390:	orr	w22, w6, w2
  402394:	add	w19, w7, w19
  402398:	movk	w23, #0xfd46, lsl #16
  40239c:	add	w19, w19, w22
  4023a0:	ldp	w18, w16, [x1, #32]
  4023a4:	add	w19, w19, w23
  4023a8:	ror	w19, w19, #10
  4023ac:	add	w22, w19, w21
  4023b0:	bic	w19, w5, w22
  4023b4:	and	w23, w21, w22
  4023b8:	mov	w24, #0x98d8                	// #39128
  4023bc:	orr	w19, w23, w19
  4023c0:	add	w20, w18, w20
  4023c4:	movk	w24, #0x6980, lsl #16
  4023c8:	add	w19, w20, w19
  4023cc:	add	w19, w19, w24
  4023d0:	ror	w19, w19, #25
  4023d4:	add	w20, w19, w22
  4023d8:	bic	w19, w21, w20
  4023dc:	and	w24, w22, w20
  4023e0:	mov	w26, #0xf7af                	// #63407
  4023e4:	orr	w19, w24, w19
  4023e8:	add	w5, w16, w5
  4023ec:	movk	w26, #0x8b44, lsl #16
  4023f0:	add	w5, w5, w19
  4023f4:	ldp	w6, w2, [x1, #40]
  4023f8:	add	w5, w5, w26
  4023fc:	ror	w5, w5, #20
  402400:	add	w26, w5, w20
  402404:	bic	w5, w22, w26
  402408:	and	w19, w20, w26
  40240c:	add	w21, w6, w21
  402410:	orr	w5, w19, w5
  402414:	mov	w25, #0xffff5bb1            	// #-42063
  402418:	add	w5, w21, w5
  40241c:	add	w5, w5, w25
  402420:	ror	w5, w5, #15
  402424:	add	w21, w5, w26
  402428:	bic	w5, w20, w21
  40242c:	and	w19, w26, w21
  402430:	mov	w23, #0xd7be                	// #55230
  402434:	orr	w25, w19, w5
  402438:	add	w22, w2, w22
  40243c:	movk	w23, #0x895c, lsl #16
  402440:	add	w22, w22, w25
  402444:	ldp	w19, w5, [x1, #48]
  402448:	add	w22, w22, w23
  40244c:	ror	w22, w22, #10
  402450:	add	w22, w22, w21
  402454:	bic	w23, w26, w22
  402458:	and	w25, w21, w22
  40245c:	mov	w24, #0x1122                	// #4386
  402460:	orr	w23, w25, w23
  402464:	add	w20, w19, w20
  402468:	movk	w24, #0x6b90, lsl #16
  40246c:	add	w20, w20, w23
  402470:	add	w20, w20, w24
  402474:	ror	w20, w20, #25
  402478:	add	w23, w20, w22
  40247c:	bic	w20, w21, w23
  402480:	and	w24, w22, w23
  402484:	mov	w25, #0x7193                	// #29075
  402488:	add	w26, w5, w26
  40248c:	orr	w20, w24, w20
  402490:	movk	w25, #0xfd98, lsl #16
  402494:	add	w20, w26, w20
  402498:	add	w20, w20, w25
  40249c:	ror	w20, w20, #20
  4024a0:	add	w24, w20, w23
  4024a4:	ldp	w20, w1, [x1, #56]
  4024a8:	bic	w25, w22, w24
  4024ac:	and	w26, w23, w24
  4024b0:	orr	w25, w26, w25
  4024b4:	mov	w26, #0x438e                	// #17294
  4024b8:	add	w21, w20, w21
  4024bc:	movk	w26, #0xa679, lsl #16
  4024c0:	add	w21, w21, w25
  4024c4:	add	w21, w21, w26
  4024c8:	ror	w21, w21, #15
  4024cc:	add	w21, w21, w24
  4024d0:	bic	w25, w23, w21
  4024d4:	and	w26, w24, w21
  4024d8:	orr	w25, w26, w25
  4024dc:	mov	w26, #0x821                 	// #2081
  4024e0:	add	w22, w1, w22
  4024e4:	movk	w26, #0x49b4, lsl #16
  4024e8:	add	w22, w22, w25
  4024ec:	add	w22, w22, w26
  4024f0:	ror	w22, w22, #10
  4024f4:	add	w22, w22, w21
  4024f8:	bic	w25, w21, w24
  4024fc:	and	w26, w22, w24
  402500:	orr	w25, w26, w25
  402504:	mov	w26, #0x2562                	// #9570
  402508:	add	w23, w13, w23
  40250c:	movk	w26, #0xf61e, lsl #16
  402510:	add	w23, w23, w25
  402514:	add	w23, w23, w26
  402518:	ror	w23, w23, #27
  40251c:	add	w23, w23, w22
  402520:	bic	w25, w22, w21
  402524:	and	w26, w23, w21
  402528:	orr	w25, w26, w25
  40252c:	mov	w26, #0xb340                	// #45888
  402530:	add	w24, w15, w24
  402534:	movk	w26, #0xc040, lsl #16
  402538:	add	w24, w24, w25
  40253c:	add	w24, w24, w26
  402540:	ror	w24, w24, #23
  402544:	add	w24, w24, w23
  402548:	bic	w25, w23, w22
  40254c:	and	w26, w24, w22
  402550:	orr	w25, w26, w25
  402554:	mov	w26, #0x5a51                	// #23121
  402558:	add	w21, w2, w21
  40255c:	movk	w26, #0x265e, lsl #16
  402560:	add	w21, w21, w25
  402564:	add	w21, w21, w26
  402568:	ror	w21, w21, #18
  40256c:	add	w21, w21, w24
  402570:	bic	w25, w24, w23
  402574:	and	w26, w21, w23
  402578:	orr	w25, w26, w25
  40257c:	mov	w26, #0xc7aa                	// #51114
  402580:	add	w22, w4, w22
  402584:	movk	w26, #0xe9b6, lsl #16
  402588:	add	w22, w22, w25
  40258c:	add	w22, w22, w26
  402590:	ror	w22, w22, #12
  402594:	add	w22, w22, w21
  402598:	bic	w25, w21, w24
  40259c:	and	w26, w22, w24
  4025a0:	orr	w25, w26, w25
  4025a4:	mov	w26, #0x105d                	// #4189
  4025a8:	add	w23, w3, w23
  4025ac:	movk	w26, #0xd62f, lsl #16
  4025b0:	add	w23, w23, w25
  4025b4:	add	w23, w23, w26
  4025b8:	ror	w23, w23, #27
  4025bc:	add	w23, w23, w22
  4025c0:	bic	w25, w22, w21
  4025c4:	and	w26, w23, w21
  4025c8:	orr	w25, w26, w25
  4025cc:	mov	w26, #0x1453                	// #5203
  4025d0:	add	w24, w6, w24
  4025d4:	movk	w26, #0x244, lsl #16
  4025d8:	add	w24, w24, w25
  4025dc:	add	w24, w24, w26
  4025e0:	ror	w24, w24, #23
  4025e4:	add	w24, w24, w23
  4025e8:	bic	w25, w23, w22
  4025ec:	and	w26, w24, w22
  4025f0:	orr	w25, w26, w25
  4025f4:	mov	w26, #0xe681                	// #59009
  4025f8:	add	w21, w1, w21
  4025fc:	movk	w26, #0xd8a1, lsl #16
  402600:	add	w21, w21, w25
  402604:	add	w21, w21, w26
  402608:	ror	w21, w21, #18
  40260c:	add	w21, w21, w24
  402610:	bic	w25, w24, w23
  402614:	and	w26, w21, w23
  402618:	orr	w25, w26, w25
  40261c:	mov	w26, #0xfbc8                	// #64456
  402620:	add	w22, w14, w22
  402624:	movk	w26, #0xe7d3, lsl #16
  402628:	add	w22, w22, w25
  40262c:	add	w22, w22, w26
  402630:	ror	w22, w22, #12
  402634:	add	w22, w22, w21
  402638:	bic	w25, w21, w24
  40263c:	and	w26, w22, w24
  402640:	orr	w25, w26, w25
  402644:	mov	w26, #0xcde6                	// #52710
  402648:	add	w23, w16, w23
  40264c:	movk	w26, #0x21e1, lsl #16
  402650:	add	w23, w23, w25
  402654:	add	w23, w23, w26
  402658:	ror	w23, w23, #27
  40265c:	add	w23, w23, w22
  402660:	bic	w25, w22, w21
  402664:	and	w26, w23, w21
  402668:	orr	w25, w26, w25
  40266c:	mov	w26, #0x7d6                 	// #2006
  402670:	add	w24, w20, w24
  402674:	movk	w26, #0xc337, lsl #16
  402678:	add	w24, w24, w25
  40267c:	add	w24, w24, w26
  402680:	ror	w24, w24, #23
  402684:	add	w24, w24, w23
  402688:	bic	w25, w23, w22
  40268c:	and	w26, w24, w22
  402690:	orr	w25, w26, w25
  402694:	mov	w26, #0xd87                 	// #3463
  402698:	add	w21, w17, w21
  40269c:	movk	w26, #0xf4d5, lsl #16
  4026a0:	add	w21, w21, w25
  4026a4:	add	w21, w21, w26
  4026a8:	ror	w21, w21, #18
  4026ac:	add	w21, w21, w24
  4026b0:	bic	w25, w24, w23
  4026b4:	and	w26, w21, w23
  4026b8:	orr	w25, w26, w25
  4026bc:	mov	w26, #0x14ed                	// #5357
  4026c0:	add	w22, w18, w22
  4026c4:	movk	w26, #0x455a, lsl #16
  4026c8:	add	w22, w22, w25
  4026cc:	add	w22, w22, w26
  4026d0:	ror	w22, w22, #12
  4026d4:	add	w22, w22, w21
  4026d8:	bic	w25, w21, w24
  4026dc:	and	w26, w22, w24
  4026e0:	orr	w25, w26, w25
  4026e4:	mov	w26, #0xe905                	// #59653
  4026e8:	add	w23, w5, w23
  4026ec:	movk	w26, #0xa9e3, lsl #16
  4026f0:	add	w23, w23, w25
  4026f4:	add	w23, w23, w26
  4026f8:	ror	w23, w23, #27
  4026fc:	add	w23, w23, w22
  402700:	bic	w25, w22, w21
  402704:	and	w26, w23, w21
  402708:	orr	w25, w26, w25
  40270c:	mov	w26, #0xa3f8                	// #41976
  402710:	add	w24, w12, w24
  402714:	movk	w26, #0xfcef, lsl #16
  402718:	add	w24, w24, w25
  40271c:	add	w24, w24, w26
  402720:	ror	w24, w24, #23
  402724:	add	w24, w24, w23
  402728:	bic	w25, w23, w22
  40272c:	and	w26, w24, w22
  402730:	orr	w25, w26, w25
  402734:	mov	w26, #0x2d9                 	// #729
  402738:	add	w21, w7, w21
  40273c:	movk	w26, #0x676f, lsl #16
  402740:	add	w21, w21, w25
  402744:	add	w21, w21, w26
  402748:	ror	w21, w21, #18
  40274c:	add	w21, w21, w24
  402750:	eor	w25, w21, w24
  402754:	and	w26, w25, w23
  402758:	add	w22, w19, w22
  40275c:	eor	w26, w26, w24
  402760:	add	w22, w22, w26
  402764:	mov	w26, #0x4c8a                	// #19594
  402768:	movk	w26, #0x8d2a, lsl #16
  40276c:	add	w22, w22, w26
  402770:	ror	w22, w22, #12
  402774:	add	w22, w22, w21
  402778:	mov	w26, #0x3942                	// #14658
  40277c:	add	w23, w3, w23
  402780:	eor	w25, w25, w22
  402784:	movk	w26, #0xfffa, lsl #16
  402788:	add	w23, w23, w25
  40278c:	add	w23, w23, w26
  402790:	ror	w23, w23, #28
  402794:	eor	w26, w22, w21
  402798:	add	w23, w23, w22
  40279c:	mov	w25, #0xf681                	// #63105
  4027a0:	add	w24, w18, w24
  4027a4:	eor	w26, w26, w23
  4027a8:	movk	w25, #0x8771, lsl #16
  4027ac:	add	w24, w24, w26
  4027b0:	add	w24, w24, w25
  4027b4:	ror	w24, w24, #21
  4027b8:	eor	w25, w23, w22
  4027bc:	add	w24, w24, w23
  4027c0:	mov	w26, #0x6122                	// #24866
  4027c4:	add	w21, w2, w21
  4027c8:	eor	w25, w25, w24
  4027cc:	movk	w26, #0x6d9d, lsl #16
  4027d0:	add	w21, w21, w25
  4027d4:	add	w21, w21, w26
  4027d8:	ror	w21, w21, #16
  4027dc:	eor	w26, w24, w23
  4027e0:	add	w21, w21, w24
  4027e4:	mov	w25, #0x380c                	// #14348
  4027e8:	add	w22, w20, w22
  4027ec:	eor	w26, w26, w21
  4027f0:	movk	w25, #0xfde5, lsl #16
  4027f4:	add	w22, w22, w26
  4027f8:	add	w22, w22, w25
  4027fc:	ror	w22, w22, #9
  402800:	eor	w25, w21, w24
  402804:	add	w22, w22, w21
  402808:	mov	w26, #0xea44                	// #59972
  40280c:	add	w23, w13, w23
  402810:	eor	w25, w25, w22
  402814:	movk	w26, #0xa4be, lsl #16
  402818:	add	w23, w23, w25
  40281c:	add	w23, w23, w26
  402820:	ror	w23, w23, #28
  402824:	eor	w26, w22, w21
  402828:	add	w23, w23, w22
  40282c:	mov	w25, #0xcfa9                	// #53161
  402830:	add	w24, w14, w24
  402834:	eor	w26, w26, w23
  402838:	movk	w25, #0x4bde, lsl #16
  40283c:	add	w24, w24, w26
  402840:	add	w24, w24, w25
  402844:	ror	w24, w24, #21
  402848:	eor	w25, w23, w22
  40284c:	add	w24, w24, w23
  402850:	mov	w26, #0x4b60                	// #19296
  402854:	add	w21, w7, w21
  402858:	eor	w25, w25, w24
  40285c:	movk	w26, #0xf6bb, lsl #16
  402860:	add	w21, w21, w25
  402864:	add	w21, w21, w26
  402868:	ror	w21, w21, #16
  40286c:	eor	w26, w24, w23
  402870:	add	w21, w21, w24
  402874:	mov	w25, #0xbc70                	// #48240
  402878:	add	w22, w6, w22
  40287c:	eor	w26, w26, w21
  402880:	movk	w25, #0xbebf, lsl #16
  402884:	add	w22, w22, w26
  402888:	add	w22, w22, w25
  40288c:	ror	w22, w22, #9
  402890:	eor	w25, w21, w24
  402894:	add	w22, w22, w21
  402898:	mov	w26, #0x7ec6                	// #32454
  40289c:	add	w23, w5, w23
  4028a0:	eor	w25, w25, w22
  4028a4:	movk	w26, #0x289b, lsl #16
  4028a8:	add	w23, w23, w25
  4028ac:	add	w23, w23, w26
  4028b0:	ror	w23, w23, #28
  4028b4:	eor	w26, w22, w21
  4028b8:	add	w23, w23, w22
  4028bc:	mov	w25, #0x27fa                	// #10234
  4028c0:	add	w24, w4, w24
  4028c4:	eor	w26, w26, w23
  4028c8:	movk	w25, #0xeaa1, lsl #16
  4028cc:	add	w24, w24, w26
  4028d0:	add	w24, w24, w25
  4028d4:	ror	w24, w24, #21
  4028d8:	eor	w25, w23, w22
  4028dc:	add	w24, w24, w23
  4028e0:	mov	w26, #0x3085                	// #12421
  4028e4:	add	w21, w17, w21
  4028e8:	eor	w25, w25, w24
  4028ec:	movk	w26, #0xd4ef, lsl #16
  4028f0:	add	w21, w21, w25
  4028f4:	add	w21, w21, w26
  4028f8:	ror	w21, w21, #16
  4028fc:	eor	w26, w24, w23
  402900:	add	w21, w21, w24
  402904:	mov	w25, #0x1d05                	// #7429
  402908:	add	w22, w15, w22
  40290c:	eor	w26, w26, w21
  402910:	movk	w25, #0x488, lsl #16
  402914:	add	w22, w22, w26
  402918:	add	w22, w22, w25
  40291c:	ror	w22, w22, #9
  402920:	eor	w25, w21, w24
  402924:	add	w22, w22, w21
  402928:	mov	w26, #0xd039                	// #53305
  40292c:	add	w23, w16, w23
  402930:	eor	w25, w25, w22
  402934:	movk	w26, #0xd9d4, lsl #16
  402938:	add	w23, w23, w25
  40293c:	add	w23, w23, w26
  402940:	ror	w23, w23, #28
  402944:	eor	w26, w22, w21
  402948:	add	w23, w23, w22
  40294c:	mov	w25, #0x99e5                	// #39397
  402950:	add	w24, w19, w24
  402954:	eor	w26, w26, w23
  402958:	movk	w25, #0xe6db, lsl #16
  40295c:	add	w24, w24, w26
  402960:	add	w24, w24, w25
  402964:	ror	w24, w24, #21
  402968:	eor	w25, w23, w22
  40296c:	add	w24, w24, w23
  402970:	mov	w26, #0x7cf8                	// #31992
  402974:	add	w21, w1, w21
  402978:	eor	w25, w25, w24
  40297c:	movk	w26, #0x1fa2, lsl #16
  402980:	add	w21, w21, w25
  402984:	add	w21, w21, w26
  402988:	ror	w21, w21, #16
  40298c:	add	w4, w4, w23
  402990:	eor	w23, w24, w23
  402994:	add	w21, w21, w24
  402998:	mov	w25, #0x5665                	// #22117
  40299c:	add	w22, w12, w22
  4029a0:	eor	w23, w23, w21
  4029a4:	movk	w25, #0xc4ac, lsl #16
  4029a8:	add	w22, w22, w23
  4029ac:	add	w22, w22, w25
  4029b0:	ror	w22, w22, #9
  4029b4:	add	w22, w22, w21
  4029b8:	add	w7, w7, w24
  4029bc:	orn	w24, w22, w24
  4029c0:	mov	w26, #0x2244                	// #8772
  4029c4:	eor	w24, w24, w21
  4029c8:	movk	w26, #0xf429, lsl #16
  4029cc:	add	w4, w4, w24
  4029d0:	add	w4, w4, w26
  4029d4:	ror	w4, w4, #26
  4029d8:	add	w27, w4, w22
  4029dc:	orn	w4, w27, w21
  4029e0:	mov	w23, #0xff97                	// #65431
  4029e4:	eor	w4, w4, w22
  4029e8:	movk	w23, #0x432a, lsl #16
  4029ec:	add	w4, w7, w4
  4029f0:	add	w20, w20, w21
  4029f4:	add	w21, w4, w23
  4029f8:	add	w23, w3, w22
  4029fc:	ror	w3, w21, #22
  402a00:	add	w21, w3, w27
  402a04:	orn	w3, w21, w22
  402a08:	mov	w25, #0x23a7                	// #9127
  402a0c:	eor	w3, w3, w27
  402a10:	movk	w25, #0xab94, lsl #16
  402a14:	add	w20, w20, w3
  402a18:	add	w20, w20, w25
  402a1c:	ror	w20, w20, #17
  402a20:	add	w20, w20, w21
  402a24:	orn	w25, w20, w27
  402a28:	mov	w24, #0xa039                	// #41017
  402a2c:	eor	w25, w25, w21
  402a30:	movk	w24, #0xfc93, lsl #16
  402a34:	add	w23, w23, w25
  402a38:	add	w23, w23, w24
  402a3c:	ror	w23, w23, #11
  402a40:	add	w23, w23, w20
  402a44:	add	w17, w17, w21
  402a48:	orn	w21, w23, w21
  402a4c:	mov	w26, #0x59c3                	// #22979
  402a50:	add	w19, w19, w27
  402a54:	eor	w21, w21, w20
  402a58:	movk	w26, #0x655b, lsl #16
  402a5c:	add	w19, w19, w21
  402a60:	add	w19, w19, w26
  402a64:	ror	w19, w19, #26
  402a68:	add	w19, w19, w23
  402a6c:	add	w6, w6, w20
  402a70:	orn	w20, w19, w20
  402a74:	mov	w7, #0xcc92                	// #52370
  402a78:	eor	w20, w20, w23
  402a7c:	movk	w7, #0x8f0c, lsl #16
  402a80:	add	w17, w17, w20
  402a84:	add	w17, w17, w7
  402a88:	ror	w17, w17, #22
  402a8c:	add	w17, w17, w19
  402a90:	add	w13, w13, w23
  402a94:	orn	w23, w17, w23
  402a98:	mov	w4, #0xf47d                	// #62589
  402a9c:	eor	w23, w23, w19
  402aa0:	movk	w4, #0xffef, lsl #16
  402aa4:	add	w6, w6, w23
  402aa8:	add	w4, w6, w4
  402aac:	ror	w4, w4, #17
  402ab0:	add	w4, w4, w17
  402ab4:	orn	w6, w4, w19
  402ab8:	mov	w3, #0x5dd1                	// #24017
  402abc:	eor	w6, w6, w17
  402ac0:	movk	w3, #0x8584, lsl #16
  402ac4:	add	w13, w13, w6
  402ac8:	add	w13, w13, w3
  402acc:	ror	w13, w13, #11
  402ad0:	add	w13, w13, w4
  402ad4:	add	w1, w1, w17
  402ad8:	orn	w17, w13, w17
  402adc:	mov	w22, #0x7e4f                	// #32335
  402ae0:	add	w18, w18, w19
  402ae4:	eor	w17, w17, w4
  402ae8:	movk	w22, #0x6fa8, lsl #16
  402aec:	add	w17, w18, w17
  402af0:	add	w17, w17, w22
  402af4:	ror	w17, w17, #26
  402af8:	add	w17, w17, w13
  402afc:	orn	w18, w17, w4
  402b00:	mov	w25, #0xe6e0                	// #59104
  402b04:	eor	w18, w18, w13
  402b08:	movk	w25, #0xfe2c, lsl #16
  402b0c:	add	w18, w1, w18
  402b10:	add	w18, w18, w25
  402b14:	ror	w18, w18, #22
  402b18:	add	w18, w18, w17
  402b1c:	add	w3, w5, w13
  402b20:	orn	w13, w18, w13
  402b24:	mov	w24, #0x4314                	// #17172
  402b28:	add	w15, w15, w4
  402b2c:	eor	w13, w13, w17
  402b30:	movk	w24, #0xa301, lsl #16
  402b34:	add	w13, w15, w13
  402b38:	add	w13, w13, w24
  402b3c:	ror	w13, w13, #17
  402b40:	add	w13, w13, w18
  402b44:	orn	w15, w13, w17
  402b48:	mov	w21, #0x11a1                	// #4513
  402b4c:	eor	w15, w15, w18
  402b50:	movk	w21, #0x4e08, lsl #16
  402b54:	add	w15, w3, w15
  402b58:	add	w15, w15, w21
  402b5c:	ror	w15, w15, #11
  402b60:	add	w15, w15, w13
  402b64:	add	w14, w14, w17
  402b68:	orn	w17, w15, w18
  402b6c:	mov	w26, #0x7e82                	// #32386
  402b70:	eor	w17, w17, w13
  402b74:	movk	w26, #0xf753, lsl #16
  402b78:	add	w14, w14, w17
  402b7c:	add	w14, w14, w26
  402b80:	ror	w14, w14, #26
  402b84:	add	w14, w14, w15
  402b88:	add	w12, w12, w13
  402b8c:	orn	w13, w14, w13
  402b90:	mov	w20, #0xf235                	// #62005
  402b94:	add	w1, w2, w18
  402b98:	eor	w13, w13, w15
  402b9c:	movk	w20, #0xbd3a, lsl #16
  402ba0:	add	w13, w1, w13
  402ba4:	add	w13, w13, w20
  402ba8:	ror	w13, w13, #22
  402bac:	add	w13, w13, w14
  402bb0:	add	w16, w16, w15
  402bb4:	orn	w15, w13, w15
  402bb8:	mov	w7, #0xd2bb                	// #53947
  402bbc:	eor	w15, w15, w14
  402bc0:	movk	w7, #0x2ad7, lsl #16
  402bc4:	add	w12, w12, w15
  402bc8:	add	w12, w12, w7
  402bcc:	ror	w12, w12, #17
  402bd0:	add	w12, w12, w13
  402bd4:	add	w11, w14, w11
  402bd8:	orn	w14, w12, w14
  402bdc:	mov	w23, #0xd391                	// #54161
  402be0:	add	w8, w12, w8
  402be4:	add	w9, w12, w9
  402be8:	eor	w12, w14, w13
  402bec:	movk	w23, #0xeb86, lsl #16
  402bf0:	add	w12, w16, w12
  402bf4:	add	w12, w12, w23
  402bf8:	ror	w12, w12, #11
  402bfc:	add	w10, w13, w10
  402c00:	add	w8, w8, w12
  402c04:	stp	w11, w8, [x0]
  402c08:	stp	w9, w10, [x0, #8]
  402c0c:	ldp	x20, x19, [sp, #64]
  402c10:	ldp	x22, x21, [sp, #48]
  402c14:	ldp	x24, x23, [sp, #32]
  402c18:	ldp	x26, x25, [sp, #16]
  402c1c:	ldr	x27, [sp], #80
  402c20:	ret
  402c24:	stp	x29, x30, [sp, #-48]!
  402c28:	stp	x22, x21, [sp, #16]
  402c2c:	stp	x20, x19, [sp, #32]
  402c30:	ldr	w22, [x1, #16]
  402c34:	add	x21, x1, #0x18
  402c38:	mov	x20, x0
  402c3c:	mov	w8, #0x80                  	// #128
  402c40:	ubfx	x9, x22, #3, #6
  402c44:	add	x0, x21, x9
  402c48:	eor	w2, w9, #0x3f
  402c4c:	mov	x19, x1
  402c50:	cmp	w2, #0x7
  402c54:	strb	w8, [x0], #1
  402c58:	mov	x29, sp
  402c5c:	b.hi	402c8c <ferror@plt+0x13cc>  // b.pmore
  402c60:	mov	w1, wzr
  402c64:	bl	401650 <memset@plt>
  402c68:	mov	x0, x19
  402c6c:	mov	x1, x21
  402c70:	bl	402240 <ferror@plt+0x980>
  402c74:	movi	v0.2d, #0x0
  402c78:	str	xzr, [x21, #48]
  402c7c:	stp	q0, q0, [x21, #16]
  402c80:	str	q0, [x21]
  402c84:	ldr	w22, [x19, #16]
  402c88:	b	402c98 <ferror@plt+0x13d8>
  402c8c:	sub	w2, w2, #0x8
  402c90:	mov	w1, wzr
  402c94:	bl	401650 <memset@plt>
  402c98:	ldr	w8, [x19, #20]
  402c9c:	mov	x0, x19
  402ca0:	mov	x1, x21
  402ca4:	stp	w22, w8, [x19, #80]
  402ca8:	bl	402240 <ferror@plt+0x980>
  402cac:	ldr	q0, [x19]
  402cb0:	movi	v1.2d, #0x0
  402cb4:	str	q0, [x20]
  402cb8:	stp	q1, q1, [x19, #32]
  402cbc:	str	q1, [x19, #64]
  402cc0:	str	xzr, [x19, #80]
  402cc4:	stp	q1, q1, [x19]
  402cc8:	ldp	x20, x19, [sp, #32]
  402ccc:	ldp	x22, x21, [sp, #16]
  402cd0:	ldp	x29, x30, [sp], #48
  402cd4:	ret
  402cd8:	stp	x29, x30, [sp, #-32]!
  402cdc:	stp	x20, x19, [sp, #16]
  402ce0:	mov	x29, sp
  402ce4:	mov	w19, w1
  402ce8:	mov	w20, w0
  402cec:	bl	401670 <random@plt>
  402cf0:	sub	w8, w19, w20
  402cf4:	add	w8, w8, #0x1
  402cf8:	sxtw	x9, w8
  402cfc:	sdiv	x9, x0, x9
  402d00:	msub	w8, w9, w8, w0
  402d04:	add	w0, w8, w20
  402d08:	ldp	x20, x19, [sp, #16]
  402d0c:	ldp	x29, x30, [sp], #32
  402d10:	ret
  402d14:	stp	x29, x30, [sp, #-32]!
  402d18:	adrp	x0, 404000 <ferror@plt+0x2740>
  402d1c:	add	x0, x0, #0xca0
  402d20:	mov	w1, #0x80000               	// #524288
  402d24:	str	x19, [sp, #16]
  402d28:	mov	x29, sp
  402d2c:	bl	4015f0 <open@plt>
  402d30:	mov	w19, w0
  402d34:	cmn	w0, #0x1
  402d38:	b.eq	402d44 <ferror@plt+0x1484>  // b.none
  402d3c:	tbz	w19, #31, 402d60 <ferror@plt+0x14a0>
  402d40:	b	402d80 <ferror@plt+0x14c0>
  402d44:	adrp	x0, 404000 <ferror@plt+0x2740>
  402d48:	mov	w1, #0x800                 	// #2048
  402d4c:	add	x0, x0, #0xcad
  402d50:	movk	w1, #0x8, lsl #16
  402d54:	bl	4015f0 <open@plt>
  402d58:	mov	w19, w0
  402d5c:	tbnz	w19, #31, 402d80 <ferror@plt+0x14c0>
  402d60:	mov	w1, #0x1                   	// #1
  402d64:	mov	w0, w19
  402d68:	bl	401790 <fcntl@plt>
  402d6c:	tbnz	w0, #31, 402d80 <ferror@plt+0x14c0>
  402d70:	orr	w2, w0, #0x1
  402d74:	mov	w1, #0x2                   	// #2
  402d78:	mov	w0, w19
  402d7c:	bl	401790 <fcntl@plt>
  402d80:	bl	402d94 <ferror@plt+0x14d4>
  402d84:	mov	w0, w19
  402d88:	ldr	x19, [sp, #16]
  402d8c:	ldp	x29, x30, [sp], #32
  402d90:	ret
  402d94:	sub	sp, sp, #0x40
  402d98:	mov	x0, sp
  402d9c:	mov	x1, xzr
  402da0:	stp	x29, x30, [sp, #16]
  402da4:	str	x21, [sp, #32]
  402da8:	stp	x20, x19, [sp, #48]
  402dac:	add	x29, sp, #0x10
  402db0:	bl	401660 <gettimeofday@plt>
  402db4:	bl	4015d0 <getpid@plt>
  402db8:	mov	w19, w0
  402dbc:	bl	401580 <getuid@plt>
  402dc0:	ldp	x20, x21, [sp]
  402dc4:	eor	w8, w0, w19, lsl #16
  402dc8:	eor	x19, x21, x20
  402dcc:	eor	w0, w8, w19
  402dd0:	bl	401810 <srandom@plt>
  402dd4:	bl	4015d0 <getpid@plt>
  402dd8:	eor	w8, w20, w0
  402ddc:	movz	x0, #0x0, lsl #16
  402de0:	movk	x0, #0x10
  402de4:	nop
  402de8:	nop
  402dec:	mrs	x9, tpidr_el0
  402df0:	add	x20, x9, x0
  402df4:	strh	w8, [x20]
  402df8:	bl	401600 <getppid@plt>
  402dfc:	eor	w8, w21, w0
  402e00:	lsr	x9, x19, #16
  402e04:	mov	x0, sp
  402e08:	mov	x1, xzr
  402e0c:	strh	w8, [x20, #2]
  402e10:	strh	w9, [x20, #4]
  402e14:	bl	401660 <gettimeofday@plt>
  402e18:	ldr	w8, [sp]
  402e1c:	ldr	w9, [sp, #8]
  402e20:	eor	w8, w9, w8
  402e24:	ands	w8, w8, #0x1f
  402e28:	b.eq	402e40 <ferror@plt+0x1580>  // b.none
  402e2c:	add	w19, w8, #0x1
  402e30:	bl	401670 <random@plt>
  402e34:	sub	w19, w19, #0x1
  402e38:	cmp	w19, #0x1
  402e3c:	b.gt	402e30 <ferror@plt+0x1570>
  402e40:	ldp	x20, x19, [sp, #48]
  402e44:	ldr	x21, [sp, #32]
  402e48:	ldp	x29, x30, [sp, #16]
  402e4c:	add	sp, sp, #0x40
  402e50:	ret
  402e54:	sub	sp, sp, #0x60
  402e58:	stp	x29, x30, [sp, #32]
  402e5c:	stp	x24, x23, [sp, #48]
  402e60:	stp	x22, x21, [sp, #64]
  402e64:	stp	x20, x19, [sp, #80]
  402e68:	add	x29, sp, #0x20
  402e6c:	mov	x19, x1
  402e70:	mov	x20, x0
  402e74:	bl	401860 <__errno_location@plt>
  402e78:	mov	x23, x0
  402e7c:	cbz	x19, 402f04 <ferror@plt+0x1644>
  402e80:	adrp	x8, 404000 <ferror@plt+0x2740>
  402e84:	ldr	q0, [x8, #3216]
  402e88:	mov	w24, wzr
  402e8c:	mov	x21, x20
  402e90:	mov	x22, x19
  402e94:	str	q0, [sp]
  402e98:	mov	w2, #0x1                   	// #1
  402e9c:	mov	x0, x21
  402ea0:	mov	x1, x22
  402ea4:	str	wzr, [x23]
  402ea8:	bl	401830 <getrandom@plt>
  402eac:	cmp	w0, #0x1
  402eb0:	b.lt	402ec8 <ferror@plt+0x1608>  // b.tstop
  402eb4:	mov	w24, wzr
  402eb8:	sub	x22, x22, w0, sxtw
  402ebc:	add	x21, x21, w0, sxtw
  402ec0:	cbnz	x22, 402e98 <ferror@plt+0x15d8>
  402ec4:	b	402f0c <ferror@plt+0x164c>
  402ec8:	ldr	w8, [x23]
  402ecc:	cmp	w8, #0x26
  402ed0:	b.eq	402f18 <ferror@plt+0x1658>  // b.none
  402ed4:	cmp	w24, #0x7
  402ed8:	b.gt	402f0c <ferror@plt+0x164c>
  402edc:	cmp	w8, #0xb
  402ee0:	b.ne	402f0c <ferror@plt+0x164c>  // b.any
  402ee4:	ldr	q0, [sp]
  402ee8:	add	x0, sp, #0x10
  402eec:	mov	x1, xzr
  402ef0:	str	q0, [sp, #16]
  402ef4:	bl	401740 <nanosleep@plt>
  402ef8:	add	w24, w24, #0x1
  402efc:	cbnz	x22, 402e98 <ferror@plt+0x15d8>
  402f00:	b	402f0c <ferror@plt+0x164c>
  402f04:	mov	x22, xzr
  402f08:	mov	x21, x20
  402f0c:	ldr	w8, [x23]
  402f10:	cmp	w8, #0x26
  402f14:	b.ne	402f90 <ferror@plt+0x16d0>  // b.any
  402f18:	bl	402d14 <ferror@plt+0x1454>
  402f1c:	tbnz	w0, #31, 402f90 <ferror@plt+0x16d0>
  402f20:	mov	w23, w0
  402f24:	cbz	x22, 402f88 <ferror@plt+0x16c8>
  402f28:	adrp	x8, 404000 <ferror@plt+0x2740>
  402f2c:	ldr	q0, [x8, #3216]
  402f30:	mov	w24, wzr
  402f34:	str	q0, [sp]
  402f38:	mov	w0, w23
  402f3c:	mov	x1, x21
  402f40:	mov	x2, x22
  402f44:	bl	4017d0 <read@plt>
  402f48:	cmp	x0, #0x0
  402f4c:	b.le	402f64 <ferror@plt+0x16a4>
  402f50:	mov	w24, wzr
  402f54:	sub	x22, x22, x0
  402f58:	add	x21, x21, x0
  402f5c:	cbnz	x22, 402f38 <ferror@plt+0x1678>
  402f60:	b	402f88 <ferror@plt+0x16c8>
  402f64:	cmp	w24, #0x8
  402f68:	b.gt	402f88 <ferror@plt+0x16c8>
  402f6c:	ldr	q0, [sp]
  402f70:	add	x0, sp, #0x10
  402f74:	mov	x1, xzr
  402f78:	add	w24, w24, #0x1
  402f7c:	str	q0, [sp, #16]
  402f80:	bl	401740 <nanosleep@plt>
  402f84:	cbnz	x22, 402f38 <ferror@plt+0x1678>
  402f88:	mov	w0, w23
  402f8c:	bl	401690 <close@plt>
  402f90:	bl	402d94 <ferror@plt+0x14d4>
  402f94:	cbz	x19, 402fb8 <ferror@plt+0x16f8>
  402f98:	mov	x21, x19
  402f9c:	mov	x22, x20
  402fa0:	bl	401670 <random@plt>
  402fa4:	ldrb	w8, [x22]
  402fa8:	subs	x21, x21, #0x1
  402fac:	eor	w8, w8, w0, lsr #7
  402fb0:	strb	w8, [x22], #1
  402fb4:	b.ne	402fa0 <ferror@plt+0x16e0>  // b.any
  402fb8:	movz	x0, #0x0, lsl #16
  402fbc:	movk	x0, #0x10
  402fc0:	nop
  402fc4:	nop
  402fc8:	mrs	x21, tpidr_el0
  402fcc:	add	x22, x21, x0
  402fd0:	ldr	w8, [x22]
  402fd4:	ldrh	w23, [x22, #4]
  402fd8:	mov	w0, #0xb2                  	// #178
  402fdc:	str	w8, [sp, #16]
  402fe0:	strh	w23, [sp, #20]
  402fe4:	bl	401880 <syscall@plt>
  402fe8:	eor	w8, w23, w0
  402fec:	strh	w8, [x22, #4]
  402ff0:	cbz	x19, 403010 <ferror@plt+0x1750>
  402ff4:	add	x0, sp, #0x10
  402ff8:	bl	4017f0 <jrand48@plt>
  402ffc:	ldrb	w8, [x20]
  403000:	subs	x19, x19, #0x1
  403004:	eor	w8, w8, w0, lsr #7
  403008:	strb	w8, [x20], #1
  40300c:	b.ne	402ff4 <ferror@plt+0x1734>  // b.any
  403010:	ldr	w8, [sp, #16]
  403014:	movz	x0, #0x0, lsl #16
  403018:	movk	x0, #0x10
  40301c:	nop
  403020:	nop
  403024:	str	w8, [x21, x0]
  403028:	ldp	x20, x19, [sp, #80]
  40302c:	ldp	x22, x21, [sp, #64]
  403030:	ldp	x24, x23, [sp, #48]
  403034:	ldp	x29, x30, [sp, #32]
  403038:	add	sp, sp, #0x60
  40303c:	ret
  403040:	adrp	x1, 404000 <ferror@plt+0x2740>
  403044:	add	x1, x1, #0xcb9
  403048:	mov	w2, #0x5                   	// #5
  40304c:	mov	x0, xzr
  403050:	b	401800 <dcgettext@plt>
  403054:	adrp	x8, 416000 <ferror@plt+0x14740>
  403058:	str	w0, [x8, #512]
  40305c:	ret
  403060:	sub	sp, sp, #0x70
  403064:	stp	x29, x30, [sp, #16]
  403068:	stp	x28, x27, [sp, #32]
  40306c:	stp	x26, x25, [sp, #48]
  403070:	stp	x24, x23, [sp, #64]
  403074:	stp	x22, x21, [sp, #80]
  403078:	stp	x20, x19, [sp, #96]
  40307c:	add	x29, sp, #0x10
  403080:	str	xzr, [x1]
  403084:	cbz	x0, 4030c8 <ferror@plt+0x1808>
  403088:	ldrb	w23, [x0]
  40308c:	mov	x20, x0
  403090:	cbz	x23, 4030c8 <ferror@plt+0x1808>
  403094:	mov	x21, x2
  403098:	mov	x19, x1
  40309c:	bl	401710 <__ctype_b_loc@plt>
  4030a0:	ldr	x8, [x0]
  4030a4:	mov	x22, x0
  4030a8:	ldrh	w9, [x8, x23, lsl #1]
  4030ac:	tbz	w9, #13, 4030c0 <ferror@plt+0x1800>
  4030b0:	add	x9, x20, #0x1
  4030b4:	ldrb	w23, [x9], #1
  4030b8:	ldrh	w10, [x8, x23, lsl #1]
  4030bc:	tbnz	w10, #13, 4030b4 <ferror@plt+0x17f4>
  4030c0:	cmp	w23, #0x2d
  4030c4:	b.ne	4030fc <ferror@plt+0x183c>  // b.any
  4030c8:	mov	w24, #0xffffffea            	// #-22
  4030cc:	neg	w19, w24
  4030d0:	bl	401860 <__errno_location@plt>
  4030d4:	str	w19, [x0]
  4030d8:	mov	w0, w24
  4030dc:	ldp	x20, x19, [sp, #96]
  4030e0:	ldp	x22, x21, [sp, #80]
  4030e4:	ldp	x24, x23, [sp, #64]
  4030e8:	ldp	x26, x25, [sp, #48]
  4030ec:	ldp	x28, x27, [sp, #32]
  4030f0:	ldp	x29, x30, [sp, #16]
  4030f4:	add	sp, sp, #0x70
  4030f8:	ret
  4030fc:	bl	401860 <__errno_location@plt>
  403100:	mov	x23, x0
  403104:	str	wzr, [x0]
  403108:	add	x1, sp, #0x8
  40310c:	mov	x0, x20
  403110:	mov	w2, wzr
  403114:	str	xzr, [sp, #8]
  403118:	bl	4016b0 <strtoumax@plt>
  40311c:	ldr	x25, [sp, #8]
  403120:	ldr	w8, [x23]
  403124:	cmp	x25, x20
  403128:	b.eq	4032a8 <ferror@plt+0x19e8>  // b.none
  40312c:	add	x9, x0, #0x1
  403130:	mov	x20, x0
  403134:	cmp	x9, #0x1
  403138:	b.hi	403140 <ferror@plt+0x1880>  // b.pmore
  40313c:	cbnz	w8, 4032ac <ferror@plt+0x19ec>
  403140:	cbz	x25, 4032b8 <ferror@plt+0x19f8>
  403144:	ldrb	w8, [x25]
  403148:	cbz	w8, 4032b8 <ferror@plt+0x19f8>
  40314c:	mov	w27, wzr
  403150:	mov	x28, xzr
  403154:	mov	w8, #0x400                 	// #1024
  403158:	str	x8, [sp]
  40315c:	ldrb	w8, [x25, #1]
  403160:	cmp	w8, #0x61
  403164:	b.le	403190 <ferror@plt+0x18d0>
  403168:	cmp	w8, #0x62
  40316c:	b.eq	403198 <ferror@plt+0x18d8>  // b.none
  403170:	cmp	w8, #0x69
  403174:	b.ne	4031a8 <ferror@plt+0x18e8>  // b.any
  403178:	ldrb	w8, [x25, #2]
  40317c:	orr	w8, w8, #0x20
  403180:	cmp	w8, #0x62
  403184:	b.ne	4031a8 <ferror@plt+0x18e8>  // b.any
  403188:	ldrb	w8, [x25, #3]
  40318c:	b	4031a4 <ferror@plt+0x18e4>
  403190:	cmp	w8, #0x42
  403194:	b.ne	4031a4 <ferror@plt+0x18e4>  // b.any
  403198:	ldrb	w8, [x25, #2]
  40319c:	cbnz	w8, 4031a8 <ferror@plt+0x18e8>
  4031a0:	b	4032c8 <ferror@plt+0x1a08>
  4031a4:	cbz	w8, 4032d0 <ferror@plt+0x1a10>
  4031a8:	bl	4015b0 <localeconv@plt>
  4031ac:	cbz	x0, 4031cc <ferror@plt+0x190c>
  4031b0:	ldr	x24, [x0]
  4031b4:	cbz	x24, 4031d8 <ferror@plt+0x1918>
  4031b8:	mov	x0, x24
  4031bc:	bl	401520 <strlen@plt>
  4031c0:	mov	x26, x0
  4031c4:	mov	w8, #0x1                   	// #1
  4031c8:	b	4031e0 <ferror@plt+0x1920>
  4031cc:	mov	w8, wzr
  4031d0:	mov	x24, xzr
  4031d4:	b	4031dc <ferror@plt+0x191c>
  4031d8:	mov	w8, wzr
  4031dc:	mov	x26, xzr
  4031e0:	cbnz	x28, 4030c8 <ferror@plt+0x1808>
  4031e4:	ldrb	w9, [x25]
  4031e8:	eor	w8, w8, #0x1
  4031ec:	cmp	w9, #0x0
  4031f0:	cset	w9, eq  // eq = none
  4031f4:	orr	w8, w8, w9
  4031f8:	tbnz	w8, #0, 4030c8 <ferror@plt+0x1808>
  4031fc:	mov	x0, x24
  403200:	mov	x1, x25
  403204:	mov	x2, x26
  403208:	bl	401610 <strncmp@plt>
  40320c:	cbnz	w0, 4030c8 <ferror@plt+0x1808>
  403210:	add	x24, x25, x26
  403214:	ldrb	w8, [x24]
  403218:	cmp	w8, #0x30
  40321c:	b.ne	403230 <ferror@plt+0x1970>  // b.any
  403220:	ldrb	w8, [x24, #1]!
  403224:	add	w27, w27, #0x1
  403228:	cmp	w8, #0x30
  40322c:	b.eq	403220 <ferror@plt+0x1960>  // b.none
  403230:	ldr	x9, [x22]
  403234:	sxtb	x8, w8
  403238:	ldrh	w8, [x9, x8, lsl #1]
  40323c:	tbnz	w8, #11, 403250 <ferror@plt+0x1990>
  403240:	mov	x28, xzr
  403244:	str	x24, [sp, #8]
  403248:	mov	x25, x24
  40324c:	b	40315c <ferror@plt+0x189c>
  403250:	add	x1, sp, #0x8
  403254:	mov	x0, x24
  403258:	mov	w2, wzr
  40325c:	str	wzr, [x23]
  403260:	str	xzr, [sp, #8]
  403264:	bl	4016b0 <strtoumax@plt>
  403268:	ldr	x25, [sp, #8]
  40326c:	ldr	w8, [x23]
  403270:	cmp	x25, x24
  403274:	b.eq	4032a8 <ferror@plt+0x19e8>  // b.none
  403278:	add	x9, x0, #0x1
  40327c:	cmp	x9, #0x1
  403280:	b.hi	403288 <ferror@plt+0x19c8>  // b.pmore
  403284:	cbnz	w8, 4032ac <ferror@plt+0x19ec>
  403288:	mov	x28, xzr
  40328c:	cbz	x0, 40315c <ferror@plt+0x189c>
  403290:	cbz	x25, 4030c8 <ferror@plt+0x1808>
  403294:	ldrb	w8, [x25]
  403298:	mov	w24, #0xffffffea            	// #-22
  40329c:	mov	x28, x0
  4032a0:	cbnz	w8, 40315c <ferror@plt+0x189c>
  4032a4:	b	4030cc <ferror@plt+0x180c>
  4032a8:	cbz	w8, 4030c8 <ferror@plt+0x1808>
  4032ac:	neg	w24, w8
  4032b0:	tbz	w24, #31, 4030d8 <ferror@plt+0x1818>
  4032b4:	b	4030cc <ferror@plt+0x180c>
  4032b8:	mov	w24, wzr
  4032bc:	str	x20, [x19]
  4032c0:	tbz	w24, #31, 4030d8 <ferror@plt+0x1818>
  4032c4:	b	4030cc <ferror@plt+0x180c>
  4032c8:	mov	w8, #0x3e8                 	// #1000
  4032cc:	str	x8, [sp]
  4032d0:	ldrsb	w23, [x25]
  4032d4:	adrp	x22, 404000 <ferror@plt+0x2740>
  4032d8:	add	x22, x22, #0xce4
  4032dc:	mov	w2, #0x9                   	// #9
  4032e0:	mov	x0, x22
  4032e4:	mov	w1, w23
  4032e8:	bl	4017e0 <memchr@plt>
  4032ec:	cbnz	x0, 40330c <ferror@plt+0x1a4c>
  4032f0:	adrp	x22, 404000 <ferror@plt+0x2740>
  4032f4:	add	x22, x22, #0xced
  4032f8:	mov	w2, #0x9                   	// #9
  4032fc:	mov	x0, x22
  403300:	mov	w1, w23
  403304:	bl	4017e0 <memchr@plt>
  403308:	cbz	x0, 4030c8 <ferror@plt+0x1808>
  40330c:	ldr	x11, [sp]
  403310:	sub	w8, w0, w22
  403314:	adds	w8, w8, #0x1
  403318:	b.cs	40333c <ferror@plt+0x1a7c>  // b.hs, b.nlast
  40331c:	mvn	w9, w0
  403320:	add	w9, w9, w22
  403324:	umulh	x10, x11, x20
  403328:	cmp	xzr, x10
  40332c:	b.ne	403344 <ferror@plt+0x1a84>  // b.any
  403330:	adds	w9, w9, #0x1
  403334:	mul	x20, x20, x11
  403338:	b.cc	403324 <ferror@plt+0x1a64>  // b.lo, b.ul, b.last
  40333c:	mov	w24, wzr
  403340:	b	403348 <ferror@plt+0x1a88>
  403344:	mov	w24, #0xffffffde            	// #-34
  403348:	cbz	x21, 403350 <ferror@plt+0x1a90>
  40334c:	str	w8, [x21]
  403350:	cbz	x28, 4032bc <ferror@plt+0x19fc>
  403354:	cbz	w8, 4032bc <ferror@plt+0x19fc>
  403358:	mvn	w8, w0
  40335c:	add	w9, w8, w22
  403360:	mov	w8, #0x1                   	// #1
  403364:	umulh	x10, x11, x8
  403368:	cmp	xzr, x10
  40336c:	b.ne	40337c <ferror@plt+0x1abc>  // b.any
  403370:	adds	w9, w9, #0x1
  403374:	mul	x8, x8, x11
  403378:	b.cc	403364 <ferror@plt+0x1aa4>  // b.lo, b.ul, b.last
  40337c:	mov	w9, #0xa                   	// #10
  403380:	cmp	x28, #0xb
  403384:	b.cc	403398 <ferror@plt+0x1ad8>  // b.lo, b.ul, b.last
  403388:	add	x9, x9, x9, lsl #2
  40338c:	lsl	x9, x9, #1
  403390:	cmp	x9, x28
  403394:	b.cc	403388 <ferror@plt+0x1ac8>  // b.lo, b.ul, b.last
  403398:	cmp	w27, #0x1
  40339c:	b.lt	4033b0 <ferror@plt+0x1af0>  // b.tstop
  4033a0:	add	x9, x9, x9, lsl #2
  4033a4:	subs	w27, w27, #0x1
  4033a8:	lsl	x9, x9, #1
  4033ac:	b.ne	4033a0 <ferror@plt+0x1ae0>  // b.any
  4033b0:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  4033b4:	mov	w12, #0x1                   	// #1
  4033b8:	movk	x10, #0xcccd
  4033bc:	mov	w11, #0xa                   	// #10
  4033c0:	umulh	x13, x28, x10
  4033c4:	lsr	x13, x13, #3
  4033c8:	add	x14, x12, x12, lsl #2
  4033cc:	msub	x15, x13, x11, x28
  4033d0:	lsl	x14, x14, #1
  4033d4:	cbz	x15, 4033e8 <ferror@plt+0x1b28>
  4033d8:	udiv	x12, x9, x12
  4033dc:	udiv	x12, x12, x15
  4033e0:	udiv	x12, x8, x12
  4033e4:	add	x20, x12, x20
  4033e8:	cmp	x28, #0x9
  4033ec:	mov	x28, x13
  4033f0:	mov	x12, x14
  4033f4:	b.hi	4033c0 <ferror@plt+0x1b00>  // b.pmore
  4033f8:	b	4032bc <ferror@plt+0x19fc>
  4033fc:	mov	x2, xzr
  403400:	b	403060 <ferror@plt+0x17a0>
  403404:	stp	x29, x30, [sp, #-48]!
  403408:	stp	x20, x19, [sp, #32]
  40340c:	mov	x20, x1
  403410:	mov	x19, x0
  403414:	str	x21, [sp, #16]
  403418:	mov	x29, sp
  40341c:	cbz	x0, 403450 <ferror@plt+0x1b90>
  403420:	ldrb	w21, [x19]
  403424:	mov	x8, x19
  403428:	cbz	w21, 403454 <ferror@plt+0x1b94>
  40342c:	bl	401710 <__ctype_b_loc@plt>
  403430:	ldr	x9, [x0]
  403434:	mov	x8, x19
  403438:	and	x10, x21, #0xff
  40343c:	ldrh	w10, [x9, x10, lsl #1]
  403440:	tbz	w10, #11, 403454 <ferror@plt+0x1b94>
  403444:	ldrb	w21, [x8, #1]!
  403448:	cbnz	w21, 403438 <ferror@plt+0x1b78>
  40344c:	b	403454 <ferror@plt+0x1b94>
  403450:	mov	x8, xzr
  403454:	cbz	x20, 40345c <ferror@plt+0x1b9c>
  403458:	str	x8, [x20]
  40345c:	cmp	x8, x19
  403460:	b.ls	403474 <ferror@plt+0x1bb4>  // b.plast
  403464:	ldrb	w8, [x8]
  403468:	cmp	w8, #0x0
  40346c:	cset	w0, eq  // eq = none
  403470:	b	403478 <ferror@plt+0x1bb8>
  403474:	mov	w0, wzr
  403478:	ldp	x20, x19, [sp, #32]
  40347c:	ldr	x21, [sp, #16]
  403480:	ldp	x29, x30, [sp], #48
  403484:	ret
  403488:	stp	x29, x30, [sp, #-48]!
  40348c:	stp	x20, x19, [sp, #32]
  403490:	mov	x20, x1
  403494:	mov	x19, x0
  403498:	str	x21, [sp, #16]
  40349c:	mov	x29, sp
  4034a0:	cbz	x0, 4034d4 <ferror@plt+0x1c14>
  4034a4:	ldrb	w21, [x19]
  4034a8:	mov	x8, x19
  4034ac:	cbz	w21, 4034d8 <ferror@plt+0x1c18>
  4034b0:	bl	401710 <__ctype_b_loc@plt>
  4034b4:	ldr	x9, [x0]
  4034b8:	mov	x8, x19
  4034bc:	and	x10, x21, #0xff
  4034c0:	ldrh	w10, [x9, x10, lsl #1]
  4034c4:	tbz	w10, #12, 4034d8 <ferror@plt+0x1c18>
  4034c8:	ldrb	w21, [x8, #1]!
  4034cc:	cbnz	w21, 4034bc <ferror@plt+0x1bfc>
  4034d0:	b	4034d8 <ferror@plt+0x1c18>
  4034d4:	mov	x8, xzr
  4034d8:	cbz	x20, 4034e0 <ferror@plt+0x1c20>
  4034dc:	str	x8, [x20]
  4034e0:	cmp	x8, x19
  4034e4:	b.ls	4034f8 <ferror@plt+0x1c38>  // b.plast
  4034e8:	ldrb	w8, [x8]
  4034ec:	cmp	w8, #0x0
  4034f0:	cset	w0, eq  // eq = none
  4034f4:	b	4034fc <ferror@plt+0x1c3c>
  4034f8:	mov	w0, wzr
  4034fc:	ldp	x20, x19, [sp, #32]
  403500:	ldr	x21, [sp, #16]
  403504:	ldp	x29, x30, [sp], #48
  403508:	ret
  40350c:	sub	sp, sp, #0x110
  403510:	stp	x29, x30, [sp, #208]
  403514:	add	x29, sp, #0xd0
  403518:	mov	x8, #0xffffffffffffffd0    	// #-48
  40351c:	mov	x9, sp
  403520:	sub	x10, x29, #0x50
  403524:	stp	x28, x23, [sp, #224]
  403528:	stp	x22, x21, [sp, #240]
  40352c:	stp	x20, x19, [sp, #256]
  403530:	mov	x20, x1
  403534:	mov	x19, x0
  403538:	movk	x8, #0xff80, lsl #32
  40353c:	add	x11, x29, #0x40
  403540:	add	x9, x9, #0x80
  403544:	add	x22, x10, #0x30
  403548:	mov	w23, #0xffffffd0            	// #-48
  40354c:	stp	x2, x3, [x29, #-80]
  403550:	stp	x4, x5, [x29, #-64]
  403554:	stp	x6, x7, [x29, #-48]
  403558:	stp	q1, q2, [sp, #16]
  40355c:	stp	q3, q4, [sp, #48]
  403560:	str	q0, [sp]
  403564:	stp	q5, q6, [sp, #80]
  403568:	str	q7, [sp, #112]
  40356c:	stp	x9, x8, [x29, #-16]
  403570:	stp	x11, x22, [x29, #-32]
  403574:	tbnz	w23, #31, 403580 <ferror@plt+0x1cc0>
  403578:	mov	w8, w23
  40357c:	b	403598 <ferror@plt+0x1cd8>
  403580:	add	w8, w23, #0x8
  403584:	cmn	w23, #0x8
  403588:	stur	w8, [x29, #-8]
  40358c:	b.gt	403598 <ferror@plt+0x1cd8>
  403590:	add	x9, x22, w23, sxtw
  403594:	b	4035a4 <ferror@plt+0x1ce4>
  403598:	ldur	x9, [x29, #-32]
  40359c:	add	x10, x9, #0x8
  4035a0:	stur	x10, [x29, #-32]
  4035a4:	ldr	x1, [x9]
  4035a8:	cbz	x1, 403620 <ferror@plt+0x1d60>
  4035ac:	tbnz	w8, #31, 4035b8 <ferror@plt+0x1cf8>
  4035b0:	mov	w23, w8
  4035b4:	b	4035d0 <ferror@plt+0x1d10>
  4035b8:	add	w23, w8, #0x8
  4035bc:	cmn	w8, #0x8
  4035c0:	stur	w23, [x29, #-8]
  4035c4:	b.gt	4035d0 <ferror@plt+0x1d10>
  4035c8:	add	x8, x22, w8, sxtw
  4035cc:	b	4035dc <ferror@plt+0x1d1c>
  4035d0:	ldur	x8, [x29, #-32]
  4035d4:	add	x9, x8, #0x8
  4035d8:	stur	x9, [x29, #-32]
  4035dc:	ldr	x21, [x8]
  4035e0:	cbz	x21, 403620 <ferror@plt+0x1d60>
  4035e4:	mov	x0, x19
  4035e8:	bl	4016f0 <strcmp@plt>
  4035ec:	cbz	w0, 403604 <ferror@plt+0x1d44>
  4035f0:	mov	x0, x19
  4035f4:	mov	x1, x21
  4035f8:	bl	4016f0 <strcmp@plt>
  4035fc:	cbnz	w0, 403574 <ferror@plt+0x1cb4>
  403600:	b	403608 <ferror@plt+0x1d48>
  403604:	mov	w0, #0x1                   	// #1
  403608:	ldp	x20, x19, [sp, #256]
  40360c:	ldp	x22, x21, [sp, #240]
  403610:	ldp	x28, x23, [sp, #224]
  403614:	ldp	x29, x30, [sp, #208]
  403618:	add	sp, sp, #0x110
  40361c:	ret
  403620:	adrp	x8, 416000 <ferror@plt+0x14740>
  403624:	ldr	w0, [x8, #512]
  403628:	adrp	x1, 404000 <ferror@plt+0x2740>
  40362c:	add	x1, x1, #0xcf6
  403630:	mov	x2, x20
  403634:	mov	x3, x19
  403638:	bl	401820 <errx@plt>
  40363c:	cbz	x1, 403660 <ferror@plt+0x1da0>
  403640:	sxtb	w8, w2
  403644:	ldrsb	w9, [x0]
  403648:	cbz	w9, 403660 <ferror@plt+0x1da0>
  40364c:	cmp	w8, w9
  403650:	b.eq	403664 <ferror@plt+0x1da4>  // b.none
  403654:	sub	x1, x1, #0x1
  403658:	add	x0, x0, #0x1
  40365c:	cbnz	x1, 403644 <ferror@plt+0x1d84>
  403660:	mov	x0, xzr
  403664:	ret
  403668:	stp	x29, x30, [sp, #-32]!
  40366c:	stp	x20, x19, [sp, #16]
  403670:	mov	x29, sp
  403674:	mov	x20, x1
  403678:	mov	x19, x0
  40367c:	bl	4036bc <ferror@plt+0x1dfc>
  403680:	cmp	w0, w0, sxth
  403684:	b.ne	403694 <ferror@plt+0x1dd4>  // b.any
  403688:	ldp	x20, x19, [sp, #16]
  40368c:	ldp	x29, x30, [sp], #32
  403690:	ret
  403694:	bl	401860 <__errno_location@plt>
  403698:	mov	w8, #0x22                  	// #34
  40369c:	str	w8, [x0]
  4036a0:	adrp	x8, 416000 <ferror@plt+0x14740>
  4036a4:	ldr	w0, [x8, #512]
  4036a8:	adrp	x1, 404000 <ferror@plt+0x2740>
  4036ac:	add	x1, x1, #0xcf6
  4036b0:	mov	x2, x20
  4036b4:	mov	x3, x19
  4036b8:	bl	4018a0 <err@plt>
  4036bc:	stp	x29, x30, [sp, #-32]!
  4036c0:	stp	x20, x19, [sp, #16]
  4036c4:	mov	x29, sp
  4036c8:	mov	x20, x1
  4036cc:	mov	x19, x0
  4036d0:	bl	403774 <ferror@plt+0x1eb4>
  4036d4:	cmp	x0, w0, sxtw
  4036d8:	b.ne	4036e8 <ferror@plt+0x1e28>  // b.any
  4036dc:	ldp	x20, x19, [sp, #16]
  4036e0:	ldp	x29, x30, [sp], #32
  4036e4:	ret
  4036e8:	bl	401860 <__errno_location@plt>
  4036ec:	mov	w8, #0x22                  	// #34
  4036f0:	str	w8, [x0]
  4036f4:	adrp	x8, 416000 <ferror@plt+0x14740>
  4036f8:	ldr	w0, [x8, #512]
  4036fc:	adrp	x1, 404000 <ferror@plt+0x2740>
  403700:	add	x1, x1, #0xcf6
  403704:	mov	x2, x20
  403708:	mov	x3, x19
  40370c:	bl	4018a0 <err@plt>
  403710:	mov	w2, #0xa                   	// #10
  403714:	b	403718 <ferror@plt+0x1e58>
  403718:	stp	x29, x30, [sp, #-32]!
  40371c:	stp	x20, x19, [sp, #16]
  403720:	mov	x29, sp
  403724:	mov	x20, x1
  403728:	mov	x19, x0
  40372c:	bl	403830 <ferror@plt+0x1f70>
  403730:	cmp	w0, #0x10, lsl #12
  403734:	b.cs	403744 <ferror@plt+0x1e84>  // b.hs, b.nlast
  403738:	ldp	x20, x19, [sp, #16]
  40373c:	ldp	x29, x30, [sp], #32
  403740:	ret
  403744:	bl	401860 <__errno_location@plt>
  403748:	mov	w8, #0x22                  	// #34
  40374c:	str	w8, [x0]
  403750:	adrp	x8, 416000 <ferror@plt+0x14740>
  403754:	ldr	w0, [x8, #512]
  403758:	adrp	x1, 404000 <ferror@plt+0x2740>
  40375c:	add	x1, x1, #0xcf6
  403760:	mov	x2, x20
  403764:	mov	x3, x19
  403768:	bl	4018a0 <err@plt>
  40376c:	mov	w2, #0x10                  	// #16
  403770:	b	403718 <ferror@plt+0x1e58>
  403774:	stp	x29, x30, [sp, #-48]!
  403778:	mov	x29, sp
  40377c:	str	x21, [sp, #16]
  403780:	stp	x20, x19, [sp, #32]
  403784:	mov	x20, x1
  403788:	mov	x19, x0
  40378c:	str	xzr, [x29, #24]
  403790:	bl	401860 <__errno_location@plt>
  403794:	str	wzr, [x0]
  403798:	cbz	x19, 4037e8 <ferror@plt+0x1f28>
  40379c:	ldrb	w8, [x19]
  4037a0:	cbz	w8, 4037e8 <ferror@plt+0x1f28>
  4037a4:	mov	x21, x0
  4037a8:	add	x1, x29, #0x18
  4037ac:	mov	w2, #0xa                   	// #10
  4037b0:	mov	x0, x19
  4037b4:	bl	401560 <strtoimax@plt>
  4037b8:	ldr	w8, [x21]
  4037bc:	cbnz	w8, 403804 <ferror@plt+0x1f44>
  4037c0:	ldr	x8, [x29, #24]
  4037c4:	cmp	x8, x19
  4037c8:	b.eq	4037e8 <ferror@plt+0x1f28>  // b.none
  4037cc:	cbz	x8, 4037d8 <ferror@plt+0x1f18>
  4037d0:	ldrb	w8, [x8]
  4037d4:	cbnz	w8, 4037e8 <ferror@plt+0x1f28>
  4037d8:	ldp	x20, x19, [sp, #32]
  4037dc:	ldr	x21, [sp, #16]
  4037e0:	ldp	x29, x30, [sp], #48
  4037e4:	ret
  4037e8:	adrp	x8, 416000 <ferror@plt+0x14740>
  4037ec:	ldr	w0, [x8, #512]
  4037f0:	adrp	x1, 404000 <ferror@plt+0x2740>
  4037f4:	add	x1, x1, #0xcf6
  4037f8:	mov	x2, x20
  4037fc:	mov	x3, x19
  403800:	bl	401820 <errx@plt>
  403804:	adrp	x9, 416000 <ferror@plt+0x14740>
  403808:	ldr	w0, [x9, #512]
  40380c:	cmp	w8, #0x22
  403810:	b.ne	4037f0 <ferror@plt+0x1f30>  // b.any
  403814:	adrp	x1, 404000 <ferror@plt+0x2740>
  403818:	add	x1, x1, #0xcf6
  40381c:	mov	x2, x20
  403820:	mov	x3, x19
  403824:	bl	4018a0 <err@plt>
  403828:	mov	w2, #0xa                   	// #10
  40382c:	b	403830 <ferror@plt+0x1f70>
  403830:	stp	x29, x30, [sp, #-32]!
  403834:	stp	x20, x19, [sp, #16]
  403838:	mov	x29, sp
  40383c:	mov	x20, x1
  403840:	mov	x19, x0
  403844:	bl	403894 <ferror@plt+0x1fd4>
  403848:	lsr	x8, x0, #32
  40384c:	cbnz	x8, 40385c <ferror@plt+0x1f9c>
  403850:	ldp	x20, x19, [sp, #16]
  403854:	ldp	x29, x30, [sp], #32
  403858:	ret
  40385c:	bl	401860 <__errno_location@plt>
  403860:	mov	w8, #0x22                  	// #34
  403864:	str	w8, [x0]
  403868:	adrp	x8, 416000 <ferror@plt+0x14740>
  40386c:	ldr	w0, [x8, #512]
  403870:	adrp	x1, 404000 <ferror@plt+0x2740>
  403874:	add	x1, x1, #0xcf6
  403878:	mov	x2, x20
  40387c:	mov	x3, x19
  403880:	bl	4018a0 <err@plt>
  403884:	mov	w2, #0x10                  	// #16
  403888:	b	403830 <ferror@plt+0x1f70>
  40388c:	mov	w2, #0xa                   	// #10
  403890:	b	403894 <ferror@plt+0x1fd4>
  403894:	sub	sp, sp, #0x40
  403898:	stp	x29, x30, [sp, #16]
  40389c:	stp	x22, x21, [sp, #32]
  4038a0:	stp	x20, x19, [sp, #48]
  4038a4:	add	x29, sp, #0x10
  4038a8:	mov	w21, w2
  4038ac:	mov	x20, x1
  4038b0:	mov	x19, x0
  4038b4:	str	xzr, [sp, #8]
  4038b8:	bl	401860 <__errno_location@plt>
  4038bc:	str	wzr, [x0]
  4038c0:	cbz	x19, 403914 <ferror@plt+0x2054>
  4038c4:	ldrb	w8, [x19]
  4038c8:	cbz	w8, 403914 <ferror@plt+0x2054>
  4038cc:	mov	x22, x0
  4038d0:	add	x1, sp, #0x8
  4038d4:	mov	x0, x19
  4038d8:	mov	w2, w21
  4038dc:	bl	4016b0 <strtoumax@plt>
  4038e0:	ldr	w8, [x22]
  4038e4:	cbnz	w8, 403930 <ferror@plt+0x2070>
  4038e8:	ldr	x8, [sp, #8]
  4038ec:	cmp	x8, x19
  4038f0:	b.eq	403914 <ferror@plt+0x2054>  // b.none
  4038f4:	cbz	x8, 403900 <ferror@plt+0x2040>
  4038f8:	ldrb	w8, [x8]
  4038fc:	cbnz	w8, 403914 <ferror@plt+0x2054>
  403900:	ldp	x20, x19, [sp, #48]
  403904:	ldp	x22, x21, [sp, #32]
  403908:	ldp	x29, x30, [sp, #16]
  40390c:	add	sp, sp, #0x40
  403910:	ret
  403914:	adrp	x8, 416000 <ferror@plt+0x14740>
  403918:	ldr	w0, [x8, #512]
  40391c:	adrp	x1, 404000 <ferror@plt+0x2740>
  403920:	add	x1, x1, #0xcf6
  403924:	mov	x2, x20
  403928:	mov	x3, x19
  40392c:	bl	401820 <errx@plt>
  403930:	adrp	x9, 416000 <ferror@plt+0x14740>
  403934:	ldr	w0, [x9, #512]
  403938:	cmp	w8, #0x22
  40393c:	b.ne	40391c <ferror@plt+0x205c>  // b.any
  403940:	adrp	x1, 404000 <ferror@plt+0x2740>
  403944:	add	x1, x1, #0xcf6
  403948:	mov	x2, x20
  40394c:	mov	x3, x19
  403950:	bl	4018a0 <err@plt>
  403954:	mov	w2, #0x10                  	// #16
  403958:	b	403894 <ferror@plt+0x1fd4>
  40395c:	stp	x29, x30, [sp, #-48]!
  403960:	mov	x29, sp
  403964:	str	x21, [sp, #16]
  403968:	stp	x20, x19, [sp, #32]
  40396c:	mov	x20, x1
  403970:	mov	x19, x0
  403974:	str	xzr, [x29, #24]
  403978:	bl	401860 <__errno_location@plt>
  40397c:	str	wzr, [x0]
  403980:	cbz	x19, 4039cc <ferror@plt+0x210c>
  403984:	ldrb	w8, [x19]
  403988:	cbz	w8, 4039cc <ferror@plt+0x210c>
  40398c:	mov	x21, x0
  403990:	add	x1, x29, #0x18
  403994:	mov	x0, x19
  403998:	bl	401570 <strtod@plt>
  40399c:	ldr	w8, [x21]
  4039a0:	cbnz	w8, 4039e8 <ferror@plt+0x2128>
  4039a4:	ldr	x8, [x29, #24]
  4039a8:	cmp	x8, x19
  4039ac:	b.eq	4039cc <ferror@plt+0x210c>  // b.none
  4039b0:	cbz	x8, 4039bc <ferror@plt+0x20fc>
  4039b4:	ldrb	w8, [x8]
  4039b8:	cbnz	w8, 4039cc <ferror@plt+0x210c>
  4039bc:	ldp	x20, x19, [sp, #32]
  4039c0:	ldr	x21, [sp, #16]
  4039c4:	ldp	x29, x30, [sp], #48
  4039c8:	ret
  4039cc:	adrp	x8, 416000 <ferror@plt+0x14740>
  4039d0:	ldr	w0, [x8, #512]
  4039d4:	adrp	x1, 404000 <ferror@plt+0x2740>
  4039d8:	add	x1, x1, #0xcf6
  4039dc:	mov	x2, x20
  4039e0:	mov	x3, x19
  4039e4:	bl	401820 <errx@plt>
  4039e8:	adrp	x9, 416000 <ferror@plt+0x14740>
  4039ec:	ldr	w0, [x9, #512]
  4039f0:	cmp	w8, #0x22
  4039f4:	b.ne	4039d4 <ferror@plt+0x2114>  // b.any
  4039f8:	adrp	x1, 404000 <ferror@plt+0x2740>
  4039fc:	add	x1, x1, #0xcf6
  403a00:	mov	x2, x20
  403a04:	mov	x3, x19
  403a08:	bl	4018a0 <err@plt>
  403a0c:	stp	x29, x30, [sp, #-48]!
  403a10:	mov	x29, sp
  403a14:	str	x21, [sp, #16]
  403a18:	stp	x20, x19, [sp, #32]
  403a1c:	mov	x20, x1
  403a20:	mov	x19, x0
  403a24:	str	xzr, [x29, #24]
  403a28:	bl	401860 <__errno_location@plt>
  403a2c:	str	wzr, [x0]
  403a30:	cbz	x19, 403a80 <ferror@plt+0x21c0>
  403a34:	ldrb	w8, [x19]
  403a38:	cbz	w8, 403a80 <ferror@plt+0x21c0>
  403a3c:	mov	x21, x0
  403a40:	add	x1, x29, #0x18
  403a44:	mov	w2, #0xa                   	// #10
  403a48:	mov	x0, x19
  403a4c:	bl	401720 <strtol@plt>
  403a50:	ldr	w8, [x21]
  403a54:	cbnz	w8, 403a9c <ferror@plt+0x21dc>
  403a58:	ldr	x8, [x29, #24]
  403a5c:	cmp	x8, x19
  403a60:	b.eq	403a80 <ferror@plt+0x21c0>  // b.none
  403a64:	cbz	x8, 403a70 <ferror@plt+0x21b0>
  403a68:	ldrb	w8, [x8]
  403a6c:	cbnz	w8, 403a80 <ferror@plt+0x21c0>
  403a70:	ldp	x20, x19, [sp, #32]
  403a74:	ldr	x21, [sp, #16]
  403a78:	ldp	x29, x30, [sp], #48
  403a7c:	ret
  403a80:	adrp	x8, 416000 <ferror@plt+0x14740>
  403a84:	ldr	w0, [x8, #512]
  403a88:	adrp	x1, 404000 <ferror@plt+0x2740>
  403a8c:	add	x1, x1, #0xcf6
  403a90:	mov	x2, x20
  403a94:	mov	x3, x19
  403a98:	bl	401820 <errx@plt>
  403a9c:	adrp	x9, 416000 <ferror@plt+0x14740>
  403aa0:	ldr	w0, [x9, #512]
  403aa4:	cmp	w8, #0x22
  403aa8:	b.ne	403a88 <ferror@plt+0x21c8>  // b.any
  403aac:	adrp	x1, 404000 <ferror@plt+0x2740>
  403ab0:	add	x1, x1, #0xcf6
  403ab4:	mov	x2, x20
  403ab8:	mov	x3, x19
  403abc:	bl	4018a0 <err@plt>
  403ac0:	stp	x29, x30, [sp, #-48]!
  403ac4:	mov	x29, sp
  403ac8:	str	x21, [sp, #16]
  403acc:	stp	x20, x19, [sp, #32]
  403ad0:	mov	x20, x1
  403ad4:	mov	x19, x0
  403ad8:	str	xzr, [x29, #24]
  403adc:	bl	401860 <__errno_location@plt>
  403ae0:	str	wzr, [x0]
  403ae4:	cbz	x19, 403b34 <ferror@plt+0x2274>
  403ae8:	ldrb	w8, [x19]
  403aec:	cbz	w8, 403b34 <ferror@plt+0x2274>
  403af0:	mov	x21, x0
  403af4:	add	x1, x29, #0x18
  403af8:	mov	w2, #0xa                   	// #10
  403afc:	mov	x0, x19
  403b00:	bl	401510 <strtoul@plt>
  403b04:	ldr	w8, [x21]
  403b08:	cbnz	w8, 403b50 <ferror@plt+0x2290>
  403b0c:	ldr	x8, [x29, #24]
  403b10:	cmp	x8, x19
  403b14:	b.eq	403b34 <ferror@plt+0x2274>  // b.none
  403b18:	cbz	x8, 403b24 <ferror@plt+0x2264>
  403b1c:	ldrb	w8, [x8]
  403b20:	cbnz	w8, 403b34 <ferror@plt+0x2274>
  403b24:	ldp	x20, x19, [sp, #32]
  403b28:	ldr	x21, [sp, #16]
  403b2c:	ldp	x29, x30, [sp], #48
  403b30:	ret
  403b34:	adrp	x8, 416000 <ferror@plt+0x14740>
  403b38:	ldr	w0, [x8, #512]
  403b3c:	adrp	x1, 404000 <ferror@plt+0x2740>
  403b40:	add	x1, x1, #0xcf6
  403b44:	mov	x2, x20
  403b48:	mov	x3, x19
  403b4c:	bl	401820 <errx@plt>
  403b50:	adrp	x9, 416000 <ferror@plt+0x14740>
  403b54:	ldr	w0, [x9, #512]
  403b58:	cmp	w8, #0x22
  403b5c:	b.ne	403b3c <ferror@plt+0x227c>  // b.any
  403b60:	adrp	x1, 404000 <ferror@plt+0x2740>
  403b64:	add	x1, x1, #0xcf6
  403b68:	mov	x2, x20
  403b6c:	mov	x3, x19
  403b70:	bl	4018a0 <err@plt>
  403b74:	sub	sp, sp, #0x30
  403b78:	stp	x20, x19, [sp, #32]
  403b7c:	mov	x20, x1
  403b80:	add	x1, sp, #0x8
  403b84:	mov	x2, xzr
  403b88:	stp	x29, x30, [sp, #16]
  403b8c:	add	x29, sp, #0x10
  403b90:	mov	x19, x0
  403b94:	bl	403060 <ferror@plt+0x17a0>
  403b98:	cbnz	w0, 403bb0 <ferror@plt+0x22f0>
  403b9c:	ldr	x0, [sp, #8]
  403ba0:	ldp	x20, x19, [sp, #32]
  403ba4:	ldp	x29, x30, [sp, #16]
  403ba8:	add	sp, sp, #0x30
  403bac:	ret
  403bb0:	bl	401860 <__errno_location@plt>
  403bb4:	adrp	x9, 416000 <ferror@plt+0x14740>
  403bb8:	ldr	w8, [x0]
  403bbc:	ldr	w0, [x9, #512]
  403bc0:	adrp	x1, 404000 <ferror@plt+0x2740>
  403bc4:	add	x1, x1, #0xcf6
  403bc8:	mov	x2, x20
  403bcc:	mov	x3, x19
  403bd0:	cbnz	w8, 403bd8 <ferror@plt+0x2318>
  403bd4:	bl	401820 <errx@plt>
  403bd8:	bl	4018a0 <err@plt>
  403bdc:	stp	x29, x30, [sp, #-32]!
  403be0:	str	x19, [sp, #16]
  403be4:	mov	x19, x1
  403be8:	mov	x1, x2
  403bec:	mov	x29, sp
  403bf0:	bl	40395c <ferror@plt+0x209c>
  403bf4:	adrp	x8, 404000 <ferror@plt+0x2740>
  403bf8:	ldr	d1, [x8, #3280]
  403bfc:	fcvtzs	x8, d0
  403c00:	scvtf	d2, x8
  403c04:	fsub	d0, d0, d2
  403c08:	fmul	d0, d0, d1
  403c0c:	fcvtzs	x9, d0
  403c10:	stp	x8, x9, [x19]
  403c14:	ldr	x19, [sp, #16]
  403c18:	ldp	x29, x30, [sp], #32
  403c1c:	ret
  403c20:	and	w8, w0, #0xf000
  403c24:	sub	w8, w8, #0x1, lsl #12
  403c28:	lsr	w9, w8, #12
  403c2c:	cmp	w9, #0xb
  403c30:	mov	w8, wzr
  403c34:	b.hi	403c88 <ferror@plt+0x23c8>  // b.pmore
  403c38:	adrp	x10, 404000 <ferror@plt+0x2740>
  403c3c:	add	x10, x10, #0xcd8
  403c40:	adr	x11, 403c54 <ferror@plt+0x2394>
  403c44:	ldrb	w12, [x10, x9]
  403c48:	add	x11, x11, x12, lsl #2
  403c4c:	mov	w9, #0x64                  	// #100
  403c50:	br	x11
  403c54:	mov	w9, #0x70                  	// #112
  403c58:	b	403c80 <ferror@plt+0x23c0>
  403c5c:	mov	w9, #0x63                  	// #99
  403c60:	b	403c80 <ferror@plt+0x23c0>
  403c64:	mov	w9, #0x62                  	// #98
  403c68:	b	403c80 <ferror@plt+0x23c0>
  403c6c:	mov	w9, #0x6c                  	// #108
  403c70:	b	403c80 <ferror@plt+0x23c0>
  403c74:	mov	w9, #0x73                  	// #115
  403c78:	b	403c80 <ferror@plt+0x23c0>
  403c7c:	mov	w9, #0x2d                  	// #45
  403c80:	mov	w8, #0x1                   	// #1
  403c84:	strb	w9, [x1]
  403c88:	tst	w0, #0x100
  403c8c:	mov	w9, #0x72                  	// #114
  403c90:	mov	w10, #0x2d                  	// #45
  403c94:	add	x11, x1, x8
  403c98:	mov	w12, #0x77                  	// #119
  403c9c:	csel	w17, w10, w9, eq  // eq = none
  403ca0:	tst	w0, #0x80
  403ca4:	mov	w14, #0x53                  	// #83
  403ca8:	mov	w15, #0x73                  	// #115
  403cac:	mov	w16, #0x78                  	// #120
  403cb0:	strb	w17, [x11]
  403cb4:	csel	w17, w10, w12, eq  // eq = none
  403cb8:	tst	w0, #0x40
  403cbc:	orr	x13, x8, #0x2
  403cc0:	strb	w17, [x11, #1]
  403cc4:	csel	w11, w15, w14, ne  // ne = any
  403cc8:	csel	w17, w16, w10, ne  // ne = any
  403ccc:	tst	w0, #0x800
  403cd0:	csel	w11, w17, w11, eq  // eq = none
  403cd4:	add	x13, x13, x1
  403cd8:	tst	w0, #0x20
  403cdc:	strb	w11, [x13]
  403ce0:	csel	w11, w10, w9, eq  // eq = none
  403ce4:	tst	w0, #0x10
  403ce8:	strb	w11, [x13, #1]
  403cec:	csel	w11, w10, w12, eq  // eq = none
  403cf0:	tst	w0, #0x8
  403cf4:	csel	w14, w15, w14, ne  // ne = any
  403cf8:	csel	w15, w16, w10, ne  // ne = any
  403cfc:	tst	w0, #0x400
  403d00:	orr	x8, x8, #0x6
  403d04:	csel	w14, w15, w14, eq  // eq = none
  403d08:	tst	w0, #0x4
  403d0c:	add	x8, x8, x1
  403d10:	csel	w9, w10, w9, eq  // eq = none
  403d14:	tst	w0, #0x2
  403d18:	mov	w17, #0x54                  	// #84
  403d1c:	strb	w11, [x13, #2]
  403d20:	mov	w11, #0x74                  	// #116
  403d24:	strb	w14, [x13, #3]
  403d28:	strb	w9, [x8]
  403d2c:	csel	w9, w10, w12, eq  // eq = none
  403d30:	tst	w0, #0x1
  403d34:	strb	w9, [x8, #1]
  403d38:	csel	w9, w11, w17, ne  // ne = any
  403d3c:	csel	w10, w16, w10, ne  // ne = any
  403d40:	tst	w0, #0x200
  403d44:	csel	w9, w10, w9, eq  // eq = none
  403d48:	mov	x0, x1
  403d4c:	strb	w9, [x8, #2]
  403d50:	strb	wzr, [x8, #3]
  403d54:	ret
  403d58:	sub	sp, sp, #0x50
  403d5c:	add	x8, sp, #0x8
  403d60:	stp	x29, x30, [sp, #48]
  403d64:	stp	x20, x19, [sp, #64]
  403d68:	add	x29, sp, #0x30
  403d6c:	tbz	w0, #1, 403d7c <ferror@plt+0x24bc>
  403d70:	orr	x8, x8, #0x1
  403d74:	mov	w9, #0x20                  	// #32
  403d78:	strb	w9, [sp, #8]
  403d7c:	mov	x9, xzr
  403d80:	add	x10, x9, #0xa
  403d84:	lsr	x11, x1, x10
  403d88:	cbz	x11, 403da0 <ferror@plt+0x24e0>
  403d8c:	cmp	x10, #0x33
  403d90:	mov	x9, x10
  403d94:	b.cc	403d80 <ferror@plt+0x24c0>  // b.lo, b.ul, b.last
  403d98:	mov	w9, #0x3c                  	// #60
  403d9c:	b	403da4 <ferror@plt+0x24e4>
  403da0:	cbz	w9, 403e58 <ferror@plt+0x2598>
  403da4:	mov	w10, #0x6667                	// #26215
  403da8:	movk	w10, #0x6666, lsl #16
  403dac:	smull	x10, w9, w10
  403db0:	adrp	x11, 404000 <ferror@plt+0x2740>
  403db4:	lsr	x12, x10, #63
  403db8:	asr	x10, x10, #34
  403dbc:	add	x11, x11, #0xcff
  403dc0:	add	w10, w10, w12
  403dc4:	ldrb	w12, [x11, w10, sxtw]
  403dc8:	mov	x10, #0xffffffffffffffff    	// #-1
  403dcc:	lsl	x10, x10, x9
  403dd0:	mov	x11, x8
  403dd4:	lsr	x19, x1, x9
  403dd8:	bic	x10, x1, x10
  403ddc:	strb	w12, [x11], #1
  403de0:	tbz	w0, #0, 403dfc <ferror@plt+0x253c>
  403de4:	add	w12, w9, #0x9
  403de8:	cmp	w12, #0x13
  403dec:	b.cc	403dfc <ferror@plt+0x253c>  // b.lo, b.ul, b.last
  403df0:	mov	w11, #0x4269                	// #17001
  403df4:	sturh	w11, [x8, #1]
  403df8:	add	x11, x8, #0x3
  403dfc:	strb	wzr, [x11]
  403e00:	cbz	x10, 403ed0 <ferror@plt+0x2610>
  403e04:	sub	w8, w9, #0xa
  403e08:	lsr	x8, x10, x8
  403e0c:	tbnz	w0, #2, 403e24 <ferror@plt+0x2564>
  403e10:	sub	x9, x8, #0x3b6
  403e14:	cmp	x9, #0x64
  403e18:	b.cs	403e68 <ferror@plt+0x25a8>  // b.hs, b.nlast
  403e1c:	add	w19, w19, #0x1
  403e20:	b	403ed0 <ferror@plt+0x2610>
  403e24:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403e28:	add	x8, x8, #0x5
  403e2c:	movk	x9, #0xcccd
  403e30:	umulh	x10, x8, x9
  403e34:	lsr	x20, x10, #3
  403e38:	mul	x9, x20, x9
  403e3c:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403e40:	ror	x9, x9, #1
  403e44:	movk	x10, #0x1999, lsl #48
  403e48:	cmp	x9, x10
  403e4c:	b.ls	403e6c <ferror@plt+0x25ac>  // b.plast
  403e50:	cbnz	x20, 403e8c <ferror@plt+0x25cc>
  403e54:	b	403ed0 <ferror@plt+0x2610>
  403e58:	mov	w9, #0x42                  	// #66
  403e5c:	strh	w9, [x8]
  403e60:	mov	w19, w1
  403e64:	b	403ed0 <ferror@plt+0x2610>
  403e68:	add	x8, x8, #0x32
  403e6c:	mov	x9, #0xf5c3                	// #62915
  403e70:	movk	x9, #0x5c28, lsl #16
  403e74:	movk	x9, #0xc28f, lsl #32
  403e78:	lsr	x8, x8, #2
  403e7c:	movk	x9, #0x28f5, lsl #48
  403e80:	umulh	x8, x8, x9
  403e84:	lsr	x20, x8, #2
  403e88:	cbz	x20, 403ed0 <ferror@plt+0x2610>
  403e8c:	bl	4015b0 <localeconv@plt>
  403e90:	cbz	x0, 403ea4 <ferror@plt+0x25e4>
  403e94:	ldr	x4, [x0]
  403e98:	cbz	x4, 403ea4 <ferror@plt+0x25e4>
  403e9c:	ldrb	w8, [x4]
  403ea0:	cbnz	w8, 403eac <ferror@plt+0x25ec>
  403ea4:	adrp	x4, 404000 <ferror@plt+0x2740>
  403ea8:	add	x4, x4, #0xd07
  403eac:	adrp	x2, 404000 <ferror@plt+0x2740>
  403eb0:	add	x2, x2, #0xd09
  403eb4:	add	x0, sp, #0x10
  403eb8:	add	x6, sp, #0x8
  403ebc:	mov	w1, #0x20                  	// #32
  403ec0:	mov	w3, w19
  403ec4:	mov	x5, x20
  403ec8:	bl	4015a0 <snprintf@plt>
  403ecc:	b	403eec <ferror@plt+0x262c>
  403ed0:	adrp	x2, 404000 <ferror@plt+0x2740>
  403ed4:	add	x2, x2, #0xd13
  403ed8:	add	x0, sp, #0x10
  403edc:	add	x4, sp, #0x8
  403ee0:	mov	w1, #0x20                  	// #32
  403ee4:	mov	w3, w19
  403ee8:	bl	4015a0 <snprintf@plt>
  403eec:	add	x0, sp, #0x10
  403ef0:	bl	401680 <strdup@plt>
  403ef4:	ldp	x20, x19, [sp, #64]
  403ef8:	ldp	x29, x30, [sp, #48]
  403efc:	add	sp, sp, #0x50
  403f00:	ret
  403f04:	stp	x29, x30, [sp, #-64]!
  403f08:	stp	x24, x23, [sp, #16]
  403f0c:	stp	x22, x21, [sp, #32]
  403f10:	stp	x20, x19, [sp, #48]
  403f14:	mov	x29, sp
  403f18:	cbz	x0, 403fcc <ferror@plt+0x270c>
  403f1c:	mov	x19, x3
  403f20:	mov	x9, x0
  403f24:	mov	w0, #0xffffffff            	// #-1
  403f28:	cbz	x3, 403fd0 <ferror@plt+0x2710>
  403f2c:	mov	x20, x2
  403f30:	cbz	x2, 403fd0 <ferror@plt+0x2710>
  403f34:	mov	x21, x1
  403f38:	cbz	x1, 403fd0 <ferror@plt+0x2710>
  403f3c:	ldrb	w10, [x9]
  403f40:	cbz	w10, 403fd0 <ferror@plt+0x2710>
  403f44:	mov	x23, xzr
  403f48:	mov	x8, xzr
  403f4c:	add	x22, x9, #0x1
  403f50:	cmp	x23, x20
  403f54:	b.cs	403fe4 <ferror@plt+0x2724>  // b.hs, b.nlast
  403f58:	and	w11, w10, #0xff
  403f5c:	ldrb	w10, [x22]
  403f60:	sub	x9, x22, #0x1
  403f64:	cmp	x8, #0x0
  403f68:	csel	x8, x9, x8, eq  // eq = none
  403f6c:	cmp	w11, #0x2c
  403f70:	csel	x9, x9, xzr, eq  // eq = none
  403f74:	cmp	w10, #0x0
  403f78:	csel	x24, x22, x9, eq  // eq = none
  403f7c:	cbz	x8, 403fb8 <ferror@plt+0x26f8>
  403f80:	cbz	x24, 403fb8 <ferror@plt+0x26f8>
  403f84:	subs	x1, x24, x8
  403f88:	b.ls	403fcc <ferror@plt+0x270c>  // b.plast
  403f8c:	mov	x0, x8
  403f90:	blr	x19
  403f94:	cmn	w0, #0x1
  403f98:	b.eq	403fcc <ferror@plt+0x270c>  // b.none
  403f9c:	str	w0, [x21, x23, lsl #2]
  403fa0:	ldrb	w8, [x24]
  403fa4:	add	x0, x23, #0x1
  403fa8:	cbz	w8, 403fd0 <ferror@plt+0x2710>
  403fac:	ldrb	w10, [x22]
  403fb0:	mov	x8, xzr
  403fb4:	b	403fbc <ferror@plt+0x26fc>
  403fb8:	mov	x0, x23
  403fbc:	add	x22, x22, #0x1
  403fc0:	mov	x23, x0
  403fc4:	cbnz	w10, 403f50 <ferror@plt+0x2690>
  403fc8:	b	403fd0 <ferror@plt+0x2710>
  403fcc:	mov	w0, #0xffffffff            	// #-1
  403fd0:	ldp	x20, x19, [sp, #48]
  403fd4:	ldp	x22, x21, [sp, #32]
  403fd8:	ldp	x24, x23, [sp, #16]
  403fdc:	ldp	x29, x30, [sp], #64
  403fe0:	ret
  403fe4:	mov	w0, #0xfffffffe            	// #-2
  403fe8:	b	403fd0 <ferror@plt+0x2710>
  403fec:	stp	x29, x30, [sp, #-32]!
  403ff0:	str	x19, [sp, #16]
  403ff4:	mov	x29, sp
  403ff8:	cbz	x0, 40401c <ferror@plt+0x275c>
  403ffc:	mov	x19, x3
  404000:	mov	w8, #0xffffffff            	// #-1
  404004:	cbz	x3, 404020 <ferror@plt+0x2760>
  404008:	ldrb	w9, [x0]
  40400c:	cbz	w9, 404020 <ferror@plt+0x2760>
  404010:	ldr	x8, [x19]
  404014:	cmp	x8, x2
  404018:	b.ls	404030 <ferror@plt+0x2770>  // b.plast
  40401c:	mov	w8, #0xffffffff            	// #-1
  404020:	ldr	x19, [sp, #16]
  404024:	mov	w0, w8
  404028:	ldp	x29, x30, [sp], #32
  40402c:	ret
  404030:	cmp	w9, #0x2b
  404034:	b.ne	404040 <ferror@plt+0x2780>  // b.any
  404038:	add	x0, x0, #0x1
  40403c:	b	404048 <ferror@plt+0x2788>
  404040:	mov	x8, xzr
  404044:	str	xzr, [x19]
  404048:	add	x1, x1, x8, lsl #2
  40404c:	sub	x2, x2, x8
  404050:	mov	x3, x4
  404054:	bl	403f04 <ferror@plt+0x2644>
  404058:	mov	w8, w0
  40405c:	cmp	w0, #0x1
  404060:	b.lt	404020 <ferror@plt+0x2760>  // b.tstop
  404064:	ldr	x9, [x19]
  404068:	add	x9, x9, w8, uxtw
  40406c:	str	x9, [x19]
  404070:	b	404020 <ferror@plt+0x2760>
  404074:	stp	x29, x30, [sp, #-64]!
  404078:	mov	x8, x0
  40407c:	mov	w0, #0xffffffea            	// #-22
  404080:	str	x23, [sp, #16]
  404084:	stp	x22, x21, [sp, #32]
  404088:	stp	x20, x19, [sp, #48]
  40408c:	mov	x29, sp
  404090:	cbz	x1, 404130 <ferror@plt+0x2870>
  404094:	cbz	x8, 404130 <ferror@plt+0x2870>
  404098:	mov	x19, x2
  40409c:	cbz	x2, 404130 <ferror@plt+0x2870>
  4040a0:	ldrb	w9, [x8]
  4040a4:	cbz	w9, 40412c <ferror@plt+0x286c>
  4040a8:	mov	x20, x1
  4040ac:	mov	x0, xzr
  4040b0:	add	x21, x8, #0x1
  4040b4:	mov	w22, #0x1                   	// #1
  4040b8:	mov	x8, x21
  4040bc:	ldrb	w10, [x8], #-1
  4040c0:	and	w9, w9, #0xff
  4040c4:	cmp	x0, #0x0
  4040c8:	csel	x0, x8, x0, eq  // eq = none
  4040cc:	cmp	w9, #0x2c
  4040d0:	csel	x8, x8, xzr, eq  // eq = none
  4040d4:	cmp	w10, #0x0
  4040d8:	mov	w9, w10
  4040dc:	csel	x23, x21, x8, eq  // eq = none
  4040e0:	cbz	x0, 404124 <ferror@plt+0x2864>
  4040e4:	cbz	x23, 404124 <ferror@plt+0x2864>
  4040e8:	subs	x1, x23, x0
  4040ec:	b.ls	404144 <ferror@plt+0x2884>  // b.plast
  4040f0:	blr	x19
  4040f4:	tbnz	w0, #31, 404130 <ferror@plt+0x2870>
  4040f8:	mov	w8, w0
  4040fc:	lsr	x8, x8, #3
  404100:	ldrb	w9, [x20, x8]
  404104:	and	w10, w0, #0x7
  404108:	lsl	w10, w22, w10
  40410c:	orr	w9, w9, w10
  404110:	strb	w9, [x20, x8]
  404114:	ldrb	w8, [x23]
  404118:	cbz	w8, 40412c <ferror@plt+0x286c>
  40411c:	ldrb	w9, [x21]
  404120:	mov	x0, xzr
  404124:	add	x21, x21, #0x1
  404128:	cbnz	w9, 4040b8 <ferror@plt+0x27f8>
  40412c:	mov	w0, wzr
  404130:	ldp	x20, x19, [sp, #48]
  404134:	ldp	x22, x21, [sp, #32]
  404138:	ldr	x23, [sp, #16]
  40413c:	ldp	x29, x30, [sp], #64
  404140:	ret
  404144:	mov	w0, #0xffffffff            	// #-1
  404148:	b	404130 <ferror@plt+0x2870>
  40414c:	stp	x29, x30, [sp, #-48]!
  404150:	mov	x8, x0
  404154:	mov	w0, #0xffffffea            	// #-22
  404158:	stp	x22, x21, [sp, #16]
  40415c:	stp	x20, x19, [sp, #32]
  404160:	mov	x29, sp
  404164:	cbz	x1, 4041f0 <ferror@plt+0x2930>
  404168:	cbz	x8, 4041f0 <ferror@plt+0x2930>
  40416c:	mov	x19, x2
  404170:	cbz	x2, 4041f0 <ferror@plt+0x2930>
  404174:	ldrb	w9, [x8]
  404178:	cbz	w9, 4041ec <ferror@plt+0x292c>
  40417c:	mov	x20, x1
  404180:	mov	x0, xzr
  404184:	add	x21, x8, #0x1
  404188:	mov	x8, x21
  40418c:	ldrb	w10, [x8], #-1
  404190:	and	w9, w9, #0xff
  404194:	cmp	x0, #0x0
  404198:	csel	x0, x8, x0, eq  // eq = none
  40419c:	cmp	w9, #0x2c
  4041a0:	csel	x8, x8, xzr, eq  // eq = none
  4041a4:	cmp	w10, #0x0
  4041a8:	mov	w9, w10
  4041ac:	csel	x22, x21, x8, eq  // eq = none
  4041b0:	cbz	x0, 4041e4 <ferror@plt+0x2924>
  4041b4:	cbz	x22, 4041e4 <ferror@plt+0x2924>
  4041b8:	subs	x1, x22, x0
  4041bc:	b.ls	404200 <ferror@plt+0x2940>  // b.plast
  4041c0:	blr	x19
  4041c4:	tbnz	x0, #63, 4041f0 <ferror@plt+0x2930>
  4041c8:	ldr	x8, [x20]
  4041cc:	orr	x8, x8, x0
  4041d0:	str	x8, [x20]
  4041d4:	ldrb	w8, [x22]
  4041d8:	cbz	w8, 4041ec <ferror@plt+0x292c>
  4041dc:	ldrb	w9, [x21]
  4041e0:	mov	x0, xzr
  4041e4:	add	x21, x21, #0x1
  4041e8:	cbnz	w9, 404188 <ferror@plt+0x28c8>
  4041ec:	mov	w0, wzr
  4041f0:	ldp	x20, x19, [sp, #32]
  4041f4:	ldp	x22, x21, [sp, #16]
  4041f8:	ldp	x29, x30, [sp], #48
  4041fc:	ret
  404200:	mov	w0, #0xffffffff            	// #-1
  404204:	b	4041f0 <ferror@plt+0x2930>
  404208:	stp	x29, x30, [sp, #-64]!
  40420c:	mov	x29, sp
  404210:	str	x23, [sp, #16]
  404214:	stp	x22, x21, [sp, #32]
  404218:	stp	x20, x19, [sp, #48]
  40421c:	str	xzr, [x29, #24]
  404220:	cbz	x0, 4042f8 <ferror@plt+0x2a38>
  404224:	mov	w21, w3
  404228:	mov	x19, x2
  40422c:	mov	x23, x1
  404230:	mov	x22, x0
  404234:	str	w3, [x1]
  404238:	str	w3, [x2]
  40423c:	bl	401860 <__errno_location@plt>
  404240:	str	wzr, [x0]
  404244:	ldrb	w8, [x22]
  404248:	mov	x20, x0
  40424c:	cmp	w8, #0x3a
  404250:	b.ne	40425c <ferror@plt+0x299c>  // b.any
  404254:	add	x21, x22, #0x1
  404258:	b	4042b8 <ferror@plt+0x29f8>
  40425c:	add	x1, x29, #0x18
  404260:	mov	w2, #0xa                   	// #10
  404264:	mov	x0, x22
  404268:	bl	401720 <strtol@plt>
  40426c:	str	w0, [x23]
  404270:	str	w0, [x19]
  404274:	ldr	x8, [x29, #24]
  404278:	mov	w0, #0xffffffff            	// #-1
  40427c:	cmp	x8, x22
  404280:	b.eq	4042f8 <ferror@plt+0x2a38>  // b.none
  404284:	ldr	w9, [x20]
  404288:	cbnz	w9, 4042f8 <ferror@plt+0x2a38>
  40428c:	cbz	x8, 4042f8 <ferror@plt+0x2a38>
  404290:	ldrb	w9, [x8]
  404294:	cmp	w9, #0x2d
  404298:	b.eq	4042ac <ferror@plt+0x29ec>  // b.none
  40429c:	cmp	w9, #0x3a
  4042a0:	b.ne	4042f4 <ferror@plt+0x2a34>  // b.any
  4042a4:	ldrb	w9, [x8, #1]
  4042a8:	cbz	w9, 40430c <ferror@plt+0x2a4c>
  4042ac:	add	x21, x8, #0x1
  4042b0:	str	xzr, [x29, #24]
  4042b4:	str	wzr, [x20]
  4042b8:	add	x1, x29, #0x18
  4042bc:	mov	w2, #0xa                   	// #10
  4042c0:	mov	x0, x21
  4042c4:	bl	401720 <strtol@plt>
  4042c8:	str	w0, [x19]
  4042cc:	ldr	w8, [x20]
  4042d0:	mov	w0, #0xffffffff            	// #-1
  4042d4:	cbnz	w8, 4042f8 <ferror@plt+0x2a38>
  4042d8:	ldr	x8, [x29, #24]
  4042dc:	cbz	x8, 4042f8 <ferror@plt+0x2a38>
  4042e0:	cmp	x8, x21
  4042e4:	mov	w0, #0xffffffff            	// #-1
  4042e8:	b.eq	4042f8 <ferror@plt+0x2a38>  // b.none
  4042ec:	ldrb	w8, [x8]
  4042f0:	cbnz	w8, 4042f8 <ferror@plt+0x2a38>
  4042f4:	mov	w0, wzr
  4042f8:	ldp	x20, x19, [sp, #48]
  4042fc:	ldp	x22, x21, [sp, #32]
  404300:	ldr	x23, [sp, #16]
  404304:	ldp	x29, x30, [sp], #64
  404308:	ret
  40430c:	str	w21, [x19]
  404310:	b	4042f4 <ferror@plt+0x2a34>
  404314:	sub	sp, sp, #0x40
  404318:	mov	w8, wzr
  40431c:	stp	x29, x30, [sp, #16]
  404320:	str	x21, [sp, #32]
  404324:	stp	x20, x19, [sp, #48]
  404328:	add	x29, sp, #0x10
  40432c:	cbz	x1, 4043cc <ferror@plt+0x2b0c>
  404330:	cbz	x0, 4043cc <ferror@plt+0x2b0c>
  404334:	mov	x20, x1
  404338:	add	x1, x29, #0x18
  40433c:	bl	4043e4 <ferror@plt+0x2b24>
  404340:	mov	x19, x0
  404344:	add	x1, sp, #0x8
  404348:	mov	x0, x20
  40434c:	bl	4043e4 <ferror@plt+0x2b24>
  404350:	ldr	x20, [x29, #24]
  404354:	ldr	x8, [sp, #8]
  404358:	mov	x21, x0
  40435c:	add	x9, x8, x20
  404360:	cmp	x9, #0x1
  404364:	b.eq	404370 <ferror@plt+0x2ab0>  // b.none
  404368:	cbnz	x9, 404390 <ferror@plt+0x2ad0>
  40436c:	b	4043c8 <ferror@plt+0x2b08>
  404370:	cbz	x19, 404380 <ferror@plt+0x2ac0>
  404374:	ldrb	w9, [x19]
  404378:	cmp	w9, #0x2f
  40437c:	b.eq	4043c8 <ferror@plt+0x2b08>  // b.none
  404380:	cbz	x21, 4043c0 <ferror@plt+0x2b00>
  404384:	ldrb	w9, [x21]
  404388:	cmp	w9, #0x2f
  40438c:	b.eq	4043c8 <ferror@plt+0x2b08>  // b.none
  404390:	cbz	x19, 4043c0 <ferror@plt+0x2b00>
  404394:	cbz	x21, 4043c0 <ferror@plt+0x2b00>
  404398:	cmp	x20, x8
  40439c:	b.ne	4043c0 <ferror@plt+0x2b00>  // b.any
  4043a0:	mov	x0, x19
  4043a4:	mov	x1, x21
  4043a8:	mov	x2, x20
  4043ac:	bl	401610 <strncmp@plt>
  4043b0:	cbnz	w0, 4043c0 <ferror@plt+0x2b00>
  4043b4:	add	x0, x19, x20
  4043b8:	add	x20, x21, x20
  4043bc:	b	404338 <ferror@plt+0x2a78>
  4043c0:	mov	w8, wzr
  4043c4:	b	4043cc <ferror@plt+0x2b0c>
  4043c8:	mov	w8, #0x1                   	// #1
  4043cc:	ldp	x20, x19, [sp, #48]
  4043d0:	ldr	x21, [sp, #32]
  4043d4:	ldp	x29, x30, [sp, #16]
  4043d8:	mov	w0, w8
  4043dc:	add	sp, sp, #0x40
  4043e0:	ret
  4043e4:	mov	x8, x0
  4043e8:	str	xzr, [x1]
  4043ec:	mov	x0, x8
  4043f0:	cbz	x8, 40441c <ferror@plt+0x2b5c>
  4043f4:	ldrb	w8, [x0]
  4043f8:	cmp	w8, #0x2f
  4043fc:	b.ne	404414 <ferror@plt+0x2b54>  // b.any
  404400:	mov	x8, x0
  404404:	ldrb	w9, [x8, #1]!
  404408:	cmp	w9, #0x2f
  40440c:	b.eq	4043ec <ferror@plt+0x2b2c>  // b.none
  404410:	b	404420 <ferror@plt+0x2b60>
  404414:	cbnz	w8, 404420 <ferror@plt+0x2b60>
  404418:	mov	x0, xzr
  40441c:	ret
  404420:	mov	w8, #0x1                   	// #1
  404424:	str	x8, [x1]
  404428:	ldrb	w9, [x0, x8]
  40442c:	cbz	w9, 40441c <ferror@plt+0x2b5c>
  404430:	cmp	w9, #0x2f
  404434:	b.eq	40441c <ferror@plt+0x2b5c>  // b.none
  404438:	add	x8, x8, #0x1
  40443c:	b	404424 <ferror@plt+0x2b64>
  404440:	stp	x29, x30, [sp, #-64]!
  404444:	orr	x8, x0, x1
  404448:	stp	x24, x23, [sp, #16]
  40444c:	stp	x22, x21, [sp, #32]
  404450:	stp	x20, x19, [sp, #48]
  404454:	mov	x29, sp
  404458:	cbz	x8, 40448c <ferror@plt+0x2bcc>
  40445c:	mov	x19, x1
  404460:	mov	x21, x0
  404464:	mov	x20, x2
  404468:	cbz	x0, 4044a8 <ferror@plt+0x2be8>
  40446c:	cbz	x19, 4044c4 <ferror@plt+0x2c04>
  404470:	mov	x0, x21
  404474:	bl	401520 <strlen@plt>
  404478:	mvn	x8, x0
  40447c:	cmp	x8, x20
  404480:	b.cs	4044cc <ferror@plt+0x2c0c>  // b.hs, b.nlast
  404484:	mov	x22, xzr
  404488:	b	404508 <ferror@plt+0x2c48>
  40448c:	adrp	x0, 404000 <ferror@plt+0x2740>
  404490:	add	x0, x0, #0xb0e
  404494:	ldp	x20, x19, [sp, #48]
  404498:	ldp	x22, x21, [sp, #32]
  40449c:	ldp	x24, x23, [sp, #16]
  4044a0:	ldp	x29, x30, [sp], #64
  4044a4:	b	401680 <strdup@plt>
  4044a8:	mov	x0, x19
  4044ac:	mov	x1, x20
  4044b0:	ldp	x20, x19, [sp, #48]
  4044b4:	ldp	x22, x21, [sp, #32]
  4044b8:	ldp	x24, x23, [sp, #16]
  4044bc:	ldp	x29, x30, [sp], #64
  4044c0:	b	401760 <strndup@plt>
  4044c4:	mov	x0, x21
  4044c8:	b	404494 <ferror@plt+0x2bd4>
  4044cc:	add	x24, x0, x20
  4044d0:	mov	x23, x0
  4044d4:	add	x0, x24, #0x1
  4044d8:	bl	4015e0 <malloc@plt>
  4044dc:	mov	x22, x0
  4044e0:	cbz	x0, 404508 <ferror@plt+0x2c48>
  4044e4:	mov	x0, x22
  4044e8:	mov	x1, x21
  4044ec:	mov	x2, x23
  4044f0:	bl	4014f0 <memcpy@plt>
  4044f4:	add	x0, x22, x23
  4044f8:	mov	x1, x19
  4044fc:	mov	x2, x20
  404500:	bl	4014f0 <memcpy@plt>
  404504:	strb	wzr, [x22, x24]
  404508:	mov	x0, x22
  40450c:	ldp	x20, x19, [sp, #48]
  404510:	ldp	x22, x21, [sp, #32]
  404514:	ldp	x24, x23, [sp, #16]
  404518:	ldp	x29, x30, [sp], #64
  40451c:	ret
  404520:	stp	x29, x30, [sp, #-32]!
  404524:	stp	x20, x19, [sp, #16]
  404528:	mov	x19, x1
  40452c:	mov	x20, x0
  404530:	mov	x29, sp
  404534:	cbz	x1, 404548 <ferror@plt+0x2c88>
  404538:	mov	x0, x19
  40453c:	bl	401520 <strlen@plt>
  404540:	mov	x2, x0
  404544:	b	40454c <ferror@plt+0x2c8c>
  404548:	mov	x2, xzr
  40454c:	mov	x0, x20
  404550:	mov	x1, x19
  404554:	ldp	x20, x19, [sp, #16]
  404558:	ldp	x29, x30, [sp], #32
  40455c:	b	404440 <ferror@plt+0x2b80>
  404560:	sub	sp, sp, #0x120
  404564:	stp	x29, x30, [sp, #256]
  404568:	add	x29, sp, #0x100
  40456c:	add	x9, sp, #0x80
  404570:	mov	x10, sp
  404574:	mov	x11, #0xffffffffffffffd0    	// #-48
  404578:	add	x8, x29, #0x20
  40457c:	movk	x11, #0xff80, lsl #32
  404580:	add	x9, x9, #0x30
  404584:	add	x10, x10, #0x80
  404588:	stp	x8, x9, [x29, #-32]
  40458c:	stp	x10, x11, [x29, #-16]
  404590:	stp	q1, q2, [sp, #16]
  404594:	str	q0, [sp]
  404598:	ldp	q0, q1, [x29, #-32]
  40459c:	stp	x28, x19, [sp, #272]
  4045a0:	mov	x19, x0
  4045a4:	stp	x2, x3, [sp, #128]
  4045a8:	sub	x0, x29, #0x28
  4045ac:	sub	x2, x29, #0x50
  4045b0:	stp	x4, x5, [sp, #144]
  4045b4:	stp	x6, x7, [sp, #160]
  4045b8:	stp	q3, q4, [sp, #48]
  4045bc:	stp	q5, q6, [sp, #80]
  4045c0:	str	q7, [sp, #112]
  4045c4:	stp	q0, q1, [x29, #-80]
  4045c8:	bl	401750 <vasprintf@plt>
  4045cc:	tbnz	w0, #31, 4045f4 <ferror@plt+0x2d34>
  4045d0:	ldur	x1, [x29, #-40]
  4045d4:	mov	w2, w0
  4045d8:	mov	x0, x19
  4045dc:	bl	404440 <ferror@plt+0x2b80>
  4045e0:	ldur	x8, [x29, #-40]
  4045e4:	mov	x19, x0
  4045e8:	mov	x0, x8
  4045ec:	bl	401730 <free@plt>
  4045f0:	b	4045f8 <ferror@plt+0x2d38>
  4045f4:	mov	x19, xzr
  4045f8:	mov	x0, x19
  4045fc:	ldp	x28, x19, [sp, #272]
  404600:	ldp	x29, x30, [sp, #256]
  404604:	add	sp, sp, #0x120
  404608:	ret
  40460c:	stp	x29, x30, [sp, #-80]!
  404610:	stp	x24, x23, [sp, #32]
  404614:	stp	x22, x21, [sp, #48]
  404618:	stp	x20, x19, [sp, #64]
  40461c:	ldr	x19, [x0]
  404620:	str	x25, [sp, #16]
  404624:	mov	x29, sp
  404628:	ldrb	w8, [x19]
  40462c:	cbz	w8, 40472c <ferror@plt+0x2e6c>
  404630:	mov	x20, x0
  404634:	mov	x22, x1
  404638:	mov	x0, x19
  40463c:	mov	x1, x2
  404640:	mov	w23, w3
  404644:	mov	x21, x2
  404648:	bl	401770 <strspn@plt>
  40464c:	add	x19, x19, x0
  404650:	ldrb	w25, [x19]
  404654:	cbz	x25, 404728 <ferror@plt+0x2e68>
  404658:	cbz	w23, 4046dc <ferror@plt+0x2e1c>
  40465c:	cmp	w25, #0x3f
  404660:	b.hi	4046f8 <ferror@plt+0x2e38>  // b.pmore
  404664:	mov	w8, #0x1                   	// #1
  404668:	mov	x9, #0x1                   	// #1
  40466c:	lsl	x8, x8, x25
  404670:	movk	x9, #0x84, lsl #32
  404674:	and	x8, x8, x9
  404678:	cbz	x8, 4046f8 <ferror@plt+0x2e38>
  40467c:	add	x23, x19, #0x1
  404680:	add	x1, x29, #0x1c
  404684:	mov	x0, x23
  404688:	strb	w25, [x29, #28]
  40468c:	strb	wzr, [x29, #29]
  404690:	bl	40474c <ferror@plt+0x2e8c>
  404694:	str	x0, [x22]
  404698:	add	x8, x0, x19
  40469c:	ldrb	w8, [x8, #1]
  4046a0:	cbz	w8, 404728 <ferror@plt+0x2e68>
  4046a4:	cmp	w8, w25
  4046a8:	b.ne	404728 <ferror@plt+0x2e68>  // b.any
  4046ac:	add	x8, x0, x19
  4046b0:	ldrsb	w1, [x8, #2]
  4046b4:	mov	x24, x0
  4046b8:	cbz	w1, 4046c8 <ferror@plt+0x2e08>
  4046bc:	mov	x0, x21
  4046c0:	bl	401780 <strchr@plt>
  4046c4:	cbz	x0, 404728 <ferror@plt+0x2e68>
  4046c8:	add	x8, x19, x24
  4046cc:	add	x8, x8, #0x2
  4046d0:	str	x8, [x20]
  4046d4:	mov	x19, x23
  4046d8:	b	404730 <ferror@plt+0x2e70>
  4046dc:	mov	x0, x19
  4046e0:	mov	x1, x21
  4046e4:	bl	401840 <strcspn@plt>
  4046e8:	add	x8, x19, x0
  4046ec:	str	x0, [x22]
  4046f0:	str	x8, [x20]
  4046f4:	b	404730 <ferror@plt+0x2e70>
  4046f8:	mov	x0, x19
  4046fc:	mov	x1, x21
  404700:	bl	40474c <ferror@plt+0x2e8c>
  404704:	str	x0, [x22]
  404708:	add	x22, x19, x0
  40470c:	ldrsb	w1, [x22]
  404710:	cbz	w1, 404720 <ferror@plt+0x2e60>
  404714:	mov	x0, x21
  404718:	bl	401780 <strchr@plt>
  40471c:	cbz	x0, 404728 <ferror@plt+0x2e68>
  404720:	str	x22, [x20]
  404724:	b	404730 <ferror@plt+0x2e70>
  404728:	str	x19, [x20]
  40472c:	mov	x19, xzr
  404730:	mov	x0, x19
  404734:	ldp	x20, x19, [sp, #64]
  404738:	ldp	x22, x21, [sp, #48]
  40473c:	ldp	x24, x23, [sp, #32]
  404740:	ldr	x25, [sp, #16]
  404744:	ldp	x29, x30, [sp], #80
  404748:	ret
  40474c:	stp	x29, x30, [sp, #-48]!
  404750:	stp	x20, x19, [sp, #32]
  404754:	ldrb	w9, [x0]
  404758:	str	x21, [sp, #16]
  40475c:	mov	x29, sp
  404760:	cbz	w9, 4047bc <ferror@plt+0x2efc>
  404764:	mov	x19, x1
  404768:	mov	x21, xzr
  40476c:	mov	w8, wzr
  404770:	add	x20, x0, #0x1
  404774:	cbz	w8, 40478c <ferror@plt+0x2ecc>
  404778:	mov	w8, wzr
  40477c:	ldrb	w9, [x20, x21]
  404780:	add	x21, x21, #0x1
  404784:	cbnz	w9, 404774 <ferror@plt+0x2eb4>
  404788:	b	4047b8 <ferror@plt+0x2ef8>
  40478c:	and	w8, w9, #0xff
  404790:	cmp	w8, #0x5c
  404794:	b.ne	4047a0 <ferror@plt+0x2ee0>  // b.any
  404798:	mov	w8, #0x1                   	// #1
  40479c:	b	40477c <ferror@plt+0x2ebc>
  4047a0:	sxtb	w1, w9
  4047a4:	mov	x0, x19
  4047a8:	bl	401780 <strchr@plt>
  4047ac:	cbz	x0, 404778 <ferror@plt+0x2eb8>
  4047b0:	mov	w8, wzr
  4047b4:	b	4047c4 <ferror@plt+0x2f04>
  4047b8:	b	4047c4 <ferror@plt+0x2f04>
  4047bc:	mov	w8, wzr
  4047c0:	mov	w21, wzr
  4047c4:	sub	w8, w21, w8
  4047c8:	ldp	x20, x19, [sp, #32]
  4047cc:	ldr	x21, [sp, #16]
  4047d0:	sxtw	x0, w8
  4047d4:	ldp	x29, x30, [sp], #48
  4047d8:	ret
  4047dc:	stp	x29, x30, [sp, #-32]!
  4047e0:	str	x19, [sp, #16]
  4047e4:	mov	x19, x0
  4047e8:	mov	x29, sp
  4047ec:	mov	x0, x19
  4047f0:	bl	401640 <fgetc@plt>
  4047f4:	cmp	w0, #0xa
  4047f8:	b.eq	40480c <ferror@plt+0x2f4c>  // b.none
  4047fc:	cmn	w0, #0x1
  404800:	b.ne	4047ec <ferror@plt+0x2f2c>  // b.any
  404804:	mov	w0, #0x1                   	// #1
  404808:	b	404810 <ferror@plt+0x2f50>
  40480c:	mov	w0, wzr
  404810:	ldr	x19, [sp, #16]
  404814:	ldp	x29, x30, [sp], #32
  404818:	ret
  40481c:	nop
  404820:	stp	x29, x30, [sp, #-64]!
  404824:	mov	x29, sp
  404828:	stp	x19, x20, [sp, #16]
  40482c:	adrp	x20, 415000 <ferror@plt+0x13740>
  404830:	add	x20, x20, #0xdf0
  404834:	stp	x21, x22, [sp, #32]
  404838:	adrp	x21, 415000 <ferror@plt+0x13740>
  40483c:	add	x21, x21, #0xde8
  404840:	sub	x20, x20, x21
  404844:	mov	w22, w0
  404848:	stp	x23, x24, [sp, #48]
  40484c:	mov	x23, x1
  404850:	mov	x24, x2
  404854:	bl	4014b0 <memcpy@plt-0x40>
  404858:	cmp	xzr, x20, asr #3
  40485c:	b.eq	404888 <ferror@plt+0x2fc8>  // b.none
  404860:	asr	x20, x20, #3
  404864:	mov	x19, #0x0                   	// #0
  404868:	ldr	x3, [x21, x19, lsl #3]
  40486c:	mov	x2, x24
  404870:	add	x19, x19, #0x1
  404874:	mov	x1, x23
  404878:	mov	w0, w22
  40487c:	blr	x3
  404880:	cmp	x20, x19
  404884:	b.ne	404868 <ferror@plt+0x2fa8>  // b.any
  404888:	ldp	x19, x20, [sp, #16]
  40488c:	ldp	x21, x22, [sp, #32]
  404890:	ldp	x23, x24, [sp, #48]
  404894:	ldp	x29, x30, [sp], #64
  404898:	ret
  40489c:	nop
  4048a0:	ret
  4048a4:	nop
  4048a8:	adrp	x2, 416000 <ferror@plt+0x14740>
  4048ac:	mov	x1, #0x0                   	// #0
  4048b0:	ldr	x2, [x2, #504]
  4048b4:	b	401590 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004048b8 <.fini>:
  4048b8:	stp	x29, x30, [sp, #-16]!
  4048bc:	mov	x29, sp
  4048c0:	ldp	x29, x30, [sp], #16
  4048c4:	ret
