$date
	Fri Feb 18 05:48:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module mux_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s0 $end
$scope module DUT $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 % inv_s0 $end
$var wire 1 ! out $end
$var wire 1 $ s0 $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
x#
x"
x!
$end
#1000
0!
0'
1%
0&
0#
0"
0$
#2000
1!
1'
1#
#3000
0!
0'
0#
1"
#4000
1!
1'
1#
#5000
0!
0'
0%
0#
0"
1$
#6000
1#
#7000
1!
1&
0#
1"
#8000
1#
