--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1418 paths analyzed, 597 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.829ns.
--------------------------------------------------------------------------------

Paths for end point Inst_serial_master_fifo/serial_tx/tx_buffer_n (SLICE_X32Y41.C3), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Destination:          Inst_serial_master_fifo/serial_tx/tx_buffer_n (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.778ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.278 - 0.294)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram to Inst_serial_master_fifo/serial_tx/tx_buffer_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y20.DOADO1   Trcko_DOA             1.850   Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    SLICE_X33Y41.A3      net (fanout=1)        1.014   Inst_serial_master_fifo/serial_tx/dout<1>
    SLICE_X33Y41.A       Tilo                  0.259   Inst_serial_master_fifo/serial_tx/Mmux_bit_pos[2]_dout[7]_Mux_5_o_4
                                                       Inst_serial_master_fifo/serial_tx/Mmux_bit_pos[2]_dout[7]_Mux_5_o_4
    SLICE_X32Y41.C3      net (fanout=1)        0.314   Inst_serial_master_fifo/serial_tx/Mmux_bit_pos[2]_dout[7]_Mux_5_o_4
    SLICE_X32Y41.CLK     Tas                   0.341   Inst_serial_master_fifo/serial_tx/tx_buffer_n
                                                       Inst_serial_master_fifo/serial_tx/state[1]_GND_8_o_Mux_17_o1
                                                       Inst_serial_master_fifo/serial_tx/tx_buffer_n
    -------------------------------------------------  ---------------------------
    Total                                      3.778ns (2.450ns logic, 1.328ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Destination:          Inst_serial_master_fifo/serial_tx/tx_buffer_n (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.550ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.278 - 0.294)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram to Inst_serial_master_fifo/serial_tx/tx_buffer_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y20.DOADO9   Trcko_DOA             1.850   Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    SLICE_X33Y41.A2      net (fanout=1)        0.786   Inst_serial_master_fifo/serial_tx/dout<3>
    SLICE_X33Y41.A       Tilo                  0.259   Inst_serial_master_fifo/serial_tx/Mmux_bit_pos[2]_dout[7]_Mux_5_o_4
                                                       Inst_serial_master_fifo/serial_tx/Mmux_bit_pos[2]_dout[7]_Mux_5_o_4
    SLICE_X32Y41.C3      net (fanout=1)        0.314   Inst_serial_master_fifo/serial_tx/Mmux_bit_pos[2]_dout[7]_Mux_5_o_4
    SLICE_X32Y41.CLK     Tas                   0.341   Inst_serial_master_fifo/serial_tx/tx_buffer_n
                                                       Inst_serial_master_fifo/serial_tx/state[1]_GND_8_o_Mux_17_o1
                                                       Inst_serial_master_fifo/serial_tx/tx_buffer_n
    -------------------------------------------------  ---------------------------
    Total                                      3.550ns (2.450ns logic, 1.100ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Destination:          Inst_serial_master_fifo/serial_tx/tx_buffer_n (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.300ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.278 - 0.294)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram to Inst_serial_master_fifo/serial_tx/tx_buffer_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y20.DOADO8   Trcko_DOA             1.850   Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    SLICE_X33Y41.A5      net (fanout=1)        0.536   Inst_serial_master_fifo/serial_tx/dout<2>
    SLICE_X33Y41.A       Tilo                  0.259   Inst_serial_master_fifo/serial_tx/Mmux_bit_pos[2]_dout[7]_Mux_5_o_4
                                                       Inst_serial_master_fifo/serial_tx/Mmux_bit_pos[2]_dout[7]_Mux_5_o_4
    SLICE_X32Y41.C3      net (fanout=1)        0.314   Inst_serial_master_fifo/serial_tx/Mmux_bit_pos[2]_dout[7]_Mux_5_o_4
    SLICE_X32Y41.CLK     Tas                   0.341   Inst_serial_master_fifo/serial_tx/tx_buffer_n
                                                       Inst_serial_master_fifo/serial_tx/state[1]_GND_8_o_Mux_17_o1
                                                       Inst_serial_master_fifo/serial_tx/tx_buffer_n
    -------------------------------------------------  ---------------------------
    Total                                      3.300ns (2.450ns logic, 0.850ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_serial_master_fifo/serial_rx/rx_data_buffer_0 (SLICE_X28Y21.CE), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_serial_master_fifo/serial_rx/rx_counter_3 (FF)
  Destination:          Inst_serial_master_fifo/serial_rx/rx_data_buffer_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.776ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.265 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_serial_master_fifo/serial_rx/rx_counter_3 to Inst_serial_master_fifo/serial_rx/rx_data_buffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y26.CQ      Tcko                  0.408   Inst_serial_master_fifo/serial_rx/rx_counter<4>
                                                       Inst_serial_master_fifo/serial_rx/rx_counter_3
    SLICE_X24Y24.D2      net (fanout=7)        0.796   Inst_serial_master_fifo/serial_rx/rx_counter<3>
    SLICE_X24Y24.D       Tilo                  0.205   N12
                                                       Inst_serial_master_fifo/serial_rx/rx_counter[9]_GND_6_o_equal_9_o<9>_SW0
    SLICE_X24Y24.C6      net (fanout=1)        0.118   N12
    SLICE_X24Y24.C       Tilo                  0.205   N12
                                                       Inst_serial_master_fifo/serial_rx/rx_counter[9]_GND_6_o_equal_9_o<9>
    SLICE_X24Y24.A1      net (fanout=4)        0.465   Inst_serial_master_fifo/serial_rx/rx_counter[9]_GND_6_o_equal_9_o
    SLICE_X24Y24.A       Tilo                  0.205   N12
                                                       Inst_serial_master_fifo/serial_rx/_n0126_inv1
    SLICE_X28Y21.CE      net (fanout=2)        1.039   Inst_serial_master_fifo/serial_rx/_n0126_inv
    SLICE_X28Y21.CLK     Tceck                 0.335   Inst_serial_master_fifo/serial_rx/rx_data_buffer<3>
                                                       Inst_serial_master_fifo/serial_rx/rx_data_buffer_0
    -------------------------------------------------  ---------------------------
    Total                                      3.776ns (1.358ns logic, 2.418ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_serial_master_fifo/serial_rx/rx_buffer_n (FF)
  Destination:          Inst_serial_master_fifo/serial_rx/rx_data_buffer_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.726ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.265 - 0.307)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_serial_master_fifo/serial_rx/rx_buffer_n to Inst_serial_master_fifo/serial_rx/rx_data_buffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y17.AQ      Tcko                  0.391   Inst_serial_master_fifo/serial_rx/rx_buffer_n
                                                       Inst_serial_master_fifo/serial_rx/rx_buffer_n
    SLICE_X24Y24.A3      net (fanout=14)       1.756   Inst_serial_master_fifo/serial_rx/rx_buffer_n
    SLICE_X24Y24.A       Tilo                  0.205   N12
                                                       Inst_serial_master_fifo/serial_rx/_n0126_inv1
    SLICE_X28Y21.CE      net (fanout=2)        1.039   Inst_serial_master_fifo/serial_rx/_n0126_inv
    SLICE_X28Y21.CLK     Tceck                 0.335   Inst_serial_master_fifo/serial_rx/rx_data_buffer<3>
                                                       Inst_serial_master_fifo/serial_rx/rx_data_buffer_0
    -------------------------------------------------  ---------------------------
    Total                                      3.726ns (0.931ns logic, 2.795ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_serial_master_fifo/serial_rx/rx_counter_0 (FF)
  Destination:          Inst_serial_master_fifo/serial_rx/rx_data_buffer_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.742ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.265 - 0.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_serial_master_fifo/serial_rx/rx_counter_0 to Inst_serial_master_fifo/serial_rx/rx_data_buffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y24.AMUX    Tshcko                0.488   Inst_serial_master_fifo/serial_rx/rx_state_FSM_FFd1_1
                                                       Inst_serial_master_fifo/serial_rx/rx_counter_0
    SLICE_X24Y24.D1      net (fanout=11)       0.682   Inst_serial_master_fifo/serial_rx/rx_counter<0>
    SLICE_X24Y24.D       Tilo                  0.205   N12
                                                       Inst_serial_master_fifo/serial_rx/rx_counter[9]_GND_6_o_equal_9_o<9>_SW0
    SLICE_X24Y24.C6      net (fanout=1)        0.118   N12
    SLICE_X24Y24.C       Tilo                  0.205   N12
                                                       Inst_serial_master_fifo/serial_rx/rx_counter[9]_GND_6_o_equal_9_o<9>
    SLICE_X24Y24.A1      net (fanout=4)        0.465   Inst_serial_master_fifo/serial_rx/rx_counter[9]_GND_6_o_equal_9_o
    SLICE_X24Y24.A       Tilo                  0.205   N12
                                                       Inst_serial_master_fifo/serial_rx/_n0126_inv1
    SLICE_X28Y21.CE      net (fanout=2)        1.039   Inst_serial_master_fifo/serial_rx/_n0126_inv
    SLICE_X28Y21.CLK     Tceck                 0.335   Inst_serial_master_fifo/serial_rx/rx_data_buffer<3>
                                                       Inst_serial_master_fifo/serial_rx/rx_data_buffer_0
    -------------------------------------------------  ---------------------------
    Total                                      3.742ns (1.438ns logic, 2.304ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_serial_master_fifo/serial_rx/rx_bit_pos_1 (SLICE_X28Y24.B1), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_serial_master_fifo/serial_rx/rx_state_FSM_FFd1_1 (FF)
  Destination:          Inst_serial_master_fifo/serial_rx/rx_bit_pos_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.751ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.260 - 0.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_serial_master_fifo/serial_rx/rx_state_FSM_FFd1_1 to Inst_serial_master_fifo/serial_rx/rx_bit_pos_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y24.AQ      Tcko                  0.447   Inst_serial_master_fifo/serial_rx/rx_state_FSM_FFd1_1
                                                       Inst_serial_master_fifo/serial_rx/rx_state_FSM_FFd1_1
    SLICE_X27Y24.A2      net (fanout=1)        0.605   Inst_serial_master_fifo/serial_rx/rx_state_FSM_FFd1_1
    SLICE_X27Y24.A       Tilo                  0.259   Inst_serial_master_fifo/serial_rx/rx_state_FSM_FFd2
                                                       Inst_serial_master_fifo/serial_rx/_n0111_inv1_SW1
    SLICE_X25Y25.C3      net (fanout=1)        0.500   N24
    SLICE_X25Y25.C       Tilo                  0.259   Inst_serial_master_fifo/serial_rx/_n0147_inv2
                                                       Inst_serial_master_fifo/serial_rx/_n0147_inv21
    SLICE_X28Y24.D4      net (fanout=3)        0.671   Inst_serial_master_fifo/serial_rx/_n0147_inv2
    SLICE_X28Y24.D       Tilo                  0.205   Inst_serial_master_fifo/serial_rx/rx_bit_pos<2>
                                                       Inst_serial_master_fifo/serial_rx/_n0147_inv
    SLICE_X28Y24.B1      net (fanout=3)        0.464   Inst_serial_master_fifo/serial_rx/_n0147_inv
    SLICE_X28Y24.CLK     Tas                   0.341   Inst_serial_master_fifo/serial_rx/rx_bit_pos<2>
                                                       Inst_serial_master_fifo/serial_rx/rx_bit_pos_1_rstpot
                                                       Inst_serial_master_fifo/serial_rx/rx_bit_pos_1
    -------------------------------------------------  ---------------------------
    Total                                      3.751ns (1.511ns logic, 2.240ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_serial_master_fifo/serial_rx/rx_counter_5 (FF)
  Destination:          Inst_serial_master_fifo/serial_rx/rx_bit_pos_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.676ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.260 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_serial_master_fifo/serial_rx/rx_counter_5 to Inst_serial_master_fifo/serial_rx/rx_bit_pos_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y26.AQ      Tcko                  0.391   Inst_serial_master_fifo/serial_rx/rx_counter<7>
                                                       Inst_serial_master_fifo/serial_rx/rx_counter_5
    SLICE_X27Y24.A5      net (fanout=6)        0.586   Inst_serial_master_fifo/serial_rx/rx_counter<5>
    SLICE_X27Y24.A       Tilo                  0.259   Inst_serial_master_fifo/serial_rx/rx_state_FSM_FFd2
                                                       Inst_serial_master_fifo/serial_rx/_n0111_inv1_SW1
    SLICE_X25Y25.C3      net (fanout=1)        0.500   N24
    SLICE_X25Y25.C       Tilo                  0.259   Inst_serial_master_fifo/serial_rx/_n0147_inv2
                                                       Inst_serial_master_fifo/serial_rx/_n0147_inv21
    SLICE_X28Y24.D4      net (fanout=3)        0.671   Inst_serial_master_fifo/serial_rx/_n0147_inv2
    SLICE_X28Y24.D       Tilo                  0.205   Inst_serial_master_fifo/serial_rx/rx_bit_pos<2>
                                                       Inst_serial_master_fifo/serial_rx/_n0147_inv
    SLICE_X28Y24.B1      net (fanout=3)        0.464   Inst_serial_master_fifo/serial_rx/_n0147_inv
    SLICE_X28Y24.CLK     Tas                   0.341   Inst_serial_master_fifo/serial_rx/rx_bit_pos<2>
                                                       Inst_serial_master_fifo/serial_rx/rx_bit_pos_1_rstpot
                                                       Inst_serial_master_fifo/serial_rx/rx_bit_pos_1
    -------------------------------------------------  ---------------------------
    Total                                      3.676ns (1.455ns logic, 2.221ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_serial_master_fifo/serial_rx/rx_counter_4 (FF)
  Destination:          Inst_serial_master_fifo/serial_rx/rx_bit_pos_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.630ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.260 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_serial_master_fifo/serial_rx/rx_counter_4 to Inst_serial_master_fifo/serial_rx/rx_bit_pos_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y26.DQ      Tcko                  0.408   Inst_serial_master_fifo/serial_rx/rx_counter<4>
                                                       Inst_serial_master_fifo/serial_rx/rx_counter_4
    SLICE_X27Y24.A6      net (fanout=7)        0.523   Inst_serial_master_fifo/serial_rx/rx_counter<4>
    SLICE_X27Y24.A       Tilo                  0.259   Inst_serial_master_fifo/serial_rx/rx_state_FSM_FFd2
                                                       Inst_serial_master_fifo/serial_rx/_n0111_inv1_SW1
    SLICE_X25Y25.C3      net (fanout=1)        0.500   N24
    SLICE_X25Y25.C       Tilo                  0.259   Inst_serial_master_fifo/serial_rx/_n0147_inv2
                                                       Inst_serial_master_fifo/serial_rx/_n0147_inv21
    SLICE_X28Y24.D4      net (fanout=3)        0.671   Inst_serial_master_fifo/serial_rx/_n0147_inv2
    SLICE_X28Y24.D       Tilo                  0.205   Inst_serial_master_fifo/serial_rx/rx_bit_pos<2>
                                                       Inst_serial_master_fifo/serial_rx/_n0147_inv
    SLICE_X28Y24.B1      net (fanout=3)        0.464   Inst_serial_master_fifo/serial_rx/_n0147_inv
    SLICE_X28Y24.CLK     Tas                   0.341   Inst_serial_master_fifo/serial_rx/rx_bit_pos<2>
                                                       Inst_serial_master_fifo/serial_rx/rx_bit_pos_1_rstpot
                                                       Inst_serial_master_fifo/serial_rx/rx_bit_pos_1
    -------------------------------------------------  ---------------------------
    Total                                      3.630ns (1.472ns logic, 2.158ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (SLICE_X26Y40.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y40.CQ      Tcko                  0.198   Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X26Y40.DX      net (fanout=1)        0.158   Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
    SLICE_X26Y40.CLK     Tckdi       (-Th)    -0.041   Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.239ns logic, 0.158ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_serial_master_fifo/serial_rx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (SLICE_X25Y17.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_serial_master_fifo/serial_rx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Destination:          Inst_serial_master_fifo/serial_rx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_serial_master_fifo/serial_rx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 to Inst_serial_master_fifo/serial_rx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y17.CQ      Tcko                  0.198   Inst_serial_master_fifo/serial_rx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       Inst_serial_master_fifo/serial_rx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    SLICE_X25Y17.C5      net (fanout=1)        0.051   Inst_serial_master_fifo/serial_rx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>
    SLICE_X25Y17.CLK     Tah         (-Th)    -0.155   Inst_serial_master_fifo/serial_rx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       Inst_serial_master_fifo/serial_rx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>_rt
                                                       Inst_serial_master_fifo/serial_rx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.353ns logic, 0.051ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 (SLICE_X30Y40.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 (FF)
  Destination:          Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 to Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y40.AQ      Tcko                  0.234   Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0
    SLICE_X30Y40.AX      net (fanout=4)        0.130   Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
    SLICE_X30Y40.CLK     Tckdi       (-Th)    -0.041   Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.275ns logic, 0.130ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Inst_serial_master_fifo/serial_rx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: Inst_serial_master_fifo/serial_rx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y8.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Inst_serial_master_fifo/serial_rx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: Inst_serial_master_fifo/serial_rx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y8.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: Inst_serial_master_fifo/serial_tx/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y20.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.829|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1418 paths, 0 nets, and 698 connections

Design statistics:
   Minimum period:   3.829ns{1}   (Maximum frequency: 261.165MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov  2 13:05:00 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 402 MB



