JDF B
// Created by Version 2.0 
PROJECT CPLDzero
DESIGN cpldzero Normal
DEVKIT ispLSI1016EA-125LJ44
ENTRY ABEL/Schematic
MODULE cpldzero.abl
MODSTYLE CPLDzero Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE CPLDzero
