
*** Running vivado
    with args -log base_mb_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source base_mb_wrapper.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source base_mb_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mloui/Documents/roic-ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxV/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 363.047 ; gain = 79.996
Command: link_design -top base_mb_wrapper -part xcku040-ffva1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_0_0/base_mb_adc_core_0_0.dcp' for cell 'base_mb_i/adc_core_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_1_0/base_mb_adc_core_1_0.dcp' for cell 'base_mb_i/adc_core_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_2_0/base_mb_adc_core_2_0.dcp' for cell 'base_mb_i/adc_core_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_3_0/base_mb_adc_core_3_0.dcp' for cell 'base_mb_i/adc_core_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0.dcp' for cell 'base_mb_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.dcp' for cell 'base_mb_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_mdm_1_0/base_mb_mdm_1_0.dcp' for cell 'base_mb_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_microblaze_0_0/base_mb_microblaze_0_0.dcp' for cell 'base_mb_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_pwmcore_0_0/base_mb_pwmcore_0_0.dcp' for cell 'base_mb_i/pwmcore_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_roic_interface_driver_0_0/base_mb_roic_interface_driver_0_0.dcp' for cell 'base_mb_i/roic_interface_driver_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0.dcp' for cell 'base_mb_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_xbar_0/base_mb_xbar_0.dcp' for cell 'base_mb_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_dlmb_bram_if_cntlr_0/base_mb_dlmb_bram_if_cntlr_0.dcp' for cell 'base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_dlmb_v10_0/base_mb_dlmb_v10_0.dcp' for cell 'base_mb_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_ilmb_bram_if_cntlr_0/base_mb_ilmb_bram_if_cntlr_0.dcp' for cell 'base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_ilmb_v10_0/base_mb_ilmb_v10_0.dcp' for cell 'base_mb_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_lmb_bram_0/base_mb_lmb_bram_0.dcp' for cell 'base_mb_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 387 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_microblaze_0_0/base_mb_microblaze_0_0.xdc] for cell 'base_mb_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_microblaze_0_0/base_mb_microblaze_0_0.xdc] for cell 'base_mb_i/microblaze_0/U0'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_mdm_1_0/base_mb_mdm_1_0.xdc] for cell 'base_mb_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_mdm_1_0/base_mb_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1326.641 ; gain = 348.367
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_mdm_1_0/base_mb_mdm_1_0.xdc] for cell 'base_mb_i/mdm_1/U0'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0_board.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0_board.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0_board.xdc] for cell 'base_mb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0_board.xdc] for cell 'base_mb_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0.xdc] for cell 'base_mb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0.xdc] for cell 'base_mb_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_dlmb_v10_0/base_mb_dlmb_v10_0.xdc] for cell 'base_mb_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_dlmb_v10_0/base_mb_dlmb_v10_0.xdc] for cell 'base_mb_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_ilmb_v10_0/base_mb_ilmb_v10_0.xdc] for cell 'base_mb_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_ilmb_v10_0/base_mb_ilmb_v10_0.xdc] for cell 'base_mb_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_0_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_0_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_0_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_0_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_0_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_0_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_0_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_0_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_1_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_1_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_1_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_1_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_1_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_1_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_1_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_1_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_2_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_2_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_2_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_2_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_2_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_2_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_2_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_2_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_3_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_3_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_3_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_3_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_3_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_3_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_3_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_3_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0.xdc] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/constrs_2/new/contrs_roic.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_out3_0'. [C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/constrs_2/new/contrs_roic.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/constrs_2/new/contrs_roic.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/constrs_2/new/contrs_roic.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_0_0/base_mb_adc_core_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_1_0/base_mb_adc_core_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_2_0/base_mb_adc_core_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_3_0/base_mb_adc_core_3_0.dcp'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_0_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_0_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_0_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_0_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_0_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_0_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_0_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_0_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_1_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_1_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_1_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_1_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_1_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_1_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_1_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_1_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_2_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_2_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_2_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_2_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_2_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_2_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_2_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_2_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_3_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_3_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_3_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_3_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_3_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_3_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_3_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_adc_core_3_0/src/axis_data_fifo_0_2/axis_data_fifo_0/axis_data_fifo_0_clocks.xdc] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/XilinxV/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Generating merged BMM file for the design top 'base_mb_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 159 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 62 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

58 Infos, 20 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1328.461 ; gain = 965.414
zip_exception: Failed to open zip archive C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create filesCommand: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1328.461 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 13 inverter(s) to 1357 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b976fbd2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1328.461 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 110 cells and removed 182 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 173c34b5d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1328.461 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 64 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 216841cd0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1328.461 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 1071 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 216841cd0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1328.461 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 216841cd0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1328.461 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1328.461 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 23c54531b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1328.461 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.238 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 17ed91c47

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 2856.203 ; gain = 0.000
Ending Power Optimization Task | Checksum: 17ed91c47

Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 2856.203 ; gain = 1527.742
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 20 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:54 . Memory (MB): peak = 2856.203 ; gain = 1527.742
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.107 . Memory (MB): peak = 2856.203 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file base_mb_wrapper_drc_opted.rpt -pb base_mb_wrapper_drc_opted.pb -rpx base_mb_wrapper_drc_opted.rpx
Command: report_drc -file base_mb_wrapper_drc_opted.rpt -pb base_mb_wrapper_drc_opted.pb -rpx base_mb_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2856.203 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 140b684d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2856.203 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9ee86604

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 115fd5a44

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 115fd5a44

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.203 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 115fd5a44

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: fedcaa30

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fedcaa30

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e62678f7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 154421559

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 248129461

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1903f5f38

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 19ac2d282

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 23ffaaced

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 1df0331ac

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 13dcb919a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 19eb82a0e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 19eb82a0e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2856.203 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 19eb82a0e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1861b2981

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-35] Processed net base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0], inserted BUFG to drive 1291 loads.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 1 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 278015c3c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2856.203 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.479. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 24515a839

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2856.203 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 24515a839

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24515a839

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 32f15f5c3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 38a6d9b8e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2856.203 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 38a6d9b8e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2856.203 ; gain = 0.000
Ending Placer Task | Checksum: 2cb15d789

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2856.203 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 20 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2856.203 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.589 . Memory (MB): peak = 2856.203 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file base_mb_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 2856.203 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file base_mb_wrapper_utilization_placed.rpt -pb base_mb_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 2856.203 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file base_mb_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2856.203 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e54658fa ConstDB: 0 ShapeSum: fbcf3105 RouteDB: ea004d8a

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1955d7a1e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 2856.203 ; gain = 0.000
Post Restoration Checksum: NetGraph: 21d0f79c NumContArr: 37dc1b8f Constraints: b2a46b46 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10c517e71

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10c517e71

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10c517e71

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1e0b1dca4

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2fce5b69c

Time (s): cpu = 00:01:01 ; elapsed = 00:00:43 . Memory (MB): peak = 2856.203 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.626  | TNS=0.000  | WHS=-0.478 | THS=-37.375|

Phase 2 Router Initialization | Checksum: 26b5855cf

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fc0d3fb5

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 885
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.903  | TNS=0.000  | WHS=-0.888 | THS=-104.147|

Phase 4.1 Global Iteration 0 | Checksum: 2293aab42

Time (s): cpu = 00:01:15 ; elapsed = 00:00:51 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.903  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2092ac5b9

Time (s): cpu = 00:01:16 ; elapsed = 00:00:52 . Memory (MB): peak = 2856.203 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 2092ac5b9

Time (s): cpu = 00:01:16 ; elapsed = 00:00:52 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1bc5186d5

Time (s): cpu = 00:01:18 ; elapsed = 00:00:53 . Memory (MB): peak = 2856.203 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.903  | TNS=0.000  | WHS=-0.079 | THS=-0.216 |

Phase 5.1 Delay CleanUp | Checksum: 1bc5186d5

Time (s): cpu = 00:01:18 ; elapsed = 00:00:53 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bc5186d5

Time (s): cpu = 00:01:18 ; elapsed = 00:00:53 . Memory (MB): peak = 2856.203 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1bc5186d5

Time (s): cpu = 00:01:18 ; elapsed = 00:00:53 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1da986cb2

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 2856.203 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.903  | TNS=0.000  | WHS=-0.079 | THS=-0.216 |

Phase 6.1 Hold Fix Iter | Checksum: 267d3273d

Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.903  | TNS=0.000  | WHS=-0.079 | THS=-0.216 |

Phase 6.2 Additional Hold Fix | Checksum: 2a585429a

Time (s): cpu = 00:01:22 ; elapsed = 00:00:56 . Memory (MB): peak = 2856.203 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 218821dbd

Time (s): cpu = 00:01:22 ; elapsed = 00:00:56 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.237147 %
  Global Horizontal Routing Utilization  = 0.27856 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 198c0c67b

Time (s): cpu = 00:01:23 ; elapsed = 00:00:57 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 198c0c67b

Time (s): cpu = 00:01:23 ; elapsed = 00:00:57 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 198c0c67b

Time (s): cpu = 00:01:24 ; elapsed = 00:00:58 . Memory (MB): peak = 2856.203 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 176551d29

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 2856.203 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.903  | TNS=0.000  | WHS=-0.079 | THS=-0.216 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 176551d29

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 2856.203 ; gain = 0.000
WARNING: [Route 35-419] Router was unable to fix hold violation on pin base_mb_i/roic_interface_driver_0/U0/sig/roic_clk_edge_reg/D driven by global clock buffer BUFGCE_X0Y32.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin base_mb_i/roic_interface_driver_0/U0/roic_clk_hist_reg/D driven by global clock buffer BUFGCE_X0Y32.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin base_mb_i/roic_interface_driver_0/U0/new_data_i_1/I2 driven by global clock buffer BUFGCE_X0Y32.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin base_mb_i/roic_interface_driver_0/U0/new_data_trig_i_1/I3 driven by global clock buffer BUFGCE_X0Y32.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-458] Router was unable to fix hold violation on 1 pins that were part of dedicated connections. Router cannot add any routing detour to fix hold on dedicated connections. Such pins are:
	base_mb_i/clk_wiz_1/inst/clkout2_buf/I

Resolution: Run report_timing_summary to analyze the hold violations.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 2856.203 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 26 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:01 . Memory (MB): peak = 2856.203 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.752 . Memory (MB): peak = 2856.203 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file base_mb_wrapper_drc_routed.rpt -pb base_mb_wrapper_drc_routed.pb -rpx base_mb_wrapper_drc_routed.rpx
Command: report_drc -file base_mb_wrapper_drc_routed.rpt -pb base_mb_wrapper_drc_routed.pb -rpx base_mb_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file base_mb_wrapper_methodology_drc_routed.rpt -pb base_mb_wrapper_methodology_drc_routed.pb -rpx base_mb_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file base_mb_wrapper_methodology_drc_routed.rpt -pb base_mb_wrapper_methodology_drc_routed.pb -rpx base_mb_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.203 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file base_mb_wrapper_power_routed.rpt -pb base_mb_wrapper_power_summary_routed.pb -rpx base_mb_wrapper_power_routed.rpx
Command: report_power -file base_mb_wrapper_power_routed.rpt -pb base_mb_wrapper_power_summary_routed.pb -rpx base_mb_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
135 Infos, 27 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2856.203 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file base_mb_wrapper_route_status.rpt -pb base_mb_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file base_mb_wrapper_timing_summary_routed.rpt -rpx base_mb_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file base_mb_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file base_mb_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2856.203 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Aug  8 16:27:55 2018...

*** Running vivado
    with args -log base_mb_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source base_mb_wrapper.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source base_mb_wrapper.tcl -notrace
Command: open_checkpoint base_mb_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 232.953 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 318 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/.Xil/Vivado-10628-GSSLW17031962/dcp1/base_mb_wrapper_board.xdc]
Finished Parsing XDC File [C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/.Xil/Vivado-10628-GSSLW17031962/dcp1/base_mb_wrapper_board.xdc]
Parsing XDC File [C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/.Xil/Vivado-10628-GSSLW17031962/dcp1/base_mb_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_mdm_1_0/base_mb_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1258.035 ; gain = 346.375
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/.Xil/Vivado-10628-GSSLW17031962/dcp1/base_mb_wrapper_early.xdc]
Parsing XDC File [C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/.Xil/Vivado-10628-GSSLW17031962/dcp1/base_mb_wrapper.xdc]
Finished Parsing XDC File [C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/.Xil/Vivado-10628-GSSLW17031962/dcp1/base_mb_wrapper.xdc]
Parsing XDC File [C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/.Xil/Vivado-10628-GSSLW17031962/dcp1/base_mb_wrapper_late.xdc]
Finished Parsing XDC File [C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/.Xil/Vivado-10628-GSSLW17031962/dcp1/base_mb_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.691 . Memory (MB): peak = 1271.941 ; gain = 11.227
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.719 . Memory (MB): peak = 1272.902 ; gain = 12.188
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 103 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 6 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRLC16E => SRL16E: 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1272.902 ; gain = 1046.797
Command: write_bitstream -force base_mb_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxV/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC RTSTAT-10] No routable loads: 8 net(s) have no routable loads. The problem bus(es) and/or net(s) are base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, and base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ip/base_mb_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./base_mb_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Aug  8 16:30:08 2018. For additional details about this file, please refer to the WebTalk help file at C:/XilinxV/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:59 ; elapsed = 00:00:57 . Memory (MB): peak = 1894.160 ; gain = 621.258
INFO: [Common 17-206] Exiting Vivado at Wed Aug  8 16:30:09 2018...
