/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_upg_aux_intr2.h $
 * $brcm_Revision: Hydra_Software_Devel/3 $
 * $brcm_Date: 6/15/12 7:10p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jun 13 16:33:10 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7429/rdb/a0/bchp_upg_aux_intr2.h $
 * 
 * Hydra_Software_Devel/3   6/15/12 7:10p pntruong
 * SW7429-185: Resynced with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_UPG_AUX_INTR2_H__
#define BCHP_UPG_AUX_INTR2_H__

/***************************************************************************
 *UPG_AUX_INTR2 - UPG AUX Level 2 Interrupt Registers
 ***************************************************************************/
#define BCHP_UPG_AUX_INTR2_CPU_STATUS            0x00406c80 /* CPU interrupt Status Register */
#define BCHP_UPG_AUX_INTR2_CPU_SET               0x00406c84 /* CPU interrupt Set Register */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR             0x00406c88 /* CPU interrupt Clear Register */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS       0x00406c8c /* CPU interrupt Mask Status Register */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET          0x00406c90 /* CPU interrupt Mask Set Register */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR        0x00406c94 /* CPU interrupt Mask Clear Register */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS            0x00406c98 /* PCI interrupt Status Register */
#define BCHP_UPG_AUX_INTR2_PCI_SET               0x00406c9c /* PCI interrupt Set Register */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR             0x00406ca0 /* PCI interrupt Clear Register */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS       0x00406ca4 /* PCI interrupt Mask Status Register */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET          0x00406ca8 /* PCI interrupt Mask Set Register */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR        0x00406cac /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: CPU_STATUS :: reserved0 [31:19] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_reserved0_MASK               0xfff80000
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_reserved0_SHIFT              19

/* UPG_AUX_INTR2 :: CPU_STATUS :: UART_DMA_TX_ABORT [18:18] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_TX_ABORT_MASK       0x00040000
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_TX_ABORT_SHIFT      18
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_TX_ABORT_DEFAULT    0x00000000

/* UPG_AUX_INTR2 :: CPU_STATUS :: UART_DMA_RX_ABORT [17:17] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_RX_ABORT_MASK       0x00020000
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_RX_ABORT_SHIFT      17
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_RX_ABORT_DEFAULT    0x00000000

/* UPG_AUX_INTR2 :: CPU_STATUS :: UART_DMA_TX_DONE [16:16] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_TX_DONE_MASK        0x00010000
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_TX_DONE_SHIFT       16
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_TX_DONE_DEFAULT     0x00000000

/* UPG_AUX_INTR2 :: CPU_STATUS :: UART_DMA_RX_DONE [15:15] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_RX_DONE_MASK        0x00008000
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_RX_DONE_SHIFT       15
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_UART_DMA_RX_DONE_DEFAULT     0x00000000

/* UPG_AUX_INTR2 :: CPU_STATUS :: reserved1 [14:00] */
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_reserved1_MASK               0x00007fff
#define BCHP_UPG_AUX_INTR2_CPU_STATUS_reserved1_SHIFT              0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: CPU_SET :: reserved0 [31:19] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_reserved0_MASK                  0xfff80000
#define BCHP_UPG_AUX_INTR2_CPU_SET_reserved0_SHIFT                 19

/* UPG_AUX_INTR2 :: CPU_SET :: UART_DMA_TX_ABORT [18:18] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_TX_ABORT_MASK          0x00040000
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_TX_ABORT_SHIFT         18
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_TX_ABORT_DEFAULT       0x00000000

/* UPG_AUX_INTR2 :: CPU_SET :: UART_DMA_RX_ABORT [17:17] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_RX_ABORT_MASK          0x00020000
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_RX_ABORT_SHIFT         17
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_RX_ABORT_DEFAULT       0x00000000

/* UPG_AUX_INTR2 :: CPU_SET :: UART_DMA_TX_DONE [16:16] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_TX_DONE_MASK           0x00010000
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_TX_DONE_SHIFT          16
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_TX_DONE_DEFAULT        0x00000000

/* UPG_AUX_INTR2 :: CPU_SET :: UART_DMA_RX_DONE [15:15] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_RX_DONE_MASK           0x00008000
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_RX_DONE_SHIFT          15
#define BCHP_UPG_AUX_INTR2_CPU_SET_UART_DMA_RX_DONE_DEFAULT        0x00000000

/* UPG_AUX_INTR2 :: CPU_SET :: reserved1 [14:00] */
#define BCHP_UPG_AUX_INTR2_CPU_SET_reserved1_MASK                  0x00007fff
#define BCHP_UPG_AUX_INTR2_CPU_SET_reserved1_SHIFT                 0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: CPU_CLEAR :: reserved0 [31:19] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_reserved0_MASK                0xfff80000
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_reserved0_SHIFT               19

/* UPG_AUX_INTR2 :: CPU_CLEAR :: UART_DMA_TX_ABORT [18:18] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_TX_ABORT_MASK        0x00040000
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_TX_ABORT_SHIFT       18
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_TX_ABORT_DEFAULT     0x00000000

/* UPG_AUX_INTR2 :: CPU_CLEAR :: UART_DMA_RX_ABORT [17:17] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_RX_ABORT_MASK        0x00020000
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_RX_ABORT_SHIFT       17
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_RX_ABORT_DEFAULT     0x00000000

/* UPG_AUX_INTR2 :: CPU_CLEAR :: UART_DMA_TX_DONE [16:16] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_TX_DONE_MASK         0x00010000
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_TX_DONE_SHIFT        16
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_TX_DONE_DEFAULT      0x00000000

/* UPG_AUX_INTR2 :: CPU_CLEAR :: UART_DMA_RX_DONE [15:15] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_RX_DONE_MASK         0x00008000
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_RX_DONE_SHIFT        15
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_UART_DMA_RX_DONE_DEFAULT      0x00000000

/* UPG_AUX_INTR2 :: CPU_CLEAR :: reserved1 [14:00] */
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_reserved1_MASK                0x00007fff
#define BCHP_UPG_AUX_INTR2_CPU_CLEAR_reserved1_SHIFT               0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:19] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_reserved0_MASK          0xfff80000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_reserved0_SHIFT         19

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: UART_DMA_TX_ABORT [18:18] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_TX_ABORT_MASK  0x00040000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_TX_ABORT_SHIFT 18
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_TX_ABORT_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: UART_DMA_RX_ABORT [17:17] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_RX_ABORT_MASK  0x00020000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_RX_ABORT_SHIFT 17
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_RX_ABORT_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: UART_DMA_TX_DONE [16:16] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_TX_DONE_MASK   0x00010000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_TX_DONE_SHIFT  16
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_TX_DONE_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: UART_DMA_RX_DONE [15:15] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_RX_DONE_MASK   0x00008000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_RX_DONE_SHIFT  15
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_UART_DMA_RX_DONE_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: CPU_MASK_STATUS :: reserved1 [14:00] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_reserved1_MASK          0x00007fff
#define BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS_reserved1_SHIFT         0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: CPU_MASK_SET :: reserved0 [31:19] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_reserved0_MASK             0xfff80000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_reserved0_SHIFT            19

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: UART_DMA_TX_ABORT [18:18] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_TX_ABORT_MASK     0x00040000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_TX_ABORT_SHIFT    18
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_TX_ABORT_DEFAULT  0x00000001

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: UART_DMA_RX_ABORT [17:17] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_RX_ABORT_MASK     0x00020000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_RX_ABORT_SHIFT    17
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_RX_ABORT_DEFAULT  0x00000001

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: UART_DMA_TX_DONE [16:16] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_TX_DONE_MASK      0x00010000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_TX_DONE_SHIFT     16
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_TX_DONE_DEFAULT   0x00000001

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: UART_DMA_RX_DONE [15:15] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_RX_DONE_MASK      0x00008000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_RX_DONE_SHIFT     15
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_UART_DMA_RX_DONE_DEFAULT   0x00000001

/* UPG_AUX_INTR2 :: CPU_MASK_SET :: reserved1 [14:00] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_reserved1_MASK             0x00007fff
#define BCHP_UPG_AUX_INTR2_CPU_MASK_SET_reserved1_SHIFT            0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:19] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_reserved0_MASK           0xfff80000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT          19

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: UART_DMA_TX_ABORT [18:18] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_TX_ABORT_MASK   0x00040000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_TX_ABORT_SHIFT  18
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_TX_ABORT_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: UART_DMA_RX_ABORT [17:17] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_RX_ABORT_MASK   0x00020000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_RX_ABORT_SHIFT  17
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_RX_ABORT_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: UART_DMA_TX_DONE [16:16] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_TX_DONE_MASK    0x00010000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_TX_DONE_SHIFT   16
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_TX_DONE_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: UART_DMA_RX_DONE [15:15] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_RX_DONE_MASK    0x00008000
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_RX_DONE_SHIFT   15
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_UART_DMA_RX_DONE_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: CPU_MASK_CLEAR :: reserved1 [14:00] */
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_reserved1_MASK           0x00007fff
#define BCHP_UPG_AUX_INTR2_CPU_MASK_CLEAR_reserved1_SHIFT          0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: PCI_STATUS :: reserved0 [31:19] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_reserved0_MASK               0xfff80000
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_reserved0_SHIFT              19

/* UPG_AUX_INTR2 :: PCI_STATUS :: UART_DMA_TX_ABORT [18:18] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_TX_ABORT_MASK       0x00040000
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_TX_ABORT_SHIFT      18
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_TX_ABORT_DEFAULT    0x00000000

/* UPG_AUX_INTR2 :: PCI_STATUS :: UART_DMA_RX_ABORT [17:17] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_RX_ABORT_MASK       0x00020000
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_RX_ABORT_SHIFT      17
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_RX_ABORT_DEFAULT    0x00000000

/* UPG_AUX_INTR2 :: PCI_STATUS :: UART_DMA_TX_DONE [16:16] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_TX_DONE_MASK        0x00010000
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_TX_DONE_SHIFT       16
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_TX_DONE_DEFAULT     0x00000000

/* UPG_AUX_INTR2 :: PCI_STATUS :: UART_DMA_RX_DONE [15:15] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_RX_DONE_MASK        0x00008000
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_RX_DONE_SHIFT       15
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_UART_DMA_RX_DONE_DEFAULT     0x00000000

/* UPG_AUX_INTR2 :: PCI_STATUS :: reserved1 [14:00] */
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_reserved1_MASK               0x00007fff
#define BCHP_UPG_AUX_INTR2_PCI_STATUS_reserved1_SHIFT              0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: PCI_SET :: reserved0 [31:19] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_reserved0_MASK                  0xfff80000
#define BCHP_UPG_AUX_INTR2_PCI_SET_reserved0_SHIFT                 19

/* UPG_AUX_INTR2 :: PCI_SET :: UART_DMA_TX_ABORT [18:18] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_TX_ABORT_MASK          0x00040000
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_TX_ABORT_SHIFT         18
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_TX_ABORT_DEFAULT       0x00000000

/* UPG_AUX_INTR2 :: PCI_SET :: UART_DMA_RX_ABORT [17:17] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_RX_ABORT_MASK          0x00020000
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_RX_ABORT_SHIFT         17
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_RX_ABORT_DEFAULT       0x00000000

/* UPG_AUX_INTR2 :: PCI_SET :: UART_DMA_TX_DONE [16:16] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_TX_DONE_MASK           0x00010000
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_TX_DONE_SHIFT          16
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_TX_DONE_DEFAULT        0x00000000

/* UPG_AUX_INTR2 :: PCI_SET :: UART_DMA_RX_DONE [15:15] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_RX_DONE_MASK           0x00008000
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_RX_DONE_SHIFT          15
#define BCHP_UPG_AUX_INTR2_PCI_SET_UART_DMA_RX_DONE_DEFAULT        0x00000000

/* UPG_AUX_INTR2 :: PCI_SET :: reserved1 [14:00] */
#define BCHP_UPG_AUX_INTR2_PCI_SET_reserved1_MASK                  0x00007fff
#define BCHP_UPG_AUX_INTR2_PCI_SET_reserved1_SHIFT                 0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: PCI_CLEAR :: reserved0 [31:19] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_reserved0_MASK                0xfff80000
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_reserved0_SHIFT               19

/* UPG_AUX_INTR2 :: PCI_CLEAR :: UART_DMA_TX_ABORT [18:18] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_TX_ABORT_MASK        0x00040000
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_TX_ABORT_SHIFT       18
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_TX_ABORT_DEFAULT     0x00000000

/* UPG_AUX_INTR2 :: PCI_CLEAR :: UART_DMA_RX_ABORT [17:17] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_RX_ABORT_MASK        0x00020000
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_RX_ABORT_SHIFT       17
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_RX_ABORT_DEFAULT     0x00000000

/* UPG_AUX_INTR2 :: PCI_CLEAR :: UART_DMA_TX_DONE [16:16] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_TX_DONE_MASK         0x00010000
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_TX_DONE_SHIFT        16
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_TX_DONE_DEFAULT      0x00000000

/* UPG_AUX_INTR2 :: PCI_CLEAR :: UART_DMA_RX_DONE [15:15] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_RX_DONE_MASK         0x00008000
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_RX_DONE_SHIFT        15
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_UART_DMA_RX_DONE_DEFAULT      0x00000000

/* UPG_AUX_INTR2 :: PCI_CLEAR :: reserved1 [14:00] */
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_reserved1_MASK                0x00007fff
#define BCHP_UPG_AUX_INTR2_PCI_CLEAR_reserved1_SHIFT               0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:19] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_reserved0_MASK          0xfff80000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_reserved0_SHIFT         19

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: UART_DMA_TX_ABORT [18:18] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_TX_ABORT_MASK  0x00040000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_TX_ABORT_SHIFT 18
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_TX_ABORT_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: UART_DMA_RX_ABORT [17:17] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_RX_ABORT_MASK  0x00020000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_RX_ABORT_SHIFT 17
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_RX_ABORT_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: UART_DMA_TX_DONE [16:16] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_TX_DONE_MASK   0x00010000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_TX_DONE_SHIFT  16
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_TX_DONE_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: UART_DMA_RX_DONE [15:15] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_RX_DONE_MASK   0x00008000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_RX_DONE_SHIFT  15
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_UART_DMA_RX_DONE_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: PCI_MASK_STATUS :: reserved1 [14:00] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_reserved1_MASK          0x00007fff
#define BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS_reserved1_SHIFT         0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: PCI_MASK_SET :: reserved0 [31:19] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_reserved0_MASK             0xfff80000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_reserved0_SHIFT            19

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: UART_DMA_TX_ABORT [18:18] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_TX_ABORT_MASK     0x00040000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_TX_ABORT_SHIFT    18
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_TX_ABORT_DEFAULT  0x00000001

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: UART_DMA_RX_ABORT [17:17] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_RX_ABORT_MASK     0x00020000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_RX_ABORT_SHIFT    17
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_RX_ABORT_DEFAULT  0x00000001

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: UART_DMA_TX_DONE [16:16] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_TX_DONE_MASK      0x00010000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_TX_DONE_SHIFT     16
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_TX_DONE_DEFAULT   0x00000001

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: UART_DMA_RX_DONE [15:15] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_RX_DONE_MASK      0x00008000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_RX_DONE_SHIFT     15
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_UART_DMA_RX_DONE_DEFAULT   0x00000001

/* UPG_AUX_INTR2 :: PCI_MASK_SET :: reserved1 [14:00] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_reserved1_MASK             0x00007fff
#define BCHP_UPG_AUX_INTR2_PCI_MASK_SET_reserved1_SHIFT            0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:19] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_reserved0_MASK           0xfff80000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT          19

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: UART_DMA_TX_ABORT [18:18] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_TX_ABORT_MASK   0x00040000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_TX_ABORT_SHIFT  18
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_TX_ABORT_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: UART_DMA_RX_ABORT [17:17] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_RX_ABORT_MASK   0x00020000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_RX_ABORT_SHIFT  17
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_RX_ABORT_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: UART_DMA_TX_DONE [16:16] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_TX_DONE_MASK    0x00010000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_TX_DONE_SHIFT   16
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_TX_DONE_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: UART_DMA_RX_DONE [15:15] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_RX_DONE_MASK    0x00008000
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_RX_DONE_SHIFT   15
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_UART_DMA_RX_DONE_DEFAULT 0x00000001

/* UPG_AUX_INTR2 :: PCI_MASK_CLEAR :: reserved1 [14:00] */
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_reserved1_MASK           0x00007fff
#define BCHP_UPG_AUX_INTR2_PCI_MASK_CLEAR_reserved1_SHIFT          0

#endif /* #ifndef BCHP_UPG_AUX_INTR2_H__ */

/* End of File */
