// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dac_table_axim_dac_table_axim,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=3.906000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.851380,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=468,HLS_SYN_DSP=0,HLS_SYN_FF=949,HLS_SYN_LUT=1929,HLS_VERSION=2021_1}" *)

module dac_table_axim (
// synthesis translate_off
    kernel_block,
// synthesis translate_on
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        iout_TDATA,
        iout_TVALID,
        iout_TREADY,
        iout_TKEEP,
        iout_TSTRB,
        iout_TLAST,
        qout_TDATA,
        qout_TVALID,
        qout_TREADY,
        qout_TKEEP,
        qout_TSTRB,
        qout_TLAST,
        iqout_TDATA,
        iqout_TVALID,
        iqout_TREADY,
        iqout_TKEEP,
        iqout_TSTRB,
        iqout_TUSER,
        iqout_TLAST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_state2 = 13'd2;
parameter    ap_ST_fsm_state3 = 13'd4;
parameter    ap_ST_fsm_state4 = 13'd8;
parameter    ap_ST_fsm_state5 = 13'd16;
parameter    ap_ST_fsm_state6 = 13'd32;
parameter    ap_ST_fsm_state7 = 13'd64;
parameter    ap_ST_fsm_state8 = 13'd128;
parameter    ap_ST_fsm_state9 = 13'd256;
parameter    ap_ST_fsm_state10 = 13'd512;
parameter    ap_ST_fsm_state11 = 13'd1024;
parameter    ap_ST_fsm_state12 = 13'd2048;
parameter    ap_ST_fsm_state13 = 13'd4096;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

// synthesis translate_off
output kernel_block;
// synthesis translate_on
input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
output  [255:0] iout_TDATA;
output   iout_TVALID;
input   iout_TREADY;
output  [31:0] iout_TKEEP;
output  [31:0] iout_TSTRB;
output  [0:0] iout_TLAST;
output  [255:0] qout_TDATA;
output   qout_TVALID;
input   qout_TREADY;
output  [31:0] qout_TKEEP;
output  [31:0] qout_TSTRB;
output  [0:0] qout_TLAST;
output  [511:0] iqout_TDATA;
output   iqout_TVALID;
input   iqout_TREADY;
output  [63:0] iqout_TKEEP;
output  [63:0] iqout_TSTRB;
output  [7:0] iqout_TUSER;
output  [0:0] iqout_TLAST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] a;
wire   [14:0] length_r;
wire    tlast;
wire   [14:0] replay_length;
wire    run;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg   [14:0] replay_length_read_reg_317;
reg   [0:0] tlast_read_reg_322;
reg   [14:0] length_read_reg_327;
reg   [61:0] trunc_ln_reg_332;
reg   [0:0] run_read_reg_338;
wire   [14:0] last_counter_V_fu_307_p2;
reg   [14:0] last_counter_V_reg_347;
wire    ap_CS_fsm_state10;
wire   [14:0] bar_V_fu_312_p2;
reg   [14:0] bar_V_reg_352;
reg   [13:0] comb_0_address0;
reg    comb_0_ce0;
reg    comb_0_we0;
wire   [31:0] comb_0_q0;
reg   [13:0] comb_1_address0;
reg    comb_1_ce0;
reg    comb_1_we0;
wire   [31:0] comb_1_q0;
reg   [13:0] comb_2_address0;
reg    comb_2_ce0;
reg    comb_2_we0;
wire   [31:0] comb_2_q0;
reg   [13:0] comb_3_address0;
reg    comb_3_ce0;
reg    comb_3_we0;
wire   [31:0] comb_3_q0;
reg   [13:0] comb_4_address0;
reg    comb_4_ce0;
reg    comb_4_we0;
wire   [31:0] comb_4_q0;
reg   [13:0] comb_5_address0;
reg    comb_5_ce0;
reg    comb_5_we0;
wire   [31:0] comb_5_q0;
reg   [13:0] comb_6_address0;
reg    comb_6_ce0;
reg    comb_6_we0;
wire   [31:0] comb_6_q0;
reg   [13:0] comb_7_address0;
reg    comb_7_ce0;
reg    comb_7_we0;
wire   [31:0] comb_7_q0;
reg   [13:0] comb_8_address0;
reg    comb_8_ce0;
reg    comb_8_we0;
wire   [31:0] comb_8_q0;
reg   [13:0] comb_9_address0;
reg    comb_9_ce0;
reg    comb_9_we0;
wire   [31:0] comb_9_q0;
reg   [13:0] comb_10_address0;
reg    comb_10_ce0;
reg    comb_10_we0;
wire   [31:0] comb_10_q0;
reg   [13:0] comb_11_address0;
reg    comb_11_ce0;
reg    comb_11_we0;
wire   [31:0] comb_11_q0;
reg   [13:0] comb_12_address0;
reg    comb_12_ce0;
reg    comb_12_we0;
wire   [31:0] comb_12_q0;
reg   [13:0] comb_13_address0;
reg    comb_13_ce0;
reg    comb_13_we0;
wire   [31:0] comb_13_q0;
reg   [13:0] comb_14_address0;
reg    comb_14_ce0;
reg    comb_14_we0;
wire   [31:0] comb_14_q0;
reg   [13:0] comb_15_address0;
reg    comb_15_ce0;
reg    comb_15_we0;
wire   [31:0] comb_15_q0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_ap_start;
wire    grp_dac_table_axim_Pipeline_1_fu_215_ap_done;
wire    grp_dac_table_axim_Pipeline_1_fu_215_ap_idle;
wire    grp_dac_table_axim_Pipeline_1_fu_215_ap_ready;
wire    grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_AWVALID;
wire   [63:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_AWADDR;
wire   [0:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_AWID;
wire   [31:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_AWLEN;
wire   [2:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_AWSIZE;
wire   [1:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_AWBURST;
wire   [1:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_AWLOCK;
wire   [3:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_AWCACHE;
wire   [2:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_AWPROT;
wire   [3:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_AWQOS;
wire   [3:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_AWREGION;
wire   [0:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_AWUSER;
wire    grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_WVALID;
wire   [31:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_WDATA;
wire   [3:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_WSTRB;
wire    grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_WLAST;
wire   [0:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_WID;
wire   [0:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_WUSER;
wire    grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARVALID;
wire   [63:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARADDR;
wire   [0:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARID;
wire   [31:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARLEN;
wire   [2:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARSIZE;
wire   [1:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARBURST;
wire   [1:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARLOCK;
wire   [3:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARCACHE;
wire   [2:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARPROT;
wire   [3:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARQOS;
wire   [3:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARREGION;
wire   [0:0] grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARUSER;
wire    grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_RREADY;
wire    grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_BREADY;
wire   [13:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_0_address0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_0_ce0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_0_we0;
wire   [31:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_0_d0;
wire   [13:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_1_address0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_1_ce0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_1_we0;
wire   [31:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_1_d0;
wire   [13:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_2_address0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_2_ce0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_2_we0;
wire   [31:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_2_d0;
wire   [13:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_3_address0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_3_ce0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_3_we0;
wire   [31:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_3_d0;
wire   [13:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_4_address0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_4_ce0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_4_we0;
wire   [31:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_4_d0;
wire   [13:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_5_address0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_5_ce0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_5_we0;
wire   [31:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_5_d0;
wire   [13:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_6_address0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_6_ce0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_6_we0;
wire   [31:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_6_d0;
wire   [13:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_7_address0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_7_ce0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_7_we0;
wire   [31:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_7_d0;
wire   [13:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_8_address0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_8_ce0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_8_we0;
wire   [31:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_8_d0;
wire   [13:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_9_address0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_9_ce0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_9_we0;
wire   [31:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_9_d0;
wire   [13:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_10_address0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_10_ce0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_10_we0;
wire   [31:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_10_d0;
wire   [13:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_11_address0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_11_ce0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_11_we0;
wire   [31:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_11_d0;
wire   [13:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_12_address0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_12_ce0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_12_we0;
wire   [31:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_12_d0;
wire   [13:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_13_address0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_13_ce0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_13_we0;
wire   [31:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_13_d0;
wire   [13:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_14_address0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_14_ce0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_14_we0;
wire   [31:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_14_d0;
wire   [13:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_15_address0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_15_ce0;
wire    grp_dac_table_axim_Pipeline_1_fu_215_comb_15_we0;
wire   [31:0] grp_dac_table_axim_Pipeline_1_fu_215_comb_15_d0;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_ap_start;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_ap_done;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_ap_idle;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_ap_ready;
wire   [13:0] grp_dac_table_axim_Pipeline_runloop_fu_238_comb_0_address0;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_comb_0_ce0;
wire   [13:0] grp_dac_table_axim_Pipeline_runloop_fu_238_comb_1_address0;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_comb_1_ce0;
wire   [13:0] grp_dac_table_axim_Pipeline_runloop_fu_238_comb_2_address0;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_comb_2_ce0;
wire   [13:0] grp_dac_table_axim_Pipeline_runloop_fu_238_comb_3_address0;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_comb_3_ce0;
wire   [13:0] grp_dac_table_axim_Pipeline_runloop_fu_238_comb_4_address0;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_comb_4_ce0;
wire   [13:0] grp_dac_table_axim_Pipeline_runloop_fu_238_comb_5_address0;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_comb_5_ce0;
wire   [13:0] grp_dac_table_axim_Pipeline_runloop_fu_238_comb_6_address0;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_comb_6_ce0;
wire   [13:0] grp_dac_table_axim_Pipeline_runloop_fu_238_comb_7_address0;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_comb_7_ce0;
wire   [13:0] grp_dac_table_axim_Pipeline_runloop_fu_238_comb_8_address0;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_comb_8_ce0;
wire   [13:0] grp_dac_table_axim_Pipeline_runloop_fu_238_comb_9_address0;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_comb_9_ce0;
wire   [13:0] grp_dac_table_axim_Pipeline_runloop_fu_238_comb_10_address0;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_comb_10_ce0;
wire   [13:0] grp_dac_table_axim_Pipeline_runloop_fu_238_comb_11_address0;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_comb_11_ce0;
wire   [13:0] grp_dac_table_axim_Pipeline_runloop_fu_238_comb_12_address0;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_comb_12_ce0;
wire   [13:0] grp_dac_table_axim_Pipeline_runloop_fu_238_comb_13_address0;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_comb_13_ce0;
wire   [13:0] grp_dac_table_axim_Pipeline_runloop_fu_238_comb_14_address0;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_comb_14_ce0;
wire   [13:0] grp_dac_table_axim_Pipeline_runloop_fu_238_comb_15_address0;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_comb_15_ce0;
wire   [255:0] grp_dac_table_axim_Pipeline_runloop_fu_238_iout_TDATA;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_iout_TVALID;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_iout_TREADY;
wire   [31:0] grp_dac_table_axim_Pipeline_runloop_fu_238_iout_TKEEP;
wire   [31:0] grp_dac_table_axim_Pipeline_runloop_fu_238_iout_TSTRB;
wire   [0:0] grp_dac_table_axim_Pipeline_runloop_fu_238_iout_TLAST;
wire   [255:0] grp_dac_table_axim_Pipeline_runloop_fu_238_qout_TDATA;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_qout_TVALID;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_qout_TREADY;
wire   [31:0] grp_dac_table_axim_Pipeline_runloop_fu_238_qout_TKEEP;
wire   [31:0] grp_dac_table_axim_Pipeline_runloop_fu_238_qout_TSTRB;
wire   [0:0] grp_dac_table_axim_Pipeline_runloop_fu_238_qout_TLAST;
wire   [511:0] grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TDATA;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TVALID;
wire    grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TREADY;
wire   [63:0] grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TKEEP;
wire   [63:0] grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TSTRB;
wire   [7:0] grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TUSER;
wire   [0:0] grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TLAST;
wire    gmem_AWREADY;
wire    gmem_WREADY;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [63:0] gmem_ARADDR;
reg   [0:0] gmem_ARID;
reg   [31:0] gmem_ARLEN;
reg   [2:0] gmem_ARSIZE;
reg   [1:0] gmem_ARBURST;
reg   [1:0] gmem_ARLOCK;
reg   [3:0] gmem_ARCACHE;
reg   [2:0] gmem_ARPROT;
reg   [3:0] gmem_ARQOS;
reg   [3:0] gmem_ARREGION;
reg   [0:0] gmem_ARUSER;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [31:0] gmem_RDATA;
wire    gmem_RLAST;
wire   [0:0] gmem_RID;
wire   [0:0] gmem_RUSER;
wire   [1:0] gmem_RRESP;
wire    gmem_BVALID;
wire   [1:0] gmem_BRESP;
wire   [0:0] gmem_BID;
wire   [0:0] gmem_BUSER;
reg    grp_dac_table_axim_Pipeline_1_fu_215_ap_start_reg;
wire    ap_CS_fsm_state9;
reg    grp_dac_table_axim_Pipeline_runloop_fu_238_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire  signed [63:0] sext_ln30_fu_297_p1;
wire    ap_CS_fsm_state13;
wire    regslice_both_iout_V_data_V_U_apdone_blk;
wire    regslice_both_qout_V_data_V_U_apdone_blk;
wire    regslice_both_iqout_V_data_V_U_apdone_blk;
reg    ap_block_state13;
reg   [12:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    iout_TVALID_int_regslice;
wire    iout_TREADY_int_regslice;
wire    regslice_both_iout_V_data_V_U_vld_out;
wire    regslice_both_iout_V_keep_V_U_apdone_blk;
wire    regslice_both_iout_V_keep_V_U_ack_in_dummy;
wire    regslice_both_iout_V_keep_V_U_vld_out;
wire    regslice_both_iout_V_strb_V_U_apdone_blk;
wire    regslice_both_iout_V_strb_V_U_ack_in_dummy;
wire    regslice_both_iout_V_strb_V_U_vld_out;
wire    regslice_both_iout_V_last_V_U_apdone_blk;
wire    regslice_both_iout_V_last_V_U_ack_in_dummy;
wire    regslice_both_iout_V_last_V_U_vld_out;
wire    qout_TVALID_int_regslice;
wire    qout_TREADY_int_regslice;
wire    regslice_both_qout_V_data_V_U_vld_out;
wire    regslice_both_qout_V_keep_V_U_apdone_blk;
wire    regslice_both_qout_V_keep_V_U_ack_in_dummy;
wire    regslice_both_qout_V_keep_V_U_vld_out;
wire    regslice_both_qout_V_strb_V_U_apdone_blk;
wire    regslice_both_qout_V_strb_V_U_ack_in_dummy;
wire    regslice_both_qout_V_strb_V_U_vld_out;
wire    regslice_both_qout_V_last_V_U_apdone_blk;
wire    regslice_both_qout_V_last_V_U_ack_in_dummy;
wire    regslice_both_qout_V_last_V_U_vld_out;
wire    iqout_TVALID_int_regslice;
wire    iqout_TREADY_int_regslice;
wire    regslice_both_iqout_V_data_V_U_vld_out;
wire    regslice_both_iqout_V_keep_V_U_apdone_blk;
wire    regslice_both_iqout_V_keep_V_U_ack_in_dummy;
wire    regslice_both_iqout_V_keep_V_U_vld_out;
wire    regslice_both_iqout_V_strb_V_U_apdone_blk;
wire    regslice_both_iqout_V_strb_V_U_ack_in_dummy;
wire    regslice_both_iqout_V_strb_V_U_vld_out;
wire    regslice_both_iqout_V_user_V_U_apdone_blk;
wire    regslice_both_iqout_V_user_V_U_ack_in_dummy;
wire    regslice_both_iqout_V_user_V_U_vld_out;
wire    regslice_both_iqout_V_last_V_U_apdone_blk;
wire    regslice_both_iqout_V_last_V_U_ack_in_dummy;
wire    regslice_both_iqout_V_last_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'd1;
#0 grp_dac_table_axim_Pipeline_1_fu_215_ap_start_reg = 1'b0;
#0 grp_dac_table_axim_Pipeline_runloop_fu_238_ap_start_reg = 1'b0;
end

dac_table_axim_comb_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
comb_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(comb_0_address0),
    .ce0(comb_0_ce0),
    .we0(comb_0_we0),
    .d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_0_d0),
    .q0(comb_0_q0)
);

dac_table_axim_comb_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
comb_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(comb_1_address0),
    .ce0(comb_1_ce0),
    .we0(comb_1_we0),
    .d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_1_d0),
    .q0(comb_1_q0)
);

dac_table_axim_comb_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
comb_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(comb_2_address0),
    .ce0(comb_2_ce0),
    .we0(comb_2_we0),
    .d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_2_d0),
    .q0(comb_2_q0)
);

dac_table_axim_comb_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
comb_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(comb_3_address0),
    .ce0(comb_3_ce0),
    .we0(comb_3_we0),
    .d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_3_d0),
    .q0(comb_3_q0)
);

dac_table_axim_comb_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
comb_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(comb_4_address0),
    .ce0(comb_4_ce0),
    .we0(comb_4_we0),
    .d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_4_d0),
    .q0(comb_4_q0)
);

dac_table_axim_comb_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
comb_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(comb_5_address0),
    .ce0(comb_5_ce0),
    .we0(comb_5_we0),
    .d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_5_d0),
    .q0(comb_5_q0)
);

dac_table_axim_comb_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
comb_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(comb_6_address0),
    .ce0(comb_6_ce0),
    .we0(comb_6_we0),
    .d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_6_d0),
    .q0(comb_6_q0)
);

dac_table_axim_comb_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
comb_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(comb_7_address0),
    .ce0(comb_7_ce0),
    .we0(comb_7_we0),
    .d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_7_d0),
    .q0(comb_7_q0)
);

dac_table_axim_comb_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
comb_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(comb_8_address0),
    .ce0(comb_8_ce0),
    .we0(comb_8_we0),
    .d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_8_d0),
    .q0(comb_8_q0)
);

dac_table_axim_comb_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
comb_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(comb_9_address0),
    .ce0(comb_9_ce0),
    .we0(comb_9_we0),
    .d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_9_d0),
    .q0(comb_9_q0)
);

dac_table_axim_comb_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
comb_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(comb_10_address0),
    .ce0(comb_10_ce0),
    .we0(comb_10_we0),
    .d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_10_d0),
    .q0(comb_10_q0)
);

dac_table_axim_comb_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
comb_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(comb_11_address0),
    .ce0(comb_11_ce0),
    .we0(comb_11_we0),
    .d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_11_d0),
    .q0(comb_11_q0)
);

dac_table_axim_comb_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
comb_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(comb_12_address0),
    .ce0(comb_12_ce0),
    .we0(comb_12_we0),
    .d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_12_d0),
    .q0(comb_12_q0)
);

dac_table_axim_comb_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
comb_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(comb_13_address0),
    .ce0(comb_13_ce0),
    .we0(comb_13_we0),
    .d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_13_d0),
    .q0(comb_13_q0)
);

dac_table_axim_comb_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
comb_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(comb_14_address0),
    .ce0(comb_14_ce0),
    .we0(comb_14_we0),
    .d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_14_d0),
    .q0(comb_14_q0)
);

dac_table_axim_comb_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
comb_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(comb_15_address0),
    .ce0(comb_15_ce0),
    .we0(comb_15_we0),
    .d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_15_d0),
    .q0(comb_15_q0)
);

dac_table_axim_dac_table_axim_Pipeline_1 grp_dac_table_axim_Pipeline_1_fu_215(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dac_table_axim_Pipeline_1_fu_215_ap_start),
    .ap_done(grp_dac_table_axim_Pipeline_1_fu_215_ap_done),
    .ap_idle(grp_dac_table_axim_Pipeline_1_fu_215_ap_idle),
    .ap_ready(grp_dac_table_axim_Pipeline_1_fu_215_ap_ready),
    .m_axi_gmem_AWVALID(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(gmem_RLAST),
    .m_axi_gmem_RID(gmem_RID),
    .m_axi_gmem_RUSER(gmem_RUSER),
    .m_axi_gmem_RRESP(gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln30(trunc_ln_reg_332),
    .comb_0_address0(grp_dac_table_axim_Pipeline_1_fu_215_comb_0_address0),
    .comb_0_ce0(grp_dac_table_axim_Pipeline_1_fu_215_comb_0_ce0),
    .comb_0_we0(grp_dac_table_axim_Pipeline_1_fu_215_comb_0_we0),
    .comb_0_d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_0_d0),
    .comb_1_address0(grp_dac_table_axim_Pipeline_1_fu_215_comb_1_address0),
    .comb_1_ce0(grp_dac_table_axim_Pipeline_1_fu_215_comb_1_ce0),
    .comb_1_we0(grp_dac_table_axim_Pipeline_1_fu_215_comb_1_we0),
    .comb_1_d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_1_d0),
    .comb_2_address0(grp_dac_table_axim_Pipeline_1_fu_215_comb_2_address0),
    .comb_2_ce0(grp_dac_table_axim_Pipeline_1_fu_215_comb_2_ce0),
    .comb_2_we0(grp_dac_table_axim_Pipeline_1_fu_215_comb_2_we0),
    .comb_2_d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_2_d0),
    .comb_3_address0(grp_dac_table_axim_Pipeline_1_fu_215_comb_3_address0),
    .comb_3_ce0(grp_dac_table_axim_Pipeline_1_fu_215_comb_3_ce0),
    .comb_3_we0(grp_dac_table_axim_Pipeline_1_fu_215_comb_3_we0),
    .comb_3_d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_3_d0),
    .comb_4_address0(grp_dac_table_axim_Pipeline_1_fu_215_comb_4_address0),
    .comb_4_ce0(grp_dac_table_axim_Pipeline_1_fu_215_comb_4_ce0),
    .comb_4_we0(grp_dac_table_axim_Pipeline_1_fu_215_comb_4_we0),
    .comb_4_d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_4_d0),
    .comb_5_address0(grp_dac_table_axim_Pipeline_1_fu_215_comb_5_address0),
    .comb_5_ce0(grp_dac_table_axim_Pipeline_1_fu_215_comb_5_ce0),
    .comb_5_we0(grp_dac_table_axim_Pipeline_1_fu_215_comb_5_we0),
    .comb_5_d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_5_d0),
    .comb_6_address0(grp_dac_table_axim_Pipeline_1_fu_215_comb_6_address0),
    .comb_6_ce0(grp_dac_table_axim_Pipeline_1_fu_215_comb_6_ce0),
    .comb_6_we0(grp_dac_table_axim_Pipeline_1_fu_215_comb_6_we0),
    .comb_6_d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_6_d0),
    .comb_7_address0(grp_dac_table_axim_Pipeline_1_fu_215_comb_7_address0),
    .comb_7_ce0(grp_dac_table_axim_Pipeline_1_fu_215_comb_7_ce0),
    .comb_7_we0(grp_dac_table_axim_Pipeline_1_fu_215_comb_7_we0),
    .comb_7_d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_7_d0),
    .comb_8_address0(grp_dac_table_axim_Pipeline_1_fu_215_comb_8_address0),
    .comb_8_ce0(grp_dac_table_axim_Pipeline_1_fu_215_comb_8_ce0),
    .comb_8_we0(grp_dac_table_axim_Pipeline_1_fu_215_comb_8_we0),
    .comb_8_d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_8_d0),
    .comb_9_address0(grp_dac_table_axim_Pipeline_1_fu_215_comb_9_address0),
    .comb_9_ce0(grp_dac_table_axim_Pipeline_1_fu_215_comb_9_ce0),
    .comb_9_we0(grp_dac_table_axim_Pipeline_1_fu_215_comb_9_we0),
    .comb_9_d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_9_d0),
    .comb_10_address0(grp_dac_table_axim_Pipeline_1_fu_215_comb_10_address0),
    .comb_10_ce0(grp_dac_table_axim_Pipeline_1_fu_215_comb_10_ce0),
    .comb_10_we0(grp_dac_table_axim_Pipeline_1_fu_215_comb_10_we0),
    .comb_10_d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_10_d0),
    .comb_11_address0(grp_dac_table_axim_Pipeline_1_fu_215_comb_11_address0),
    .comb_11_ce0(grp_dac_table_axim_Pipeline_1_fu_215_comb_11_ce0),
    .comb_11_we0(grp_dac_table_axim_Pipeline_1_fu_215_comb_11_we0),
    .comb_11_d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_11_d0),
    .comb_12_address0(grp_dac_table_axim_Pipeline_1_fu_215_comb_12_address0),
    .comb_12_ce0(grp_dac_table_axim_Pipeline_1_fu_215_comb_12_ce0),
    .comb_12_we0(grp_dac_table_axim_Pipeline_1_fu_215_comb_12_we0),
    .comb_12_d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_12_d0),
    .comb_13_address0(grp_dac_table_axim_Pipeline_1_fu_215_comb_13_address0),
    .comb_13_ce0(grp_dac_table_axim_Pipeline_1_fu_215_comb_13_ce0),
    .comb_13_we0(grp_dac_table_axim_Pipeline_1_fu_215_comb_13_we0),
    .comb_13_d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_13_d0),
    .comb_14_address0(grp_dac_table_axim_Pipeline_1_fu_215_comb_14_address0),
    .comb_14_ce0(grp_dac_table_axim_Pipeline_1_fu_215_comb_14_ce0),
    .comb_14_we0(grp_dac_table_axim_Pipeline_1_fu_215_comb_14_we0),
    .comb_14_d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_14_d0),
    .comb_15_address0(grp_dac_table_axim_Pipeline_1_fu_215_comb_15_address0),
    .comb_15_ce0(grp_dac_table_axim_Pipeline_1_fu_215_comb_15_ce0),
    .comb_15_we0(grp_dac_table_axim_Pipeline_1_fu_215_comb_15_we0),
    .comb_15_d0(grp_dac_table_axim_Pipeline_1_fu_215_comb_15_d0)
);

dac_table_axim_dac_table_axim_Pipeline_runloop grp_dac_table_axim_Pipeline_runloop_fu_238(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dac_table_axim_Pipeline_runloop_fu_238_ap_start),
    .ap_done(grp_dac_table_axim_Pipeline_runloop_fu_238_ap_done),
    .ap_idle(grp_dac_table_axim_Pipeline_runloop_fu_238_ap_idle),
    .ap_ready(grp_dac_table_axim_Pipeline_runloop_fu_238_ap_ready),
    .last_counter_V_4(last_counter_V_reg_347),
    .comb_0_address0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_0_address0),
    .comb_0_ce0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_0_ce0),
    .comb_0_q0(comb_0_q0),
    .comb_1_address0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_1_address0),
    .comb_1_ce0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_1_ce0),
    .comb_1_q0(comb_1_q0),
    .comb_2_address0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_2_address0),
    .comb_2_ce0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_2_ce0),
    .comb_2_q0(comb_2_q0),
    .comb_3_address0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_3_address0),
    .comb_3_ce0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_3_ce0),
    .comb_3_q0(comb_3_q0),
    .comb_4_address0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_4_address0),
    .comb_4_ce0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_4_ce0),
    .comb_4_q0(comb_4_q0),
    .comb_5_address0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_5_address0),
    .comb_5_ce0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_5_ce0),
    .comb_5_q0(comb_5_q0),
    .comb_6_address0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_6_address0),
    .comb_6_ce0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_6_ce0),
    .comb_6_q0(comb_6_q0),
    .comb_7_address0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_7_address0),
    .comb_7_ce0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_7_ce0),
    .comb_7_q0(comb_7_q0),
    .comb_8_address0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_8_address0),
    .comb_8_ce0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_8_ce0),
    .comb_8_q0(comb_8_q0),
    .comb_9_address0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_9_address0),
    .comb_9_ce0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_9_ce0),
    .comb_9_q0(comb_9_q0),
    .comb_10_address0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_10_address0),
    .comb_10_ce0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_10_ce0),
    .comb_10_q0(comb_10_q0),
    .comb_11_address0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_11_address0),
    .comb_11_ce0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_11_ce0),
    .comb_11_q0(comb_11_q0),
    .comb_12_address0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_12_address0),
    .comb_12_ce0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_12_ce0),
    .comb_12_q0(comb_12_q0),
    .comb_13_address0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_13_address0),
    .comb_13_ce0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_13_ce0),
    .comb_13_q0(comb_13_q0),
    .comb_14_address0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_14_address0),
    .comb_14_ce0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_14_ce0),
    .comb_14_q0(comb_14_q0),
    .comb_15_address0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_15_address0),
    .comb_15_ce0(grp_dac_table_axim_Pipeline_runloop_fu_238_comb_15_ce0),
    .comb_15_q0(comb_15_q0),
    .tlast(tlast_read_reg_322),
    .iout_TDATA(grp_dac_table_axim_Pipeline_runloop_fu_238_iout_TDATA),
    .iout_TVALID(grp_dac_table_axim_Pipeline_runloop_fu_238_iout_TVALID),
    .iout_TREADY(grp_dac_table_axim_Pipeline_runloop_fu_238_iout_TREADY),
    .iout_TKEEP(grp_dac_table_axim_Pipeline_runloop_fu_238_iout_TKEEP),
    .iout_TSTRB(grp_dac_table_axim_Pipeline_runloop_fu_238_iout_TSTRB),
    .iout_TLAST(grp_dac_table_axim_Pipeline_runloop_fu_238_iout_TLAST),
    .qout_TDATA(grp_dac_table_axim_Pipeline_runloop_fu_238_qout_TDATA),
    .qout_TVALID(grp_dac_table_axim_Pipeline_runloop_fu_238_qout_TVALID),
    .qout_TREADY(grp_dac_table_axim_Pipeline_runloop_fu_238_qout_TREADY),
    .qout_TKEEP(grp_dac_table_axim_Pipeline_runloop_fu_238_qout_TKEEP),
    .qout_TSTRB(grp_dac_table_axim_Pipeline_runloop_fu_238_qout_TSTRB),
    .qout_TLAST(grp_dac_table_axim_Pipeline_runloop_fu_238_qout_TLAST),
    .iqout_TDATA(grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TDATA),
    .iqout_TVALID(grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TVALID),
    .iqout_TREADY(grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TREADY),
    .iqout_TKEEP(grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TKEEP),
    .iqout_TSTRB(grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TSTRB),
    .iqout_TUSER(grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TUSER),
    .iqout_TLAST(grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TLAST),
    .bar_V(bar_V_reg_352)
);

dac_table_axim_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .a(a),
    .length_r(length_r),
    .tlast(tlast),
    .replay_length(replay_length),
    .run(run),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

dac_table_axim_gmem_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 1 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 256 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARID(gmem_ARID),
    .I_ARLEN(gmem_ARLEN),
    .I_ARSIZE(gmem_ARSIZE),
    .I_ARLOCK(gmem_ARLOCK),
    .I_ARCACHE(gmem_ARCACHE),
    .I_ARQOS(gmem_ARQOS),
    .I_ARPROT(gmem_ARPROT),
    .I_ARUSER(gmem_ARUSER),
    .I_ARBURST(gmem_ARBURST),
    .I_ARREGION(gmem_ARREGION),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RID(gmem_RID),
    .I_RUSER(gmem_RUSER),
    .I_RRESP(gmem_RRESP),
    .I_RLAST(gmem_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(32'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem_BRESP),
    .I_BID(gmem_BID),
    .I_BUSER(gmem_BUSER)
);

dac_table_axim_regslice_both #(
    .DataWidth( 256 ))
regslice_both_iout_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_dac_table_axim_Pipeline_runloop_fu_238_iout_TDATA),
    .vld_in(grp_dac_table_axim_Pipeline_runloop_fu_238_iout_TVALID),
    .ack_in(iout_TREADY_int_regslice),
    .data_out(iout_TDATA),
    .vld_out(regslice_both_iout_V_data_V_U_vld_out),
    .ack_out(iout_TREADY),
    .apdone_blk(regslice_both_iout_V_data_V_U_apdone_blk)
);

dac_table_axim_regslice_both #(
    .DataWidth( 32 ))
regslice_both_iout_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_dac_table_axim_Pipeline_runloop_fu_238_iout_TKEEP),
    .vld_in(grp_dac_table_axim_Pipeline_runloop_fu_238_iout_TVALID),
    .ack_in(regslice_both_iout_V_keep_V_U_ack_in_dummy),
    .data_out(iout_TKEEP),
    .vld_out(regslice_both_iout_V_keep_V_U_vld_out),
    .ack_out(iout_TREADY),
    .apdone_blk(regslice_both_iout_V_keep_V_U_apdone_blk)
);

dac_table_axim_regslice_both #(
    .DataWidth( 32 ))
regslice_both_iout_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_dac_table_axim_Pipeline_runloop_fu_238_iout_TSTRB),
    .vld_in(grp_dac_table_axim_Pipeline_runloop_fu_238_iout_TVALID),
    .ack_in(regslice_both_iout_V_strb_V_U_ack_in_dummy),
    .data_out(iout_TSTRB),
    .vld_out(regslice_both_iout_V_strb_V_U_vld_out),
    .ack_out(iout_TREADY),
    .apdone_blk(regslice_both_iout_V_strb_V_U_apdone_blk)
);

dac_table_axim_regslice_both #(
    .DataWidth( 1 ))
regslice_both_iout_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_dac_table_axim_Pipeline_runloop_fu_238_iout_TLAST),
    .vld_in(grp_dac_table_axim_Pipeline_runloop_fu_238_iout_TVALID),
    .ack_in(regslice_both_iout_V_last_V_U_ack_in_dummy),
    .data_out(iout_TLAST),
    .vld_out(regslice_both_iout_V_last_V_U_vld_out),
    .ack_out(iout_TREADY),
    .apdone_blk(regslice_both_iout_V_last_V_U_apdone_blk)
);

dac_table_axim_regslice_both #(
    .DataWidth( 256 ))
regslice_both_qout_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_dac_table_axim_Pipeline_runloop_fu_238_qout_TDATA),
    .vld_in(grp_dac_table_axim_Pipeline_runloop_fu_238_qout_TVALID),
    .ack_in(qout_TREADY_int_regslice),
    .data_out(qout_TDATA),
    .vld_out(regslice_both_qout_V_data_V_U_vld_out),
    .ack_out(qout_TREADY),
    .apdone_blk(regslice_both_qout_V_data_V_U_apdone_blk)
);

dac_table_axim_regslice_both #(
    .DataWidth( 32 ))
regslice_both_qout_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_dac_table_axim_Pipeline_runloop_fu_238_qout_TKEEP),
    .vld_in(grp_dac_table_axim_Pipeline_runloop_fu_238_qout_TVALID),
    .ack_in(regslice_both_qout_V_keep_V_U_ack_in_dummy),
    .data_out(qout_TKEEP),
    .vld_out(regslice_both_qout_V_keep_V_U_vld_out),
    .ack_out(qout_TREADY),
    .apdone_blk(regslice_both_qout_V_keep_V_U_apdone_blk)
);

dac_table_axim_regslice_both #(
    .DataWidth( 32 ))
regslice_both_qout_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_dac_table_axim_Pipeline_runloop_fu_238_qout_TSTRB),
    .vld_in(grp_dac_table_axim_Pipeline_runloop_fu_238_qout_TVALID),
    .ack_in(regslice_both_qout_V_strb_V_U_ack_in_dummy),
    .data_out(qout_TSTRB),
    .vld_out(regslice_both_qout_V_strb_V_U_vld_out),
    .ack_out(qout_TREADY),
    .apdone_blk(regslice_both_qout_V_strb_V_U_apdone_blk)
);

dac_table_axim_regslice_both #(
    .DataWidth( 1 ))
regslice_both_qout_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_dac_table_axim_Pipeline_runloop_fu_238_qout_TLAST),
    .vld_in(grp_dac_table_axim_Pipeline_runloop_fu_238_qout_TVALID),
    .ack_in(regslice_both_qout_V_last_V_U_ack_in_dummy),
    .data_out(qout_TLAST),
    .vld_out(regslice_both_qout_V_last_V_U_vld_out),
    .ack_out(qout_TREADY),
    .apdone_blk(regslice_both_qout_V_last_V_U_apdone_blk)
);

dac_table_axim_regslice_both #(
    .DataWidth( 512 ))
regslice_both_iqout_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TDATA),
    .vld_in(grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TVALID),
    .ack_in(iqout_TREADY_int_regslice),
    .data_out(iqout_TDATA),
    .vld_out(regslice_both_iqout_V_data_V_U_vld_out),
    .ack_out(iqout_TREADY),
    .apdone_blk(regslice_both_iqout_V_data_V_U_apdone_blk)
);

dac_table_axim_regslice_both #(
    .DataWidth( 64 ))
regslice_both_iqout_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TKEEP),
    .vld_in(grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TVALID),
    .ack_in(regslice_both_iqout_V_keep_V_U_ack_in_dummy),
    .data_out(iqout_TKEEP),
    .vld_out(regslice_both_iqout_V_keep_V_U_vld_out),
    .ack_out(iqout_TREADY),
    .apdone_blk(regslice_both_iqout_V_keep_V_U_apdone_blk)
);

dac_table_axim_regslice_both #(
    .DataWidth( 64 ))
regslice_both_iqout_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TSTRB),
    .vld_in(grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TVALID),
    .ack_in(regslice_both_iqout_V_strb_V_U_ack_in_dummy),
    .data_out(iqout_TSTRB),
    .vld_out(regslice_both_iqout_V_strb_V_U_vld_out),
    .ack_out(iqout_TREADY),
    .apdone_blk(regslice_both_iqout_V_strb_V_U_apdone_blk)
);

dac_table_axim_regslice_both #(
    .DataWidth( 8 ))
regslice_both_iqout_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TUSER),
    .vld_in(grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TVALID),
    .ack_in(regslice_both_iqout_V_user_V_U_ack_in_dummy),
    .data_out(iqout_TUSER),
    .vld_out(regslice_both_iqout_V_user_V_U_vld_out),
    .ack_out(iqout_TREADY),
    .apdone_blk(regslice_both_iqout_V_user_V_U_apdone_blk)
);

dac_table_axim_regslice_both #(
    .DataWidth( 1 ))
regslice_both_iqout_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TLAST),
    .vld_in(grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TVALID),
    .ack_in(regslice_both_iqout_V_last_V_U_ack_in_dummy),
    .data_out(iqout_TLAST),
    .vld_out(regslice_both_iqout_V_last_V_U_vld_out),
    .ack_out(iqout_TREADY),
    .apdone_blk(regslice_both_iqout_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dac_table_axim_Pipeline_1_fu_215_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_dac_table_axim_Pipeline_1_fu_215_ap_start_reg <= 1'b1;
        end else if ((grp_dac_table_axim_Pipeline_1_fu_215_ap_ready == 1'b1)) begin
            grp_dac_table_axim_Pipeline_1_fu_215_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dac_table_axim_Pipeline_runloop_fu_238_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_dac_table_axim_Pipeline_runloop_fu_238_ap_start_reg <= 1'b1;
        end else if ((grp_dac_table_axim_Pipeline_runloop_fu_238_ap_ready == 1'b1)) begin
            grp_dac_table_axim_Pipeline_runloop_fu_238_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        bar_V_reg_352 <= bar_V_fu_312_p2;
        last_counter_V_reg_347 <= last_counter_V_fu_307_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        length_read_reg_327 <= length_r;
        replay_length_read_reg_317 <= replay_length;
        run_read_reg_338 <= run;
        tlast_read_reg_322 <= tlast;
        trunc_ln_reg_332 <= {{a[63:2]}};
    end
end

always @ (*) begin
    if ((grp_dac_table_axim_Pipeline_1_fu_215_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_dac_table_axim_Pipeline_runloop_fu_238_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if (((regslice_both_iqout_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_qout_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_iout_V_data_V_U_apdone_blk == 1'b1))) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((~((regslice_both_iqout_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_qout_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_iout_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state13))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((regslice_both_iqout_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_qout_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_iout_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state13))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_0_address0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_0_address0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_0_address0;
    end else begin
        comb_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_0_ce0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_0_ce0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_0_ce0;
    end else begin
        comb_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_0_we0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_0_we0;
    end else begin
        comb_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_10_address0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_10_address0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_10_address0;
    end else begin
        comb_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_10_ce0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_10_ce0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_10_ce0;
    end else begin
        comb_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_10_we0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_10_we0;
    end else begin
        comb_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_11_address0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_11_address0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_11_address0;
    end else begin
        comb_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_11_ce0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_11_ce0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_11_ce0;
    end else begin
        comb_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_11_we0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_11_we0;
    end else begin
        comb_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_12_address0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_12_address0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_12_address0;
    end else begin
        comb_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_12_ce0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_12_ce0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_12_ce0;
    end else begin
        comb_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_12_we0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_12_we0;
    end else begin
        comb_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_13_address0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_13_address0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_13_address0;
    end else begin
        comb_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_13_ce0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_13_ce0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_13_ce0;
    end else begin
        comb_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_13_we0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_13_we0;
    end else begin
        comb_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_14_address0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_14_address0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_14_address0;
    end else begin
        comb_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_14_ce0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_14_ce0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_14_ce0;
    end else begin
        comb_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_14_we0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_14_we0;
    end else begin
        comb_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_15_address0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_15_address0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_15_address0;
    end else begin
        comb_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_15_ce0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_15_ce0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_15_ce0;
    end else begin
        comb_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_15_we0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_15_we0;
    end else begin
        comb_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_1_address0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_1_address0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_1_address0;
    end else begin
        comb_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_1_ce0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_1_ce0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_1_ce0;
    end else begin
        comb_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_1_we0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_1_we0;
    end else begin
        comb_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_2_address0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_2_address0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_2_address0;
    end else begin
        comb_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_2_ce0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_2_ce0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_2_ce0;
    end else begin
        comb_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_2_we0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_2_we0;
    end else begin
        comb_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_3_address0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_3_address0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_3_address0;
    end else begin
        comb_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_3_ce0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_3_ce0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_3_ce0;
    end else begin
        comb_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_3_we0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_3_we0;
    end else begin
        comb_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_4_address0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_4_address0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_4_address0;
    end else begin
        comb_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_4_ce0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_4_ce0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_4_ce0;
    end else begin
        comb_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_4_we0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_4_we0;
    end else begin
        comb_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_5_address0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_5_address0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_5_address0;
    end else begin
        comb_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_5_ce0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_5_ce0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_5_ce0;
    end else begin
        comb_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_5_we0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_5_we0;
    end else begin
        comb_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_6_address0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_6_address0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_6_address0;
    end else begin
        comb_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_6_ce0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_6_ce0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_6_ce0;
    end else begin
        comb_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_6_we0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_6_we0;
    end else begin
        comb_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_7_address0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_7_address0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_7_address0;
    end else begin
        comb_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_7_ce0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_7_ce0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_7_ce0;
    end else begin
        comb_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_7_we0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_7_we0;
    end else begin
        comb_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_8_address0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_8_address0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_8_address0;
    end else begin
        comb_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_8_ce0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_8_ce0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_8_ce0;
    end else begin
        comb_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_8_we0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_8_we0;
    end else begin
        comb_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_9_address0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_9_address0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_9_address0;
    end else begin
        comb_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        comb_9_ce0 = grp_dac_table_axim_Pipeline_runloop_fu_238_comb_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_9_ce0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_9_ce0;
    end else begin
        comb_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        comb_9_we0 = grp_dac_table_axim_Pipeline_1_fu_215_comb_9_we0;
    end else begin
        comb_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem_ARADDR = sext_ln30_fu_297_p1;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_ARADDR = grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARADDR;
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_ARBURST = grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARBURST;
    end else begin
        gmem_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_ARCACHE = grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARCACHE;
    end else begin
        gmem_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_ARID = grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARID;
    end else begin
        gmem_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem_ARLEN = 32'd262144;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_ARLEN = grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARLEN;
    end else begin
        gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_ARLOCK = grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARLOCK;
    end else begin
        gmem_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_ARPROT = grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARPROT;
    end else begin
        gmem_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_ARQOS = grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARQOS;
    end else begin
        gmem_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_ARREGION = grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARREGION;
    end else begin
        gmem_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_ARSIZE = grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARSIZE;
    end else begin
        gmem_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_ARUSER = grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARUSER;
    end else begin
        gmem_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_ARVALID = grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_RREADY = grp_dac_table_axim_Pipeline_1_fu_215_m_axi_gmem_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_dac_table_axim_Pipeline_1_fu_215_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10) & (run_read_reg_338 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((grp_dac_table_axim_Pipeline_1_fu_215_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10) & (run_read_reg_338 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_dac_table_axim_Pipeline_runloop_fu_238_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if ((~((regslice_both_iqout_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_qout_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_iout_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state13 = ((regslice_both_iqout_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_qout_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_iout_V_data_V_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bar_V_fu_312_p2 = ($signed(length_read_reg_327) + $signed(15'd32767));

assign grp_dac_table_axim_Pipeline_1_fu_215_ap_start = grp_dac_table_axim_Pipeline_1_fu_215_ap_start_reg;

assign grp_dac_table_axim_Pipeline_runloop_fu_238_ap_start = grp_dac_table_axim_Pipeline_runloop_fu_238_ap_start_reg;

assign grp_dac_table_axim_Pipeline_runloop_fu_238_iout_TREADY = (iout_TREADY_int_regslice & ap_CS_fsm_state12);

assign grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TREADY = (iqout_TREADY_int_regslice & ap_CS_fsm_state12);

assign grp_dac_table_axim_Pipeline_runloop_fu_238_qout_TREADY = (qout_TREADY_int_regslice & ap_CS_fsm_state12);

assign iout_TVALID = regslice_both_iout_V_data_V_U_vld_out;

assign iout_TVALID_int_regslice = grp_dac_table_axim_Pipeline_runloop_fu_238_iout_TVALID;

assign iqout_TVALID = regslice_both_iqout_V_data_V_U_vld_out;

assign iqout_TVALID_int_regslice = grp_dac_table_axim_Pipeline_runloop_fu_238_iqout_TVALID;

assign last_counter_V_fu_307_p2 = ($signed(replay_length_read_reg_317) + $signed(15'd32767));

assign qout_TVALID = regslice_both_qout_V_data_V_U_vld_out;

assign qout_TVALID_int_regslice = grp_dac_table_axim_Pipeline_runloop_fu_238_qout_TVALID;

assign sext_ln30_fu_297_p1 = $signed(trunc_ln_reg_332);


// synthesis translate_off
`include "dac_table_axim_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //dac_table_axim

