Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov  4 17:41:13 2025
| Host         : LAPTOP-7SDAUN6R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_motor_control_control_sets_placed.rpt
| Design       : uart_motor_control
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            8 |
|      2 |            1 |
|      7 |            1 |
|      8 |            1 |
|     10 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            2 |
| No           | No                    | Yes                    |              33 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              26 |           14 |
| Yes          | No                    | Yes                    |               2 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG | uart_inst/r_Rx_Byte[6]_i_1_n_0 |                  |                1 |              1 |
|  CLK_IBUF_BUFG | uart_inst/r_Rx_Byte[0]         |                  |                1 |              1 |
|  CLK_IBUF_BUFG | uart_inst/r_Rx_Byte[3]         |                  |                1 |              1 |
|  CLK_IBUF_BUFG | uart_inst/r_Rx_Byte[5]         |                  |                1 |              1 |
|  CLK_IBUF_BUFG | uart_inst/r_Rx_Byte[1]         |                  |                1 |              1 |
|  CLK_IBUF_BUFG | uart_inst/r_Rx_Byte[7]         |                  |                1 |              1 |
|  CLK_IBUF_BUFG | uart_inst/r_Rx_Byte[4]         |                  |                1 |              1 |
|  CLK_IBUF_BUFG | uart_inst/r_Rx_Byte[2]         |                  |                1 |              1 |
|  CLK_IBUF_BUFG | uart_inst/o_Rx_DV              | RST_IBUF         |                1 |              2 |
|  CLK_IBUF_BUFG |                                |                  |                2 |              7 |
|  CLK_IBUF_BUFG | uart_inst/o_Rx_Byte[7]_i_1_n_0 |                  |                2 |              8 |
|  CLK_IBUF_BUFG | uart_inst/r_Clock_Count        |                  |                4 |             10 |
|  CLK_IBUF_BUFG |                                | RST_IBUF         |                9 |             33 |
+----------------+--------------------------------+------------------+------------------+----------------+


