|MIPS4712
inport_en => datapath:datapathcircuit.inport_enable
input_sw[0] => datapath:datapathcircuit.input_switches[0]
input_sw[1] => datapath:datapathcircuit.input_switches[1]
input_sw[2] => datapath:datapathcircuit.input_switches[2]
input_sw[3] => datapath:datapathcircuit.input_switches[3]
input_sw[4] => datapath:datapathcircuit.input_switches[4]
input_sw[5] => datapath:datapathcircuit.input_switches[5]
input_sw[6] => datapath:datapathcircuit.input_switches[6]
input_sw[7] => datapath:datapathcircuit.input_switches[7]
input_sw[8] => datapath:datapathcircuit.input_switches[8]
input_sw[9] => datapath:datapathcircuit.input_switches[9]
outputs[0] <= datapath:datapathcircuit.output_leds[0]
outputs[1] <= datapath:datapathcircuit.output_leds[1]
outputs[2] <= datapath:datapathcircuit.output_leds[2]
outputs[3] <= datapath:datapathcircuit.output_leds[3]
outputs[4] <= datapath:datapathcircuit.output_leds[4]
outputs[5] <= datapath:datapathcircuit.output_leds[5]
outputs[6] <= datapath:datapathcircuit.output_leds[6]
outputs[7] <= datapath:datapathcircuit.output_leds[7]
outputs[8] <= datapath:datapathcircuit.output_leds[8]
outputs[9] <= datapath:datapathcircuit.output_leds[9]
outputs[10] <= datapath:datapathcircuit.output_leds[10]
outputs[11] <= datapath:datapathcircuit.output_leds[11]
outputs[12] <= datapath:datapathcircuit.output_leds[12]
outputs[13] <= datapath:datapathcircuit.output_leds[13]
outputs[14] <= datapath:datapathcircuit.output_leds[14]
outputs[15] <= datapath:datapathcircuit.output_leds[15]
outputs[16] <= datapath:datapathcircuit.output_leds[16]
outputs[17] <= datapath:datapathcircuit.output_leds[17]
outputs[18] <= datapath:datapathcircuit.output_leds[18]
outputs[19] <= datapath:datapathcircuit.output_leds[19]
outputs[20] <= datapath:datapathcircuit.output_leds[20]
outputs[21] <= datapath:datapathcircuit.output_leds[21]
outputs[22] <= datapath:datapathcircuit.output_leds[22]
outputs[23] <= datapath:datapathcircuit.output_leds[23]
outputs[24] <= datapath:datapathcircuit.output_leds[24]
outputs[25] <= datapath:datapathcircuit.output_leds[25]
outputs[26] <= datapath:datapathcircuit.output_leds[26]
outputs[27] <= datapath:datapathcircuit.output_leds[27]
outputs[28] <= datapath:datapathcircuit.output_leds[28]
outputs[29] <= datapath:datapathcircuit.output_leds[29]
outputs[30] <= datapath:datapathcircuit.output_leds[30]
outputs[31] <= datapath:datapathcircuit.output_leds[31]
clk => datapath:datapathcircuit.clk
clk => MIPS_controller:controllercircuit.clk
reset => datapath:datapathcircuit.reset
reset => MIPS_controller:controllercircuit.reset


|MIPS4712|datapath:datapathcircuit
inport_enable => sramandio:memoryunit.inport_en
input_switches[0] => tentothirtytwoextender:zeroextend.input[0]
input_switches[1] => tentothirtytwoextender:zeroextend.input[1]
input_switches[2] => tentothirtytwoextender:zeroextend.input[2]
input_switches[3] => tentothirtytwoextender:zeroextend.input[3]
input_switches[4] => tentothirtytwoextender:zeroextend.input[4]
input_switches[5] => tentothirtytwoextender:zeroextend.input[5]
input_switches[6] => tentothirtytwoextender:zeroextend.input[6]
input_switches[7] => tentothirtytwoextender:zeroextend.input[7]
input_switches[8] => tentothirtytwoextender:zeroextend.input[8]
input_switches[9] => tentothirtytwoextender:zeroextend.input[9]
input_switches[9] => sramandio:memoryunit.switchten
output_leds[0] <= sramandio:memoryunit.outport_output[0]
output_leds[1] <= sramandio:memoryunit.outport_output[1]
output_leds[2] <= sramandio:memoryunit.outport_output[2]
output_leds[3] <= sramandio:memoryunit.outport_output[3]
output_leds[4] <= sramandio:memoryunit.outport_output[4]
output_leds[5] <= sramandio:memoryunit.outport_output[5]
output_leds[6] <= sramandio:memoryunit.outport_output[6]
output_leds[7] <= sramandio:memoryunit.outport_output[7]
output_leds[8] <= sramandio:memoryunit.outport_output[8]
output_leds[9] <= sramandio:memoryunit.outport_output[9]
output_leds[10] <= sramandio:memoryunit.outport_output[10]
output_leds[11] <= sramandio:memoryunit.outport_output[11]
output_leds[12] <= sramandio:memoryunit.outport_output[12]
output_leds[13] <= sramandio:memoryunit.outport_output[13]
output_leds[14] <= sramandio:memoryunit.outport_output[14]
output_leds[15] <= sramandio:memoryunit.outport_output[15]
output_leds[16] <= sramandio:memoryunit.outport_output[16]
output_leds[17] <= sramandio:memoryunit.outport_output[17]
output_leds[18] <= sramandio:memoryunit.outport_output[18]
output_leds[19] <= sramandio:memoryunit.outport_output[19]
output_leds[20] <= sramandio:memoryunit.outport_output[20]
output_leds[21] <= sramandio:memoryunit.outport_output[21]
output_leds[22] <= sramandio:memoryunit.outport_output[22]
output_leds[23] <= sramandio:memoryunit.outport_output[23]
output_leds[24] <= sramandio:memoryunit.outport_output[24]
output_leds[25] <= sramandio:memoryunit.outport_output[25]
output_leds[26] <= sramandio:memoryunit.outport_output[26]
output_leds[27] <= sramandio:memoryunit.outport_output[27]
output_leds[28] <= sramandio:memoryunit.outport_output[28]
output_leds[29] <= sramandio:memoryunit.outport_output[29]
output_leds[30] <= sramandio:memoryunit.outport_output[30]
output_leds[31] <= sramandio:memoryunit.outport_output[31]
memread => sramandio:memoryunit.read_en
memwrite => sramandio:memoryunit.write_en
memtoreg => mux2to1:memorydatamux.s
irwrite => instruction_register:instructionregister.irwrite
pcwrite => pc_enable.IN1
pcwritecond => pc_enable.IN1
jal => register_file:registerfile.JumpAndLink
issigned => signextend:signextender.enable
pcsource[0] => mux4to1:pcsourcemux.s[0]
pcsource[1] => mux4to1:pcsourcemux.s[1]
aluop[0] => alu_controller:alucontroller.aluop[0]
aluop[1] => alu_controller:alucontroller.aluop[1]
aluop[2] => alu_controller:alucontroller.aluop[2]
aluop[3] => alu_controller:alucontroller.aluop[3]
aluop[4] => alu_controller:alucontroller.aluop[4]
aluop[5] => alu_controller:alucontroller.aluop[5]
alusrcb[0] => mux4to1:alu_inputb_4x1mux.s[0]
alusrcb[1] => mux4to1:alu_inputb_4x1mux.s[1]
alusrca => mux2to1:registerfileoutputmux.s
regwrite => register_file:registerfile.wr_en
regdst => mux2to1:instructionregistermux.s
lord => mux2to1:programcountermux.s
aluoutput_en => thirtytwobitregister:aluresultregister.enable
instructiontype[0] <= instruction_register:instructionregister.instructiontype[0]
instructiontype[1] <= instruction_register:instructionregister.instructiontype[1]
instructiontype[2] <= instruction_register:instructionregister.instructiontype[2]
instructiontype[3] <= instruction_register:instructionregister.instructiontype[3]
instructiontype[4] <= instruction_register:instructionregister.instructiontype[4]
instructiontype[5] <= instruction_register:instructionregister.instructiontype[5]
ir[0] <= instruction_register:instructionregister.shiftlefttwo[0]
ir[1] <= instruction_register:instructionregister.shiftlefttwo[1]
ir[2] <= instruction_register:instructionregister.shiftlefttwo[2]
ir[3] <= instruction_register:instructionregister.shiftlefttwo[3]
ir[4] <= instruction_register:instructionregister.shiftlefttwo[4]
ir[5] <= instruction_register:instructionregister.shiftlefttwo[5]
clk => sramandio:memoryunit.clk
clk => thirtytwobitregister:memorydataregister.clk
clk => register_file:registerfile.clk
clk => thirtytwobitregister:registerfilerega.clk
clk => thirtytwobitregister:registerfileregb.clk
clk => instruction_register:instructionregister.clk
clk => thirtytwobitregister:aluresultregister.clk
clk => thirtytwobitregister:loregister.clk
clk => thirtytwobitregister:hiregister.clk
clk => thirtytwobitregister:programcounter.clk
reset => sramandio:memoryunit.reset
reset => thirtytwobitregister:memorydataregister.reset
reset => register_file:registerfile.rst
reset => thirtytwobitregister:registerfilerega.reset
reset => thirtytwobitregister:registerfileregb.reset
reset => thirtytwobitregister:aluresultregister.reset
reset => thirtytwobitregister:loregister.reset
reset => thirtytwobitregister:hiregister.reset
reset => thirtytwobitregister:programcounter.reset


|MIPS4712|datapath:datapathcircuit|tentothirtytwoextender:zeroextend
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= <GND>
output[11] <= <GND>
output[12] <= <GND>
output[13] <= <GND>
output[14] <= <GND>
output[15] <= <GND>
output[16] <= <GND>
output[17] <= <GND>
output[18] <= <GND>
output[19] <= <GND>
output[20] <= <GND>
output[21] <= <GND>
output[22] <= <GND>
output[23] <= <GND>
output[24] <= <GND>
output[25] <= <GND>
output[26] <= <GND>
output[27] <= <GND>
output[28] <= <GND>
output[29] <= <GND>
output[30] <= <GND>
output[31] <= <GND>


|MIPS4712|datapath:datapathcircuit|sramandio:memoryunit
sram_data[0] => thirtytwobitregister:outport.input[0]
sram_data[0] => SRAM:sram_mem.data[0]
sram_data[1] => thirtytwobitregister:outport.input[1]
sram_data[1] => SRAM:sram_mem.data[1]
sram_data[2] => thirtytwobitregister:outport.input[2]
sram_data[2] => SRAM:sram_mem.data[2]
sram_data[3] => thirtytwobitregister:outport.input[3]
sram_data[3] => SRAM:sram_mem.data[3]
sram_data[4] => thirtytwobitregister:outport.input[4]
sram_data[4] => SRAM:sram_mem.data[4]
sram_data[5] => thirtytwobitregister:outport.input[5]
sram_data[5] => SRAM:sram_mem.data[5]
sram_data[6] => thirtytwobitregister:outport.input[6]
sram_data[6] => SRAM:sram_mem.data[6]
sram_data[7] => thirtytwobitregister:outport.input[7]
sram_data[7] => SRAM:sram_mem.data[7]
sram_data[8] => thirtytwobitregister:outport.input[8]
sram_data[8] => SRAM:sram_mem.data[8]
sram_data[9] => thirtytwobitregister:outport.input[9]
sram_data[9] => SRAM:sram_mem.data[9]
sram_data[10] => thirtytwobitregister:outport.input[10]
sram_data[10] => SRAM:sram_mem.data[10]
sram_data[11] => thirtytwobitregister:outport.input[11]
sram_data[11] => SRAM:sram_mem.data[11]
sram_data[12] => thirtytwobitregister:outport.input[12]
sram_data[12] => SRAM:sram_mem.data[12]
sram_data[13] => thirtytwobitregister:outport.input[13]
sram_data[13] => SRAM:sram_mem.data[13]
sram_data[14] => thirtytwobitregister:outport.input[14]
sram_data[14] => SRAM:sram_mem.data[14]
sram_data[15] => thirtytwobitregister:outport.input[15]
sram_data[15] => SRAM:sram_mem.data[15]
sram_data[16] => thirtytwobitregister:outport.input[16]
sram_data[16] => SRAM:sram_mem.data[16]
sram_data[17] => thirtytwobitregister:outport.input[17]
sram_data[17] => SRAM:sram_mem.data[17]
sram_data[18] => thirtytwobitregister:outport.input[18]
sram_data[18] => SRAM:sram_mem.data[18]
sram_data[19] => thirtytwobitregister:outport.input[19]
sram_data[19] => SRAM:sram_mem.data[19]
sram_data[20] => thirtytwobitregister:outport.input[20]
sram_data[20] => SRAM:sram_mem.data[20]
sram_data[21] => thirtytwobitregister:outport.input[21]
sram_data[21] => SRAM:sram_mem.data[21]
sram_data[22] => thirtytwobitregister:outport.input[22]
sram_data[22] => SRAM:sram_mem.data[22]
sram_data[23] => thirtytwobitregister:outport.input[23]
sram_data[23] => SRAM:sram_mem.data[23]
sram_data[24] => thirtytwobitregister:outport.input[24]
sram_data[24] => SRAM:sram_mem.data[24]
sram_data[25] => thirtytwobitregister:outport.input[25]
sram_data[25] => SRAM:sram_mem.data[25]
sram_data[26] => thirtytwobitregister:outport.input[26]
sram_data[26] => SRAM:sram_mem.data[26]
sram_data[27] => thirtytwobitregister:outport.input[27]
sram_data[27] => SRAM:sram_mem.data[27]
sram_data[28] => thirtytwobitregister:outport.input[28]
sram_data[28] => SRAM:sram_mem.data[28]
sram_data[29] => thirtytwobitregister:outport.input[29]
sram_data[29] => SRAM:sram_mem.data[29]
sram_data[30] => thirtytwobitregister:outport.input[30]
sram_data[30] => SRAM:sram_mem.data[30]
sram_data[31] => thirtytwobitregister:outport.input[31]
sram_data[31] => SRAM:sram_mem.data[31]
address[0] => sramandio_outputlogic:outputlogic.address[0]
address[0] => sramandio_sramenablelogic:sram_enablelogic.address[0]
address[1] => sramandio_outputlogic:outputlogic.address[1]
address[1] => sramandio_sramenablelogic:sram_enablelogic.address[1]
address[2] => sramandio_outputlogic:outputlogic.address[2]
address[2] => sramandio_sramenablelogic:sram_enablelogic.address[2]
address[2] => SRAM:sram_mem.address[0]
address[3] => sramandio_outputlogic:outputlogic.address[3]
address[3] => sramandio_sramenablelogic:sram_enablelogic.address[3]
address[3] => SRAM:sram_mem.address[1]
address[4] => sramandio_outputlogic:outputlogic.address[4]
address[4] => sramandio_sramenablelogic:sram_enablelogic.address[4]
address[4] => SRAM:sram_mem.address[2]
address[5] => sramandio_outputlogic:outputlogic.address[5]
address[5] => sramandio_sramenablelogic:sram_enablelogic.address[5]
address[5] => SRAM:sram_mem.address[3]
address[6] => sramandio_outputlogic:outputlogic.address[6]
address[6] => sramandio_sramenablelogic:sram_enablelogic.address[6]
address[6] => SRAM:sram_mem.address[4]
address[7] => sramandio_outputlogic:outputlogic.address[7]
address[7] => sramandio_sramenablelogic:sram_enablelogic.address[7]
address[7] => SRAM:sram_mem.address[5]
address[8] => sramandio_outputlogic:outputlogic.address[8]
address[8] => sramandio_sramenablelogic:sram_enablelogic.address[8]
address[9] => sramandio_outputlogic:outputlogic.address[9]
address[9] => sramandio_sramenablelogic:sram_enablelogic.address[9]
address[10] => sramandio_outputlogic:outputlogic.address[10]
address[10] => sramandio_sramenablelogic:sram_enablelogic.address[10]
address[11] => sramandio_outputlogic:outputlogic.address[11]
address[11] => sramandio_sramenablelogic:sram_enablelogic.address[11]
address[12] => sramandio_outputlogic:outputlogic.address[12]
address[12] => sramandio_sramenablelogic:sram_enablelogic.address[12]
address[13] => sramandio_outputlogic:outputlogic.address[13]
address[13] => sramandio_sramenablelogic:sram_enablelogic.address[13]
address[14] => sramandio_outputlogic:outputlogic.address[14]
address[14] => sramandio_sramenablelogic:sram_enablelogic.address[14]
address[15] => sramandio_outputlogic:outputlogic.address[15]
address[15] => sramandio_sramenablelogic:sram_enablelogic.address[15]
address[16] => sramandio_outputlogic:outputlogic.address[16]
address[16] => sramandio_sramenablelogic:sram_enablelogic.address[16]
address[17] => sramandio_outputlogic:outputlogic.address[17]
address[17] => sramandio_sramenablelogic:sram_enablelogic.address[17]
address[18] => sramandio_outputlogic:outputlogic.address[18]
address[18] => sramandio_sramenablelogic:sram_enablelogic.address[18]
address[19] => sramandio_outputlogic:outputlogic.address[19]
address[19] => sramandio_sramenablelogic:sram_enablelogic.address[19]
address[20] => sramandio_outputlogic:outputlogic.address[20]
address[20] => sramandio_sramenablelogic:sram_enablelogic.address[20]
address[21] => sramandio_outputlogic:outputlogic.address[21]
address[21] => sramandio_sramenablelogic:sram_enablelogic.address[21]
address[22] => sramandio_outputlogic:outputlogic.address[22]
address[22] => sramandio_sramenablelogic:sram_enablelogic.address[22]
address[23] => sramandio_outputlogic:outputlogic.address[23]
address[23] => sramandio_sramenablelogic:sram_enablelogic.address[23]
address[24] => sramandio_outputlogic:outputlogic.address[24]
address[24] => sramandio_sramenablelogic:sram_enablelogic.address[24]
address[25] => sramandio_outputlogic:outputlogic.address[25]
address[25] => sramandio_sramenablelogic:sram_enablelogic.address[25]
address[26] => sramandio_outputlogic:outputlogic.address[26]
address[26] => sramandio_sramenablelogic:sram_enablelogic.address[26]
address[27] => sramandio_outputlogic:outputlogic.address[27]
address[27] => sramandio_sramenablelogic:sram_enablelogic.address[27]
address[28] => sramandio_outputlogic:outputlogic.address[28]
address[28] => sramandio_sramenablelogic:sram_enablelogic.address[28]
address[29] => sramandio_outputlogic:outputlogic.address[29]
address[29] => sramandio_sramenablelogic:sram_enablelogic.address[29]
address[30] => sramandio_outputlogic:outputlogic.address[30]
address[30] => sramandio_sramenablelogic:sram_enablelogic.address[30]
address[31] => sramandio_outputlogic:outputlogic.address[31]
address[31] => sramandio_sramenablelogic:sram_enablelogic.address[31]
read_en => sramandio_outputlogic:outputlogic.enable
read_en => SRAM:sram_mem.rden
write_en => sramandio_sramenablelogic:sram_enablelogic.write_en
clk => thirtytwobitregister:inport0.clk
clk => thirtytwobitregister:inport1.clk
clk => thirtytwobitregister:outport.clk
clk => sramandio_outputlogic:outputlogic.clk
clk => SRAM:sram_mem.clock
reset => ~NO_FANOUT~
inport_en => inport0_en.IN0
inport_en => inport1_en.IN0
inport_input[0] => thirtytwobitregister:inport0.input[0]
inport_input[0] => thirtytwobitregister:inport1.input[0]
inport_input[1] => thirtytwobitregister:inport0.input[1]
inport_input[1] => thirtytwobitregister:inport1.input[1]
inport_input[2] => thirtytwobitregister:inport0.input[2]
inport_input[2] => thirtytwobitregister:inport1.input[2]
inport_input[3] => thirtytwobitregister:inport0.input[3]
inport_input[3] => thirtytwobitregister:inport1.input[3]
inport_input[4] => thirtytwobitregister:inport0.input[4]
inport_input[4] => thirtytwobitregister:inport1.input[4]
inport_input[5] => thirtytwobitregister:inport0.input[5]
inport_input[5] => thirtytwobitregister:inport1.input[5]
inport_input[6] => thirtytwobitregister:inport0.input[6]
inport_input[6] => thirtytwobitregister:inport1.input[6]
inport_input[7] => thirtytwobitregister:inport0.input[7]
inport_input[7] => thirtytwobitregister:inport1.input[7]
inport_input[8] => thirtytwobitregister:inport0.input[8]
inport_input[8] => thirtytwobitregister:inport1.input[8]
inport_input[9] => thirtytwobitregister:inport0.input[9]
inport_input[9] => thirtytwobitregister:inport1.input[9]
inport_input[10] => thirtytwobitregister:inport0.input[10]
inport_input[10] => thirtytwobitregister:inport1.input[10]
inport_input[11] => thirtytwobitregister:inport0.input[11]
inport_input[11] => thirtytwobitregister:inport1.input[11]
inport_input[12] => thirtytwobitregister:inport0.input[12]
inport_input[12] => thirtytwobitregister:inport1.input[12]
inport_input[13] => thirtytwobitregister:inport0.input[13]
inport_input[13] => thirtytwobitregister:inport1.input[13]
inport_input[14] => thirtytwobitregister:inport0.input[14]
inport_input[14] => thirtytwobitregister:inport1.input[14]
inport_input[15] => thirtytwobitregister:inport0.input[15]
inport_input[15] => thirtytwobitregister:inport1.input[15]
inport_input[16] => thirtytwobitregister:inport0.input[16]
inport_input[16] => thirtytwobitregister:inport1.input[16]
inport_input[17] => thirtytwobitregister:inport0.input[17]
inport_input[17] => thirtytwobitregister:inport1.input[17]
inport_input[18] => thirtytwobitregister:inport0.input[18]
inport_input[18] => thirtytwobitregister:inport1.input[18]
inport_input[19] => thirtytwobitregister:inport0.input[19]
inport_input[19] => thirtytwobitregister:inport1.input[19]
inport_input[20] => thirtytwobitregister:inport0.input[20]
inport_input[20] => thirtytwobitregister:inport1.input[20]
inport_input[21] => thirtytwobitregister:inport0.input[21]
inport_input[21] => thirtytwobitregister:inport1.input[21]
inport_input[22] => thirtytwobitregister:inport0.input[22]
inport_input[22] => thirtytwobitregister:inport1.input[22]
inport_input[23] => thirtytwobitregister:inport0.input[23]
inport_input[23] => thirtytwobitregister:inport1.input[23]
inport_input[24] => thirtytwobitregister:inport0.input[24]
inport_input[24] => thirtytwobitregister:inport1.input[24]
inport_input[25] => thirtytwobitregister:inport0.input[25]
inport_input[25] => thirtytwobitregister:inport1.input[25]
inport_input[26] => thirtytwobitregister:inport0.input[26]
inport_input[26] => thirtytwobitregister:inport1.input[26]
inport_input[27] => thirtytwobitregister:inport0.input[27]
inport_input[27] => thirtytwobitregister:inport1.input[27]
inport_input[28] => thirtytwobitregister:inport0.input[28]
inport_input[28] => thirtytwobitregister:inport1.input[28]
inport_input[29] => thirtytwobitregister:inport0.input[29]
inport_input[29] => thirtytwobitregister:inport1.input[29]
inport_input[30] => thirtytwobitregister:inport0.input[30]
inport_input[30] => thirtytwobitregister:inport1.input[30]
inport_input[31] => thirtytwobitregister:inport0.input[31]
inport_input[31] => thirtytwobitregister:inport1.input[31]
switchten => inport1_en.IN1
switchten => inport0_en.IN1
output[0] <= sramandio_outputlogic:outputlogic.output[0]
output[1] <= sramandio_outputlogic:outputlogic.output[1]
output[2] <= sramandio_outputlogic:outputlogic.output[2]
output[3] <= sramandio_outputlogic:outputlogic.output[3]
output[4] <= sramandio_outputlogic:outputlogic.output[4]
output[5] <= sramandio_outputlogic:outputlogic.output[5]
output[6] <= sramandio_outputlogic:outputlogic.output[6]
output[7] <= sramandio_outputlogic:outputlogic.output[7]
output[8] <= sramandio_outputlogic:outputlogic.output[8]
output[9] <= sramandio_outputlogic:outputlogic.output[9]
output[10] <= sramandio_outputlogic:outputlogic.output[10]
output[11] <= sramandio_outputlogic:outputlogic.output[11]
output[12] <= sramandio_outputlogic:outputlogic.output[12]
output[13] <= sramandio_outputlogic:outputlogic.output[13]
output[14] <= sramandio_outputlogic:outputlogic.output[14]
output[15] <= sramandio_outputlogic:outputlogic.output[15]
output[16] <= sramandio_outputlogic:outputlogic.output[16]
output[17] <= sramandio_outputlogic:outputlogic.output[17]
output[18] <= sramandio_outputlogic:outputlogic.output[18]
output[19] <= sramandio_outputlogic:outputlogic.output[19]
output[20] <= sramandio_outputlogic:outputlogic.output[20]
output[21] <= sramandio_outputlogic:outputlogic.output[21]
output[22] <= sramandio_outputlogic:outputlogic.output[22]
output[23] <= sramandio_outputlogic:outputlogic.output[23]
output[24] <= sramandio_outputlogic:outputlogic.output[24]
output[25] <= sramandio_outputlogic:outputlogic.output[25]
output[26] <= sramandio_outputlogic:outputlogic.output[26]
output[27] <= sramandio_outputlogic:outputlogic.output[27]
output[28] <= sramandio_outputlogic:outputlogic.output[28]
output[29] <= sramandio_outputlogic:outputlogic.output[29]
output[30] <= sramandio_outputlogic:outputlogic.output[30]
output[31] <= sramandio_outputlogic:outputlogic.output[31]
outport_output[0] <= thirtytwobitregister:outport.output[0]
outport_output[1] <= thirtytwobitregister:outport.output[1]
outport_output[2] <= thirtytwobitregister:outport.output[2]
outport_output[3] <= thirtytwobitregister:outport.output[3]
outport_output[4] <= thirtytwobitregister:outport.output[4]
outport_output[5] <= thirtytwobitregister:outport.output[5]
outport_output[6] <= thirtytwobitregister:outport.output[6]
outport_output[7] <= thirtytwobitregister:outport.output[7]
outport_output[8] <= thirtytwobitregister:outport.output[8]
outport_output[9] <= thirtytwobitregister:outport.output[9]
outport_output[10] <= thirtytwobitregister:outport.output[10]
outport_output[11] <= thirtytwobitregister:outport.output[11]
outport_output[12] <= thirtytwobitregister:outport.output[12]
outport_output[13] <= thirtytwobitregister:outport.output[13]
outport_output[14] <= thirtytwobitregister:outport.output[14]
outport_output[15] <= thirtytwobitregister:outport.output[15]
outport_output[16] <= thirtytwobitregister:outport.output[16]
outport_output[17] <= thirtytwobitregister:outport.output[17]
outport_output[18] <= thirtytwobitregister:outport.output[18]
outport_output[19] <= thirtytwobitregister:outport.output[19]
outport_output[20] <= thirtytwobitregister:outport.output[20]
outport_output[21] <= thirtytwobitregister:outport.output[21]
outport_output[22] <= thirtytwobitregister:outport.output[22]
outport_output[23] <= thirtytwobitregister:outport.output[23]
outport_output[24] <= thirtytwobitregister:outport.output[24]
outport_output[25] <= thirtytwobitregister:outport.output[25]
outport_output[26] <= thirtytwobitregister:outport.output[26]
outport_output[27] <= thirtytwobitregister:outport.output[27]
outport_output[28] <= thirtytwobitregister:outport.output[28]
outport_output[29] <= thirtytwobitregister:outport.output[29]
outport_output[30] <= thirtytwobitregister:outport.output[30]
outport_output[31] <= thirtytwobitregister:outport.output[31]


|MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport0
input[0] => sigout[0].DATAIN
input[1] => sigout[1].DATAIN
input[2] => sigout[2].DATAIN
input[3] => sigout[3].DATAIN
input[4] => sigout[4].DATAIN
input[5] => sigout[5].DATAIN
input[6] => sigout[6].DATAIN
input[7] => sigout[7].DATAIN
input[8] => sigout[8].DATAIN
input[9] => sigout[9].DATAIN
input[10] => sigout[10].DATAIN
input[11] => sigout[11].DATAIN
input[12] => sigout[12].DATAIN
input[13] => sigout[13].DATAIN
input[14] => sigout[14].DATAIN
input[15] => sigout[15].DATAIN
input[16] => sigout[16].DATAIN
input[17] => sigout[17].DATAIN
input[18] => sigout[18].DATAIN
input[19] => sigout[19].DATAIN
input[20] => sigout[20].DATAIN
input[21] => sigout[21].DATAIN
input[22] => sigout[22].DATAIN
input[23] => sigout[23].DATAIN
input[24] => sigout[24].DATAIN
input[25] => sigout[25].DATAIN
input[26] => sigout[26].DATAIN
input[27] => sigout[27].DATAIN
input[28] => sigout[28].DATAIN
input[29] => sigout[29].DATAIN
input[30] => sigout[30].DATAIN
input[31] => sigout[31].DATAIN
clk => sigout[0].CLK
clk => sigout[1].CLK
clk => sigout[2].CLK
clk => sigout[3].CLK
clk => sigout[4].CLK
clk => sigout[5].CLK
clk => sigout[6].CLK
clk => sigout[7].CLK
clk => sigout[8].CLK
clk => sigout[9].CLK
clk => sigout[10].CLK
clk => sigout[11].CLK
clk => sigout[12].CLK
clk => sigout[13].CLK
clk => sigout[14].CLK
clk => sigout[15].CLK
clk => sigout[16].CLK
clk => sigout[17].CLK
clk => sigout[18].CLK
clk => sigout[19].CLK
clk => sigout[20].CLK
clk => sigout[21].CLK
clk => sigout[22].CLK
clk => sigout[23].CLK
clk => sigout[24].CLK
clk => sigout[25].CLK
clk => sigout[26].CLK
clk => sigout[27].CLK
clk => sigout[28].CLK
clk => sigout[29].CLK
clk => sigout[30].CLK
clk => sigout[31].CLK
enable => sigout[31].ENA
enable => sigout[30].ENA
enable => sigout[29].ENA
enable => sigout[28].ENA
enable => sigout[27].ENA
enable => sigout[26].ENA
enable => sigout[25].ENA
enable => sigout[24].ENA
enable => sigout[23].ENA
enable => sigout[22].ENA
enable => sigout[21].ENA
enable => sigout[20].ENA
enable => sigout[19].ENA
enable => sigout[18].ENA
enable => sigout[17].ENA
enable => sigout[16].ENA
enable => sigout[15].ENA
enable => sigout[14].ENA
enable => sigout[13].ENA
enable => sigout[12].ENA
enable => sigout[11].ENA
enable => sigout[10].ENA
enable => sigout[9].ENA
enable => sigout[8].ENA
enable => sigout[7].ENA
enable => sigout[6].ENA
enable => sigout[5].ENA
enable => sigout[4].ENA
enable => sigout[3].ENA
enable => sigout[2].ENA
enable => sigout[1].ENA
enable => sigout[0].ENA
reset => sigout[0].ACLR
reset => sigout[1].ACLR
reset => sigout[2].ACLR
reset => sigout[3].ACLR
reset => sigout[4].ACLR
reset => sigout[5].ACLR
reset => sigout[6].ACLR
reset => sigout[7].ACLR
reset => sigout[8].ACLR
reset => sigout[9].ACLR
reset => sigout[10].ACLR
reset => sigout[11].ACLR
reset => sigout[12].ACLR
reset => sigout[13].ACLR
reset => sigout[14].ACLR
reset => sigout[15].ACLR
reset => sigout[16].ACLR
reset => sigout[17].ACLR
reset => sigout[18].ACLR
reset => sigout[19].ACLR
reset => sigout[20].ACLR
reset => sigout[21].ACLR
reset => sigout[22].ACLR
reset => sigout[23].ACLR
reset => sigout[24].ACLR
reset => sigout[25].ACLR
reset => sigout[26].ACLR
reset => sigout[27].ACLR
reset => sigout[28].ACLR
reset => sigout[29].ACLR
reset => sigout[30].ACLR
reset => sigout[31].ACLR
output[0] <= sigout[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= sigout[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= sigout[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= sigout[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= sigout[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= sigout[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= sigout[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= sigout[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= sigout[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= sigout[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= sigout[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= sigout[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= sigout[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= sigout[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= sigout[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= sigout[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= sigout[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= sigout[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= sigout[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= sigout[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= sigout[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= sigout[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= sigout[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= sigout[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= sigout[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= sigout[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= sigout[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= sigout[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= sigout[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= sigout[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= sigout[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= sigout[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport1
input[0] => sigout[0].DATAIN
input[1] => sigout[1].DATAIN
input[2] => sigout[2].DATAIN
input[3] => sigout[3].DATAIN
input[4] => sigout[4].DATAIN
input[5] => sigout[5].DATAIN
input[6] => sigout[6].DATAIN
input[7] => sigout[7].DATAIN
input[8] => sigout[8].DATAIN
input[9] => sigout[9].DATAIN
input[10] => sigout[10].DATAIN
input[11] => sigout[11].DATAIN
input[12] => sigout[12].DATAIN
input[13] => sigout[13].DATAIN
input[14] => sigout[14].DATAIN
input[15] => sigout[15].DATAIN
input[16] => sigout[16].DATAIN
input[17] => sigout[17].DATAIN
input[18] => sigout[18].DATAIN
input[19] => sigout[19].DATAIN
input[20] => sigout[20].DATAIN
input[21] => sigout[21].DATAIN
input[22] => sigout[22].DATAIN
input[23] => sigout[23].DATAIN
input[24] => sigout[24].DATAIN
input[25] => sigout[25].DATAIN
input[26] => sigout[26].DATAIN
input[27] => sigout[27].DATAIN
input[28] => sigout[28].DATAIN
input[29] => sigout[29].DATAIN
input[30] => sigout[30].DATAIN
input[31] => sigout[31].DATAIN
clk => sigout[0].CLK
clk => sigout[1].CLK
clk => sigout[2].CLK
clk => sigout[3].CLK
clk => sigout[4].CLK
clk => sigout[5].CLK
clk => sigout[6].CLK
clk => sigout[7].CLK
clk => sigout[8].CLK
clk => sigout[9].CLK
clk => sigout[10].CLK
clk => sigout[11].CLK
clk => sigout[12].CLK
clk => sigout[13].CLK
clk => sigout[14].CLK
clk => sigout[15].CLK
clk => sigout[16].CLK
clk => sigout[17].CLK
clk => sigout[18].CLK
clk => sigout[19].CLK
clk => sigout[20].CLK
clk => sigout[21].CLK
clk => sigout[22].CLK
clk => sigout[23].CLK
clk => sigout[24].CLK
clk => sigout[25].CLK
clk => sigout[26].CLK
clk => sigout[27].CLK
clk => sigout[28].CLK
clk => sigout[29].CLK
clk => sigout[30].CLK
clk => sigout[31].CLK
enable => sigout[31].ENA
enable => sigout[30].ENA
enable => sigout[29].ENA
enable => sigout[28].ENA
enable => sigout[27].ENA
enable => sigout[26].ENA
enable => sigout[25].ENA
enable => sigout[24].ENA
enable => sigout[23].ENA
enable => sigout[22].ENA
enable => sigout[21].ENA
enable => sigout[20].ENA
enable => sigout[19].ENA
enable => sigout[18].ENA
enable => sigout[17].ENA
enable => sigout[16].ENA
enable => sigout[15].ENA
enable => sigout[14].ENA
enable => sigout[13].ENA
enable => sigout[12].ENA
enable => sigout[11].ENA
enable => sigout[10].ENA
enable => sigout[9].ENA
enable => sigout[8].ENA
enable => sigout[7].ENA
enable => sigout[6].ENA
enable => sigout[5].ENA
enable => sigout[4].ENA
enable => sigout[3].ENA
enable => sigout[2].ENA
enable => sigout[1].ENA
enable => sigout[0].ENA
reset => sigout[0].ACLR
reset => sigout[1].ACLR
reset => sigout[2].ACLR
reset => sigout[3].ACLR
reset => sigout[4].ACLR
reset => sigout[5].ACLR
reset => sigout[6].ACLR
reset => sigout[7].ACLR
reset => sigout[8].ACLR
reset => sigout[9].ACLR
reset => sigout[10].ACLR
reset => sigout[11].ACLR
reset => sigout[12].ACLR
reset => sigout[13].ACLR
reset => sigout[14].ACLR
reset => sigout[15].ACLR
reset => sigout[16].ACLR
reset => sigout[17].ACLR
reset => sigout[18].ACLR
reset => sigout[19].ACLR
reset => sigout[20].ACLR
reset => sigout[21].ACLR
reset => sigout[22].ACLR
reset => sigout[23].ACLR
reset => sigout[24].ACLR
reset => sigout[25].ACLR
reset => sigout[26].ACLR
reset => sigout[27].ACLR
reset => sigout[28].ACLR
reset => sigout[29].ACLR
reset => sigout[30].ACLR
reset => sigout[31].ACLR
output[0] <= sigout[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= sigout[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= sigout[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= sigout[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= sigout[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= sigout[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= sigout[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= sigout[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= sigout[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= sigout[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= sigout[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= sigout[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= sigout[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= sigout[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= sigout[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= sigout[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= sigout[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= sigout[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= sigout[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= sigout[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= sigout[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= sigout[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= sigout[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= sigout[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= sigout[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= sigout[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= sigout[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= sigout[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= sigout[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= sigout[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= sigout[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= sigout[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport
input[0] => sigout[0].DATAIN
input[1] => sigout[1].DATAIN
input[2] => sigout[2].DATAIN
input[3] => sigout[3].DATAIN
input[4] => sigout[4].DATAIN
input[5] => sigout[5].DATAIN
input[6] => sigout[6].DATAIN
input[7] => sigout[7].DATAIN
input[8] => sigout[8].DATAIN
input[9] => sigout[9].DATAIN
input[10] => sigout[10].DATAIN
input[11] => sigout[11].DATAIN
input[12] => sigout[12].DATAIN
input[13] => sigout[13].DATAIN
input[14] => sigout[14].DATAIN
input[15] => sigout[15].DATAIN
input[16] => sigout[16].DATAIN
input[17] => sigout[17].DATAIN
input[18] => sigout[18].DATAIN
input[19] => sigout[19].DATAIN
input[20] => sigout[20].DATAIN
input[21] => sigout[21].DATAIN
input[22] => sigout[22].DATAIN
input[23] => sigout[23].DATAIN
input[24] => sigout[24].DATAIN
input[25] => sigout[25].DATAIN
input[26] => sigout[26].DATAIN
input[27] => sigout[27].DATAIN
input[28] => sigout[28].DATAIN
input[29] => sigout[29].DATAIN
input[30] => sigout[30].DATAIN
input[31] => sigout[31].DATAIN
clk => sigout[0].CLK
clk => sigout[1].CLK
clk => sigout[2].CLK
clk => sigout[3].CLK
clk => sigout[4].CLK
clk => sigout[5].CLK
clk => sigout[6].CLK
clk => sigout[7].CLK
clk => sigout[8].CLK
clk => sigout[9].CLK
clk => sigout[10].CLK
clk => sigout[11].CLK
clk => sigout[12].CLK
clk => sigout[13].CLK
clk => sigout[14].CLK
clk => sigout[15].CLK
clk => sigout[16].CLK
clk => sigout[17].CLK
clk => sigout[18].CLK
clk => sigout[19].CLK
clk => sigout[20].CLK
clk => sigout[21].CLK
clk => sigout[22].CLK
clk => sigout[23].CLK
clk => sigout[24].CLK
clk => sigout[25].CLK
clk => sigout[26].CLK
clk => sigout[27].CLK
clk => sigout[28].CLK
clk => sigout[29].CLK
clk => sigout[30].CLK
clk => sigout[31].CLK
enable => sigout[31].ENA
enable => sigout[30].ENA
enable => sigout[29].ENA
enable => sigout[28].ENA
enable => sigout[27].ENA
enable => sigout[26].ENA
enable => sigout[25].ENA
enable => sigout[24].ENA
enable => sigout[23].ENA
enable => sigout[22].ENA
enable => sigout[21].ENA
enable => sigout[20].ENA
enable => sigout[19].ENA
enable => sigout[18].ENA
enable => sigout[17].ENA
enable => sigout[16].ENA
enable => sigout[15].ENA
enable => sigout[14].ENA
enable => sigout[13].ENA
enable => sigout[12].ENA
enable => sigout[11].ENA
enable => sigout[10].ENA
enable => sigout[9].ENA
enable => sigout[8].ENA
enable => sigout[7].ENA
enable => sigout[6].ENA
enable => sigout[5].ENA
enable => sigout[4].ENA
enable => sigout[3].ENA
enable => sigout[2].ENA
enable => sigout[1].ENA
enable => sigout[0].ENA
reset => sigout[0].ACLR
reset => sigout[1].ACLR
reset => sigout[2].ACLR
reset => sigout[3].ACLR
reset => sigout[4].ACLR
reset => sigout[5].ACLR
reset => sigout[6].ACLR
reset => sigout[7].ACLR
reset => sigout[8].ACLR
reset => sigout[9].ACLR
reset => sigout[10].ACLR
reset => sigout[11].ACLR
reset => sigout[12].ACLR
reset => sigout[13].ACLR
reset => sigout[14].ACLR
reset => sigout[15].ACLR
reset => sigout[16].ACLR
reset => sigout[17].ACLR
reset => sigout[18].ACLR
reset => sigout[19].ACLR
reset => sigout[20].ACLR
reset => sigout[21].ACLR
reset => sigout[22].ACLR
reset => sigout[23].ACLR
reset => sigout[24].ACLR
reset => sigout[25].ACLR
reset => sigout[26].ACLR
reset => sigout[27].ACLR
reset => sigout[28].ACLR
reset => sigout[29].ACLR
reset => sigout[30].ACLR
reset => sigout[31].ACLR
output[0] <= sigout[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= sigout[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= sigout[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= sigout[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= sigout[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= sigout[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= sigout[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= sigout[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= sigout[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= sigout[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= sigout[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= sigout[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= sigout[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= sigout[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= sigout[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= sigout[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= sigout[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= sigout[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= sigout[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= sigout[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= sigout[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= sigout[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= sigout[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= sigout[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= sigout[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= sigout[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= sigout[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= sigout[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= sigout[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= sigout[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= sigout[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= sigout[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|sramandio_outputlogic:outputlogic
inport0[0] => mux4to1:sramandio_outputlogic_mux.A[0]
inport0[1] => mux4to1:sramandio_outputlogic_mux.A[1]
inport0[2] => mux4to1:sramandio_outputlogic_mux.A[2]
inport0[3] => mux4to1:sramandio_outputlogic_mux.A[3]
inport0[4] => mux4to1:sramandio_outputlogic_mux.A[4]
inport0[5] => mux4to1:sramandio_outputlogic_mux.A[5]
inport0[6] => mux4to1:sramandio_outputlogic_mux.A[6]
inport0[7] => mux4to1:sramandio_outputlogic_mux.A[7]
inport0[8] => mux4to1:sramandio_outputlogic_mux.A[8]
inport0[9] => mux4to1:sramandio_outputlogic_mux.A[9]
inport0[10] => mux4to1:sramandio_outputlogic_mux.A[10]
inport0[11] => mux4to1:sramandio_outputlogic_mux.A[11]
inport0[12] => mux4to1:sramandio_outputlogic_mux.A[12]
inport0[13] => mux4to1:sramandio_outputlogic_mux.A[13]
inport0[14] => mux4to1:sramandio_outputlogic_mux.A[14]
inport0[15] => mux4to1:sramandio_outputlogic_mux.A[15]
inport0[16] => mux4to1:sramandio_outputlogic_mux.A[16]
inport0[17] => mux4to1:sramandio_outputlogic_mux.A[17]
inport0[18] => mux4to1:sramandio_outputlogic_mux.A[18]
inport0[19] => mux4to1:sramandio_outputlogic_mux.A[19]
inport0[20] => mux4to1:sramandio_outputlogic_mux.A[20]
inport0[21] => mux4to1:sramandio_outputlogic_mux.A[21]
inport0[22] => mux4to1:sramandio_outputlogic_mux.A[22]
inport0[23] => mux4to1:sramandio_outputlogic_mux.A[23]
inport0[24] => mux4to1:sramandio_outputlogic_mux.A[24]
inport0[25] => mux4to1:sramandio_outputlogic_mux.A[25]
inport0[26] => mux4to1:sramandio_outputlogic_mux.A[26]
inport0[27] => mux4to1:sramandio_outputlogic_mux.A[27]
inport0[28] => mux4to1:sramandio_outputlogic_mux.A[28]
inport0[29] => mux4to1:sramandio_outputlogic_mux.A[29]
inport0[30] => mux4to1:sramandio_outputlogic_mux.A[30]
inport0[31] => mux4to1:sramandio_outputlogic_mux.A[31]
inport1[0] => mux4to1:sramandio_outputlogic_mux.B[0]
inport1[1] => mux4to1:sramandio_outputlogic_mux.B[1]
inport1[2] => mux4to1:sramandio_outputlogic_mux.B[2]
inport1[3] => mux4to1:sramandio_outputlogic_mux.B[3]
inport1[4] => mux4to1:sramandio_outputlogic_mux.B[4]
inport1[5] => mux4to1:sramandio_outputlogic_mux.B[5]
inport1[6] => mux4to1:sramandio_outputlogic_mux.B[6]
inport1[7] => mux4to1:sramandio_outputlogic_mux.B[7]
inport1[8] => mux4to1:sramandio_outputlogic_mux.B[8]
inport1[9] => mux4to1:sramandio_outputlogic_mux.B[9]
inport1[10] => mux4to1:sramandio_outputlogic_mux.B[10]
inport1[11] => mux4to1:sramandio_outputlogic_mux.B[11]
inport1[12] => mux4to1:sramandio_outputlogic_mux.B[12]
inport1[13] => mux4to1:sramandio_outputlogic_mux.B[13]
inport1[14] => mux4to1:sramandio_outputlogic_mux.B[14]
inport1[15] => mux4to1:sramandio_outputlogic_mux.B[15]
inport1[16] => mux4to1:sramandio_outputlogic_mux.B[16]
inport1[17] => mux4to1:sramandio_outputlogic_mux.B[17]
inport1[18] => mux4to1:sramandio_outputlogic_mux.B[18]
inport1[19] => mux4to1:sramandio_outputlogic_mux.B[19]
inport1[20] => mux4to1:sramandio_outputlogic_mux.B[20]
inport1[21] => mux4to1:sramandio_outputlogic_mux.B[21]
inport1[22] => mux4to1:sramandio_outputlogic_mux.B[22]
inport1[23] => mux4to1:sramandio_outputlogic_mux.B[23]
inport1[24] => mux4to1:sramandio_outputlogic_mux.B[24]
inport1[25] => mux4to1:sramandio_outputlogic_mux.B[25]
inport1[26] => mux4to1:sramandio_outputlogic_mux.B[26]
inport1[27] => mux4to1:sramandio_outputlogic_mux.B[27]
inport1[28] => mux4to1:sramandio_outputlogic_mux.B[28]
inport1[29] => mux4to1:sramandio_outputlogic_mux.B[29]
inport1[30] => mux4to1:sramandio_outputlogic_mux.B[30]
inport1[31] => mux4to1:sramandio_outputlogic_mux.B[31]
ram[0] => mux4to1:sramandio_outputlogic_mux.C[0]
ram[1] => mux4to1:sramandio_outputlogic_mux.C[1]
ram[2] => mux4to1:sramandio_outputlogic_mux.C[2]
ram[3] => mux4to1:sramandio_outputlogic_mux.C[3]
ram[4] => mux4to1:sramandio_outputlogic_mux.C[4]
ram[5] => mux4to1:sramandio_outputlogic_mux.C[5]
ram[6] => mux4to1:sramandio_outputlogic_mux.C[6]
ram[7] => mux4to1:sramandio_outputlogic_mux.C[7]
ram[8] => mux4to1:sramandio_outputlogic_mux.C[8]
ram[9] => mux4to1:sramandio_outputlogic_mux.C[9]
ram[10] => mux4to1:sramandio_outputlogic_mux.C[10]
ram[11] => mux4to1:sramandio_outputlogic_mux.C[11]
ram[12] => mux4to1:sramandio_outputlogic_mux.C[12]
ram[13] => mux4to1:sramandio_outputlogic_mux.C[13]
ram[14] => mux4to1:sramandio_outputlogic_mux.C[14]
ram[15] => mux4to1:sramandio_outputlogic_mux.C[15]
ram[16] => mux4to1:sramandio_outputlogic_mux.C[16]
ram[17] => mux4to1:sramandio_outputlogic_mux.C[17]
ram[18] => mux4to1:sramandio_outputlogic_mux.C[18]
ram[19] => mux4to1:sramandio_outputlogic_mux.C[19]
ram[20] => mux4to1:sramandio_outputlogic_mux.C[20]
ram[21] => mux4to1:sramandio_outputlogic_mux.C[21]
ram[22] => mux4to1:sramandio_outputlogic_mux.C[22]
ram[23] => mux4to1:sramandio_outputlogic_mux.C[23]
ram[24] => mux4to1:sramandio_outputlogic_mux.C[24]
ram[25] => mux4to1:sramandio_outputlogic_mux.C[25]
ram[26] => mux4to1:sramandio_outputlogic_mux.C[26]
ram[27] => mux4to1:sramandio_outputlogic_mux.C[27]
ram[28] => mux4to1:sramandio_outputlogic_mux.C[28]
ram[29] => mux4to1:sramandio_outputlogic_mux.C[29]
ram[30] => mux4to1:sramandio_outputlogic_mux.C[30]
ram[31] => mux4to1:sramandio_outputlogic_mux.C[31]
address[0] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[0]
address[1] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[1]
address[2] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[2]
address[3] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[3]
address[4] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[4]
address[5] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[5]
address[6] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[6]
address[7] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[7]
address[8] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[8]
address[9] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[9]
address[10] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[10]
address[11] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[11]
address[12] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[12]
address[13] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[13]
address[14] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[14]
address[15] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[15]
address[16] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[16]
address[17] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[17]
address[18] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[18]
address[19] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[19]
address[20] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[20]
address[21] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[21]
address[22] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[22]
address[23] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[23]
address[24] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[24]
address[25] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[25]
address[26] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[26]
address[27] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[27]
address[28] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[28]
address[29] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[29]
address[30] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[30]
address[31] => sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic.address[31]
enable => thirtytwobitregister:sramandio_outputlogic_dff.enable
clk => thirtytwobitregister:sramandio_outputlogic_dff.clk
output[0] <= thirtytwobitregister:sramandio_outputlogic_dff.output[0]
output[1] <= thirtytwobitregister:sramandio_outputlogic_dff.output[1]
output[2] <= thirtytwobitregister:sramandio_outputlogic_dff.output[2]
output[3] <= thirtytwobitregister:sramandio_outputlogic_dff.output[3]
output[4] <= thirtytwobitregister:sramandio_outputlogic_dff.output[4]
output[5] <= thirtytwobitregister:sramandio_outputlogic_dff.output[5]
output[6] <= thirtytwobitregister:sramandio_outputlogic_dff.output[6]
output[7] <= thirtytwobitregister:sramandio_outputlogic_dff.output[7]
output[8] <= thirtytwobitregister:sramandio_outputlogic_dff.output[8]
output[9] <= thirtytwobitregister:sramandio_outputlogic_dff.output[9]
output[10] <= thirtytwobitregister:sramandio_outputlogic_dff.output[10]
output[11] <= thirtytwobitregister:sramandio_outputlogic_dff.output[11]
output[12] <= thirtytwobitregister:sramandio_outputlogic_dff.output[12]
output[13] <= thirtytwobitregister:sramandio_outputlogic_dff.output[13]
output[14] <= thirtytwobitregister:sramandio_outputlogic_dff.output[14]
output[15] <= thirtytwobitregister:sramandio_outputlogic_dff.output[15]
output[16] <= thirtytwobitregister:sramandio_outputlogic_dff.output[16]
output[17] <= thirtytwobitregister:sramandio_outputlogic_dff.output[17]
output[18] <= thirtytwobitregister:sramandio_outputlogic_dff.output[18]
output[19] <= thirtytwobitregister:sramandio_outputlogic_dff.output[19]
output[20] <= thirtytwobitregister:sramandio_outputlogic_dff.output[20]
output[21] <= thirtytwobitregister:sramandio_outputlogic_dff.output[21]
output[22] <= thirtytwobitregister:sramandio_outputlogic_dff.output[22]
output[23] <= thirtytwobitregister:sramandio_outputlogic_dff.output[23]
output[24] <= thirtytwobitregister:sramandio_outputlogic_dff.output[24]
output[25] <= thirtytwobitregister:sramandio_outputlogic_dff.output[25]
output[26] <= thirtytwobitregister:sramandio_outputlogic_dff.output[26]
output[27] <= thirtytwobitregister:sramandio_outputlogic_dff.output[27]
output[28] <= thirtytwobitregister:sramandio_outputlogic_dff.output[28]
output[29] <= thirtytwobitregister:sramandio_outputlogic_dff.output[29]
output[30] <= thirtytwobitregister:sramandio_outputlogic_dff.output[30]
output[31] <= thirtytwobitregister:sramandio_outputlogic_dff.output[31]


|MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|sramandio_outputlogic:outputlogic|sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic
address[0] => Equal0.IN18
address[0] => Equal1.IN17
address[1] => Equal0.IN17
address[1] => Equal1.IN16
address[2] => Equal0.IN16
address[2] => Equal1.IN31
address[3] => Equal0.IN31
address[3] => Equal1.IN30
address[4] => Equal0.IN30
address[4] => Equal1.IN29
address[5] => Equal0.IN29
address[5] => Equal1.IN28
address[6] => Equal0.IN28
address[6] => Equal1.IN27
address[7] => Equal0.IN27
address[7] => Equal1.IN26
address[8] => Equal0.IN26
address[8] => Equal1.IN25
address[9] => Equal0.IN25
address[9] => Equal1.IN24
address[10] => Equal0.IN24
address[10] => Equal1.IN23
address[11] => Equal0.IN23
address[11] => Equal1.IN22
address[12] => Equal0.IN22
address[12] => Equal1.IN21
address[13] => Equal0.IN21
address[13] => Equal1.IN20
address[14] => Equal0.IN20
address[14] => Equal1.IN19
address[15] => Equal0.IN19
address[15] => Equal1.IN18
address[16] => Equal0.IN15
address[16] => Equal1.IN15
address[17] => Equal0.IN14
address[17] => Equal1.IN14
address[18] => Equal0.IN13
address[18] => Equal1.IN13
address[19] => Equal0.IN12
address[19] => Equal1.IN12
address[20] => Equal0.IN11
address[20] => Equal1.IN11
address[21] => Equal0.IN10
address[21] => Equal1.IN10
address[22] => Equal0.IN9
address[22] => Equal1.IN9
address[23] => Equal0.IN8
address[23] => Equal1.IN8
address[24] => Equal0.IN7
address[24] => Equal1.IN7
address[25] => Equal0.IN6
address[25] => Equal1.IN6
address[26] => Equal0.IN5
address[26] => Equal1.IN5
address[27] => Equal0.IN4
address[27] => Equal1.IN4
address[28] => Equal0.IN3
address[28] => Equal1.IN3
address[29] => Equal0.IN2
address[29] => Equal1.IN2
address[30] => Equal0.IN1
address[30] => Equal1.IN1
address[31] => Equal0.IN0
address[31] => Equal1.IN0
mux_select[0] <= mux_select.DB_MAX_OUTPUT_PORT_TYPE
mux_select[1] <= mux_select.DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|sramandio_outputlogic:outputlogic|mux4to1:sramandio_outputlogic_mux
A[0] => Mux31.IN0
A[1] => Mux30.IN0
A[2] => Mux29.IN0
A[3] => Mux28.IN0
A[4] => Mux27.IN0
A[5] => Mux26.IN0
A[6] => Mux25.IN0
A[7] => Mux24.IN0
A[8] => Mux23.IN0
A[9] => Mux22.IN0
A[10] => Mux21.IN0
A[11] => Mux20.IN0
A[12] => Mux19.IN0
A[13] => Mux18.IN0
A[14] => Mux17.IN0
A[15] => Mux16.IN0
A[16] => Mux15.IN0
A[17] => Mux14.IN0
A[18] => Mux13.IN0
A[19] => Mux12.IN0
A[20] => Mux11.IN0
A[21] => Mux10.IN0
A[22] => Mux9.IN0
A[23] => Mux8.IN0
A[24] => Mux7.IN0
A[25] => Mux6.IN0
A[26] => Mux5.IN0
A[27] => Mux4.IN0
A[28] => Mux3.IN0
A[29] => Mux2.IN0
A[30] => Mux1.IN0
A[31] => Mux0.IN0
B[0] => Mux31.IN1
B[1] => Mux30.IN1
B[2] => Mux29.IN1
B[3] => Mux28.IN1
B[4] => Mux27.IN1
B[5] => Mux26.IN1
B[6] => Mux25.IN1
B[7] => Mux24.IN1
B[8] => Mux23.IN1
B[9] => Mux22.IN1
B[10] => Mux21.IN1
B[11] => Mux20.IN1
B[12] => Mux19.IN1
B[13] => Mux18.IN1
B[14] => Mux17.IN1
B[15] => Mux16.IN1
B[16] => Mux15.IN1
B[17] => Mux14.IN1
B[18] => Mux13.IN1
B[19] => Mux12.IN1
B[20] => Mux11.IN1
B[21] => Mux10.IN1
B[22] => Mux9.IN1
B[23] => Mux8.IN1
B[24] => Mux7.IN1
B[25] => Mux6.IN1
B[26] => Mux5.IN1
B[27] => Mux4.IN1
B[28] => Mux3.IN1
B[29] => Mux2.IN1
B[30] => Mux1.IN1
B[31] => Mux0.IN1
C[0] => Mux31.IN2
C[1] => Mux30.IN2
C[2] => Mux29.IN2
C[3] => Mux28.IN2
C[4] => Mux27.IN2
C[5] => Mux26.IN2
C[6] => Mux25.IN2
C[7] => Mux24.IN2
C[8] => Mux23.IN2
C[9] => Mux22.IN2
C[10] => Mux21.IN2
C[11] => Mux20.IN2
C[12] => Mux19.IN2
C[13] => Mux18.IN2
C[14] => Mux17.IN2
C[15] => Mux16.IN2
C[16] => Mux15.IN2
C[17] => Mux14.IN2
C[18] => Mux13.IN2
C[19] => Mux12.IN2
C[20] => Mux11.IN2
C[21] => Mux10.IN2
C[22] => Mux9.IN2
C[23] => Mux8.IN2
C[24] => Mux7.IN2
C[25] => Mux6.IN2
C[26] => Mux5.IN2
C[27] => Mux4.IN2
C[28] => Mux3.IN2
C[29] => Mux2.IN2
C[30] => Mux1.IN2
C[31] => Mux0.IN2
D[0] => Mux31.IN3
D[1] => Mux30.IN3
D[2] => Mux29.IN3
D[3] => Mux28.IN3
D[4] => Mux27.IN3
D[5] => Mux26.IN3
D[6] => Mux25.IN3
D[7] => Mux24.IN3
D[8] => Mux23.IN3
D[9] => Mux22.IN3
D[10] => Mux21.IN3
D[11] => Mux20.IN3
D[12] => Mux19.IN3
D[13] => Mux18.IN3
D[14] => Mux17.IN3
D[15] => Mux16.IN3
D[16] => Mux15.IN3
D[17] => Mux14.IN3
D[18] => Mux13.IN3
D[19] => Mux12.IN3
D[20] => Mux11.IN3
D[21] => Mux10.IN3
D[22] => Mux9.IN3
D[23] => Mux8.IN3
D[24] => Mux7.IN3
D[25] => Mux6.IN3
D[26] => Mux5.IN3
D[27] => Mux4.IN3
D[28] => Mux3.IN3
D[29] => Mux2.IN3
D[30] => Mux1.IN3
D[31] => Mux0.IN3
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[0] => Mux4.IN5
s[0] => Mux5.IN5
s[0] => Mux6.IN5
s[0] => Mux7.IN5
s[0] => Mux8.IN5
s[0] => Mux9.IN5
s[0] => Mux10.IN5
s[0] => Mux11.IN5
s[0] => Mux12.IN5
s[0] => Mux13.IN5
s[0] => Mux14.IN5
s[0] => Mux15.IN5
s[0] => Mux16.IN5
s[0] => Mux17.IN5
s[0] => Mux18.IN5
s[0] => Mux19.IN5
s[0] => Mux20.IN5
s[0] => Mux21.IN5
s[0] => Mux22.IN5
s[0] => Mux23.IN5
s[0] => Mux24.IN5
s[0] => Mux25.IN5
s[0] => Mux26.IN5
s[0] => Mux27.IN5
s[0] => Mux28.IN5
s[0] => Mux29.IN5
s[0] => Mux30.IN5
s[0] => Mux31.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4
s[1] => Mux4.IN4
s[1] => Mux5.IN4
s[1] => Mux6.IN4
s[1] => Mux7.IN4
s[1] => Mux8.IN4
s[1] => Mux9.IN4
s[1] => Mux10.IN4
s[1] => Mux11.IN4
s[1] => Mux12.IN4
s[1] => Mux13.IN4
s[1] => Mux14.IN4
s[1] => Mux15.IN4
s[1] => Mux16.IN4
s[1] => Mux17.IN4
s[1] => Mux18.IN4
s[1] => Mux19.IN4
s[1] => Mux20.IN4
s[1] => Mux21.IN4
s[1] => Mux22.IN4
s[1] => Mux23.IN4
s[1] => Mux24.IN4
s[1] => Mux25.IN4
s[1] => Mux26.IN4
s[1] => Mux27.IN4
s[1] => Mux28.IN4
s[1] => Mux29.IN4
s[1] => Mux30.IN4
s[1] => Mux31.IN4
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|sramandio_outputlogic:outputlogic|thirtytwobitregister:sramandio_outputlogic_dff
input[0] => sigout[0].DATAIN
input[1] => sigout[1].DATAIN
input[2] => sigout[2].DATAIN
input[3] => sigout[3].DATAIN
input[4] => sigout[4].DATAIN
input[5] => sigout[5].DATAIN
input[6] => sigout[6].DATAIN
input[7] => sigout[7].DATAIN
input[8] => sigout[8].DATAIN
input[9] => sigout[9].DATAIN
input[10] => sigout[10].DATAIN
input[11] => sigout[11].DATAIN
input[12] => sigout[12].DATAIN
input[13] => sigout[13].DATAIN
input[14] => sigout[14].DATAIN
input[15] => sigout[15].DATAIN
input[16] => sigout[16].DATAIN
input[17] => sigout[17].DATAIN
input[18] => sigout[18].DATAIN
input[19] => sigout[19].DATAIN
input[20] => sigout[20].DATAIN
input[21] => sigout[21].DATAIN
input[22] => sigout[22].DATAIN
input[23] => sigout[23].DATAIN
input[24] => sigout[24].DATAIN
input[25] => sigout[25].DATAIN
input[26] => sigout[26].DATAIN
input[27] => sigout[27].DATAIN
input[28] => sigout[28].DATAIN
input[29] => sigout[29].DATAIN
input[30] => sigout[30].DATAIN
input[31] => sigout[31].DATAIN
clk => sigout[0].CLK
clk => sigout[1].CLK
clk => sigout[2].CLK
clk => sigout[3].CLK
clk => sigout[4].CLK
clk => sigout[5].CLK
clk => sigout[6].CLK
clk => sigout[7].CLK
clk => sigout[8].CLK
clk => sigout[9].CLK
clk => sigout[10].CLK
clk => sigout[11].CLK
clk => sigout[12].CLK
clk => sigout[13].CLK
clk => sigout[14].CLK
clk => sigout[15].CLK
clk => sigout[16].CLK
clk => sigout[17].CLK
clk => sigout[18].CLK
clk => sigout[19].CLK
clk => sigout[20].CLK
clk => sigout[21].CLK
clk => sigout[22].CLK
clk => sigout[23].CLK
clk => sigout[24].CLK
clk => sigout[25].CLK
clk => sigout[26].CLK
clk => sigout[27].CLK
clk => sigout[28].CLK
clk => sigout[29].CLK
clk => sigout[30].CLK
clk => sigout[31].CLK
enable => sigout[31].ENA
enable => sigout[30].ENA
enable => sigout[29].ENA
enable => sigout[28].ENA
enable => sigout[27].ENA
enable => sigout[26].ENA
enable => sigout[25].ENA
enable => sigout[24].ENA
enable => sigout[23].ENA
enable => sigout[22].ENA
enable => sigout[21].ENA
enable => sigout[20].ENA
enable => sigout[19].ENA
enable => sigout[18].ENA
enable => sigout[17].ENA
enable => sigout[16].ENA
enable => sigout[15].ENA
enable => sigout[14].ENA
enable => sigout[13].ENA
enable => sigout[12].ENA
enable => sigout[11].ENA
enable => sigout[10].ENA
enable => sigout[9].ENA
enable => sigout[8].ENA
enable => sigout[7].ENA
enable => sigout[6].ENA
enable => sigout[5].ENA
enable => sigout[4].ENA
enable => sigout[3].ENA
enable => sigout[2].ENA
enable => sigout[1].ENA
enable => sigout[0].ENA
reset => sigout[0].ACLR
reset => sigout[1].ACLR
reset => sigout[2].ACLR
reset => sigout[3].ACLR
reset => sigout[4].ACLR
reset => sigout[5].ACLR
reset => sigout[6].ACLR
reset => sigout[7].ACLR
reset => sigout[8].ACLR
reset => sigout[9].ACLR
reset => sigout[10].ACLR
reset => sigout[11].ACLR
reset => sigout[12].ACLR
reset => sigout[13].ACLR
reset => sigout[14].ACLR
reset => sigout[15].ACLR
reset => sigout[16].ACLR
reset => sigout[17].ACLR
reset => sigout[18].ACLR
reset => sigout[19].ACLR
reset => sigout[20].ACLR
reset => sigout[21].ACLR
reset => sigout[22].ACLR
reset => sigout[23].ACLR
reset => sigout[24].ACLR
reset => sigout[25].ACLR
reset => sigout[26].ACLR
reset => sigout[27].ACLR
reset => sigout[28].ACLR
reset => sigout[29].ACLR
reset => sigout[30].ACLR
reset => sigout[31].ACLR
output[0] <= sigout[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= sigout[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= sigout[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= sigout[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= sigout[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= sigout[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= sigout[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= sigout[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= sigout[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= sigout[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= sigout[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= sigout[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= sigout[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= sigout[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= sigout[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= sigout[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= sigout[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= sigout[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= sigout[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= sigout[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= sigout[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= sigout[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= sigout[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= sigout[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= sigout[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= sigout[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= sigout[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= sigout[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= sigout[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= sigout[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= sigout[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= sigout[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|sramandio_sramenablelogic:sram_enablelogic
address[0] => Equal0.IN18
address[0] => Equal1.IN17
address[1] => Equal0.IN17
address[1] => Equal1.IN16
address[2] => Equal0.IN16
address[2] => Equal1.IN31
address[3] => Equal0.IN31
address[3] => Equal1.IN30
address[4] => Equal0.IN30
address[4] => Equal1.IN29
address[5] => Equal0.IN29
address[5] => Equal1.IN28
address[6] => Equal0.IN28
address[6] => Equal1.IN27
address[7] => Equal0.IN27
address[7] => Equal1.IN26
address[8] => Equal0.IN26
address[8] => Equal1.IN25
address[9] => Equal0.IN25
address[9] => Equal1.IN24
address[10] => Equal0.IN24
address[10] => Equal1.IN23
address[11] => Equal0.IN23
address[11] => Equal1.IN22
address[12] => Equal0.IN22
address[12] => Equal1.IN21
address[13] => Equal0.IN21
address[13] => Equal1.IN20
address[14] => Equal0.IN20
address[14] => Equal1.IN19
address[15] => Equal0.IN19
address[15] => Equal1.IN18
address[16] => Equal0.IN15
address[16] => Equal1.IN15
address[17] => Equal0.IN14
address[17] => Equal1.IN14
address[18] => Equal0.IN13
address[18] => Equal1.IN13
address[19] => Equal0.IN12
address[19] => Equal1.IN12
address[20] => Equal0.IN11
address[20] => Equal1.IN11
address[21] => Equal0.IN10
address[21] => Equal1.IN10
address[22] => Equal0.IN9
address[22] => Equal1.IN9
address[23] => Equal0.IN8
address[23] => Equal1.IN8
address[24] => Equal0.IN7
address[24] => Equal1.IN7
address[25] => Equal0.IN6
address[25] => Equal1.IN6
address[26] => Equal0.IN5
address[26] => Equal1.IN5
address[27] => Equal0.IN4
address[27] => Equal1.IN4
address[28] => Equal0.IN3
address[28] => Equal1.IN3
address[29] => Equal0.IN2
address[29] => Equal1.IN2
address[30] => Equal0.IN1
address[30] => Equal1.IN1
address[31] => Equal0.IN0
address[31] => Equal1.IN0
write_en => sram_enable_logic.IN1
write_en => sram_write_en.OUTPUTSELECT
write_en => outport_en.OUTPUTSELECT
sram_write_en <= sram_write_en.DB_MAX_OUTPUT_PORT_TYPE
outport_en <= outport_en.DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem
aclr => altsyncram:altsyncram_component.aclr0
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component
wren_a => altsyncram_tnt3:auto_generated.wren_a
rden_a => altsyncram_tnt3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tnt3:auto_generated.data_a[0]
data_a[1] => altsyncram_tnt3:auto_generated.data_a[1]
data_a[2] => altsyncram_tnt3:auto_generated.data_a[2]
data_a[3] => altsyncram_tnt3:auto_generated.data_a[3]
data_a[4] => altsyncram_tnt3:auto_generated.data_a[4]
data_a[5] => altsyncram_tnt3:auto_generated.data_a[5]
data_a[6] => altsyncram_tnt3:auto_generated.data_a[6]
data_a[7] => altsyncram_tnt3:auto_generated.data_a[7]
data_a[8] => altsyncram_tnt3:auto_generated.data_a[8]
data_a[9] => altsyncram_tnt3:auto_generated.data_a[9]
data_a[10] => altsyncram_tnt3:auto_generated.data_a[10]
data_a[11] => altsyncram_tnt3:auto_generated.data_a[11]
data_a[12] => altsyncram_tnt3:auto_generated.data_a[12]
data_a[13] => altsyncram_tnt3:auto_generated.data_a[13]
data_a[14] => altsyncram_tnt3:auto_generated.data_a[14]
data_a[15] => altsyncram_tnt3:auto_generated.data_a[15]
data_a[16] => altsyncram_tnt3:auto_generated.data_a[16]
data_a[17] => altsyncram_tnt3:auto_generated.data_a[17]
data_a[18] => altsyncram_tnt3:auto_generated.data_a[18]
data_a[19] => altsyncram_tnt3:auto_generated.data_a[19]
data_a[20] => altsyncram_tnt3:auto_generated.data_a[20]
data_a[21] => altsyncram_tnt3:auto_generated.data_a[21]
data_a[22] => altsyncram_tnt3:auto_generated.data_a[22]
data_a[23] => altsyncram_tnt3:auto_generated.data_a[23]
data_a[24] => altsyncram_tnt3:auto_generated.data_a[24]
data_a[25] => altsyncram_tnt3:auto_generated.data_a[25]
data_a[26] => altsyncram_tnt3:auto_generated.data_a[26]
data_a[27] => altsyncram_tnt3:auto_generated.data_a[27]
data_a[28] => altsyncram_tnt3:auto_generated.data_a[28]
data_a[29] => altsyncram_tnt3:auto_generated.data_a[29]
data_a[30] => altsyncram_tnt3:auto_generated.data_a[30]
data_a[31] => altsyncram_tnt3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tnt3:auto_generated.address_a[0]
address_a[1] => altsyncram_tnt3:auto_generated.address_a[1]
address_a[2] => altsyncram_tnt3:auto_generated.address_a[2]
address_a[3] => altsyncram_tnt3:auto_generated.address_a[3]
address_a[4] => altsyncram_tnt3:auto_generated.address_a[4]
address_a[5] => altsyncram_tnt3:auto_generated.address_a[5]
address_a[6] => altsyncram_tnt3:auto_generated.address_a[6]
address_a[7] => altsyncram_tnt3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tnt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_tnt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tnt3:auto_generated.q_a[0]
q_a[1] <= altsyncram_tnt3:auto_generated.q_a[1]
q_a[2] <= altsyncram_tnt3:auto_generated.q_a[2]
q_a[3] <= altsyncram_tnt3:auto_generated.q_a[3]
q_a[4] <= altsyncram_tnt3:auto_generated.q_a[4]
q_a[5] <= altsyncram_tnt3:auto_generated.q_a[5]
q_a[6] <= altsyncram_tnt3:auto_generated.q_a[6]
q_a[7] <= altsyncram_tnt3:auto_generated.q_a[7]
q_a[8] <= altsyncram_tnt3:auto_generated.q_a[8]
q_a[9] <= altsyncram_tnt3:auto_generated.q_a[9]
q_a[10] <= altsyncram_tnt3:auto_generated.q_a[10]
q_a[11] <= altsyncram_tnt3:auto_generated.q_a[11]
q_a[12] <= altsyncram_tnt3:auto_generated.q_a[12]
q_a[13] <= altsyncram_tnt3:auto_generated.q_a[13]
q_a[14] <= altsyncram_tnt3:auto_generated.q_a[14]
q_a[15] <= altsyncram_tnt3:auto_generated.q_a[15]
q_a[16] <= altsyncram_tnt3:auto_generated.q_a[16]
q_a[17] <= altsyncram_tnt3:auto_generated.q_a[17]
q_a[18] <= altsyncram_tnt3:auto_generated.q_a[18]
q_a[19] <= altsyncram_tnt3:auto_generated.q_a[19]
q_a[20] <= altsyncram_tnt3:auto_generated.q_a[20]
q_a[21] <= altsyncram_tnt3:auto_generated.q_a[21]
q_a[22] <= altsyncram_tnt3:auto_generated.q_a[22]
q_a[23] <= altsyncram_tnt3:auto_generated.q_a[23]
q_a[24] <= altsyncram_tnt3:auto_generated.q_a[24]
q_a[25] <= altsyncram_tnt3:auto_generated.q_a[25]
q_a[26] <= altsyncram_tnt3:auto_generated.q_a[26]
q_a[27] <= altsyncram_tnt3:auto_generated.q_a[27]
q_a[28] <= altsyncram_tnt3:auto_generated.q_a[28]
q_a[29] <= altsyncram_tnt3:auto_generated.q_a[29]
q_a[30] <= altsyncram_tnt3:auto_generated.q_a[30]
q_a[31] <= altsyncram_tnt3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated
aclr0 => altsyncram_84r2:altsyncram1.aclr0
address_a[0] => altsyncram_84r2:altsyncram1.address_a[0]
address_a[1] => altsyncram_84r2:altsyncram1.address_a[1]
address_a[2] => altsyncram_84r2:altsyncram1.address_a[2]
address_a[3] => altsyncram_84r2:altsyncram1.address_a[3]
address_a[4] => altsyncram_84r2:altsyncram1.address_a[4]
address_a[5] => altsyncram_84r2:altsyncram1.address_a[5]
address_a[6] => altsyncram_84r2:altsyncram1.address_a[6]
address_a[7] => altsyncram_84r2:altsyncram1.address_a[7]
clock0 => altsyncram_84r2:altsyncram1.clock0
data_a[0] => altsyncram_84r2:altsyncram1.data_a[0]
data_a[1] => altsyncram_84r2:altsyncram1.data_a[1]
data_a[2] => altsyncram_84r2:altsyncram1.data_a[2]
data_a[3] => altsyncram_84r2:altsyncram1.data_a[3]
data_a[4] => altsyncram_84r2:altsyncram1.data_a[4]
data_a[5] => altsyncram_84r2:altsyncram1.data_a[5]
data_a[6] => altsyncram_84r2:altsyncram1.data_a[6]
data_a[7] => altsyncram_84r2:altsyncram1.data_a[7]
data_a[8] => altsyncram_84r2:altsyncram1.data_a[8]
data_a[9] => altsyncram_84r2:altsyncram1.data_a[9]
data_a[10] => altsyncram_84r2:altsyncram1.data_a[10]
data_a[11] => altsyncram_84r2:altsyncram1.data_a[11]
data_a[12] => altsyncram_84r2:altsyncram1.data_a[12]
data_a[13] => altsyncram_84r2:altsyncram1.data_a[13]
data_a[14] => altsyncram_84r2:altsyncram1.data_a[14]
data_a[15] => altsyncram_84r2:altsyncram1.data_a[15]
data_a[16] => altsyncram_84r2:altsyncram1.data_a[16]
data_a[17] => altsyncram_84r2:altsyncram1.data_a[17]
data_a[18] => altsyncram_84r2:altsyncram1.data_a[18]
data_a[19] => altsyncram_84r2:altsyncram1.data_a[19]
data_a[20] => altsyncram_84r2:altsyncram1.data_a[20]
data_a[21] => altsyncram_84r2:altsyncram1.data_a[21]
data_a[22] => altsyncram_84r2:altsyncram1.data_a[22]
data_a[23] => altsyncram_84r2:altsyncram1.data_a[23]
data_a[24] => altsyncram_84r2:altsyncram1.data_a[24]
data_a[25] => altsyncram_84r2:altsyncram1.data_a[25]
data_a[26] => altsyncram_84r2:altsyncram1.data_a[26]
data_a[27] => altsyncram_84r2:altsyncram1.data_a[27]
data_a[28] => altsyncram_84r2:altsyncram1.data_a[28]
data_a[29] => altsyncram_84r2:altsyncram1.data_a[29]
data_a[30] => altsyncram_84r2:altsyncram1.data_a[30]
data_a[31] => altsyncram_84r2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_84r2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_84r2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_84r2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_84r2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_84r2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_84r2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_84r2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_84r2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_84r2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_84r2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_84r2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_84r2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_84r2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_84r2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_84r2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_84r2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_84r2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_84r2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_84r2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_84r2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_84r2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_84r2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_84r2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_84r2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_84r2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_84r2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_84r2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_84r2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_84r2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_84r2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_84r2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_84r2:altsyncram1.q_a[31]
rden_a => altsyncram_84r2:altsyncram1.rden_a
wren_a => altsyncram_84r2:altsyncram1.wren_a


|MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated|altsyncram_84r2:altsyncram1
aclr0 => ram_block3a0.CLR0
aclr0 => ram_block3a1.CLR0
aclr0 => ram_block3a2.CLR0
aclr0 => ram_block3a3.CLR0
aclr0 => ram_block3a4.CLR0
aclr0 => ram_block3a5.CLR0
aclr0 => ram_block3a6.CLR0
aclr0 => ram_block3a7.CLR0
aclr0 => ram_block3a8.CLR0
aclr0 => ram_block3a9.CLR0
aclr0 => ram_block3a10.CLR0
aclr0 => ram_block3a11.CLR0
aclr0 => ram_block3a12.CLR0
aclr0 => ram_block3a13.CLR0
aclr0 => ram_block3a14.CLR0
aclr0 => ram_block3a15.CLR0
aclr0 => ram_block3a16.CLR0
aclr0 => ram_block3a17.CLR0
aclr0 => ram_block3a18.CLR0
aclr0 => ram_block3a19.CLR0
aclr0 => ram_block3a20.CLR0
aclr0 => ram_block3a21.CLR0
aclr0 => ram_block3a22.CLR0
aclr0 => ram_block3a23.CLR0
aclr0 => ram_block3a24.CLR0
aclr0 => ram_block3a25.CLR0
aclr0 => ram_block3a26.CLR0
aclr0 => ram_block3a27.CLR0
aclr0 => ram_block3a28.CLR0
aclr0 => ram_block3a29.CLR0
aclr0 => ram_block3a30.CLR0
aclr0 => ram_block3a31.CLR0
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
rden_a => ram_block3a8.PORTARE
rden_a => ram_block3a9.PORTARE
rden_a => ram_block3a10.PORTARE
rden_a => ram_block3a11.PORTARE
rden_a => ram_block3a12.PORTARE
rden_a => ram_block3a13.PORTARE
rden_a => ram_block3a14.PORTARE
rden_a => ram_block3a15.PORTARE
rden_a => ram_block3a16.PORTARE
rden_a => ram_block3a17.PORTARE
rden_a => ram_block3a18.PORTARE
rden_a => ram_block3a19.PORTARE
rden_a => ram_block3a20.PORTARE
rden_a => ram_block3a21.PORTARE
rden_a => ram_block3a22.PORTARE
rden_a => ram_block3a23.PORTARE
rden_a => ram_block3a24.PORTARE
rden_a => ram_block3a25.PORTARE
rden_a => ram_block3a26.PORTARE
rden_a => ram_block3a27.PORTARE
rden_a => ram_block3a28.PORTARE
rden_a => ram_block3a29.PORTARE
rden_a => ram_block3a30.PORTARE
rden_a => ram_block3a31.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|MIPS4712|datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_tnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|mux2to1:instructionregistermux
A[0] => y.DATAB
A[1] => y.DATAB
A[2] => y.DATAB
A[3] => y.DATAB
A[4] => y.DATAB
B[0] => y.DATAA
B[1] => y.DATAA
B[2] => y.DATAA
B[3] => y.DATAA
B[4] => y.DATAA
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|thirtytwobitregister:memorydataregister
input[0] => sigout[0].DATAIN
input[1] => sigout[1].DATAIN
input[2] => sigout[2].DATAIN
input[3] => sigout[3].DATAIN
input[4] => sigout[4].DATAIN
input[5] => sigout[5].DATAIN
input[6] => sigout[6].DATAIN
input[7] => sigout[7].DATAIN
input[8] => sigout[8].DATAIN
input[9] => sigout[9].DATAIN
input[10] => sigout[10].DATAIN
input[11] => sigout[11].DATAIN
input[12] => sigout[12].DATAIN
input[13] => sigout[13].DATAIN
input[14] => sigout[14].DATAIN
input[15] => sigout[15].DATAIN
input[16] => sigout[16].DATAIN
input[17] => sigout[17].DATAIN
input[18] => sigout[18].DATAIN
input[19] => sigout[19].DATAIN
input[20] => sigout[20].DATAIN
input[21] => sigout[21].DATAIN
input[22] => sigout[22].DATAIN
input[23] => sigout[23].DATAIN
input[24] => sigout[24].DATAIN
input[25] => sigout[25].DATAIN
input[26] => sigout[26].DATAIN
input[27] => sigout[27].DATAIN
input[28] => sigout[28].DATAIN
input[29] => sigout[29].DATAIN
input[30] => sigout[30].DATAIN
input[31] => sigout[31].DATAIN
clk => sigout[0].CLK
clk => sigout[1].CLK
clk => sigout[2].CLK
clk => sigout[3].CLK
clk => sigout[4].CLK
clk => sigout[5].CLK
clk => sigout[6].CLK
clk => sigout[7].CLK
clk => sigout[8].CLK
clk => sigout[9].CLK
clk => sigout[10].CLK
clk => sigout[11].CLK
clk => sigout[12].CLK
clk => sigout[13].CLK
clk => sigout[14].CLK
clk => sigout[15].CLK
clk => sigout[16].CLK
clk => sigout[17].CLK
clk => sigout[18].CLK
clk => sigout[19].CLK
clk => sigout[20].CLK
clk => sigout[21].CLK
clk => sigout[22].CLK
clk => sigout[23].CLK
clk => sigout[24].CLK
clk => sigout[25].CLK
clk => sigout[26].CLK
clk => sigout[27].CLK
clk => sigout[28].CLK
clk => sigout[29].CLK
clk => sigout[30].CLK
clk => sigout[31].CLK
enable => sigout[31].ENA
enable => sigout[30].ENA
enable => sigout[29].ENA
enable => sigout[28].ENA
enable => sigout[27].ENA
enable => sigout[26].ENA
enable => sigout[25].ENA
enable => sigout[24].ENA
enable => sigout[23].ENA
enable => sigout[22].ENA
enable => sigout[21].ENA
enable => sigout[20].ENA
enable => sigout[19].ENA
enable => sigout[18].ENA
enable => sigout[17].ENA
enable => sigout[16].ENA
enable => sigout[15].ENA
enable => sigout[14].ENA
enable => sigout[13].ENA
enable => sigout[12].ENA
enable => sigout[11].ENA
enable => sigout[10].ENA
enable => sigout[9].ENA
enable => sigout[8].ENA
enable => sigout[7].ENA
enable => sigout[6].ENA
enable => sigout[5].ENA
enable => sigout[4].ENA
enable => sigout[3].ENA
enable => sigout[2].ENA
enable => sigout[1].ENA
enable => sigout[0].ENA
reset => sigout[0].ACLR
reset => sigout[1].ACLR
reset => sigout[2].ACLR
reset => sigout[3].ACLR
reset => sigout[4].ACLR
reset => sigout[5].ACLR
reset => sigout[6].ACLR
reset => sigout[7].ACLR
reset => sigout[8].ACLR
reset => sigout[9].ACLR
reset => sigout[10].ACLR
reset => sigout[11].ACLR
reset => sigout[12].ACLR
reset => sigout[13].ACLR
reset => sigout[14].ACLR
reset => sigout[15].ACLR
reset => sigout[16].ACLR
reset => sigout[17].ACLR
reset => sigout[18].ACLR
reset => sigout[19].ACLR
reset => sigout[20].ACLR
reset => sigout[21].ACLR
reset => sigout[22].ACLR
reset => sigout[23].ACLR
reset => sigout[24].ACLR
reset => sigout[25].ACLR
reset => sigout[26].ACLR
reset => sigout[27].ACLR
reset => sigout[28].ACLR
reset => sigout[29].ACLR
reset => sigout[30].ACLR
reset => sigout[31].ACLR
output[0] <= sigout[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= sigout[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= sigout[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= sigout[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= sigout[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= sigout[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= sigout[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= sigout[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= sigout[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= sigout[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= sigout[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= sigout[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= sigout[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= sigout[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= sigout[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= sigout[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= sigout[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= sigout[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= sigout[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= sigout[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= sigout[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= sigout[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= sigout[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= sigout[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= sigout[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= sigout[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= sigout[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= sigout[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= sigout[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= sigout[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= sigout[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= sigout[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|register_file:registerfile
clk => rd_data1[0]~reg0.CLK
clk => rd_data1[1]~reg0.CLK
clk => rd_data1[2]~reg0.CLK
clk => rd_data1[3]~reg0.CLK
clk => rd_data1[4]~reg0.CLK
clk => rd_data1[5]~reg0.CLK
clk => rd_data1[6]~reg0.CLK
clk => rd_data1[7]~reg0.CLK
clk => rd_data1[8]~reg0.CLK
clk => rd_data1[9]~reg0.CLK
clk => rd_data1[10]~reg0.CLK
clk => rd_data1[11]~reg0.CLK
clk => rd_data1[12]~reg0.CLK
clk => rd_data1[13]~reg0.CLK
clk => rd_data1[14]~reg0.CLK
clk => rd_data1[15]~reg0.CLK
clk => rd_data1[16]~reg0.CLK
clk => rd_data1[17]~reg0.CLK
clk => rd_data1[18]~reg0.CLK
clk => rd_data1[19]~reg0.CLK
clk => rd_data1[20]~reg0.CLK
clk => rd_data1[21]~reg0.CLK
clk => rd_data1[22]~reg0.CLK
clk => rd_data1[23]~reg0.CLK
clk => rd_data1[24]~reg0.CLK
clk => rd_data1[25]~reg0.CLK
clk => rd_data1[26]~reg0.CLK
clk => rd_data1[27]~reg0.CLK
clk => rd_data1[28]~reg0.CLK
clk => rd_data1[29]~reg0.CLK
clk => rd_data1[30]~reg0.CLK
clk => rd_data1[31]~reg0.CLK
clk => rd_data0[0]~reg0.CLK
clk => rd_data0[1]~reg0.CLK
clk => rd_data0[2]~reg0.CLK
clk => rd_data0[3]~reg0.CLK
clk => rd_data0[4]~reg0.CLK
clk => rd_data0[5]~reg0.CLK
clk => rd_data0[6]~reg0.CLK
clk => rd_data0[7]~reg0.CLK
clk => rd_data0[8]~reg0.CLK
clk => rd_data0[9]~reg0.CLK
clk => rd_data0[10]~reg0.CLK
clk => rd_data0[11]~reg0.CLK
clk => rd_data0[12]~reg0.CLK
clk => rd_data0[13]~reg0.CLK
clk => rd_data0[14]~reg0.CLK
clk => rd_data0[15]~reg0.CLK
clk => rd_data0[16]~reg0.CLK
clk => rd_data0[17]~reg0.CLK
clk => rd_data0[18]~reg0.CLK
clk => rd_data0[19]~reg0.CLK
clk => rd_data0[20]~reg0.CLK
clk => rd_data0[21]~reg0.CLK
clk => rd_data0[22]~reg0.CLK
clk => rd_data0[23]~reg0.CLK
clk => rd_data0[24]~reg0.CLK
clk => rd_data0[25]~reg0.CLK
clk => rd_data0[26]~reg0.CLK
clk => rd_data0[27]~reg0.CLK
clk => rd_data0[28]~reg0.CLK
clk => rd_data0[29]~reg0.CLK
clk => rd_data0[30]~reg0.CLK
clk => rd_data0[31]~reg0.CLK
clk => regs[31][0].CLK
clk => regs[31][1].CLK
clk => regs[31][2].CLK
clk => regs[31][3].CLK
clk => regs[31][4].CLK
clk => regs[31][5].CLK
clk => regs[31][6].CLK
clk => regs[31][7].CLK
clk => regs[31][8].CLK
clk => regs[31][9].CLK
clk => regs[31][10].CLK
clk => regs[31][11].CLK
clk => regs[31][12].CLK
clk => regs[31][13].CLK
clk => regs[31][14].CLK
clk => regs[31][15].CLK
clk => regs[31][16].CLK
clk => regs[31][17].CLK
clk => regs[31][18].CLK
clk => regs[31][19].CLK
clk => regs[31][20].CLK
clk => regs[31][21].CLK
clk => regs[31][22].CLK
clk => regs[31][23].CLK
clk => regs[31][24].CLK
clk => regs[31][25].CLK
clk => regs[31][26].CLK
clk => regs[31][27].CLK
clk => regs[31][28].CLK
clk => regs[31][29].CLK
clk => regs[31][30].CLK
clk => regs[31][31].CLK
clk => regs[30][0].CLK
clk => regs[30][1].CLK
clk => regs[30][2].CLK
clk => regs[30][3].CLK
clk => regs[30][4].CLK
clk => regs[30][5].CLK
clk => regs[30][6].CLK
clk => regs[30][7].CLK
clk => regs[30][8].CLK
clk => regs[30][9].CLK
clk => regs[30][10].CLK
clk => regs[30][11].CLK
clk => regs[30][12].CLK
clk => regs[30][13].CLK
clk => regs[30][14].CLK
clk => regs[30][15].CLK
clk => regs[30][16].CLK
clk => regs[30][17].CLK
clk => regs[30][18].CLK
clk => regs[30][19].CLK
clk => regs[30][20].CLK
clk => regs[30][21].CLK
clk => regs[30][22].CLK
clk => regs[30][23].CLK
clk => regs[30][24].CLK
clk => regs[30][25].CLK
clk => regs[30][26].CLK
clk => regs[30][27].CLK
clk => regs[30][28].CLK
clk => regs[30][29].CLK
clk => regs[30][30].CLK
clk => regs[30][31].CLK
clk => regs[29][0].CLK
clk => regs[29][1].CLK
clk => regs[29][2].CLK
clk => regs[29][3].CLK
clk => regs[29][4].CLK
clk => regs[29][5].CLK
clk => regs[29][6].CLK
clk => regs[29][7].CLK
clk => regs[29][8].CLK
clk => regs[29][9].CLK
clk => regs[29][10].CLK
clk => regs[29][11].CLK
clk => regs[29][12].CLK
clk => regs[29][13].CLK
clk => regs[29][14].CLK
clk => regs[29][15].CLK
clk => regs[29][16].CLK
clk => regs[29][17].CLK
clk => regs[29][18].CLK
clk => regs[29][19].CLK
clk => regs[29][20].CLK
clk => regs[29][21].CLK
clk => regs[29][22].CLK
clk => regs[29][23].CLK
clk => regs[29][24].CLK
clk => regs[29][25].CLK
clk => regs[29][26].CLK
clk => regs[29][27].CLK
clk => regs[29][28].CLK
clk => regs[29][29].CLK
clk => regs[29][30].CLK
clk => regs[29][31].CLK
clk => regs[28][0].CLK
clk => regs[28][1].CLK
clk => regs[28][2].CLK
clk => regs[28][3].CLK
clk => regs[28][4].CLK
clk => regs[28][5].CLK
clk => regs[28][6].CLK
clk => regs[28][7].CLK
clk => regs[28][8].CLK
clk => regs[28][9].CLK
clk => regs[28][10].CLK
clk => regs[28][11].CLK
clk => regs[28][12].CLK
clk => regs[28][13].CLK
clk => regs[28][14].CLK
clk => regs[28][15].CLK
clk => regs[28][16].CLK
clk => regs[28][17].CLK
clk => regs[28][18].CLK
clk => regs[28][19].CLK
clk => regs[28][20].CLK
clk => regs[28][21].CLK
clk => regs[28][22].CLK
clk => regs[28][23].CLK
clk => regs[28][24].CLK
clk => regs[28][25].CLK
clk => regs[28][26].CLK
clk => regs[28][27].CLK
clk => regs[28][28].CLK
clk => regs[28][29].CLK
clk => regs[28][30].CLK
clk => regs[28][31].CLK
clk => regs[27][0].CLK
clk => regs[27][1].CLK
clk => regs[27][2].CLK
clk => regs[27][3].CLK
clk => regs[27][4].CLK
clk => regs[27][5].CLK
clk => regs[27][6].CLK
clk => regs[27][7].CLK
clk => regs[27][8].CLK
clk => regs[27][9].CLK
clk => regs[27][10].CLK
clk => regs[27][11].CLK
clk => regs[27][12].CLK
clk => regs[27][13].CLK
clk => regs[27][14].CLK
clk => regs[27][15].CLK
clk => regs[27][16].CLK
clk => regs[27][17].CLK
clk => regs[27][18].CLK
clk => regs[27][19].CLK
clk => regs[27][20].CLK
clk => regs[27][21].CLK
clk => regs[27][22].CLK
clk => regs[27][23].CLK
clk => regs[27][24].CLK
clk => regs[27][25].CLK
clk => regs[27][26].CLK
clk => regs[27][27].CLK
clk => regs[27][28].CLK
clk => regs[27][29].CLK
clk => regs[27][30].CLK
clk => regs[27][31].CLK
clk => regs[26][0].CLK
clk => regs[26][1].CLK
clk => regs[26][2].CLK
clk => regs[26][3].CLK
clk => regs[26][4].CLK
clk => regs[26][5].CLK
clk => regs[26][6].CLK
clk => regs[26][7].CLK
clk => regs[26][8].CLK
clk => regs[26][9].CLK
clk => regs[26][10].CLK
clk => regs[26][11].CLK
clk => regs[26][12].CLK
clk => regs[26][13].CLK
clk => regs[26][14].CLK
clk => regs[26][15].CLK
clk => regs[26][16].CLK
clk => regs[26][17].CLK
clk => regs[26][18].CLK
clk => regs[26][19].CLK
clk => regs[26][20].CLK
clk => regs[26][21].CLK
clk => regs[26][22].CLK
clk => regs[26][23].CLK
clk => regs[26][24].CLK
clk => regs[26][25].CLK
clk => regs[26][26].CLK
clk => regs[26][27].CLK
clk => regs[26][28].CLK
clk => regs[26][29].CLK
clk => regs[26][30].CLK
clk => regs[26][31].CLK
clk => regs[25][0].CLK
clk => regs[25][1].CLK
clk => regs[25][2].CLK
clk => regs[25][3].CLK
clk => regs[25][4].CLK
clk => regs[25][5].CLK
clk => regs[25][6].CLK
clk => regs[25][7].CLK
clk => regs[25][8].CLK
clk => regs[25][9].CLK
clk => regs[25][10].CLK
clk => regs[25][11].CLK
clk => regs[25][12].CLK
clk => regs[25][13].CLK
clk => regs[25][14].CLK
clk => regs[25][15].CLK
clk => regs[25][16].CLK
clk => regs[25][17].CLK
clk => regs[25][18].CLK
clk => regs[25][19].CLK
clk => regs[25][20].CLK
clk => regs[25][21].CLK
clk => regs[25][22].CLK
clk => regs[25][23].CLK
clk => regs[25][24].CLK
clk => regs[25][25].CLK
clk => regs[25][26].CLK
clk => regs[25][27].CLK
clk => regs[25][28].CLK
clk => regs[25][29].CLK
clk => regs[25][30].CLK
clk => regs[25][31].CLK
clk => regs[24][0].CLK
clk => regs[24][1].CLK
clk => regs[24][2].CLK
clk => regs[24][3].CLK
clk => regs[24][4].CLK
clk => regs[24][5].CLK
clk => regs[24][6].CLK
clk => regs[24][7].CLK
clk => regs[24][8].CLK
clk => regs[24][9].CLK
clk => regs[24][10].CLK
clk => regs[24][11].CLK
clk => regs[24][12].CLK
clk => regs[24][13].CLK
clk => regs[24][14].CLK
clk => regs[24][15].CLK
clk => regs[24][16].CLK
clk => regs[24][17].CLK
clk => regs[24][18].CLK
clk => regs[24][19].CLK
clk => regs[24][20].CLK
clk => regs[24][21].CLK
clk => regs[24][22].CLK
clk => regs[24][23].CLK
clk => regs[24][24].CLK
clk => regs[24][25].CLK
clk => regs[24][26].CLK
clk => regs[24][27].CLK
clk => regs[24][28].CLK
clk => regs[24][29].CLK
clk => regs[24][30].CLK
clk => regs[24][31].CLK
clk => regs[23][0].CLK
clk => regs[23][1].CLK
clk => regs[23][2].CLK
clk => regs[23][3].CLK
clk => regs[23][4].CLK
clk => regs[23][5].CLK
clk => regs[23][6].CLK
clk => regs[23][7].CLK
clk => regs[23][8].CLK
clk => regs[23][9].CLK
clk => regs[23][10].CLK
clk => regs[23][11].CLK
clk => regs[23][12].CLK
clk => regs[23][13].CLK
clk => regs[23][14].CLK
clk => regs[23][15].CLK
clk => regs[23][16].CLK
clk => regs[23][17].CLK
clk => regs[23][18].CLK
clk => regs[23][19].CLK
clk => regs[23][20].CLK
clk => regs[23][21].CLK
clk => regs[23][22].CLK
clk => regs[23][23].CLK
clk => regs[23][24].CLK
clk => regs[23][25].CLK
clk => regs[23][26].CLK
clk => regs[23][27].CLK
clk => regs[23][28].CLK
clk => regs[23][29].CLK
clk => regs[23][30].CLK
clk => regs[23][31].CLK
clk => regs[22][0].CLK
clk => regs[22][1].CLK
clk => regs[22][2].CLK
clk => regs[22][3].CLK
clk => regs[22][4].CLK
clk => regs[22][5].CLK
clk => regs[22][6].CLK
clk => regs[22][7].CLK
clk => regs[22][8].CLK
clk => regs[22][9].CLK
clk => regs[22][10].CLK
clk => regs[22][11].CLK
clk => regs[22][12].CLK
clk => regs[22][13].CLK
clk => regs[22][14].CLK
clk => regs[22][15].CLK
clk => regs[22][16].CLK
clk => regs[22][17].CLK
clk => regs[22][18].CLK
clk => regs[22][19].CLK
clk => regs[22][20].CLK
clk => regs[22][21].CLK
clk => regs[22][22].CLK
clk => regs[22][23].CLK
clk => regs[22][24].CLK
clk => regs[22][25].CLK
clk => regs[22][26].CLK
clk => regs[22][27].CLK
clk => regs[22][28].CLK
clk => regs[22][29].CLK
clk => regs[22][30].CLK
clk => regs[22][31].CLK
clk => regs[21][0].CLK
clk => regs[21][1].CLK
clk => regs[21][2].CLK
clk => regs[21][3].CLK
clk => regs[21][4].CLK
clk => regs[21][5].CLK
clk => regs[21][6].CLK
clk => regs[21][7].CLK
clk => regs[21][8].CLK
clk => regs[21][9].CLK
clk => regs[21][10].CLK
clk => regs[21][11].CLK
clk => regs[21][12].CLK
clk => regs[21][13].CLK
clk => regs[21][14].CLK
clk => regs[21][15].CLK
clk => regs[21][16].CLK
clk => regs[21][17].CLK
clk => regs[21][18].CLK
clk => regs[21][19].CLK
clk => regs[21][20].CLK
clk => regs[21][21].CLK
clk => regs[21][22].CLK
clk => regs[21][23].CLK
clk => regs[21][24].CLK
clk => regs[21][25].CLK
clk => regs[21][26].CLK
clk => regs[21][27].CLK
clk => regs[21][28].CLK
clk => regs[21][29].CLK
clk => regs[21][30].CLK
clk => regs[21][31].CLK
clk => regs[20][0].CLK
clk => regs[20][1].CLK
clk => regs[20][2].CLK
clk => regs[20][3].CLK
clk => regs[20][4].CLK
clk => regs[20][5].CLK
clk => regs[20][6].CLK
clk => regs[20][7].CLK
clk => regs[20][8].CLK
clk => regs[20][9].CLK
clk => regs[20][10].CLK
clk => regs[20][11].CLK
clk => regs[20][12].CLK
clk => regs[20][13].CLK
clk => regs[20][14].CLK
clk => regs[20][15].CLK
clk => regs[20][16].CLK
clk => regs[20][17].CLK
clk => regs[20][18].CLK
clk => regs[20][19].CLK
clk => regs[20][20].CLK
clk => regs[20][21].CLK
clk => regs[20][22].CLK
clk => regs[20][23].CLK
clk => regs[20][24].CLK
clk => regs[20][25].CLK
clk => regs[20][26].CLK
clk => regs[20][27].CLK
clk => regs[20][28].CLK
clk => regs[20][29].CLK
clk => regs[20][30].CLK
clk => regs[20][31].CLK
clk => regs[19][0].CLK
clk => regs[19][1].CLK
clk => regs[19][2].CLK
clk => regs[19][3].CLK
clk => regs[19][4].CLK
clk => regs[19][5].CLK
clk => regs[19][6].CLK
clk => regs[19][7].CLK
clk => regs[19][8].CLK
clk => regs[19][9].CLK
clk => regs[19][10].CLK
clk => regs[19][11].CLK
clk => regs[19][12].CLK
clk => regs[19][13].CLK
clk => regs[19][14].CLK
clk => regs[19][15].CLK
clk => regs[19][16].CLK
clk => regs[19][17].CLK
clk => regs[19][18].CLK
clk => regs[19][19].CLK
clk => regs[19][20].CLK
clk => regs[19][21].CLK
clk => regs[19][22].CLK
clk => regs[19][23].CLK
clk => regs[19][24].CLK
clk => regs[19][25].CLK
clk => regs[19][26].CLK
clk => regs[19][27].CLK
clk => regs[19][28].CLK
clk => regs[19][29].CLK
clk => regs[19][30].CLK
clk => regs[19][31].CLK
clk => regs[18][0].CLK
clk => regs[18][1].CLK
clk => regs[18][2].CLK
clk => regs[18][3].CLK
clk => regs[18][4].CLK
clk => regs[18][5].CLK
clk => regs[18][6].CLK
clk => regs[18][7].CLK
clk => regs[18][8].CLK
clk => regs[18][9].CLK
clk => regs[18][10].CLK
clk => regs[18][11].CLK
clk => regs[18][12].CLK
clk => regs[18][13].CLK
clk => regs[18][14].CLK
clk => regs[18][15].CLK
clk => regs[18][16].CLK
clk => regs[18][17].CLK
clk => regs[18][18].CLK
clk => regs[18][19].CLK
clk => regs[18][20].CLK
clk => regs[18][21].CLK
clk => regs[18][22].CLK
clk => regs[18][23].CLK
clk => regs[18][24].CLK
clk => regs[18][25].CLK
clk => regs[18][26].CLK
clk => regs[18][27].CLK
clk => regs[18][28].CLK
clk => regs[18][29].CLK
clk => regs[18][30].CLK
clk => regs[18][31].CLK
clk => regs[17][0].CLK
clk => regs[17][1].CLK
clk => regs[17][2].CLK
clk => regs[17][3].CLK
clk => regs[17][4].CLK
clk => regs[17][5].CLK
clk => regs[17][6].CLK
clk => regs[17][7].CLK
clk => regs[17][8].CLK
clk => regs[17][9].CLK
clk => regs[17][10].CLK
clk => regs[17][11].CLK
clk => regs[17][12].CLK
clk => regs[17][13].CLK
clk => regs[17][14].CLK
clk => regs[17][15].CLK
clk => regs[17][16].CLK
clk => regs[17][17].CLK
clk => regs[17][18].CLK
clk => regs[17][19].CLK
clk => regs[17][20].CLK
clk => regs[17][21].CLK
clk => regs[17][22].CLK
clk => regs[17][23].CLK
clk => regs[17][24].CLK
clk => regs[17][25].CLK
clk => regs[17][26].CLK
clk => regs[17][27].CLK
clk => regs[17][28].CLK
clk => regs[17][29].CLK
clk => regs[17][30].CLK
clk => regs[17][31].CLK
clk => regs[16][0].CLK
clk => regs[16][1].CLK
clk => regs[16][2].CLK
clk => regs[16][3].CLK
clk => regs[16][4].CLK
clk => regs[16][5].CLK
clk => regs[16][6].CLK
clk => regs[16][7].CLK
clk => regs[16][8].CLK
clk => regs[16][9].CLK
clk => regs[16][10].CLK
clk => regs[16][11].CLK
clk => regs[16][12].CLK
clk => regs[16][13].CLK
clk => regs[16][14].CLK
clk => regs[16][15].CLK
clk => regs[16][16].CLK
clk => regs[16][17].CLK
clk => regs[16][18].CLK
clk => regs[16][19].CLK
clk => regs[16][20].CLK
clk => regs[16][21].CLK
clk => regs[16][22].CLK
clk => regs[16][23].CLK
clk => regs[16][24].CLK
clk => regs[16][25].CLK
clk => regs[16][26].CLK
clk => regs[16][27].CLK
clk => regs[16][28].CLK
clk => regs[16][29].CLK
clk => regs[16][30].CLK
clk => regs[16][31].CLK
clk => regs[15][0].CLK
clk => regs[15][1].CLK
clk => regs[15][2].CLK
clk => regs[15][3].CLK
clk => regs[15][4].CLK
clk => regs[15][5].CLK
clk => regs[15][6].CLK
clk => regs[15][7].CLK
clk => regs[15][8].CLK
clk => regs[15][9].CLK
clk => regs[15][10].CLK
clk => regs[15][11].CLK
clk => regs[15][12].CLK
clk => regs[15][13].CLK
clk => regs[15][14].CLK
clk => regs[15][15].CLK
clk => regs[15][16].CLK
clk => regs[15][17].CLK
clk => regs[15][18].CLK
clk => regs[15][19].CLK
clk => regs[15][20].CLK
clk => regs[15][21].CLK
clk => regs[15][22].CLK
clk => regs[15][23].CLK
clk => regs[15][24].CLK
clk => regs[15][25].CLK
clk => regs[15][26].CLK
clk => regs[15][27].CLK
clk => regs[15][28].CLK
clk => regs[15][29].CLK
clk => regs[15][30].CLK
clk => regs[15][31].CLK
clk => regs[14][0].CLK
clk => regs[14][1].CLK
clk => regs[14][2].CLK
clk => regs[14][3].CLK
clk => regs[14][4].CLK
clk => regs[14][5].CLK
clk => regs[14][6].CLK
clk => regs[14][7].CLK
clk => regs[14][8].CLK
clk => regs[14][9].CLK
clk => regs[14][10].CLK
clk => regs[14][11].CLK
clk => regs[14][12].CLK
clk => regs[14][13].CLK
clk => regs[14][14].CLK
clk => regs[14][15].CLK
clk => regs[14][16].CLK
clk => regs[14][17].CLK
clk => regs[14][18].CLK
clk => regs[14][19].CLK
clk => regs[14][20].CLK
clk => regs[14][21].CLK
clk => regs[14][22].CLK
clk => regs[14][23].CLK
clk => regs[14][24].CLK
clk => regs[14][25].CLK
clk => regs[14][26].CLK
clk => regs[14][27].CLK
clk => regs[14][28].CLK
clk => regs[14][29].CLK
clk => regs[14][30].CLK
clk => regs[14][31].CLK
clk => regs[13][0].CLK
clk => regs[13][1].CLK
clk => regs[13][2].CLK
clk => regs[13][3].CLK
clk => regs[13][4].CLK
clk => regs[13][5].CLK
clk => regs[13][6].CLK
clk => regs[13][7].CLK
clk => regs[13][8].CLK
clk => regs[13][9].CLK
clk => regs[13][10].CLK
clk => regs[13][11].CLK
clk => regs[13][12].CLK
clk => regs[13][13].CLK
clk => regs[13][14].CLK
clk => regs[13][15].CLK
clk => regs[13][16].CLK
clk => regs[13][17].CLK
clk => regs[13][18].CLK
clk => regs[13][19].CLK
clk => regs[13][20].CLK
clk => regs[13][21].CLK
clk => regs[13][22].CLK
clk => regs[13][23].CLK
clk => regs[13][24].CLK
clk => regs[13][25].CLK
clk => regs[13][26].CLK
clk => regs[13][27].CLK
clk => regs[13][28].CLK
clk => regs[13][29].CLK
clk => regs[13][30].CLK
clk => regs[13][31].CLK
clk => regs[12][0].CLK
clk => regs[12][1].CLK
clk => regs[12][2].CLK
clk => regs[12][3].CLK
clk => regs[12][4].CLK
clk => regs[12][5].CLK
clk => regs[12][6].CLK
clk => regs[12][7].CLK
clk => regs[12][8].CLK
clk => regs[12][9].CLK
clk => regs[12][10].CLK
clk => regs[12][11].CLK
clk => regs[12][12].CLK
clk => regs[12][13].CLK
clk => regs[12][14].CLK
clk => regs[12][15].CLK
clk => regs[12][16].CLK
clk => regs[12][17].CLK
clk => regs[12][18].CLK
clk => regs[12][19].CLK
clk => regs[12][20].CLK
clk => regs[12][21].CLK
clk => regs[12][22].CLK
clk => regs[12][23].CLK
clk => regs[12][24].CLK
clk => regs[12][25].CLK
clk => regs[12][26].CLK
clk => regs[12][27].CLK
clk => regs[12][28].CLK
clk => regs[12][29].CLK
clk => regs[12][30].CLK
clk => regs[12][31].CLK
clk => regs[11][0].CLK
clk => regs[11][1].CLK
clk => regs[11][2].CLK
clk => regs[11][3].CLK
clk => regs[11][4].CLK
clk => regs[11][5].CLK
clk => regs[11][6].CLK
clk => regs[11][7].CLK
clk => regs[11][8].CLK
clk => regs[11][9].CLK
clk => regs[11][10].CLK
clk => regs[11][11].CLK
clk => regs[11][12].CLK
clk => regs[11][13].CLK
clk => regs[11][14].CLK
clk => regs[11][15].CLK
clk => regs[11][16].CLK
clk => regs[11][17].CLK
clk => regs[11][18].CLK
clk => regs[11][19].CLK
clk => regs[11][20].CLK
clk => regs[11][21].CLK
clk => regs[11][22].CLK
clk => regs[11][23].CLK
clk => regs[11][24].CLK
clk => regs[11][25].CLK
clk => regs[11][26].CLK
clk => regs[11][27].CLK
clk => regs[11][28].CLK
clk => regs[11][29].CLK
clk => regs[11][30].CLK
clk => regs[11][31].CLK
clk => regs[10][0].CLK
clk => regs[10][1].CLK
clk => regs[10][2].CLK
clk => regs[10][3].CLK
clk => regs[10][4].CLK
clk => regs[10][5].CLK
clk => regs[10][6].CLK
clk => regs[10][7].CLK
clk => regs[10][8].CLK
clk => regs[10][9].CLK
clk => regs[10][10].CLK
clk => regs[10][11].CLK
clk => regs[10][12].CLK
clk => regs[10][13].CLK
clk => regs[10][14].CLK
clk => regs[10][15].CLK
clk => regs[10][16].CLK
clk => regs[10][17].CLK
clk => regs[10][18].CLK
clk => regs[10][19].CLK
clk => regs[10][20].CLK
clk => regs[10][21].CLK
clk => regs[10][22].CLK
clk => regs[10][23].CLK
clk => regs[10][24].CLK
clk => regs[10][25].CLK
clk => regs[10][26].CLK
clk => regs[10][27].CLK
clk => regs[10][28].CLK
clk => regs[10][29].CLK
clk => regs[10][30].CLK
clk => regs[10][31].CLK
clk => regs[9][0].CLK
clk => regs[9][1].CLK
clk => regs[9][2].CLK
clk => regs[9][3].CLK
clk => regs[9][4].CLK
clk => regs[9][5].CLK
clk => regs[9][6].CLK
clk => regs[9][7].CLK
clk => regs[9][8].CLK
clk => regs[9][9].CLK
clk => regs[9][10].CLK
clk => regs[9][11].CLK
clk => regs[9][12].CLK
clk => regs[9][13].CLK
clk => regs[9][14].CLK
clk => regs[9][15].CLK
clk => regs[9][16].CLK
clk => regs[9][17].CLK
clk => regs[9][18].CLK
clk => regs[9][19].CLK
clk => regs[9][20].CLK
clk => regs[9][21].CLK
clk => regs[9][22].CLK
clk => regs[9][23].CLK
clk => regs[9][24].CLK
clk => regs[9][25].CLK
clk => regs[9][26].CLK
clk => regs[9][27].CLK
clk => regs[9][28].CLK
clk => regs[9][29].CLK
clk => regs[9][30].CLK
clk => regs[9][31].CLK
clk => regs[8][0].CLK
clk => regs[8][1].CLK
clk => regs[8][2].CLK
clk => regs[8][3].CLK
clk => regs[8][4].CLK
clk => regs[8][5].CLK
clk => regs[8][6].CLK
clk => regs[8][7].CLK
clk => regs[8][8].CLK
clk => regs[8][9].CLK
clk => regs[8][10].CLK
clk => regs[8][11].CLK
clk => regs[8][12].CLK
clk => regs[8][13].CLK
clk => regs[8][14].CLK
clk => regs[8][15].CLK
clk => regs[8][16].CLK
clk => regs[8][17].CLK
clk => regs[8][18].CLK
clk => regs[8][19].CLK
clk => regs[8][20].CLK
clk => regs[8][21].CLK
clk => regs[8][22].CLK
clk => regs[8][23].CLK
clk => regs[8][24].CLK
clk => regs[8][25].CLK
clk => regs[8][26].CLK
clk => regs[8][27].CLK
clk => regs[8][28].CLK
clk => regs[8][29].CLK
clk => regs[8][30].CLK
clk => regs[8][31].CLK
clk => regs[7][0].CLK
clk => regs[7][1].CLK
clk => regs[7][2].CLK
clk => regs[7][3].CLK
clk => regs[7][4].CLK
clk => regs[7][5].CLK
clk => regs[7][6].CLK
clk => regs[7][7].CLK
clk => regs[7][8].CLK
clk => regs[7][9].CLK
clk => regs[7][10].CLK
clk => regs[7][11].CLK
clk => regs[7][12].CLK
clk => regs[7][13].CLK
clk => regs[7][14].CLK
clk => regs[7][15].CLK
clk => regs[7][16].CLK
clk => regs[7][17].CLK
clk => regs[7][18].CLK
clk => regs[7][19].CLK
clk => regs[7][20].CLK
clk => regs[7][21].CLK
clk => regs[7][22].CLK
clk => regs[7][23].CLK
clk => regs[7][24].CLK
clk => regs[7][25].CLK
clk => regs[7][26].CLK
clk => regs[7][27].CLK
clk => regs[7][28].CLK
clk => regs[7][29].CLK
clk => regs[7][30].CLK
clk => regs[7][31].CLK
clk => regs[6][0].CLK
clk => regs[6][1].CLK
clk => regs[6][2].CLK
clk => regs[6][3].CLK
clk => regs[6][4].CLK
clk => regs[6][5].CLK
clk => regs[6][6].CLK
clk => regs[6][7].CLK
clk => regs[6][8].CLK
clk => regs[6][9].CLK
clk => regs[6][10].CLK
clk => regs[6][11].CLK
clk => regs[6][12].CLK
clk => regs[6][13].CLK
clk => regs[6][14].CLK
clk => regs[6][15].CLK
clk => regs[6][16].CLK
clk => regs[6][17].CLK
clk => regs[6][18].CLK
clk => regs[6][19].CLK
clk => regs[6][20].CLK
clk => regs[6][21].CLK
clk => regs[6][22].CLK
clk => regs[6][23].CLK
clk => regs[6][24].CLK
clk => regs[6][25].CLK
clk => regs[6][26].CLK
clk => regs[6][27].CLK
clk => regs[6][28].CLK
clk => regs[6][29].CLK
clk => regs[6][30].CLK
clk => regs[6][31].CLK
clk => regs[5][0].CLK
clk => regs[5][1].CLK
clk => regs[5][2].CLK
clk => regs[5][3].CLK
clk => regs[5][4].CLK
clk => regs[5][5].CLK
clk => regs[5][6].CLK
clk => regs[5][7].CLK
clk => regs[5][8].CLK
clk => regs[5][9].CLK
clk => regs[5][10].CLK
clk => regs[5][11].CLK
clk => regs[5][12].CLK
clk => regs[5][13].CLK
clk => regs[5][14].CLK
clk => regs[5][15].CLK
clk => regs[5][16].CLK
clk => regs[5][17].CLK
clk => regs[5][18].CLK
clk => regs[5][19].CLK
clk => regs[5][20].CLK
clk => regs[5][21].CLK
clk => regs[5][22].CLK
clk => regs[5][23].CLK
clk => regs[5][24].CLK
clk => regs[5][25].CLK
clk => regs[5][26].CLK
clk => regs[5][27].CLK
clk => regs[5][28].CLK
clk => regs[5][29].CLK
clk => regs[5][30].CLK
clk => regs[5][31].CLK
clk => regs[4][0].CLK
clk => regs[4][1].CLK
clk => regs[4][2].CLK
clk => regs[4][3].CLK
clk => regs[4][4].CLK
clk => regs[4][5].CLK
clk => regs[4][6].CLK
clk => regs[4][7].CLK
clk => regs[4][8].CLK
clk => regs[4][9].CLK
clk => regs[4][10].CLK
clk => regs[4][11].CLK
clk => regs[4][12].CLK
clk => regs[4][13].CLK
clk => regs[4][14].CLK
clk => regs[4][15].CLK
clk => regs[4][16].CLK
clk => regs[4][17].CLK
clk => regs[4][18].CLK
clk => regs[4][19].CLK
clk => regs[4][20].CLK
clk => regs[4][21].CLK
clk => regs[4][22].CLK
clk => regs[4][23].CLK
clk => regs[4][24].CLK
clk => regs[4][25].CLK
clk => regs[4][26].CLK
clk => regs[4][27].CLK
clk => regs[4][28].CLK
clk => regs[4][29].CLK
clk => regs[4][30].CLK
clk => regs[4][31].CLK
clk => regs[3][0].CLK
clk => regs[3][1].CLK
clk => regs[3][2].CLK
clk => regs[3][3].CLK
clk => regs[3][4].CLK
clk => regs[3][5].CLK
clk => regs[3][6].CLK
clk => regs[3][7].CLK
clk => regs[3][8].CLK
clk => regs[3][9].CLK
clk => regs[3][10].CLK
clk => regs[3][11].CLK
clk => regs[3][12].CLK
clk => regs[3][13].CLK
clk => regs[3][14].CLK
clk => regs[3][15].CLK
clk => regs[3][16].CLK
clk => regs[3][17].CLK
clk => regs[3][18].CLK
clk => regs[3][19].CLK
clk => regs[3][20].CLK
clk => regs[3][21].CLK
clk => regs[3][22].CLK
clk => regs[3][23].CLK
clk => regs[3][24].CLK
clk => regs[3][25].CLK
clk => regs[3][26].CLK
clk => regs[3][27].CLK
clk => regs[3][28].CLK
clk => regs[3][29].CLK
clk => regs[3][30].CLK
clk => regs[3][31].CLK
clk => regs[2][0].CLK
clk => regs[2][1].CLK
clk => regs[2][2].CLK
clk => regs[2][3].CLK
clk => regs[2][4].CLK
clk => regs[2][5].CLK
clk => regs[2][6].CLK
clk => regs[2][7].CLK
clk => regs[2][8].CLK
clk => regs[2][9].CLK
clk => regs[2][10].CLK
clk => regs[2][11].CLK
clk => regs[2][12].CLK
clk => regs[2][13].CLK
clk => regs[2][14].CLK
clk => regs[2][15].CLK
clk => regs[2][16].CLK
clk => regs[2][17].CLK
clk => regs[2][18].CLK
clk => regs[2][19].CLK
clk => regs[2][20].CLK
clk => regs[2][21].CLK
clk => regs[2][22].CLK
clk => regs[2][23].CLK
clk => regs[2][24].CLK
clk => regs[2][25].CLK
clk => regs[2][26].CLK
clk => regs[2][27].CLK
clk => regs[2][28].CLK
clk => regs[2][29].CLK
clk => regs[2][30].CLK
clk => regs[2][31].CLK
clk => regs[1][0].CLK
clk => regs[1][1].CLK
clk => regs[1][2].CLK
clk => regs[1][3].CLK
clk => regs[1][4].CLK
clk => regs[1][5].CLK
clk => regs[1][6].CLK
clk => regs[1][7].CLK
clk => regs[1][8].CLK
clk => regs[1][9].CLK
clk => regs[1][10].CLK
clk => regs[1][11].CLK
clk => regs[1][12].CLK
clk => regs[1][13].CLK
clk => regs[1][14].CLK
clk => regs[1][15].CLK
clk => regs[1][16].CLK
clk => regs[1][17].CLK
clk => regs[1][18].CLK
clk => regs[1][19].CLK
clk => regs[1][20].CLK
clk => regs[1][21].CLK
clk => regs[1][22].CLK
clk => regs[1][23].CLK
clk => regs[1][24].CLK
clk => regs[1][25].CLK
clk => regs[1][26].CLK
clk => regs[1][27].CLK
clk => regs[1][28].CLK
clk => regs[1][29].CLK
clk => regs[1][30].CLK
clk => regs[1][31].CLK
clk => regs[0][0].CLK
clk => regs[0][1].CLK
clk => regs[0][2].CLK
clk => regs[0][3].CLK
clk => regs[0][4].CLK
clk => regs[0][5].CLK
clk => regs[0][6].CLK
clk => regs[0][7].CLK
clk => regs[0][8].CLK
clk => regs[0][9].CLK
clk => regs[0][10].CLK
clk => regs[0][11].CLK
clk => regs[0][12].CLK
clk => regs[0][13].CLK
clk => regs[0][14].CLK
clk => regs[0][15].CLK
clk => regs[0][16].CLK
clk => regs[0][17].CLK
clk => regs[0][18].CLK
clk => regs[0][19].CLK
clk => regs[0][20].CLK
clk => regs[0][21].CLK
clk => regs[0][22].CLK
clk => regs[0][23].CLK
clk => regs[0][24].CLK
clk => regs[0][25].CLK
clk => regs[0][26].CLK
clk => regs[0][27].CLK
clk => regs[0][28].CLK
clk => regs[0][29].CLK
clk => regs[0][30].CLK
clk => regs[0][31].CLK
rst => regs[31][0].ACLR
rst => regs[31][1].ACLR
rst => regs[31][2].ACLR
rst => regs[31][3].ACLR
rst => regs[31][4].ACLR
rst => regs[31][5].ACLR
rst => regs[31][6].ACLR
rst => regs[31][7].ACLR
rst => regs[31][8].ACLR
rst => regs[31][9].ACLR
rst => regs[31][10].ACLR
rst => regs[31][11].ACLR
rst => regs[31][12].ACLR
rst => regs[31][13].ACLR
rst => regs[31][14].ACLR
rst => regs[31][15].ACLR
rst => regs[31][16].ACLR
rst => regs[31][17].ACLR
rst => regs[31][18].ACLR
rst => regs[31][19].ACLR
rst => regs[31][20].ACLR
rst => regs[31][21].ACLR
rst => regs[31][22].ACLR
rst => regs[31][23].ACLR
rst => regs[31][24].ACLR
rst => regs[31][25].ACLR
rst => regs[31][26].ACLR
rst => regs[31][27].ACLR
rst => regs[31][28].ACLR
rst => regs[31][29].ACLR
rst => regs[31][30].ACLR
rst => regs[31][31].ACLR
rst => regs[30][0].ACLR
rst => regs[30][1].ACLR
rst => regs[30][2].ACLR
rst => regs[30][3].ACLR
rst => regs[30][4].ACLR
rst => regs[30][5].ACLR
rst => regs[30][6].ACLR
rst => regs[30][7].ACLR
rst => regs[30][8].ACLR
rst => regs[30][9].ACLR
rst => regs[30][10].ACLR
rst => regs[30][11].ACLR
rst => regs[30][12].ACLR
rst => regs[30][13].ACLR
rst => regs[30][14].ACLR
rst => regs[30][15].ACLR
rst => regs[30][16].ACLR
rst => regs[30][17].ACLR
rst => regs[30][18].ACLR
rst => regs[30][19].ACLR
rst => regs[30][20].ACLR
rst => regs[30][21].ACLR
rst => regs[30][22].ACLR
rst => regs[30][23].ACLR
rst => regs[30][24].ACLR
rst => regs[30][25].ACLR
rst => regs[30][26].ACLR
rst => regs[30][27].ACLR
rst => regs[30][28].ACLR
rst => regs[30][29].ACLR
rst => regs[30][30].ACLR
rst => regs[30][31].ACLR
rst => regs[29][0].ACLR
rst => regs[29][1].ACLR
rst => regs[29][2].ACLR
rst => regs[29][3].ACLR
rst => regs[29][4].ACLR
rst => regs[29][5].ACLR
rst => regs[29][6].ACLR
rst => regs[29][7].ACLR
rst => regs[29][8].ACLR
rst => regs[29][9].ACLR
rst => regs[29][10].ACLR
rst => regs[29][11].ACLR
rst => regs[29][12].ACLR
rst => regs[29][13].ACLR
rst => regs[29][14].ACLR
rst => regs[29][15].ACLR
rst => regs[29][16].ACLR
rst => regs[29][17].ACLR
rst => regs[29][18].ACLR
rst => regs[29][19].ACLR
rst => regs[29][20].ACLR
rst => regs[29][21].ACLR
rst => regs[29][22].ACLR
rst => regs[29][23].ACLR
rst => regs[29][24].ACLR
rst => regs[29][25].ACLR
rst => regs[29][26].ACLR
rst => regs[29][27].ACLR
rst => regs[29][28].ACLR
rst => regs[29][29].ACLR
rst => regs[29][30].ACLR
rst => regs[29][31].ACLR
rst => regs[28][0].ACLR
rst => regs[28][1].ACLR
rst => regs[28][2].ACLR
rst => regs[28][3].ACLR
rst => regs[28][4].ACLR
rst => regs[28][5].ACLR
rst => regs[28][6].ACLR
rst => regs[28][7].ACLR
rst => regs[28][8].ACLR
rst => regs[28][9].ACLR
rst => regs[28][10].ACLR
rst => regs[28][11].ACLR
rst => regs[28][12].ACLR
rst => regs[28][13].ACLR
rst => regs[28][14].ACLR
rst => regs[28][15].ACLR
rst => regs[28][16].ACLR
rst => regs[28][17].ACLR
rst => regs[28][18].ACLR
rst => regs[28][19].ACLR
rst => regs[28][20].ACLR
rst => regs[28][21].ACLR
rst => regs[28][22].ACLR
rst => regs[28][23].ACLR
rst => regs[28][24].ACLR
rst => regs[28][25].ACLR
rst => regs[28][26].ACLR
rst => regs[28][27].ACLR
rst => regs[28][28].ACLR
rst => regs[28][29].ACLR
rst => regs[28][30].ACLR
rst => regs[28][31].ACLR
rst => regs[27][0].ACLR
rst => regs[27][1].ACLR
rst => regs[27][2].ACLR
rst => regs[27][3].ACLR
rst => regs[27][4].ACLR
rst => regs[27][5].ACLR
rst => regs[27][6].ACLR
rst => regs[27][7].ACLR
rst => regs[27][8].ACLR
rst => regs[27][9].ACLR
rst => regs[27][10].ACLR
rst => regs[27][11].ACLR
rst => regs[27][12].ACLR
rst => regs[27][13].ACLR
rst => regs[27][14].ACLR
rst => regs[27][15].ACLR
rst => regs[27][16].ACLR
rst => regs[27][17].ACLR
rst => regs[27][18].ACLR
rst => regs[27][19].ACLR
rst => regs[27][20].ACLR
rst => regs[27][21].ACLR
rst => regs[27][22].ACLR
rst => regs[27][23].ACLR
rst => regs[27][24].ACLR
rst => regs[27][25].ACLR
rst => regs[27][26].ACLR
rst => regs[27][27].ACLR
rst => regs[27][28].ACLR
rst => regs[27][29].ACLR
rst => regs[27][30].ACLR
rst => regs[27][31].ACLR
rst => regs[26][0].ACLR
rst => regs[26][1].ACLR
rst => regs[26][2].ACLR
rst => regs[26][3].ACLR
rst => regs[26][4].ACLR
rst => regs[26][5].ACLR
rst => regs[26][6].ACLR
rst => regs[26][7].ACLR
rst => regs[26][8].ACLR
rst => regs[26][9].ACLR
rst => regs[26][10].ACLR
rst => regs[26][11].ACLR
rst => regs[26][12].ACLR
rst => regs[26][13].ACLR
rst => regs[26][14].ACLR
rst => regs[26][15].ACLR
rst => regs[26][16].ACLR
rst => regs[26][17].ACLR
rst => regs[26][18].ACLR
rst => regs[26][19].ACLR
rst => regs[26][20].ACLR
rst => regs[26][21].ACLR
rst => regs[26][22].ACLR
rst => regs[26][23].ACLR
rst => regs[26][24].ACLR
rst => regs[26][25].ACLR
rst => regs[26][26].ACLR
rst => regs[26][27].ACLR
rst => regs[26][28].ACLR
rst => regs[26][29].ACLR
rst => regs[26][30].ACLR
rst => regs[26][31].ACLR
rst => regs[25][0].ACLR
rst => regs[25][1].ACLR
rst => regs[25][2].ACLR
rst => regs[25][3].ACLR
rst => regs[25][4].ACLR
rst => regs[25][5].ACLR
rst => regs[25][6].ACLR
rst => regs[25][7].ACLR
rst => regs[25][8].ACLR
rst => regs[25][9].ACLR
rst => regs[25][10].ACLR
rst => regs[25][11].ACLR
rst => regs[25][12].ACLR
rst => regs[25][13].ACLR
rst => regs[25][14].ACLR
rst => regs[25][15].ACLR
rst => regs[25][16].ACLR
rst => regs[25][17].ACLR
rst => regs[25][18].ACLR
rst => regs[25][19].ACLR
rst => regs[25][20].ACLR
rst => regs[25][21].ACLR
rst => regs[25][22].ACLR
rst => regs[25][23].ACLR
rst => regs[25][24].ACLR
rst => regs[25][25].ACLR
rst => regs[25][26].ACLR
rst => regs[25][27].ACLR
rst => regs[25][28].ACLR
rst => regs[25][29].ACLR
rst => regs[25][30].ACLR
rst => regs[25][31].ACLR
rst => regs[24][0].ACLR
rst => regs[24][1].ACLR
rst => regs[24][2].ACLR
rst => regs[24][3].ACLR
rst => regs[24][4].ACLR
rst => regs[24][5].ACLR
rst => regs[24][6].ACLR
rst => regs[24][7].ACLR
rst => regs[24][8].ACLR
rst => regs[24][9].ACLR
rst => regs[24][10].ACLR
rst => regs[24][11].ACLR
rst => regs[24][12].ACLR
rst => regs[24][13].ACLR
rst => regs[24][14].ACLR
rst => regs[24][15].ACLR
rst => regs[24][16].ACLR
rst => regs[24][17].ACLR
rst => regs[24][18].ACLR
rst => regs[24][19].ACLR
rst => regs[24][20].ACLR
rst => regs[24][21].ACLR
rst => regs[24][22].ACLR
rst => regs[24][23].ACLR
rst => regs[24][24].ACLR
rst => regs[24][25].ACLR
rst => regs[24][26].ACLR
rst => regs[24][27].ACLR
rst => regs[24][28].ACLR
rst => regs[24][29].ACLR
rst => regs[24][30].ACLR
rst => regs[24][31].ACLR
rst => regs[23][0].ACLR
rst => regs[23][1].ACLR
rst => regs[23][2].ACLR
rst => regs[23][3].ACLR
rst => regs[23][4].ACLR
rst => regs[23][5].ACLR
rst => regs[23][6].ACLR
rst => regs[23][7].ACLR
rst => regs[23][8].ACLR
rst => regs[23][9].ACLR
rst => regs[23][10].ACLR
rst => regs[23][11].ACLR
rst => regs[23][12].ACLR
rst => regs[23][13].ACLR
rst => regs[23][14].ACLR
rst => regs[23][15].ACLR
rst => regs[23][16].ACLR
rst => regs[23][17].ACLR
rst => regs[23][18].ACLR
rst => regs[23][19].ACLR
rst => regs[23][20].ACLR
rst => regs[23][21].ACLR
rst => regs[23][22].ACLR
rst => regs[23][23].ACLR
rst => regs[23][24].ACLR
rst => regs[23][25].ACLR
rst => regs[23][26].ACLR
rst => regs[23][27].ACLR
rst => regs[23][28].ACLR
rst => regs[23][29].ACLR
rst => regs[23][30].ACLR
rst => regs[23][31].ACLR
rst => regs[22][0].ACLR
rst => regs[22][1].ACLR
rst => regs[22][2].ACLR
rst => regs[22][3].ACLR
rst => regs[22][4].ACLR
rst => regs[22][5].ACLR
rst => regs[22][6].ACLR
rst => regs[22][7].ACLR
rst => regs[22][8].ACLR
rst => regs[22][9].ACLR
rst => regs[22][10].ACLR
rst => regs[22][11].ACLR
rst => regs[22][12].ACLR
rst => regs[22][13].ACLR
rst => regs[22][14].ACLR
rst => regs[22][15].ACLR
rst => regs[22][16].ACLR
rst => regs[22][17].ACLR
rst => regs[22][18].ACLR
rst => regs[22][19].ACLR
rst => regs[22][20].ACLR
rst => regs[22][21].ACLR
rst => regs[22][22].ACLR
rst => regs[22][23].ACLR
rst => regs[22][24].ACLR
rst => regs[22][25].ACLR
rst => regs[22][26].ACLR
rst => regs[22][27].ACLR
rst => regs[22][28].ACLR
rst => regs[22][29].ACLR
rst => regs[22][30].ACLR
rst => regs[22][31].ACLR
rst => regs[21][0].ACLR
rst => regs[21][1].ACLR
rst => regs[21][2].ACLR
rst => regs[21][3].ACLR
rst => regs[21][4].ACLR
rst => regs[21][5].ACLR
rst => regs[21][6].ACLR
rst => regs[21][7].ACLR
rst => regs[21][8].ACLR
rst => regs[21][9].ACLR
rst => regs[21][10].ACLR
rst => regs[21][11].ACLR
rst => regs[21][12].ACLR
rst => regs[21][13].ACLR
rst => regs[21][14].ACLR
rst => regs[21][15].ACLR
rst => regs[21][16].ACLR
rst => regs[21][17].ACLR
rst => regs[21][18].ACLR
rst => regs[21][19].ACLR
rst => regs[21][20].ACLR
rst => regs[21][21].ACLR
rst => regs[21][22].ACLR
rst => regs[21][23].ACLR
rst => regs[21][24].ACLR
rst => regs[21][25].ACLR
rst => regs[21][26].ACLR
rst => regs[21][27].ACLR
rst => regs[21][28].ACLR
rst => regs[21][29].ACLR
rst => regs[21][30].ACLR
rst => regs[21][31].ACLR
rst => regs[20][0].ACLR
rst => regs[20][1].ACLR
rst => regs[20][2].ACLR
rst => regs[20][3].ACLR
rst => regs[20][4].ACLR
rst => regs[20][5].ACLR
rst => regs[20][6].ACLR
rst => regs[20][7].ACLR
rst => regs[20][8].ACLR
rst => regs[20][9].ACLR
rst => regs[20][10].ACLR
rst => regs[20][11].ACLR
rst => regs[20][12].ACLR
rst => regs[20][13].ACLR
rst => regs[20][14].ACLR
rst => regs[20][15].ACLR
rst => regs[20][16].ACLR
rst => regs[20][17].ACLR
rst => regs[20][18].ACLR
rst => regs[20][19].ACLR
rst => regs[20][20].ACLR
rst => regs[20][21].ACLR
rst => regs[20][22].ACLR
rst => regs[20][23].ACLR
rst => regs[20][24].ACLR
rst => regs[20][25].ACLR
rst => regs[20][26].ACLR
rst => regs[20][27].ACLR
rst => regs[20][28].ACLR
rst => regs[20][29].ACLR
rst => regs[20][30].ACLR
rst => regs[20][31].ACLR
rst => regs[19][0].ACLR
rst => regs[19][1].ACLR
rst => regs[19][2].ACLR
rst => regs[19][3].ACLR
rst => regs[19][4].ACLR
rst => regs[19][5].ACLR
rst => regs[19][6].ACLR
rst => regs[19][7].ACLR
rst => regs[19][8].ACLR
rst => regs[19][9].ACLR
rst => regs[19][10].ACLR
rst => regs[19][11].ACLR
rst => regs[19][12].ACLR
rst => regs[19][13].ACLR
rst => regs[19][14].ACLR
rst => regs[19][15].ACLR
rst => regs[19][16].ACLR
rst => regs[19][17].ACLR
rst => regs[19][18].ACLR
rst => regs[19][19].ACLR
rst => regs[19][20].ACLR
rst => regs[19][21].ACLR
rst => regs[19][22].ACLR
rst => regs[19][23].ACLR
rst => regs[19][24].ACLR
rst => regs[19][25].ACLR
rst => regs[19][26].ACLR
rst => regs[19][27].ACLR
rst => regs[19][28].ACLR
rst => regs[19][29].ACLR
rst => regs[19][30].ACLR
rst => regs[19][31].ACLR
rst => regs[18][0].ACLR
rst => regs[18][1].ACLR
rst => regs[18][2].ACLR
rst => regs[18][3].ACLR
rst => regs[18][4].ACLR
rst => regs[18][5].ACLR
rst => regs[18][6].ACLR
rst => regs[18][7].ACLR
rst => regs[18][8].ACLR
rst => regs[18][9].ACLR
rst => regs[18][10].ACLR
rst => regs[18][11].ACLR
rst => regs[18][12].ACLR
rst => regs[18][13].ACLR
rst => regs[18][14].ACLR
rst => regs[18][15].ACLR
rst => regs[18][16].ACLR
rst => regs[18][17].ACLR
rst => regs[18][18].ACLR
rst => regs[18][19].ACLR
rst => regs[18][20].ACLR
rst => regs[18][21].ACLR
rst => regs[18][22].ACLR
rst => regs[18][23].ACLR
rst => regs[18][24].ACLR
rst => regs[18][25].ACLR
rst => regs[18][26].ACLR
rst => regs[18][27].ACLR
rst => regs[18][28].ACLR
rst => regs[18][29].ACLR
rst => regs[18][30].ACLR
rst => regs[18][31].ACLR
rst => regs[17][0].ACLR
rst => regs[17][1].ACLR
rst => regs[17][2].ACLR
rst => regs[17][3].ACLR
rst => regs[17][4].ACLR
rst => regs[17][5].ACLR
rst => regs[17][6].ACLR
rst => regs[17][7].ACLR
rst => regs[17][8].ACLR
rst => regs[17][9].ACLR
rst => regs[17][10].ACLR
rst => regs[17][11].ACLR
rst => regs[17][12].ACLR
rst => regs[17][13].ACLR
rst => regs[17][14].ACLR
rst => regs[17][15].ACLR
rst => regs[17][16].ACLR
rst => regs[17][17].ACLR
rst => regs[17][18].ACLR
rst => regs[17][19].ACLR
rst => regs[17][20].ACLR
rst => regs[17][21].ACLR
rst => regs[17][22].ACLR
rst => regs[17][23].ACLR
rst => regs[17][24].ACLR
rst => regs[17][25].ACLR
rst => regs[17][26].ACLR
rst => regs[17][27].ACLR
rst => regs[17][28].ACLR
rst => regs[17][29].ACLR
rst => regs[17][30].ACLR
rst => regs[17][31].ACLR
rst => regs[16][0].ACLR
rst => regs[16][1].ACLR
rst => regs[16][2].ACLR
rst => regs[16][3].ACLR
rst => regs[16][4].ACLR
rst => regs[16][5].ACLR
rst => regs[16][6].ACLR
rst => regs[16][7].ACLR
rst => regs[16][8].ACLR
rst => regs[16][9].ACLR
rst => regs[16][10].ACLR
rst => regs[16][11].ACLR
rst => regs[16][12].ACLR
rst => regs[16][13].ACLR
rst => regs[16][14].ACLR
rst => regs[16][15].ACLR
rst => regs[16][16].ACLR
rst => regs[16][17].ACLR
rst => regs[16][18].ACLR
rst => regs[16][19].ACLR
rst => regs[16][20].ACLR
rst => regs[16][21].ACLR
rst => regs[16][22].ACLR
rst => regs[16][23].ACLR
rst => regs[16][24].ACLR
rst => regs[16][25].ACLR
rst => regs[16][26].ACLR
rst => regs[16][27].ACLR
rst => regs[16][28].ACLR
rst => regs[16][29].ACLR
rst => regs[16][30].ACLR
rst => regs[16][31].ACLR
rst => regs[15][0].ACLR
rst => regs[15][1].ACLR
rst => regs[15][2].ACLR
rst => regs[15][3].ACLR
rst => regs[15][4].ACLR
rst => regs[15][5].ACLR
rst => regs[15][6].ACLR
rst => regs[15][7].ACLR
rst => regs[15][8].ACLR
rst => regs[15][9].ACLR
rst => regs[15][10].ACLR
rst => regs[15][11].ACLR
rst => regs[15][12].ACLR
rst => regs[15][13].ACLR
rst => regs[15][14].ACLR
rst => regs[15][15].ACLR
rst => regs[15][16].ACLR
rst => regs[15][17].ACLR
rst => regs[15][18].ACLR
rst => regs[15][19].ACLR
rst => regs[15][20].ACLR
rst => regs[15][21].ACLR
rst => regs[15][22].ACLR
rst => regs[15][23].ACLR
rst => regs[15][24].ACLR
rst => regs[15][25].ACLR
rst => regs[15][26].ACLR
rst => regs[15][27].ACLR
rst => regs[15][28].ACLR
rst => regs[15][29].ACLR
rst => regs[15][30].ACLR
rst => regs[15][31].ACLR
rst => regs[14][0].ACLR
rst => regs[14][1].ACLR
rst => regs[14][2].ACLR
rst => regs[14][3].ACLR
rst => regs[14][4].ACLR
rst => regs[14][5].ACLR
rst => regs[14][6].ACLR
rst => regs[14][7].ACLR
rst => regs[14][8].ACLR
rst => regs[14][9].ACLR
rst => regs[14][10].ACLR
rst => regs[14][11].ACLR
rst => regs[14][12].ACLR
rst => regs[14][13].ACLR
rst => regs[14][14].ACLR
rst => regs[14][15].ACLR
rst => regs[14][16].ACLR
rst => regs[14][17].ACLR
rst => regs[14][18].ACLR
rst => regs[14][19].ACLR
rst => regs[14][20].ACLR
rst => regs[14][21].ACLR
rst => regs[14][22].ACLR
rst => regs[14][23].ACLR
rst => regs[14][24].ACLR
rst => regs[14][25].ACLR
rst => regs[14][26].ACLR
rst => regs[14][27].ACLR
rst => regs[14][28].ACLR
rst => regs[14][29].ACLR
rst => regs[14][30].ACLR
rst => regs[14][31].ACLR
rst => regs[13][0].ACLR
rst => regs[13][1].ACLR
rst => regs[13][2].ACLR
rst => regs[13][3].ACLR
rst => regs[13][4].ACLR
rst => regs[13][5].ACLR
rst => regs[13][6].ACLR
rst => regs[13][7].ACLR
rst => regs[13][8].ACLR
rst => regs[13][9].ACLR
rst => regs[13][10].ACLR
rst => regs[13][11].ACLR
rst => regs[13][12].ACLR
rst => regs[13][13].ACLR
rst => regs[13][14].ACLR
rst => regs[13][15].ACLR
rst => regs[13][16].ACLR
rst => regs[13][17].ACLR
rst => regs[13][18].ACLR
rst => regs[13][19].ACLR
rst => regs[13][20].ACLR
rst => regs[13][21].ACLR
rst => regs[13][22].ACLR
rst => regs[13][23].ACLR
rst => regs[13][24].ACLR
rst => regs[13][25].ACLR
rst => regs[13][26].ACLR
rst => regs[13][27].ACLR
rst => regs[13][28].ACLR
rst => regs[13][29].ACLR
rst => regs[13][30].ACLR
rst => regs[13][31].ACLR
rst => regs[12][0].ACLR
rst => regs[12][1].ACLR
rst => regs[12][2].ACLR
rst => regs[12][3].ACLR
rst => regs[12][4].ACLR
rst => regs[12][5].ACLR
rst => regs[12][6].ACLR
rst => regs[12][7].ACLR
rst => regs[12][8].ACLR
rst => regs[12][9].ACLR
rst => regs[12][10].ACLR
rst => regs[12][11].ACLR
rst => regs[12][12].ACLR
rst => regs[12][13].ACLR
rst => regs[12][14].ACLR
rst => regs[12][15].ACLR
rst => regs[12][16].ACLR
rst => regs[12][17].ACLR
rst => regs[12][18].ACLR
rst => regs[12][19].ACLR
rst => regs[12][20].ACLR
rst => regs[12][21].ACLR
rst => regs[12][22].ACLR
rst => regs[12][23].ACLR
rst => regs[12][24].ACLR
rst => regs[12][25].ACLR
rst => regs[12][26].ACLR
rst => regs[12][27].ACLR
rst => regs[12][28].ACLR
rst => regs[12][29].ACLR
rst => regs[12][30].ACLR
rst => regs[12][31].ACLR
rst => regs[11][0].ACLR
rst => regs[11][1].ACLR
rst => regs[11][2].ACLR
rst => regs[11][3].ACLR
rst => regs[11][4].ACLR
rst => regs[11][5].ACLR
rst => regs[11][6].ACLR
rst => regs[11][7].ACLR
rst => regs[11][8].ACLR
rst => regs[11][9].ACLR
rst => regs[11][10].ACLR
rst => regs[11][11].ACLR
rst => regs[11][12].ACLR
rst => regs[11][13].ACLR
rst => regs[11][14].ACLR
rst => regs[11][15].ACLR
rst => regs[11][16].ACLR
rst => regs[11][17].ACLR
rst => regs[11][18].ACLR
rst => regs[11][19].ACLR
rst => regs[11][20].ACLR
rst => regs[11][21].ACLR
rst => regs[11][22].ACLR
rst => regs[11][23].ACLR
rst => regs[11][24].ACLR
rst => regs[11][25].ACLR
rst => regs[11][26].ACLR
rst => regs[11][27].ACLR
rst => regs[11][28].ACLR
rst => regs[11][29].ACLR
rst => regs[11][30].ACLR
rst => regs[11][31].ACLR
rst => regs[10][0].ACLR
rst => regs[10][1].ACLR
rst => regs[10][2].ACLR
rst => regs[10][3].ACLR
rst => regs[10][4].ACLR
rst => regs[10][5].ACLR
rst => regs[10][6].ACLR
rst => regs[10][7].ACLR
rst => regs[10][8].ACLR
rst => regs[10][9].ACLR
rst => regs[10][10].ACLR
rst => regs[10][11].ACLR
rst => regs[10][12].ACLR
rst => regs[10][13].ACLR
rst => regs[10][14].ACLR
rst => regs[10][15].ACLR
rst => regs[10][16].ACLR
rst => regs[10][17].ACLR
rst => regs[10][18].ACLR
rst => regs[10][19].ACLR
rst => regs[10][20].ACLR
rst => regs[10][21].ACLR
rst => regs[10][22].ACLR
rst => regs[10][23].ACLR
rst => regs[10][24].ACLR
rst => regs[10][25].ACLR
rst => regs[10][26].ACLR
rst => regs[10][27].ACLR
rst => regs[10][28].ACLR
rst => regs[10][29].ACLR
rst => regs[10][30].ACLR
rst => regs[10][31].ACLR
rst => regs[9][0].ACLR
rst => regs[9][1].ACLR
rst => regs[9][2].ACLR
rst => regs[9][3].ACLR
rst => regs[9][4].ACLR
rst => regs[9][5].ACLR
rst => regs[9][6].ACLR
rst => regs[9][7].ACLR
rst => regs[9][8].ACLR
rst => regs[9][9].ACLR
rst => regs[9][10].ACLR
rst => regs[9][11].ACLR
rst => regs[9][12].ACLR
rst => regs[9][13].ACLR
rst => regs[9][14].ACLR
rst => regs[9][15].ACLR
rst => regs[9][16].ACLR
rst => regs[9][17].ACLR
rst => regs[9][18].ACLR
rst => regs[9][19].ACLR
rst => regs[9][20].ACLR
rst => regs[9][21].ACLR
rst => regs[9][22].ACLR
rst => regs[9][23].ACLR
rst => regs[9][24].ACLR
rst => regs[9][25].ACLR
rst => regs[9][26].ACLR
rst => regs[9][27].ACLR
rst => regs[9][28].ACLR
rst => regs[9][29].ACLR
rst => regs[9][30].ACLR
rst => regs[9][31].ACLR
rst => regs[8][0].ACLR
rst => regs[8][1].ACLR
rst => regs[8][2].ACLR
rst => regs[8][3].ACLR
rst => regs[8][4].ACLR
rst => regs[8][5].ACLR
rst => regs[8][6].ACLR
rst => regs[8][7].ACLR
rst => regs[8][8].ACLR
rst => regs[8][9].ACLR
rst => regs[8][10].ACLR
rst => regs[8][11].ACLR
rst => regs[8][12].ACLR
rst => regs[8][13].ACLR
rst => regs[8][14].ACLR
rst => regs[8][15].ACLR
rst => regs[8][16].ACLR
rst => regs[8][17].ACLR
rst => regs[8][18].ACLR
rst => regs[8][19].ACLR
rst => regs[8][20].ACLR
rst => regs[8][21].ACLR
rst => regs[8][22].ACLR
rst => regs[8][23].ACLR
rst => regs[8][24].ACLR
rst => regs[8][25].ACLR
rst => regs[8][26].ACLR
rst => regs[8][27].ACLR
rst => regs[8][28].ACLR
rst => regs[8][29].ACLR
rst => regs[8][30].ACLR
rst => regs[8][31].ACLR
rst => regs[7][0].ACLR
rst => regs[7][1].ACLR
rst => regs[7][2].ACLR
rst => regs[7][3].ACLR
rst => regs[7][4].ACLR
rst => regs[7][5].ACLR
rst => regs[7][6].ACLR
rst => regs[7][7].ACLR
rst => regs[7][8].ACLR
rst => regs[7][9].ACLR
rst => regs[7][10].ACLR
rst => regs[7][11].ACLR
rst => regs[7][12].ACLR
rst => regs[7][13].ACLR
rst => regs[7][14].ACLR
rst => regs[7][15].ACLR
rst => regs[7][16].ACLR
rst => regs[7][17].ACLR
rst => regs[7][18].ACLR
rst => regs[7][19].ACLR
rst => regs[7][20].ACLR
rst => regs[7][21].ACLR
rst => regs[7][22].ACLR
rst => regs[7][23].ACLR
rst => regs[7][24].ACLR
rst => regs[7][25].ACLR
rst => regs[7][26].ACLR
rst => regs[7][27].ACLR
rst => regs[7][28].ACLR
rst => regs[7][29].ACLR
rst => regs[7][30].ACLR
rst => regs[7][31].ACLR
rst => regs[6][0].ACLR
rst => regs[6][1].ACLR
rst => regs[6][2].ACLR
rst => regs[6][3].ACLR
rst => regs[6][4].ACLR
rst => regs[6][5].ACLR
rst => regs[6][6].ACLR
rst => regs[6][7].ACLR
rst => regs[6][8].ACLR
rst => regs[6][9].ACLR
rst => regs[6][10].ACLR
rst => regs[6][11].ACLR
rst => regs[6][12].ACLR
rst => regs[6][13].ACLR
rst => regs[6][14].ACLR
rst => regs[6][15].ACLR
rst => regs[6][16].ACLR
rst => regs[6][17].ACLR
rst => regs[6][18].ACLR
rst => regs[6][19].ACLR
rst => regs[6][20].ACLR
rst => regs[6][21].ACLR
rst => regs[6][22].ACLR
rst => regs[6][23].ACLR
rst => regs[6][24].ACLR
rst => regs[6][25].ACLR
rst => regs[6][26].ACLR
rst => regs[6][27].ACLR
rst => regs[6][28].ACLR
rst => regs[6][29].ACLR
rst => regs[6][30].ACLR
rst => regs[6][31].ACLR
rst => regs[5][0].ACLR
rst => regs[5][1].ACLR
rst => regs[5][2].ACLR
rst => regs[5][3].ACLR
rst => regs[5][4].ACLR
rst => regs[5][5].ACLR
rst => regs[5][6].ACLR
rst => regs[5][7].ACLR
rst => regs[5][8].ACLR
rst => regs[5][9].ACLR
rst => regs[5][10].ACLR
rst => regs[5][11].ACLR
rst => regs[5][12].ACLR
rst => regs[5][13].ACLR
rst => regs[5][14].ACLR
rst => regs[5][15].ACLR
rst => regs[5][16].ACLR
rst => regs[5][17].ACLR
rst => regs[5][18].ACLR
rst => regs[5][19].ACLR
rst => regs[5][20].ACLR
rst => regs[5][21].ACLR
rst => regs[5][22].ACLR
rst => regs[5][23].ACLR
rst => regs[5][24].ACLR
rst => regs[5][25].ACLR
rst => regs[5][26].ACLR
rst => regs[5][27].ACLR
rst => regs[5][28].ACLR
rst => regs[5][29].ACLR
rst => regs[5][30].ACLR
rst => regs[5][31].ACLR
rst => regs[4][0].ACLR
rst => regs[4][1].ACLR
rst => regs[4][2].ACLR
rst => regs[4][3].ACLR
rst => regs[4][4].ACLR
rst => regs[4][5].ACLR
rst => regs[4][6].ACLR
rst => regs[4][7].ACLR
rst => regs[4][8].ACLR
rst => regs[4][9].ACLR
rst => regs[4][10].ACLR
rst => regs[4][11].ACLR
rst => regs[4][12].ACLR
rst => regs[4][13].ACLR
rst => regs[4][14].ACLR
rst => regs[4][15].ACLR
rst => regs[4][16].ACLR
rst => regs[4][17].ACLR
rst => regs[4][18].ACLR
rst => regs[4][19].ACLR
rst => regs[4][20].ACLR
rst => regs[4][21].ACLR
rst => regs[4][22].ACLR
rst => regs[4][23].ACLR
rst => regs[4][24].ACLR
rst => regs[4][25].ACLR
rst => regs[4][26].ACLR
rst => regs[4][27].ACLR
rst => regs[4][28].ACLR
rst => regs[4][29].ACLR
rst => regs[4][30].ACLR
rst => regs[4][31].ACLR
rst => regs[3][0].ACLR
rst => regs[3][1].ACLR
rst => regs[3][2].ACLR
rst => regs[3][3].ACLR
rst => regs[3][4].ACLR
rst => regs[3][5].ACLR
rst => regs[3][6].ACLR
rst => regs[3][7].ACLR
rst => regs[3][8].ACLR
rst => regs[3][9].ACLR
rst => regs[3][10].ACLR
rst => regs[3][11].ACLR
rst => regs[3][12].ACLR
rst => regs[3][13].ACLR
rst => regs[3][14].ACLR
rst => regs[3][15].ACLR
rst => regs[3][16].ACLR
rst => regs[3][17].ACLR
rst => regs[3][18].ACLR
rst => regs[3][19].ACLR
rst => regs[3][20].ACLR
rst => regs[3][21].ACLR
rst => regs[3][22].ACLR
rst => regs[3][23].ACLR
rst => regs[3][24].ACLR
rst => regs[3][25].ACLR
rst => regs[3][26].ACLR
rst => regs[3][27].ACLR
rst => regs[3][28].ACLR
rst => regs[3][29].ACLR
rst => regs[3][30].ACLR
rst => regs[3][31].ACLR
rst => regs[2][0].ACLR
rst => regs[2][1].ACLR
rst => regs[2][2].ACLR
rst => regs[2][3].ACLR
rst => regs[2][4].ACLR
rst => regs[2][5].ACLR
rst => regs[2][6].ACLR
rst => regs[2][7].ACLR
rst => regs[2][8].ACLR
rst => regs[2][9].ACLR
rst => regs[2][10].ACLR
rst => regs[2][11].ACLR
rst => regs[2][12].ACLR
rst => regs[2][13].ACLR
rst => regs[2][14].ACLR
rst => regs[2][15].ACLR
rst => regs[2][16].ACLR
rst => regs[2][17].ACLR
rst => regs[2][18].ACLR
rst => regs[2][19].ACLR
rst => regs[2][20].ACLR
rst => regs[2][21].ACLR
rst => regs[2][22].ACLR
rst => regs[2][23].ACLR
rst => regs[2][24].ACLR
rst => regs[2][25].ACLR
rst => regs[2][26].ACLR
rst => regs[2][27].ACLR
rst => regs[2][28].ACLR
rst => regs[2][29].ACLR
rst => regs[2][30].ACLR
rst => regs[2][31].ACLR
rst => regs[1][0].ACLR
rst => regs[1][1].ACLR
rst => regs[1][2].ACLR
rst => regs[1][3].ACLR
rst => regs[1][4].ACLR
rst => regs[1][5].ACLR
rst => regs[1][6].ACLR
rst => regs[1][7].ACLR
rst => regs[1][8].ACLR
rst => regs[1][9].ACLR
rst => regs[1][10].ACLR
rst => regs[1][11].ACLR
rst => regs[1][12].ACLR
rst => regs[1][13].ACLR
rst => regs[1][14].ACLR
rst => regs[1][15].ACLR
rst => regs[1][16].ACLR
rst => regs[1][17].ACLR
rst => regs[1][18].ACLR
rst => regs[1][19].ACLR
rst => regs[1][20].ACLR
rst => regs[1][21].ACLR
rst => regs[1][22].ACLR
rst => regs[1][23].ACLR
rst => regs[1][24].ACLR
rst => regs[1][25].ACLR
rst => regs[1][26].ACLR
rst => regs[1][27].ACLR
rst => regs[1][28].ACLR
rst => regs[1][29].ACLR
rst => regs[1][30].ACLR
rst => regs[1][31].ACLR
rst => regs[0][0].ACLR
rst => regs[0][1].ACLR
rst => regs[0][2].ACLR
rst => regs[0][3].ACLR
rst => regs[0][4].ACLR
rst => regs[0][5].ACLR
rst => regs[0][6].ACLR
rst => regs[0][7].ACLR
rst => regs[0][8].ACLR
rst => regs[0][9].ACLR
rst => regs[0][10].ACLR
rst => regs[0][11].ACLR
rst => regs[0][12].ACLR
rst => regs[0][13].ACLR
rst => regs[0][14].ACLR
rst => regs[0][15].ACLR
rst => regs[0][16].ACLR
rst => regs[0][17].ACLR
rst => regs[0][18].ACLR
rst => regs[0][19].ACLR
rst => regs[0][20].ACLR
rst => regs[0][21].ACLR
rst => regs[0][22].ACLR
rst => regs[0][23].ACLR
rst => regs[0][24].ACLR
rst => regs[0][25].ACLR
rst => regs[0][26].ACLR
rst => regs[0][27].ACLR
rst => regs[0][28].ACLR
rst => regs[0][29].ACLR
rst => regs[0][30].ACLR
rst => regs[0][31].ACLR
rst => rd_data1[0]~reg0.ENA
rst => rd_data0[31]~reg0.ENA
rst => rd_data0[30]~reg0.ENA
rst => rd_data0[29]~reg0.ENA
rst => rd_data0[28]~reg0.ENA
rst => rd_data0[27]~reg0.ENA
rst => rd_data0[26]~reg0.ENA
rst => rd_data0[25]~reg0.ENA
rst => rd_data0[24]~reg0.ENA
rst => rd_data0[23]~reg0.ENA
rst => rd_data0[22]~reg0.ENA
rst => rd_data0[21]~reg0.ENA
rst => rd_data0[20]~reg0.ENA
rst => rd_data0[19]~reg0.ENA
rst => rd_data0[18]~reg0.ENA
rst => rd_data0[17]~reg0.ENA
rst => rd_data0[16]~reg0.ENA
rst => rd_data0[15]~reg0.ENA
rst => rd_data0[14]~reg0.ENA
rst => rd_data0[13]~reg0.ENA
rst => rd_data0[12]~reg0.ENA
rst => rd_data0[11]~reg0.ENA
rst => rd_data0[10]~reg0.ENA
rst => rd_data0[9]~reg0.ENA
rst => rd_data0[8]~reg0.ENA
rst => rd_data0[7]~reg0.ENA
rst => rd_data0[6]~reg0.ENA
rst => rd_data0[5]~reg0.ENA
rst => rd_data0[4]~reg0.ENA
rst => rd_data0[3]~reg0.ENA
rst => rd_data0[2]~reg0.ENA
rst => rd_data0[1]~reg0.ENA
rst => rd_data0[0]~reg0.ENA
rst => rd_data1[31]~reg0.ENA
rst => rd_data1[30]~reg0.ENA
rst => rd_data1[29]~reg0.ENA
rst => rd_data1[28]~reg0.ENA
rst => rd_data1[27]~reg0.ENA
rst => rd_data1[26]~reg0.ENA
rst => rd_data1[25]~reg0.ENA
rst => rd_data1[24]~reg0.ENA
rst => rd_data1[23]~reg0.ENA
rst => rd_data1[22]~reg0.ENA
rst => rd_data1[21]~reg0.ENA
rst => rd_data1[20]~reg0.ENA
rst => rd_data1[19]~reg0.ENA
rst => rd_data1[18]~reg0.ENA
rst => rd_data1[17]~reg0.ENA
rst => rd_data1[16]~reg0.ENA
rst => rd_data1[15]~reg0.ENA
rst => rd_data1[14]~reg0.ENA
rst => rd_data1[13]~reg0.ENA
rst => rd_data1[12]~reg0.ENA
rst => rd_data1[11]~reg0.ENA
rst => rd_data1[10]~reg0.ENA
rst => rd_data1[9]~reg0.ENA
rst => rd_data1[8]~reg0.ENA
rst => rd_data1[7]~reg0.ENA
rst => rd_data1[6]~reg0.ENA
rst => rd_data1[5]~reg0.ENA
rst => rd_data1[4]~reg0.ENA
rst => rd_data1[3]~reg0.ENA
rst => rd_data1[2]~reg0.ENA
rst => rd_data1[1]~reg0.ENA
rd_addr0[0] => Mux0.IN4
rd_addr0[0] => Mux1.IN4
rd_addr0[0] => Mux2.IN4
rd_addr0[0] => Mux3.IN4
rd_addr0[0] => Mux4.IN4
rd_addr0[0] => Mux5.IN4
rd_addr0[0] => Mux6.IN4
rd_addr0[0] => Mux7.IN4
rd_addr0[0] => Mux8.IN4
rd_addr0[0] => Mux9.IN4
rd_addr0[0] => Mux10.IN4
rd_addr0[0] => Mux11.IN4
rd_addr0[0] => Mux12.IN4
rd_addr0[0] => Mux13.IN4
rd_addr0[0] => Mux14.IN4
rd_addr0[0] => Mux15.IN4
rd_addr0[0] => Mux16.IN4
rd_addr0[0] => Mux17.IN4
rd_addr0[0] => Mux18.IN4
rd_addr0[0] => Mux19.IN4
rd_addr0[0] => Mux20.IN4
rd_addr0[0] => Mux21.IN4
rd_addr0[0] => Mux22.IN4
rd_addr0[0] => Mux23.IN4
rd_addr0[0] => Mux24.IN4
rd_addr0[0] => Mux25.IN4
rd_addr0[0] => Mux26.IN4
rd_addr0[0] => Mux27.IN4
rd_addr0[0] => Mux28.IN4
rd_addr0[0] => Mux29.IN4
rd_addr0[0] => Mux30.IN4
rd_addr0[0] => Mux31.IN4
rd_addr0[1] => Mux0.IN3
rd_addr0[1] => Mux1.IN3
rd_addr0[1] => Mux2.IN3
rd_addr0[1] => Mux3.IN3
rd_addr0[1] => Mux4.IN3
rd_addr0[1] => Mux5.IN3
rd_addr0[1] => Mux6.IN3
rd_addr0[1] => Mux7.IN3
rd_addr0[1] => Mux8.IN3
rd_addr0[1] => Mux9.IN3
rd_addr0[1] => Mux10.IN3
rd_addr0[1] => Mux11.IN3
rd_addr0[1] => Mux12.IN3
rd_addr0[1] => Mux13.IN3
rd_addr0[1] => Mux14.IN3
rd_addr0[1] => Mux15.IN3
rd_addr0[1] => Mux16.IN3
rd_addr0[1] => Mux17.IN3
rd_addr0[1] => Mux18.IN3
rd_addr0[1] => Mux19.IN3
rd_addr0[1] => Mux20.IN3
rd_addr0[1] => Mux21.IN3
rd_addr0[1] => Mux22.IN3
rd_addr0[1] => Mux23.IN3
rd_addr0[1] => Mux24.IN3
rd_addr0[1] => Mux25.IN3
rd_addr0[1] => Mux26.IN3
rd_addr0[1] => Mux27.IN3
rd_addr0[1] => Mux28.IN3
rd_addr0[1] => Mux29.IN3
rd_addr0[1] => Mux30.IN3
rd_addr0[1] => Mux31.IN3
rd_addr0[2] => Mux0.IN2
rd_addr0[2] => Mux1.IN2
rd_addr0[2] => Mux2.IN2
rd_addr0[2] => Mux3.IN2
rd_addr0[2] => Mux4.IN2
rd_addr0[2] => Mux5.IN2
rd_addr0[2] => Mux6.IN2
rd_addr0[2] => Mux7.IN2
rd_addr0[2] => Mux8.IN2
rd_addr0[2] => Mux9.IN2
rd_addr0[2] => Mux10.IN2
rd_addr0[2] => Mux11.IN2
rd_addr0[2] => Mux12.IN2
rd_addr0[2] => Mux13.IN2
rd_addr0[2] => Mux14.IN2
rd_addr0[2] => Mux15.IN2
rd_addr0[2] => Mux16.IN2
rd_addr0[2] => Mux17.IN2
rd_addr0[2] => Mux18.IN2
rd_addr0[2] => Mux19.IN2
rd_addr0[2] => Mux20.IN2
rd_addr0[2] => Mux21.IN2
rd_addr0[2] => Mux22.IN2
rd_addr0[2] => Mux23.IN2
rd_addr0[2] => Mux24.IN2
rd_addr0[2] => Mux25.IN2
rd_addr0[2] => Mux26.IN2
rd_addr0[2] => Mux27.IN2
rd_addr0[2] => Mux28.IN2
rd_addr0[2] => Mux29.IN2
rd_addr0[2] => Mux30.IN2
rd_addr0[2] => Mux31.IN2
rd_addr0[3] => Mux0.IN1
rd_addr0[3] => Mux1.IN1
rd_addr0[3] => Mux2.IN1
rd_addr0[3] => Mux3.IN1
rd_addr0[3] => Mux4.IN1
rd_addr0[3] => Mux5.IN1
rd_addr0[3] => Mux6.IN1
rd_addr0[3] => Mux7.IN1
rd_addr0[3] => Mux8.IN1
rd_addr0[3] => Mux9.IN1
rd_addr0[3] => Mux10.IN1
rd_addr0[3] => Mux11.IN1
rd_addr0[3] => Mux12.IN1
rd_addr0[3] => Mux13.IN1
rd_addr0[3] => Mux14.IN1
rd_addr0[3] => Mux15.IN1
rd_addr0[3] => Mux16.IN1
rd_addr0[3] => Mux17.IN1
rd_addr0[3] => Mux18.IN1
rd_addr0[3] => Mux19.IN1
rd_addr0[3] => Mux20.IN1
rd_addr0[3] => Mux21.IN1
rd_addr0[3] => Mux22.IN1
rd_addr0[3] => Mux23.IN1
rd_addr0[3] => Mux24.IN1
rd_addr0[3] => Mux25.IN1
rd_addr0[3] => Mux26.IN1
rd_addr0[3] => Mux27.IN1
rd_addr0[3] => Mux28.IN1
rd_addr0[3] => Mux29.IN1
rd_addr0[3] => Mux30.IN1
rd_addr0[3] => Mux31.IN1
rd_addr0[4] => Mux0.IN0
rd_addr0[4] => Mux1.IN0
rd_addr0[4] => Mux2.IN0
rd_addr0[4] => Mux3.IN0
rd_addr0[4] => Mux4.IN0
rd_addr0[4] => Mux5.IN0
rd_addr0[4] => Mux6.IN0
rd_addr0[4] => Mux7.IN0
rd_addr0[4] => Mux8.IN0
rd_addr0[4] => Mux9.IN0
rd_addr0[4] => Mux10.IN0
rd_addr0[4] => Mux11.IN0
rd_addr0[4] => Mux12.IN0
rd_addr0[4] => Mux13.IN0
rd_addr0[4] => Mux14.IN0
rd_addr0[4] => Mux15.IN0
rd_addr0[4] => Mux16.IN0
rd_addr0[4] => Mux17.IN0
rd_addr0[4] => Mux18.IN0
rd_addr0[4] => Mux19.IN0
rd_addr0[4] => Mux20.IN0
rd_addr0[4] => Mux21.IN0
rd_addr0[4] => Mux22.IN0
rd_addr0[4] => Mux23.IN0
rd_addr0[4] => Mux24.IN0
rd_addr0[4] => Mux25.IN0
rd_addr0[4] => Mux26.IN0
rd_addr0[4] => Mux27.IN0
rd_addr0[4] => Mux28.IN0
rd_addr0[4] => Mux29.IN0
rd_addr0[4] => Mux30.IN0
rd_addr0[4] => Mux31.IN0
rd_addr1[0] => Mux32.IN4
rd_addr1[0] => Mux33.IN4
rd_addr1[0] => Mux34.IN4
rd_addr1[0] => Mux35.IN4
rd_addr1[0] => Mux36.IN4
rd_addr1[0] => Mux37.IN4
rd_addr1[0] => Mux38.IN4
rd_addr1[0] => Mux39.IN4
rd_addr1[0] => Mux40.IN4
rd_addr1[0] => Mux41.IN4
rd_addr1[0] => Mux42.IN4
rd_addr1[0] => Mux43.IN4
rd_addr1[0] => Mux44.IN4
rd_addr1[0] => Mux45.IN4
rd_addr1[0] => Mux46.IN4
rd_addr1[0] => Mux47.IN4
rd_addr1[0] => Mux48.IN4
rd_addr1[0] => Mux49.IN4
rd_addr1[0] => Mux50.IN4
rd_addr1[0] => Mux51.IN4
rd_addr1[0] => Mux52.IN4
rd_addr1[0] => Mux53.IN4
rd_addr1[0] => Mux54.IN4
rd_addr1[0] => Mux55.IN4
rd_addr1[0] => Mux56.IN4
rd_addr1[0] => Mux57.IN4
rd_addr1[0] => Mux58.IN4
rd_addr1[0] => Mux59.IN4
rd_addr1[0] => Mux60.IN4
rd_addr1[0] => Mux61.IN4
rd_addr1[0] => Mux62.IN4
rd_addr1[0] => Mux63.IN4
rd_addr1[1] => Mux32.IN3
rd_addr1[1] => Mux33.IN3
rd_addr1[1] => Mux34.IN3
rd_addr1[1] => Mux35.IN3
rd_addr1[1] => Mux36.IN3
rd_addr1[1] => Mux37.IN3
rd_addr1[1] => Mux38.IN3
rd_addr1[1] => Mux39.IN3
rd_addr1[1] => Mux40.IN3
rd_addr1[1] => Mux41.IN3
rd_addr1[1] => Mux42.IN3
rd_addr1[1] => Mux43.IN3
rd_addr1[1] => Mux44.IN3
rd_addr1[1] => Mux45.IN3
rd_addr1[1] => Mux46.IN3
rd_addr1[1] => Mux47.IN3
rd_addr1[1] => Mux48.IN3
rd_addr1[1] => Mux49.IN3
rd_addr1[1] => Mux50.IN3
rd_addr1[1] => Mux51.IN3
rd_addr1[1] => Mux52.IN3
rd_addr1[1] => Mux53.IN3
rd_addr1[1] => Mux54.IN3
rd_addr1[1] => Mux55.IN3
rd_addr1[1] => Mux56.IN3
rd_addr1[1] => Mux57.IN3
rd_addr1[1] => Mux58.IN3
rd_addr1[1] => Mux59.IN3
rd_addr1[1] => Mux60.IN3
rd_addr1[1] => Mux61.IN3
rd_addr1[1] => Mux62.IN3
rd_addr1[1] => Mux63.IN3
rd_addr1[2] => Mux32.IN2
rd_addr1[2] => Mux33.IN2
rd_addr1[2] => Mux34.IN2
rd_addr1[2] => Mux35.IN2
rd_addr1[2] => Mux36.IN2
rd_addr1[2] => Mux37.IN2
rd_addr1[2] => Mux38.IN2
rd_addr1[2] => Mux39.IN2
rd_addr1[2] => Mux40.IN2
rd_addr1[2] => Mux41.IN2
rd_addr1[2] => Mux42.IN2
rd_addr1[2] => Mux43.IN2
rd_addr1[2] => Mux44.IN2
rd_addr1[2] => Mux45.IN2
rd_addr1[2] => Mux46.IN2
rd_addr1[2] => Mux47.IN2
rd_addr1[2] => Mux48.IN2
rd_addr1[2] => Mux49.IN2
rd_addr1[2] => Mux50.IN2
rd_addr1[2] => Mux51.IN2
rd_addr1[2] => Mux52.IN2
rd_addr1[2] => Mux53.IN2
rd_addr1[2] => Mux54.IN2
rd_addr1[2] => Mux55.IN2
rd_addr1[2] => Mux56.IN2
rd_addr1[2] => Mux57.IN2
rd_addr1[2] => Mux58.IN2
rd_addr1[2] => Mux59.IN2
rd_addr1[2] => Mux60.IN2
rd_addr1[2] => Mux61.IN2
rd_addr1[2] => Mux62.IN2
rd_addr1[2] => Mux63.IN2
rd_addr1[3] => Mux32.IN1
rd_addr1[3] => Mux33.IN1
rd_addr1[3] => Mux34.IN1
rd_addr1[3] => Mux35.IN1
rd_addr1[3] => Mux36.IN1
rd_addr1[3] => Mux37.IN1
rd_addr1[3] => Mux38.IN1
rd_addr1[3] => Mux39.IN1
rd_addr1[3] => Mux40.IN1
rd_addr1[3] => Mux41.IN1
rd_addr1[3] => Mux42.IN1
rd_addr1[3] => Mux43.IN1
rd_addr1[3] => Mux44.IN1
rd_addr1[3] => Mux45.IN1
rd_addr1[3] => Mux46.IN1
rd_addr1[3] => Mux47.IN1
rd_addr1[3] => Mux48.IN1
rd_addr1[3] => Mux49.IN1
rd_addr1[3] => Mux50.IN1
rd_addr1[3] => Mux51.IN1
rd_addr1[3] => Mux52.IN1
rd_addr1[3] => Mux53.IN1
rd_addr1[3] => Mux54.IN1
rd_addr1[3] => Mux55.IN1
rd_addr1[3] => Mux56.IN1
rd_addr1[3] => Mux57.IN1
rd_addr1[3] => Mux58.IN1
rd_addr1[3] => Mux59.IN1
rd_addr1[3] => Mux60.IN1
rd_addr1[3] => Mux61.IN1
rd_addr1[3] => Mux62.IN1
rd_addr1[3] => Mux63.IN1
rd_addr1[4] => Mux32.IN0
rd_addr1[4] => Mux33.IN0
rd_addr1[4] => Mux34.IN0
rd_addr1[4] => Mux35.IN0
rd_addr1[4] => Mux36.IN0
rd_addr1[4] => Mux37.IN0
rd_addr1[4] => Mux38.IN0
rd_addr1[4] => Mux39.IN0
rd_addr1[4] => Mux40.IN0
rd_addr1[4] => Mux41.IN0
rd_addr1[4] => Mux42.IN0
rd_addr1[4] => Mux43.IN0
rd_addr1[4] => Mux44.IN0
rd_addr1[4] => Mux45.IN0
rd_addr1[4] => Mux46.IN0
rd_addr1[4] => Mux47.IN0
rd_addr1[4] => Mux48.IN0
rd_addr1[4] => Mux49.IN0
rd_addr1[4] => Mux50.IN0
rd_addr1[4] => Mux51.IN0
rd_addr1[4] => Mux52.IN0
rd_addr1[4] => Mux53.IN0
rd_addr1[4] => Mux54.IN0
rd_addr1[4] => Mux55.IN0
rd_addr1[4] => Mux56.IN0
rd_addr1[4] => Mux57.IN0
rd_addr1[4] => Mux58.IN0
rd_addr1[4] => Mux59.IN0
rd_addr1[4] => Mux60.IN0
rd_addr1[4] => Mux61.IN0
rd_addr1[4] => Mux62.IN0
rd_addr1[4] => Mux63.IN0
wr_addr[0] => Decoder0.IN4
wr_addr[1] => Decoder0.IN3
wr_addr[2] => Decoder0.IN2
wr_addr[3] => Decoder0.IN1
wr_addr[4] => Decoder0.IN0
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs.OUTPUTSELECT
wr_en => regs[0][31].ENA
wr_en => regs[0][30].ENA
wr_en => regs[0][29].ENA
wr_en => regs[0][28].ENA
wr_en => regs[0][27].ENA
wr_en => regs[0][26].ENA
wr_en => regs[0][25].ENA
wr_en => regs[0][24].ENA
wr_en => regs[0][23].ENA
wr_en => regs[0][22].ENA
wr_en => regs[0][21].ENA
wr_en => regs[0][20].ENA
wr_en => regs[0][19].ENA
wr_en => regs[0][18].ENA
wr_en => regs[0][17].ENA
wr_en => regs[0][16].ENA
wr_en => regs[0][15].ENA
wr_en => regs[0][14].ENA
wr_en => regs[0][13].ENA
wr_en => regs[0][12].ENA
wr_en => regs[0][11].ENA
wr_en => regs[0][10].ENA
wr_en => regs[0][9].ENA
wr_en => regs[0][8].ENA
wr_en => regs[0][7].ENA
wr_en => regs[0][6].ENA
wr_en => regs[0][5].ENA
wr_en => regs[0][4].ENA
wr_en => regs[0][3].ENA
wr_en => regs[0][2].ENA
wr_en => regs[0][1].ENA
wr_en => regs[0][0].ENA
wr_en => regs[1][31].ENA
wr_en => regs[1][30].ENA
wr_en => regs[1][29].ENA
wr_en => regs[1][28].ENA
wr_en => regs[1][27].ENA
wr_en => regs[1][26].ENA
wr_en => regs[1][25].ENA
wr_en => regs[1][24].ENA
wr_en => regs[1][23].ENA
wr_en => regs[1][22].ENA
wr_en => regs[1][21].ENA
wr_en => regs[1][20].ENA
wr_en => regs[1][19].ENA
wr_en => regs[1][18].ENA
wr_en => regs[1][17].ENA
wr_en => regs[1][16].ENA
wr_en => regs[1][15].ENA
wr_en => regs[1][14].ENA
wr_en => regs[1][13].ENA
wr_en => regs[1][12].ENA
wr_en => regs[1][11].ENA
wr_en => regs[1][10].ENA
wr_en => regs[1][9].ENA
wr_en => regs[1][8].ENA
wr_en => regs[1][7].ENA
wr_en => regs[1][6].ENA
wr_en => regs[1][5].ENA
wr_en => regs[1][4].ENA
wr_en => regs[1][3].ENA
wr_en => regs[1][2].ENA
wr_en => regs[1][1].ENA
wr_en => regs[1][0].ENA
wr_en => regs[2][31].ENA
wr_en => regs[2][30].ENA
wr_en => regs[2][29].ENA
wr_en => regs[2][28].ENA
wr_en => regs[2][27].ENA
wr_en => regs[2][26].ENA
wr_en => regs[2][25].ENA
wr_en => regs[2][24].ENA
wr_en => regs[2][23].ENA
wr_en => regs[2][22].ENA
wr_en => regs[2][21].ENA
wr_en => regs[2][20].ENA
wr_en => regs[2][19].ENA
wr_en => regs[2][18].ENA
wr_en => regs[2][17].ENA
wr_en => regs[2][16].ENA
wr_en => regs[2][15].ENA
wr_en => regs[2][14].ENA
wr_en => regs[2][13].ENA
wr_en => regs[2][12].ENA
wr_en => regs[2][11].ENA
wr_en => regs[2][10].ENA
wr_en => regs[2][9].ENA
wr_en => regs[2][8].ENA
wr_en => regs[2][7].ENA
wr_en => regs[2][6].ENA
wr_en => regs[2][5].ENA
wr_en => regs[2][4].ENA
wr_en => regs[2][3].ENA
wr_en => regs[2][2].ENA
wr_en => regs[2][1].ENA
wr_en => regs[2][0].ENA
wr_en => regs[3][31].ENA
wr_en => regs[3][30].ENA
wr_en => regs[3][29].ENA
wr_en => regs[3][28].ENA
wr_en => regs[3][27].ENA
wr_en => regs[3][26].ENA
wr_en => regs[3][25].ENA
wr_en => regs[3][24].ENA
wr_en => regs[3][23].ENA
wr_en => regs[3][22].ENA
wr_en => regs[3][21].ENA
wr_en => regs[3][20].ENA
wr_en => regs[3][19].ENA
wr_en => regs[3][18].ENA
wr_en => regs[3][17].ENA
wr_en => regs[3][16].ENA
wr_en => regs[3][15].ENA
wr_en => regs[3][14].ENA
wr_en => regs[3][13].ENA
wr_en => regs[3][12].ENA
wr_en => regs[3][11].ENA
wr_en => regs[3][10].ENA
wr_en => regs[3][9].ENA
wr_en => regs[3][8].ENA
wr_en => regs[3][7].ENA
wr_en => regs[3][6].ENA
wr_en => regs[3][5].ENA
wr_en => regs[3][4].ENA
wr_en => regs[3][3].ENA
wr_en => regs[3][2].ENA
wr_en => regs[3][1].ENA
wr_en => regs[3][0].ENA
wr_en => regs[4][31].ENA
wr_en => regs[4][30].ENA
wr_en => regs[4][29].ENA
wr_en => regs[4][28].ENA
wr_en => regs[4][27].ENA
wr_en => regs[4][26].ENA
wr_en => regs[4][25].ENA
wr_en => regs[4][24].ENA
wr_en => regs[4][23].ENA
wr_en => regs[4][22].ENA
wr_en => regs[4][21].ENA
wr_en => regs[4][20].ENA
wr_en => regs[4][19].ENA
wr_en => regs[4][18].ENA
wr_en => regs[4][17].ENA
wr_en => regs[4][16].ENA
wr_en => regs[4][15].ENA
wr_en => regs[4][14].ENA
wr_en => regs[4][13].ENA
wr_en => regs[4][12].ENA
wr_en => regs[4][11].ENA
wr_en => regs[4][10].ENA
wr_en => regs[4][9].ENA
wr_en => regs[4][8].ENA
wr_en => regs[4][7].ENA
wr_en => regs[4][6].ENA
wr_en => regs[4][5].ENA
wr_en => regs[4][4].ENA
wr_en => regs[4][3].ENA
wr_en => regs[4][2].ENA
wr_en => regs[4][1].ENA
wr_en => regs[4][0].ENA
wr_en => regs[5][31].ENA
wr_en => regs[5][30].ENA
wr_en => regs[5][29].ENA
wr_en => regs[5][28].ENA
wr_en => regs[5][27].ENA
wr_en => regs[5][26].ENA
wr_en => regs[5][25].ENA
wr_en => regs[5][24].ENA
wr_en => regs[5][23].ENA
wr_en => regs[5][22].ENA
wr_en => regs[5][21].ENA
wr_en => regs[5][20].ENA
wr_en => regs[5][19].ENA
wr_en => regs[5][18].ENA
wr_en => regs[5][17].ENA
wr_en => regs[5][16].ENA
wr_en => regs[5][15].ENA
wr_en => regs[5][14].ENA
wr_en => regs[5][13].ENA
wr_en => regs[5][12].ENA
wr_en => regs[5][11].ENA
wr_en => regs[5][10].ENA
wr_en => regs[5][9].ENA
wr_en => regs[5][8].ENA
wr_en => regs[5][7].ENA
wr_en => regs[5][6].ENA
wr_en => regs[5][5].ENA
wr_en => regs[5][4].ENA
wr_en => regs[5][3].ENA
wr_en => regs[5][2].ENA
wr_en => regs[5][1].ENA
wr_en => regs[5][0].ENA
wr_en => regs[6][31].ENA
wr_en => regs[6][30].ENA
wr_en => regs[6][29].ENA
wr_en => regs[6][28].ENA
wr_en => regs[6][27].ENA
wr_en => regs[6][26].ENA
wr_en => regs[6][25].ENA
wr_en => regs[6][24].ENA
wr_en => regs[6][23].ENA
wr_en => regs[6][22].ENA
wr_en => regs[6][21].ENA
wr_en => regs[6][20].ENA
wr_en => regs[6][19].ENA
wr_en => regs[6][18].ENA
wr_en => regs[6][17].ENA
wr_en => regs[6][16].ENA
wr_en => regs[6][15].ENA
wr_en => regs[6][14].ENA
wr_en => regs[6][13].ENA
wr_en => regs[6][12].ENA
wr_en => regs[6][11].ENA
wr_en => regs[6][10].ENA
wr_en => regs[6][9].ENA
wr_en => regs[6][8].ENA
wr_en => regs[6][7].ENA
wr_en => regs[6][6].ENA
wr_en => regs[6][5].ENA
wr_en => regs[6][4].ENA
wr_en => regs[6][3].ENA
wr_en => regs[6][2].ENA
wr_en => regs[6][1].ENA
wr_en => regs[6][0].ENA
wr_en => regs[7][31].ENA
wr_en => regs[7][30].ENA
wr_en => regs[7][29].ENA
wr_en => regs[7][28].ENA
wr_en => regs[7][27].ENA
wr_en => regs[7][26].ENA
wr_en => regs[7][25].ENA
wr_en => regs[7][24].ENA
wr_en => regs[7][23].ENA
wr_en => regs[7][22].ENA
wr_en => regs[7][21].ENA
wr_en => regs[7][20].ENA
wr_en => regs[7][19].ENA
wr_en => regs[7][18].ENA
wr_en => regs[7][17].ENA
wr_en => regs[7][16].ENA
wr_en => regs[7][15].ENA
wr_en => regs[7][14].ENA
wr_en => regs[7][13].ENA
wr_en => regs[7][12].ENA
wr_en => regs[7][11].ENA
wr_en => regs[7][10].ENA
wr_en => regs[7][9].ENA
wr_en => regs[7][8].ENA
wr_en => regs[7][7].ENA
wr_en => regs[7][6].ENA
wr_en => regs[7][5].ENA
wr_en => regs[7][4].ENA
wr_en => regs[7][3].ENA
wr_en => regs[7][2].ENA
wr_en => regs[7][1].ENA
wr_en => regs[7][0].ENA
wr_en => regs[8][31].ENA
wr_en => regs[8][30].ENA
wr_en => regs[8][29].ENA
wr_en => regs[8][28].ENA
wr_en => regs[8][27].ENA
wr_en => regs[8][26].ENA
wr_en => regs[8][25].ENA
wr_en => regs[8][24].ENA
wr_en => regs[8][23].ENA
wr_en => regs[8][22].ENA
wr_en => regs[8][21].ENA
wr_en => regs[8][20].ENA
wr_en => regs[8][19].ENA
wr_en => regs[8][18].ENA
wr_en => regs[8][17].ENA
wr_en => regs[8][16].ENA
wr_en => regs[8][15].ENA
wr_en => regs[8][14].ENA
wr_en => regs[8][13].ENA
wr_en => regs[8][12].ENA
wr_en => regs[8][11].ENA
wr_en => regs[8][10].ENA
wr_en => regs[8][9].ENA
wr_en => regs[8][8].ENA
wr_en => regs[8][7].ENA
wr_en => regs[8][6].ENA
wr_en => regs[8][5].ENA
wr_en => regs[8][4].ENA
wr_en => regs[8][3].ENA
wr_en => regs[8][2].ENA
wr_en => regs[8][1].ENA
wr_en => regs[8][0].ENA
wr_en => regs[9][31].ENA
wr_en => regs[9][30].ENA
wr_en => regs[9][29].ENA
wr_en => regs[9][28].ENA
wr_en => regs[9][27].ENA
wr_en => regs[9][26].ENA
wr_en => regs[9][25].ENA
wr_en => regs[9][24].ENA
wr_en => regs[9][23].ENA
wr_en => regs[9][22].ENA
wr_en => regs[9][21].ENA
wr_en => regs[9][20].ENA
wr_en => regs[9][19].ENA
wr_en => regs[9][18].ENA
wr_en => regs[9][17].ENA
wr_en => regs[9][16].ENA
wr_en => regs[9][15].ENA
wr_en => regs[9][14].ENA
wr_en => regs[9][13].ENA
wr_en => regs[9][12].ENA
wr_en => regs[9][11].ENA
wr_en => regs[9][10].ENA
wr_en => regs[9][9].ENA
wr_en => regs[9][8].ENA
wr_en => regs[9][7].ENA
wr_en => regs[9][6].ENA
wr_en => regs[9][5].ENA
wr_en => regs[9][4].ENA
wr_en => regs[9][3].ENA
wr_en => regs[9][2].ENA
wr_en => regs[9][1].ENA
wr_en => regs[9][0].ENA
wr_en => regs[10][31].ENA
wr_en => regs[10][30].ENA
wr_en => regs[10][29].ENA
wr_en => regs[10][28].ENA
wr_en => regs[10][27].ENA
wr_en => regs[10][26].ENA
wr_en => regs[10][25].ENA
wr_en => regs[10][24].ENA
wr_en => regs[10][23].ENA
wr_en => regs[10][22].ENA
wr_en => regs[10][21].ENA
wr_en => regs[10][20].ENA
wr_en => regs[10][19].ENA
wr_en => regs[10][18].ENA
wr_en => regs[10][17].ENA
wr_en => regs[10][16].ENA
wr_en => regs[10][15].ENA
wr_en => regs[10][14].ENA
wr_en => regs[10][13].ENA
wr_en => regs[10][12].ENA
wr_en => regs[10][11].ENA
wr_en => regs[10][10].ENA
wr_en => regs[10][9].ENA
wr_en => regs[10][8].ENA
wr_en => regs[10][7].ENA
wr_en => regs[10][6].ENA
wr_en => regs[10][5].ENA
wr_en => regs[10][4].ENA
wr_en => regs[10][3].ENA
wr_en => regs[10][2].ENA
wr_en => regs[10][1].ENA
wr_en => regs[10][0].ENA
wr_en => regs[11][31].ENA
wr_en => regs[11][30].ENA
wr_en => regs[11][29].ENA
wr_en => regs[11][28].ENA
wr_en => regs[11][27].ENA
wr_en => regs[11][26].ENA
wr_en => regs[11][25].ENA
wr_en => regs[11][24].ENA
wr_en => regs[11][23].ENA
wr_en => regs[11][22].ENA
wr_en => regs[11][21].ENA
wr_en => regs[11][20].ENA
wr_en => regs[11][19].ENA
wr_en => regs[11][18].ENA
wr_en => regs[11][17].ENA
wr_en => regs[11][16].ENA
wr_en => regs[11][15].ENA
wr_en => regs[11][14].ENA
wr_en => regs[11][13].ENA
wr_en => regs[11][12].ENA
wr_en => regs[11][11].ENA
wr_en => regs[11][10].ENA
wr_en => regs[11][9].ENA
wr_en => regs[11][8].ENA
wr_en => regs[11][7].ENA
wr_en => regs[11][6].ENA
wr_en => regs[11][5].ENA
wr_en => regs[11][4].ENA
wr_en => regs[11][3].ENA
wr_en => regs[11][2].ENA
wr_en => regs[11][1].ENA
wr_en => regs[11][0].ENA
wr_en => regs[12][31].ENA
wr_en => regs[12][30].ENA
wr_en => regs[12][29].ENA
wr_en => regs[12][28].ENA
wr_en => regs[12][27].ENA
wr_en => regs[12][26].ENA
wr_en => regs[12][25].ENA
wr_en => regs[12][24].ENA
wr_en => regs[12][23].ENA
wr_en => regs[12][22].ENA
wr_en => regs[12][21].ENA
wr_en => regs[12][20].ENA
wr_en => regs[12][19].ENA
wr_en => regs[12][18].ENA
wr_en => regs[12][17].ENA
wr_en => regs[12][16].ENA
wr_en => regs[12][15].ENA
wr_en => regs[12][14].ENA
wr_en => regs[12][13].ENA
wr_en => regs[12][12].ENA
wr_en => regs[12][11].ENA
wr_en => regs[12][10].ENA
wr_en => regs[12][9].ENA
wr_en => regs[12][8].ENA
wr_en => regs[12][7].ENA
wr_en => regs[12][6].ENA
wr_en => regs[12][5].ENA
wr_en => regs[12][4].ENA
wr_en => regs[12][3].ENA
wr_en => regs[12][2].ENA
wr_en => regs[12][1].ENA
wr_en => regs[12][0].ENA
wr_en => regs[13][31].ENA
wr_en => regs[13][30].ENA
wr_en => regs[13][29].ENA
wr_en => regs[13][28].ENA
wr_en => regs[13][27].ENA
wr_en => regs[13][26].ENA
wr_en => regs[13][25].ENA
wr_en => regs[13][24].ENA
wr_en => regs[13][23].ENA
wr_en => regs[13][22].ENA
wr_en => regs[13][21].ENA
wr_en => regs[13][20].ENA
wr_en => regs[13][19].ENA
wr_en => regs[13][18].ENA
wr_en => regs[13][17].ENA
wr_en => regs[13][16].ENA
wr_en => regs[13][15].ENA
wr_en => regs[13][14].ENA
wr_en => regs[13][13].ENA
wr_en => regs[13][12].ENA
wr_en => regs[13][11].ENA
wr_en => regs[13][10].ENA
wr_en => regs[13][9].ENA
wr_en => regs[13][8].ENA
wr_en => regs[13][7].ENA
wr_en => regs[13][6].ENA
wr_en => regs[13][5].ENA
wr_en => regs[13][4].ENA
wr_en => regs[13][3].ENA
wr_en => regs[13][2].ENA
wr_en => regs[13][1].ENA
wr_en => regs[13][0].ENA
wr_en => regs[14][31].ENA
wr_en => regs[14][30].ENA
wr_en => regs[14][29].ENA
wr_en => regs[14][28].ENA
wr_en => regs[14][27].ENA
wr_en => regs[14][26].ENA
wr_en => regs[14][25].ENA
wr_en => regs[14][24].ENA
wr_en => regs[14][23].ENA
wr_en => regs[14][22].ENA
wr_en => regs[14][21].ENA
wr_en => regs[14][20].ENA
wr_en => regs[14][19].ENA
wr_en => regs[14][18].ENA
wr_en => regs[14][17].ENA
wr_en => regs[14][16].ENA
wr_en => regs[14][15].ENA
wr_en => regs[14][14].ENA
wr_en => regs[14][13].ENA
wr_en => regs[14][12].ENA
wr_en => regs[14][11].ENA
wr_en => regs[14][10].ENA
wr_en => regs[14][9].ENA
wr_en => regs[14][8].ENA
wr_en => regs[14][7].ENA
wr_en => regs[14][6].ENA
wr_en => regs[14][5].ENA
wr_en => regs[14][4].ENA
wr_en => regs[14][3].ENA
wr_en => regs[14][2].ENA
wr_en => regs[14][1].ENA
wr_en => regs[14][0].ENA
wr_en => regs[15][31].ENA
wr_en => regs[15][30].ENA
wr_en => regs[15][29].ENA
wr_en => regs[15][28].ENA
wr_en => regs[15][27].ENA
wr_en => regs[15][26].ENA
wr_en => regs[15][25].ENA
wr_en => regs[15][24].ENA
wr_en => regs[15][23].ENA
wr_en => regs[15][22].ENA
wr_en => regs[15][21].ENA
wr_en => regs[15][20].ENA
wr_en => regs[15][19].ENA
wr_en => regs[15][18].ENA
wr_en => regs[15][17].ENA
wr_en => regs[15][16].ENA
wr_en => regs[15][15].ENA
wr_en => regs[15][14].ENA
wr_en => regs[15][13].ENA
wr_en => regs[15][12].ENA
wr_en => regs[15][11].ENA
wr_en => regs[15][10].ENA
wr_en => regs[15][9].ENA
wr_en => regs[15][8].ENA
wr_en => regs[15][7].ENA
wr_en => regs[15][6].ENA
wr_en => regs[15][5].ENA
wr_en => regs[15][4].ENA
wr_en => regs[15][3].ENA
wr_en => regs[15][2].ENA
wr_en => regs[15][1].ENA
wr_en => regs[15][0].ENA
wr_en => regs[16][31].ENA
wr_en => regs[16][30].ENA
wr_en => regs[16][29].ENA
wr_en => regs[16][28].ENA
wr_en => regs[16][27].ENA
wr_en => regs[16][26].ENA
wr_en => regs[16][25].ENA
wr_en => regs[16][24].ENA
wr_en => regs[16][23].ENA
wr_en => regs[16][22].ENA
wr_en => regs[16][21].ENA
wr_en => regs[16][20].ENA
wr_en => regs[16][19].ENA
wr_en => regs[16][18].ENA
wr_en => regs[16][17].ENA
wr_en => regs[16][16].ENA
wr_en => regs[16][15].ENA
wr_en => regs[16][14].ENA
wr_en => regs[16][13].ENA
wr_en => regs[16][12].ENA
wr_en => regs[16][11].ENA
wr_en => regs[16][10].ENA
wr_en => regs[16][9].ENA
wr_en => regs[16][8].ENA
wr_en => regs[16][7].ENA
wr_en => regs[16][6].ENA
wr_en => regs[16][5].ENA
wr_en => regs[16][4].ENA
wr_en => regs[16][3].ENA
wr_en => regs[16][2].ENA
wr_en => regs[16][1].ENA
wr_en => regs[16][0].ENA
wr_en => regs[17][31].ENA
wr_en => regs[17][30].ENA
wr_en => regs[17][29].ENA
wr_en => regs[17][28].ENA
wr_en => regs[17][27].ENA
wr_en => regs[17][26].ENA
wr_en => regs[17][25].ENA
wr_en => regs[17][24].ENA
wr_en => regs[17][23].ENA
wr_en => regs[17][22].ENA
wr_en => regs[17][21].ENA
wr_en => regs[17][20].ENA
wr_en => regs[17][19].ENA
wr_en => regs[17][18].ENA
wr_en => regs[17][17].ENA
wr_en => regs[17][16].ENA
wr_en => regs[17][15].ENA
wr_en => regs[17][14].ENA
wr_en => regs[17][13].ENA
wr_en => regs[17][12].ENA
wr_en => regs[17][11].ENA
wr_en => regs[17][10].ENA
wr_en => regs[17][9].ENA
wr_en => regs[17][8].ENA
wr_en => regs[17][7].ENA
wr_en => regs[17][6].ENA
wr_en => regs[17][5].ENA
wr_en => regs[17][4].ENA
wr_en => regs[17][3].ENA
wr_en => regs[17][2].ENA
wr_en => regs[17][1].ENA
wr_en => regs[17][0].ENA
wr_en => regs[18][31].ENA
wr_en => regs[18][30].ENA
wr_en => regs[18][29].ENA
wr_en => regs[18][28].ENA
wr_en => regs[18][27].ENA
wr_en => regs[18][26].ENA
wr_en => regs[18][25].ENA
wr_en => regs[18][24].ENA
wr_en => regs[18][23].ENA
wr_en => regs[18][22].ENA
wr_en => regs[18][21].ENA
wr_en => regs[18][20].ENA
wr_en => regs[18][19].ENA
wr_en => regs[18][18].ENA
wr_en => regs[18][17].ENA
wr_en => regs[18][16].ENA
wr_en => regs[18][15].ENA
wr_en => regs[18][14].ENA
wr_en => regs[18][13].ENA
wr_en => regs[18][12].ENA
wr_en => regs[18][11].ENA
wr_en => regs[18][10].ENA
wr_en => regs[18][9].ENA
wr_en => regs[18][8].ENA
wr_en => regs[18][7].ENA
wr_en => regs[18][6].ENA
wr_en => regs[18][5].ENA
wr_en => regs[18][4].ENA
wr_en => regs[18][3].ENA
wr_en => regs[18][2].ENA
wr_en => regs[18][1].ENA
wr_en => regs[18][0].ENA
wr_en => regs[19][31].ENA
wr_en => regs[19][30].ENA
wr_en => regs[19][29].ENA
wr_en => regs[19][28].ENA
wr_en => regs[19][27].ENA
wr_en => regs[19][26].ENA
wr_en => regs[19][25].ENA
wr_en => regs[19][24].ENA
wr_en => regs[19][23].ENA
wr_en => regs[19][22].ENA
wr_en => regs[19][21].ENA
wr_en => regs[19][20].ENA
wr_en => regs[19][19].ENA
wr_en => regs[19][18].ENA
wr_en => regs[19][17].ENA
wr_en => regs[19][16].ENA
wr_en => regs[19][15].ENA
wr_en => regs[19][14].ENA
wr_en => regs[19][13].ENA
wr_en => regs[19][12].ENA
wr_en => regs[19][11].ENA
wr_en => regs[19][10].ENA
wr_en => regs[19][9].ENA
wr_en => regs[19][8].ENA
wr_en => regs[19][7].ENA
wr_en => regs[19][6].ENA
wr_en => regs[19][5].ENA
wr_en => regs[19][4].ENA
wr_en => regs[19][3].ENA
wr_en => regs[19][2].ENA
wr_en => regs[19][1].ENA
wr_en => regs[19][0].ENA
wr_en => regs[20][31].ENA
wr_en => regs[20][30].ENA
wr_en => regs[20][29].ENA
wr_en => regs[20][28].ENA
wr_en => regs[20][27].ENA
wr_en => regs[20][26].ENA
wr_en => regs[20][25].ENA
wr_en => regs[20][24].ENA
wr_en => regs[20][23].ENA
wr_en => regs[20][22].ENA
wr_en => regs[20][21].ENA
wr_en => regs[20][20].ENA
wr_en => regs[20][19].ENA
wr_en => regs[20][18].ENA
wr_en => regs[20][17].ENA
wr_en => regs[20][16].ENA
wr_en => regs[20][15].ENA
wr_en => regs[20][14].ENA
wr_en => regs[20][13].ENA
wr_en => regs[20][12].ENA
wr_en => regs[20][11].ENA
wr_en => regs[20][10].ENA
wr_en => regs[20][9].ENA
wr_en => regs[20][8].ENA
wr_en => regs[20][7].ENA
wr_en => regs[20][6].ENA
wr_en => regs[20][5].ENA
wr_en => regs[20][4].ENA
wr_en => regs[20][3].ENA
wr_en => regs[20][2].ENA
wr_en => regs[20][1].ENA
wr_en => regs[20][0].ENA
wr_en => regs[21][31].ENA
wr_en => regs[21][30].ENA
wr_en => regs[21][29].ENA
wr_en => regs[21][28].ENA
wr_en => regs[21][27].ENA
wr_en => regs[21][26].ENA
wr_en => regs[21][25].ENA
wr_en => regs[21][24].ENA
wr_en => regs[21][23].ENA
wr_en => regs[21][22].ENA
wr_en => regs[21][21].ENA
wr_en => regs[21][20].ENA
wr_en => regs[21][19].ENA
wr_en => regs[21][18].ENA
wr_en => regs[21][17].ENA
wr_en => regs[21][16].ENA
wr_en => regs[21][15].ENA
wr_en => regs[21][14].ENA
wr_en => regs[21][13].ENA
wr_en => regs[21][12].ENA
wr_en => regs[21][11].ENA
wr_en => regs[21][10].ENA
wr_en => regs[21][9].ENA
wr_en => regs[21][8].ENA
wr_en => regs[21][7].ENA
wr_en => regs[21][6].ENA
wr_en => regs[21][5].ENA
wr_en => regs[21][4].ENA
wr_en => regs[21][3].ENA
wr_en => regs[21][2].ENA
wr_en => regs[21][1].ENA
wr_en => regs[21][0].ENA
wr_en => regs[22][31].ENA
wr_en => regs[22][30].ENA
wr_en => regs[22][29].ENA
wr_en => regs[22][28].ENA
wr_en => regs[22][27].ENA
wr_en => regs[22][26].ENA
wr_en => regs[22][25].ENA
wr_en => regs[22][24].ENA
wr_en => regs[22][23].ENA
wr_en => regs[22][22].ENA
wr_en => regs[22][21].ENA
wr_en => regs[22][20].ENA
wr_en => regs[22][19].ENA
wr_en => regs[22][18].ENA
wr_en => regs[22][17].ENA
wr_en => regs[22][16].ENA
wr_en => regs[22][15].ENA
wr_en => regs[22][14].ENA
wr_en => regs[22][13].ENA
wr_en => regs[22][12].ENA
wr_en => regs[22][11].ENA
wr_en => regs[22][10].ENA
wr_en => regs[22][9].ENA
wr_en => regs[22][8].ENA
wr_en => regs[22][7].ENA
wr_en => regs[22][6].ENA
wr_en => regs[22][5].ENA
wr_en => regs[22][4].ENA
wr_en => regs[22][3].ENA
wr_en => regs[22][2].ENA
wr_en => regs[22][1].ENA
wr_en => regs[22][0].ENA
wr_en => regs[23][31].ENA
wr_en => regs[23][30].ENA
wr_en => regs[23][29].ENA
wr_en => regs[23][28].ENA
wr_en => regs[23][27].ENA
wr_en => regs[23][26].ENA
wr_en => regs[23][25].ENA
wr_en => regs[23][24].ENA
wr_en => regs[23][23].ENA
wr_en => regs[23][22].ENA
wr_en => regs[23][21].ENA
wr_en => regs[23][20].ENA
wr_en => regs[23][19].ENA
wr_en => regs[23][18].ENA
wr_en => regs[23][17].ENA
wr_en => regs[23][16].ENA
wr_en => regs[23][15].ENA
wr_en => regs[23][14].ENA
wr_en => regs[23][13].ENA
wr_en => regs[23][12].ENA
wr_en => regs[23][11].ENA
wr_en => regs[23][10].ENA
wr_en => regs[23][9].ENA
wr_en => regs[23][8].ENA
wr_en => regs[23][7].ENA
wr_en => regs[23][6].ENA
wr_en => regs[23][5].ENA
wr_en => regs[23][4].ENA
wr_en => regs[23][3].ENA
wr_en => regs[23][2].ENA
wr_en => regs[23][1].ENA
wr_en => regs[23][0].ENA
wr_en => regs[24][31].ENA
wr_en => regs[24][30].ENA
wr_en => regs[24][29].ENA
wr_en => regs[24][28].ENA
wr_en => regs[24][27].ENA
wr_en => regs[24][26].ENA
wr_en => regs[24][25].ENA
wr_en => regs[24][24].ENA
wr_en => regs[24][23].ENA
wr_en => regs[24][22].ENA
wr_en => regs[24][21].ENA
wr_en => regs[24][20].ENA
wr_en => regs[24][19].ENA
wr_en => regs[24][18].ENA
wr_en => regs[24][17].ENA
wr_en => regs[24][16].ENA
wr_en => regs[24][15].ENA
wr_en => regs[24][14].ENA
wr_en => regs[24][13].ENA
wr_en => regs[24][12].ENA
wr_en => regs[24][11].ENA
wr_en => regs[24][10].ENA
wr_en => regs[24][9].ENA
wr_en => regs[24][8].ENA
wr_en => regs[24][7].ENA
wr_en => regs[24][6].ENA
wr_en => regs[24][5].ENA
wr_en => regs[24][4].ENA
wr_en => regs[24][3].ENA
wr_en => regs[24][2].ENA
wr_en => regs[24][1].ENA
wr_en => regs[24][0].ENA
wr_en => regs[25][31].ENA
wr_en => regs[25][30].ENA
wr_en => regs[25][29].ENA
wr_en => regs[25][28].ENA
wr_en => regs[25][27].ENA
wr_en => regs[25][26].ENA
wr_en => regs[25][25].ENA
wr_en => regs[25][24].ENA
wr_en => regs[25][23].ENA
wr_en => regs[25][22].ENA
wr_en => regs[25][21].ENA
wr_en => regs[25][20].ENA
wr_en => regs[25][19].ENA
wr_en => regs[25][18].ENA
wr_en => regs[25][17].ENA
wr_en => regs[25][16].ENA
wr_en => regs[25][15].ENA
wr_en => regs[25][14].ENA
wr_en => regs[25][13].ENA
wr_en => regs[25][12].ENA
wr_en => regs[25][11].ENA
wr_en => regs[25][10].ENA
wr_en => regs[25][9].ENA
wr_en => regs[25][8].ENA
wr_en => regs[25][7].ENA
wr_en => regs[25][6].ENA
wr_en => regs[25][5].ENA
wr_en => regs[25][4].ENA
wr_en => regs[25][3].ENA
wr_en => regs[25][2].ENA
wr_en => regs[25][1].ENA
wr_en => regs[25][0].ENA
wr_en => regs[26][31].ENA
wr_en => regs[26][30].ENA
wr_en => regs[26][29].ENA
wr_en => regs[26][28].ENA
wr_en => regs[26][27].ENA
wr_en => regs[26][26].ENA
wr_en => regs[26][25].ENA
wr_en => regs[26][24].ENA
wr_en => regs[26][23].ENA
wr_en => regs[26][22].ENA
wr_en => regs[26][21].ENA
wr_en => regs[26][20].ENA
wr_en => regs[26][19].ENA
wr_en => regs[26][18].ENA
wr_en => regs[26][17].ENA
wr_en => regs[26][16].ENA
wr_en => regs[26][15].ENA
wr_en => regs[26][14].ENA
wr_en => regs[26][13].ENA
wr_en => regs[26][12].ENA
wr_en => regs[26][11].ENA
wr_en => regs[26][10].ENA
wr_en => regs[26][9].ENA
wr_en => regs[26][8].ENA
wr_en => regs[26][7].ENA
wr_en => regs[26][6].ENA
wr_en => regs[26][5].ENA
wr_en => regs[26][4].ENA
wr_en => regs[26][3].ENA
wr_en => regs[26][2].ENA
wr_en => regs[26][1].ENA
wr_en => regs[26][0].ENA
wr_en => regs[27][31].ENA
wr_en => regs[27][30].ENA
wr_en => regs[27][29].ENA
wr_en => regs[27][28].ENA
wr_en => regs[27][27].ENA
wr_en => regs[27][26].ENA
wr_en => regs[27][25].ENA
wr_en => regs[27][24].ENA
wr_en => regs[27][23].ENA
wr_en => regs[27][22].ENA
wr_en => regs[27][21].ENA
wr_en => regs[27][20].ENA
wr_en => regs[27][19].ENA
wr_en => regs[27][18].ENA
wr_en => regs[27][17].ENA
wr_en => regs[27][16].ENA
wr_en => regs[27][15].ENA
wr_en => regs[27][14].ENA
wr_en => regs[27][13].ENA
wr_en => regs[27][12].ENA
wr_en => regs[27][11].ENA
wr_en => regs[27][10].ENA
wr_en => regs[27][9].ENA
wr_en => regs[27][8].ENA
wr_en => regs[27][7].ENA
wr_en => regs[27][6].ENA
wr_en => regs[27][5].ENA
wr_en => regs[27][4].ENA
wr_en => regs[27][3].ENA
wr_en => regs[27][2].ENA
wr_en => regs[27][1].ENA
wr_en => regs[27][0].ENA
wr_en => regs[28][31].ENA
wr_en => regs[28][30].ENA
wr_en => regs[28][29].ENA
wr_en => regs[28][28].ENA
wr_en => regs[28][27].ENA
wr_en => regs[28][26].ENA
wr_en => regs[28][25].ENA
wr_en => regs[28][24].ENA
wr_en => regs[28][23].ENA
wr_en => regs[28][22].ENA
wr_en => regs[28][21].ENA
wr_en => regs[28][20].ENA
wr_en => regs[28][19].ENA
wr_en => regs[28][18].ENA
wr_en => regs[28][17].ENA
wr_en => regs[28][16].ENA
wr_en => regs[28][15].ENA
wr_en => regs[28][14].ENA
wr_en => regs[28][13].ENA
wr_en => regs[28][12].ENA
wr_en => regs[28][11].ENA
wr_en => regs[28][10].ENA
wr_en => regs[28][9].ENA
wr_en => regs[28][8].ENA
wr_en => regs[28][7].ENA
wr_en => regs[28][6].ENA
wr_en => regs[28][5].ENA
wr_en => regs[28][4].ENA
wr_en => regs[28][3].ENA
wr_en => regs[28][2].ENA
wr_en => regs[28][1].ENA
wr_en => regs[28][0].ENA
wr_en => regs[29][31].ENA
wr_en => regs[29][30].ENA
wr_en => regs[29][29].ENA
wr_en => regs[29][28].ENA
wr_en => regs[29][27].ENA
wr_en => regs[29][26].ENA
wr_en => regs[29][25].ENA
wr_en => regs[29][24].ENA
wr_en => regs[29][23].ENA
wr_en => regs[29][22].ENA
wr_en => regs[29][21].ENA
wr_en => regs[29][20].ENA
wr_en => regs[29][19].ENA
wr_en => regs[29][18].ENA
wr_en => regs[29][17].ENA
wr_en => regs[29][16].ENA
wr_en => regs[29][15].ENA
wr_en => regs[29][14].ENA
wr_en => regs[29][13].ENA
wr_en => regs[29][12].ENA
wr_en => regs[29][11].ENA
wr_en => regs[29][10].ENA
wr_en => regs[29][9].ENA
wr_en => regs[29][8].ENA
wr_en => regs[29][7].ENA
wr_en => regs[29][6].ENA
wr_en => regs[29][5].ENA
wr_en => regs[29][4].ENA
wr_en => regs[29][3].ENA
wr_en => regs[29][2].ENA
wr_en => regs[29][1].ENA
wr_en => regs[29][0].ENA
wr_en => regs[30][31].ENA
wr_en => regs[30][30].ENA
wr_en => regs[30][29].ENA
wr_en => regs[30][28].ENA
wr_en => regs[30][27].ENA
wr_en => regs[30][26].ENA
wr_en => regs[30][25].ENA
wr_en => regs[30][24].ENA
wr_en => regs[30][23].ENA
wr_en => regs[30][22].ENA
wr_en => regs[30][21].ENA
wr_en => regs[30][20].ENA
wr_en => regs[30][19].ENA
wr_en => regs[30][18].ENA
wr_en => regs[30][17].ENA
wr_en => regs[30][16].ENA
wr_en => regs[30][15].ENA
wr_en => regs[30][14].ENA
wr_en => regs[30][13].ENA
wr_en => regs[30][12].ENA
wr_en => regs[30][11].ENA
wr_en => regs[30][10].ENA
wr_en => regs[30][9].ENA
wr_en => regs[30][8].ENA
wr_en => regs[30][7].ENA
wr_en => regs[30][6].ENA
wr_en => regs[30][5].ENA
wr_en => regs[30][4].ENA
wr_en => regs[30][3].ENA
wr_en => regs[30][2].ENA
wr_en => regs[30][1].ENA
wr_en => regs[30][0].ENA
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[0] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[1] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[2] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[3] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[4] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[5] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[6] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[7] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[8] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[9] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[10] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[11] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[12] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[13] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[14] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[15] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[16] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[17] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[18] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[19] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[20] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[21] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[22] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[23] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[24] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[25] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[26] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[27] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[28] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[29] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[30] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
wr_data[31] => regs.DATAB
rd_data0[0] <= rd_data0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[1] <= rd_data0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[2] <= rd_data0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[3] <= rd_data0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[4] <= rd_data0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[5] <= rd_data0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[6] <= rd_data0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[7] <= rd_data0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[8] <= rd_data0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[9] <= rd_data0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[10] <= rd_data0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[11] <= rd_data0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[12] <= rd_data0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[13] <= rd_data0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[14] <= rd_data0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[15] <= rd_data0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[16] <= rd_data0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[17] <= rd_data0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[18] <= rd_data0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[19] <= rd_data0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[20] <= rd_data0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[21] <= rd_data0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[22] <= rd_data0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[23] <= rd_data0[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[24] <= rd_data0[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[25] <= rd_data0[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[26] <= rd_data0[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[27] <= rd_data0[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[28] <= rd_data0[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[29] <= rd_data0[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[30] <= rd_data0[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[31] <= rd_data0[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[0] <= rd_data1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[1] <= rd_data1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[2] <= rd_data1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[3] <= rd_data1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[4] <= rd_data1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[5] <= rd_data1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[6] <= rd_data1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[7] <= rd_data1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[8] <= rd_data1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[9] <= rd_data1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[10] <= rd_data1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[11] <= rd_data1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[12] <= rd_data1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[13] <= rd_data1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[14] <= rd_data1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[15] <= rd_data1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[16] <= rd_data1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[17] <= rd_data1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[18] <= rd_data1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[19] <= rd_data1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[20] <= rd_data1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[21] <= rd_data1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[22] <= rd_data1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[23] <= rd_data1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[24] <= rd_data1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[25] <= rd_data1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[26] <= rd_data1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[27] <= rd_data1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[28] <= rd_data1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[29] <= rd_data1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[30] <= rd_data1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[31] <= rd_data1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_4[0] => regs.DATAB
PC_4[1] => regs.DATAB
PC_4[2] => regs.DATAB
PC_4[3] => regs.DATAB
PC_4[4] => regs.DATAB
PC_4[5] => regs.DATAB
PC_4[6] => regs.DATAB
PC_4[7] => regs.DATAB
PC_4[8] => regs.DATAB
PC_4[9] => regs.DATAB
PC_4[10] => regs.DATAB
PC_4[11] => regs.DATAB
PC_4[12] => regs.DATAB
PC_4[13] => regs.DATAB
PC_4[14] => regs.DATAB
PC_4[15] => regs.DATAB
PC_4[16] => regs.DATAB
PC_4[17] => regs.DATAB
PC_4[18] => regs.DATAB
PC_4[19] => regs.DATAB
PC_4[20] => regs.DATAB
PC_4[21] => regs.DATAB
PC_4[22] => regs.DATAB
PC_4[23] => regs.DATAB
PC_4[24] => regs.DATAB
PC_4[25] => regs.DATAB
PC_4[26] => regs.DATAB
PC_4[27] => regs.DATAB
PC_4[28] => regs.DATAB
PC_4[29] => regs.DATAB
PC_4[30] => regs.DATAB
PC_4[31] => regs.DATAB
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT
JumpAndLink => regs.OUTPUTSELECT


|MIPS4712|datapath:datapathcircuit|thirtytwobitregister:registerfilerega
input[0] => sigout[0].DATAIN
input[1] => sigout[1].DATAIN
input[2] => sigout[2].DATAIN
input[3] => sigout[3].DATAIN
input[4] => sigout[4].DATAIN
input[5] => sigout[5].DATAIN
input[6] => sigout[6].DATAIN
input[7] => sigout[7].DATAIN
input[8] => sigout[8].DATAIN
input[9] => sigout[9].DATAIN
input[10] => sigout[10].DATAIN
input[11] => sigout[11].DATAIN
input[12] => sigout[12].DATAIN
input[13] => sigout[13].DATAIN
input[14] => sigout[14].DATAIN
input[15] => sigout[15].DATAIN
input[16] => sigout[16].DATAIN
input[17] => sigout[17].DATAIN
input[18] => sigout[18].DATAIN
input[19] => sigout[19].DATAIN
input[20] => sigout[20].DATAIN
input[21] => sigout[21].DATAIN
input[22] => sigout[22].DATAIN
input[23] => sigout[23].DATAIN
input[24] => sigout[24].DATAIN
input[25] => sigout[25].DATAIN
input[26] => sigout[26].DATAIN
input[27] => sigout[27].DATAIN
input[28] => sigout[28].DATAIN
input[29] => sigout[29].DATAIN
input[30] => sigout[30].DATAIN
input[31] => sigout[31].DATAIN
clk => sigout[0].CLK
clk => sigout[1].CLK
clk => sigout[2].CLK
clk => sigout[3].CLK
clk => sigout[4].CLK
clk => sigout[5].CLK
clk => sigout[6].CLK
clk => sigout[7].CLK
clk => sigout[8].CLK
clk => sigout[9].CLK
clk => sigout[10].CLK
clk => sigout[11].CLK
clk => sigout[12].CLK
clk => sigout[13].CLK
clk => sigout[14].CLK
clk => sigout[15].CLK
clk => sigout[16].CLK
clk => sigout[17].CLK
clk => sigout[18].CLK
clk => sigout[19].CLK
clk => sigout[20].CLK
clk => sigout[21].CLK
clk => sigout[22].CLK
clk => sigout[23].CLK
clk => sigout[24].CLK
clk => sigout[25].CLK
clk => sigout[26].CLK
clk => sigout[27].CLK
clk => sigout[28].CLK
clk => sigout[29].CLK
clk => sigout[30].CLK
clk => sigout[31].CLK
enable => sigout[31].ENA
enable => sigout[30].ENA
enable => sigout[29].ENA
enable => sigout[28].ENA
enable => sigout[27].ENA
enable => sigout[26].ENA
enable => sigout[25].ENA
enable => sigout[24].ENA
enable => sigout[23].ENA
enable => sigout[22].ENA
enable => sigout[21].ENA
enable => sigout[20].ENA
enable => sigout[19].ENA
enable => sigout[18].ENA
enable => sigout[17].ENA
enable => sigout[16].ENA
enable => sigout[15].ENA
enable => sigout[14].ENA
enable => sigout[13].ENA
enable => sigout[12].ENA
enable => sigout[11].ENA
enable => sigout[10].ENA
enable => sigout[9].ENA
enable => sigout[8].ENA
enable => sigout[7].ENA
enable => sigout[6].ENA
enable => sigout[5].ENA
enable => sigout[4].ENA
enable => sigout[3].ENA
enable => sigout[2].ENA
enable => sigout[1].ENA
enable => sigout[0].ENA
reset => sigout[0].ACLR
reset => sigout[1].ACLR
reset => sigout[2].ACLR
reset => sigout[3].ACLR
reset => sigout[4].ACLR
reset => sigout[5].ACLR
reset => sigout[6].ACLR
reset => sigout[7].ACLR
reset => sigout[8].ACLR
reset => sigout[9].ACLR
reset => sigout[10].ACLR
reset => sigout[11].ACLR
reset => sigout[12].ACLR
reset => sigout[13].ACLR
reset => sigout[14].ACLR
reset => sigout[15].ACLR
reset => sigout[16].ACLR
reset => sigout[17].ACLR
reset => sigout[18].ACLR
reset => sigout[19].ACLR
reset => sigout[20].ACLR
reset => sigout[21].ACLR
reset => sigout[22].ACLR
reset => sigout[23].ACLR
reset => sigout[24].ACLR
reset => sigout[25].ACLR
reset => sigout[26].ACLR
reset => sigout[27].ACLR
reset => sigout[28].ACLR
reset => sigout[29].ACLR
reset => sigout[30].ACLR
reset => sigout[31].ACLR
output[0] <= sigout[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= sigout[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= sigout[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= sigout[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= sigout[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= sigout[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= sigout[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= sigout[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= sigout[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= sigout[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= sigout[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= sigout[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= sigout[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= sigout[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= sigout[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= sigout[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= sigout[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= sigout[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= sigout[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= sigout[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= sigout[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= sigout[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= sigout[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= sigout[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= sigout[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= sigout[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= sigout[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= sigout[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= sigout[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= sigout[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= sigout[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= sigout[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|thirtytwobitregister:registerfileregb
input[0] => sigout[0].DATAIN
input[1] => sigout[1].DATAIN
input[2] => sigout[2].DATAIN
input[3] => sigout[3].DATAIN
input[4] => sigout[4].DATAIN
input[5] => sigout[5].DATAIN
input[6] => sigout[6].DATAIN
input[7] => sigout[7].DATAIN
input[8] => sigout[8].DATAIN
input[9] => sigout[9].DATAIN
input[10] => sigout[10].DATAIN
input[11] => sigout[11].DATAIN
input[12] => sigout[12].DATAIN
input[13] => sigout[13].DATAIN
input[14] => sigout[14].DATAIN
input[15] => sigout[15].DATAIN
input[16] => sigout[16].DATAIN
input[17] => sigout[17].DATAIN
input[18] => sigout[18].DATAIN
input[19] => sigout[19].DATAIN
input[20] => sigout[20].DATAIN
input[21] => sigout[21].DATAIN
input[22] => sigout[22].DATAIN
input[23] => sigout[23].DATAIN
input[24] => sigout[24].DATAIN
input[25] => sigout[25].DATAIN
input[26] => sigout[26].DATAIN
input[27] => sigout[27].DATAIN
input[28] => sigout[28].DATAIN
input[29] => sigout[29].DATAIN
input[30] => sigout[30].DATAIN
input[31] => sigout[31].DATAIN
clk => sigout[0].CLK
clk => sigout[1].CLK
clk => sigout[2].CLK
clk => sigout[3].CLK
clk => sigout[4].CLK
clk => sigout[5].CLK
clk => sigout[6].CLK
clk => sigout[7].CLK
clk => sigout[8].CLK
clk => sigout[9].CLK
clk => sigout[10].CLK
clk => sigout[11].CLK
clk => sigout[12].CLK
clk => sigout[13].CLK
clk => sigout[14].CLK
clk => sigout[15].CLK
clk => sigout[16].CLK
clk => sigout[17].CLK
clk => sigout[18].CLK
clk => sigout[19].CLK
clk => sigout[20].CLK
clk => sigout[21].CLK
clk => sigout[22].CLK
clk => sigout[23].CLK
clk => sigout[24].CLK
clk => sigout[25].CLK
clk => sigout[26].CLK
clk => sigout[27].CLK
clk => sigout[28].CLK
clk => sigout[29].CLK
clk => sigout[30].CLK
clk => sigout[31].CLK
enable => sigout[31].ENA
enable => sigout[30].ENA
enable => sigout[29].ENA
enable => sigout[28].ENA
enable => sigout[27].ENA
enable => sigout[26].ENA
enable => sigout[25].ENA
enable => sigout[24].ENA
enable => sigout[23].ENA
enable => sigout[22].ENA
enable => sigout[21].ENA
enable => sigout[20].ENA
enable => sigout[19].ENA
enable => sigout[18].ENA
enable => sigout[17].ENA
enable => sigout[16].ENA
enable => sigout[15].ENA
enable => sigout[14].ENA
enable => sigout[13].ENA
enable => sigout[12].ENA
enable => sigout[11].ENA
enable => sigout[10].ENA
enable => sigout[9].ENA
enable => sigout[8].ENA
enable => sigout[7].ENA
enable => sigout[6].ENA
enable => sigout[5].ENA
enable => sigout[4].ENA
enable => sigout[3].ENA
enable => sigout[2].ENA
enable => sigout[1].ENA
enable => sigout[0].ENA
reset => sigout[0].ACLR
reset => sigout[1].ACLR
reset => sigout[2].ACLR
reset => sigout[3].ACLR
reset => sigout[4].ACLR
reset => sigout[5].ACLR
reset => sigout[6].ACLR
reset => sigout[7].ACLR
reset => sigout[8].ACLR
reset => sigout[9].ACLR
reset => sigout[10].ACLR
reset => sigout[11].ACLR
reset => sigout[12].ACLR
reset => sigout[13].ACLR
reset => sigout[14].ACLR
reset => sigout[15].ACLR
reset => sigout[16].ACLR
reset => sigout[17].ACLR
reset => sigout[18].ACLR
reset => sigout[19].ACLR
reset => sigout[20].ACLR
reset => sigout[21].ACLR
reset => sigout[22].ACLR
reset => sigout[23].ACLR
reset => sigout[24].ACLR
reset => sigout[25].ACLR
reset => sigout[26].ACLR
reset => sigout[27].ACLR
reset => sigout[28].ACLR
reset => sigout[29].ACLR
reset => sigout[30].ACLR
reset => sigout[31].ACLR
output[0] <= sigout[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= sigout[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= sigout[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= sigout[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= sigout[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= sigout[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= sigout[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= sigout[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= sigout[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= sigout[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= sigout[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= sigout[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= sigout[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= sigout[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= sigout[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= sigout[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= sigout[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= sigout[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= sigout[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= sigout[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= sigout[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= sigout[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= sigout[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= sigout[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= sigout[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= sigout[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= sigout[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= sigout[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= sigout[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= sigout[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= sigout[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= sigout[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|mux2to1:registerfileoutputmux
A[0] => y.DATAB
A[1] => y.DATAB
A[2] => y.DATAB
A[3] => y.DATAB
A[4] => y.DATAB
A[5] => y.DATAB
A[6] => y.DATAB
A[7] => y.DATAB
A[8] => y.DATAB
A[9] => y.DATAB
A[10] => y.DATAB
A[11] => y.DATAB
A[12] => y.DATAB
A[13] => y.DATAB
A[14] => y.DATAB
A[15] => y.DATAB
A[16] => y.DATAB
A[17] => y.DATAB
A[18] => y.DATAB
A[19] => y.DATAB
A[20] => y.DATAB
A[21] => y.DATAB
A[22] => y.DATAB
A[23] => y.DATAB
A[24] => y.DATAB
A[25] => y.DATAB
A[26] => y.DATAB
A[27] => y.DATAB
A[28] => y.DATAB
A[29] => y.DATAB
A[30] => y.DATAB
A[31] => y.DATAB
B[0] => y.DATAA
B[1] => y.DATAA
B[2] => y.DATAA
B[3] => y.DATAA
B[4] => y.DATAA
B[5] => y.DATAA
B[6] => y.DATAA
B[7] => y.DATAA
B[8] => y.DATAA
B[9] => y.DATAA
B[10] => y.DATAA
B[11] => y.DATAA
B[12] => y.DATAA
B[13] => y.DATAA
B[14] => y.DATAA
B[15] => y.DATAA
B[16] => y.DATAA
B[17] => y.DATAA
B[18] => y.DATAA
B[19] => y.DATAA
B[20] => y.DATAA
B[21] => y.DATAA
B[22] => y.DATAA
B[23] => y.DATAA
B[24] => y.DATAA
B[25] => y.DATAA
B[26] => y.DATAA
B[27] => y.DATAA
B[28] => y.DATAA
B[29] => y.DATAA
B[30] => y.DATAA
B[31] => y.DATAA
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|instruction_register:instructionregister
clk => signextend[0]~reg0.CLK
clk => signextend[1]~reg0.CLK
clk => signextend[2]~reg0.CLK
clk => signextend[3]~reg0.CLK
clk => signextend[4]~reg0.CLK
clk => signextend[5]~reg0.CLK
clk => signextend[6]~reg0.CLK
clk => signextend[7]~reg0.CLK
clk => signextend[8]~reg0.CLK
clk => signextend[9]~reg0.CLK
clk => signextend[10]~reg0.CLK
clk => signextend[11]~reg0.CLK
clk => signextend[12]~reg0.CLK
clk => signextend[13]~reg0.CLK
clk => signextend[14]~reg0.CLK
clk => signextend[15]~reg0.CLK
clk => write_register[0]~reg0.CLK
clk => write_register[1]~reg0.CLK
clk => write_register[2]~reg0.CLK
clk => write_register[3]~reg0.CLK
clk => write_register[4]~reg0.CLK
clk => readreg2[0]~reg0.CLK
clk => readreg2[1]~reg0.CLK
clk => readreg2[2]~reg0.CLK
clk => readreg2[3]~reg0.CLK
clk => readreg2[4]~reg0.CLK
clk => readreg1[0]~reg0.CLK
clk => readreg1[1]~reg0.CLK
clk => readreg1[2]~reg0.CLK
clk => readreg1[3]~reg0.CLK
clk => readreg1[4]~reg0.CLK
clk => instructiontype[0]~reg0.CLK
clk => instructiontype[1]~reg0.CLK
clk => instructiontype[2]~reg0.CLK
clk => instructiontype[3]~reg0.CLK
clk => instructiontype[4]~reg0.CLK
clk => instructiontype[5]~reg0.CLK
clk => shiftlefttwo[0]~reg0.CLK
clk => shiftlefttwo[1]~reg0.CLK
clk => shiftlefttwo[2]~reg0.CLK
clk => shiftlefttwo[3]~reg0.CLK
clk => shiftlefttwo[4]~reg0.CLK
clk => shiftlefttwo[5]~reg0.CLK
clk => shiftlefttwo[6]~reg0.CLK
clk => shiftlefttwo[7]~reg0.CLK
clk => shiftlefttwo[8]~reg0.CLK
clk => shiftlefttwo[9]~reg0.CLK
clk => shiftlefttwo[10]~reg0.CLK
clk => shiftlefttwo[11]~reg0.CLK
clk => shiftlefttwo[12]~reg0.CLK
clk => shiftlefttwo[13]~reg0.CLK
clk => shiftlefttwo[14]~reg0.CLK
clk => shiftlefttwo[15]~reg0.CLK
clk => shiftlefttwo[16]~reg0.CLK
clk => shiftlefttwo[17]~reg0.CLK
clk => shiftlefttwo[18]~reg0.CLK
clk => shiftlefttwo[19]~reg0.CLK
clk => shiftlefttwo[20]~reg0.CLK
clk => shiftlefttwo[21]~reg0.CLK
clk => shiftlefttwo[22]~reg0.CLK
clk => shiftlefttwo[23]~reg0.CLK
clk => shiftlefttwo[24]~reg0.CLK
clk => shiftlefttwo[25]~reg0.CLK
input[0] => signextend[0]~reg0.DATAIN
input[0] => shiftlefttwo[0]~reg0.DATAIN
input[1] => signextend[1]~reg0.DATAIN
input[1] => shiftlefttwo[1]~reg0.DATAIN
input[2] => signextend[2]~reg0.DATAIN
input[2] => shiftlefttwo[2]~reg0.DATAIN
input[3] => signextend[3]~reg0.DATAIN
input[3] => shiftlefttwo[3]~reg0.DATAIN
input[4] => signextend[4]~reg0.DATAIN
input[4] => shiftlefttwo[4]~reg0.DATAIN
input[5] => signextend[5]~reg0.DATAIN
input[5] => shiftlefttwo[5]~reg0.DATAIN
input[6] => signextend[6]~reg0.DATAIN
input[6] => shiftlefttwo[6]~reg0.DATAIN
input[7] => signextend[7]~reg0.DATAIN
input[7] => shiftlefttwo[7]~reg0.DATAIN
input[8] => signextend[8]~reg0.DATAIN
input[8] => shiftlefttwo[8]~reg0.DATAIN
input[9] => signextend[9]~reg0.DATAIN
input[9] => shiftlefttwo[9]~reg0.DATAIN
input[10] => signextend[10]~reg0.DATAIN
input[10] => shiftlefttwo[10]~reg0.DATAIN
input[11] => signextend[11]~reg0.DATAIN
input[11] => write_register[0]~reg0.DATAIN
input[11] => shiftlefttwo[11]~reg0.DATAIN
input[12] => signextend[12]~reg0.DATAIN
input[12] => write_register[1]~reg0.DATAIN
input[12] => shiftlefttwo[12]~reg0.DATAIN
input[13] => signextend[13]~reg0.DATAIN
input[13] => write_register[2]~reg0.DATAIN
input[13] => shiftlefttwo[13]~reg0.DATAIN
input[14] => signextend[14]~reg0.DATAIN
input[14] => write_register[3]~reg0.DATAIN
input[14] => shiftlefttwo[14]~reg0.DATAIN
input[15] => signextend[15]~reg0.DATAIN
input[15] => write_register[4]~reg0.DATAIN
input[15] => shiftlefttwo[15]~reg0.DATAIN
input[16] => readreg2[0]~reg0.DATAIN
input[16] => shiftlefttwo[16]~reg0.DATAIN
input[17] => readreg2[1]~reg0.DATAIN
input[17] => shiftlefttwo[17]~reg0.DATAIN
input[18] => readreg2[2]~reg0.DATAIN
input[18] => shiftlefttwo[18]~reg0.DATAIN
input[19] => readreg2[3]~reg0.DATAIN
input[19] => shiftlefttwo[19]~reg0.DATAIN
input[20] => readreg2[4]~reg0.DATAIN
input[20] => shiftlefttwo[20]~reg0.DATAIN
input[21] => readreg1[0]~reg0.DATAIN
input[21] => shiftlefttwo[21]~reg0.DATAIN
input[22] => readreg1[1]~reg0.DATAIN
input[22] => shiftlefttwo[22]~reg0.DATAIN
input[23] => readreg1[2]~reg0.DATAIN
input[23] => shiftlefttwo[23]~reg0.DATAIN
input[24] => readreg1[3]~reg0.DATAIN
input[24] => shiftlefttwo[24]~reg0.DATAIN
input[25] => readreg1[4]~reg0.DATAIN
input[25] => shiftlefttwo[25]~reg0.DATAIN
input[26] => instructiontype[0]~reg0.DATAIN
input[27] => instructiontype[1]~reg0.DATAIN
input[28] => instructiontype[2]~reg0.DATAIN
input[29] => instructiontype[3]~reg0.DATAIN
input[30] => instructiontype[4]~reg0.DATAIN
input[31] => instructiontype[5]~reg0.DATAIN
irwrite => signextend[0]~reg0.ENA
irwrite => signextend[1]~reg0.ENA
irwrite => signextend[2]~reg0.ENA
irwrite => signextend[3]~reg0.ENA
irwrite => signextend[4]~reg0.ENA
irwrite => signextend[5]~reg0.ENA
irwrite => signextend[6]~reg0.ENA
irwrite => signextend[7]~reg0.ENA
irwrite => signextend[8]~reg0.ENA
irwrite => signextend[9]~reg0.ENA
irwrite => signextend[10]~reg0.ENA
irwrite => signextend[11]~reg0.ENA
irwrite => signextend[12]~reg0.ENA
irwrite => signextend[13]~reg0.ENA
irwrite => signextend[14]~reg0.ENA
irwrite => signextend[15]~reg0.ENA
irwrite => write_register[0]~reg0.ENA
irwrite => write_register[1]~reg0.ENA
irwrite => write_register[2]~reg0.ENA
irwrite => write_register[3]~reg0.ENA
irwrite => write_register[4]~reg0.ENA
irwrite => readreg2[0]~reg0.ENA
irwrite => readreg2[1]~reg0.ENA
irwrite => readreg2[2]~reg0.ENA
irwrite => readreg2[3]~reg0.ENA
irwrite => readreg2[4]~reg0.ENA
irwrite => readreg1[0]~reg0.ENA
irwrite => readreg1[1]~reg0.ENA
irwrite => readreg1[2]~reg0.ENA
irwrite => readreg1[3]~reg0.ENA
irwrite => readreg1[4]~reg0.ENA
irwrite => instructiontype[0]~reg0.ENA
irwrite => instructiontype[1]~reg0.ENA
irwrite => instructiontype[2]~reg0.ENA
irwrite => instructiontype[3]~reg0.ENA
irwrite => instructiontype[4]~reg0.ENA
irwrite => instructiontype[5]~reg0.ENA
irwrite => shiftlefttwo[0]~reg0.ENA
irwrite => shiftlefttwo[1]~reg0.ENA
irwrite => shiftlefttwo[2]~reg0.ENA
irwrite => shiftlefttwo[3]~reg0.ENA
irwrite => shiftlefttwo[4]~reg0.ENA
irwrite => shiftlefttwo[5]~reg0.ENA
irwrite => shiftlefttwo[6]~reg0.ENA
irwrite => shiftlefttwo[7]~reg0.ENA
irwrite => shiftlefttwo[8]~reg0.ENA
irwrite => shiftlefttwo[9]~reg0.ENA
irwrite => shiftlefttwo[10]~reg0.ENA
irwrite => shiftlefttwo[11]~reg0.ENA
irwrite => shiftlefttwo[12]~reg0.ENA
irwrite => shiftlefttwo[13]~reg0.ENA
irwrite => shiftlefttwo[14]~reg0.ENA
irwrite => shiftlefttwo[15]~reg0.ENA
irwrite => shiftlefttwo[16]~reg0.ENA
irwrite => shiftlefttwo[17]~reg0.ENA
irwrite => shiftlefttwo[18]~reg0.ENA
irwrite => shiftlefttwo[19]~reg0.ENA
irwrite => shiftlefttwo[20]~reg0.ENA
irwrite => shiftlefttwo[21]~reg0.ENA
irwrite => shiftlefttwo[22]~reg0.ENA
irwrite => shiftlefttwo[23]~reg0.ENA
irwrite => shiftlefttwo[24]~reg0.ENA
irwrite => shiftlefttwo[25]~reg0.ENA
shiftlefttwo[0] <= shiftlefttwo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[1] <= shiftlefttwo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[2] <= shiftlefttwo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[3] <= shiftlefttwo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[4] <= shiftlefttwo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[5] <= shiftlefttwo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[6] <= shiftlefttwo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[7] <= shiftlefttwo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[8] <= shiftlefttwo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[9] <= shiftlefttwo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[10] <= shiftlefttwo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[11] <= shiftlefttwo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[12] <= shiftlefttwo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[13] <= shiftlefttwo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[14] <= shiftlefttwo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[15] <= shiftlefttwo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[16] <= shiftlefttwo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[17] <= shiftlefttwo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[18] <= shiftlefttwo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[19] <= shiftlefttwo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[20] <= shiftlefttwo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[21] <= shiftlefttwo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[22] <= shiftlefttwo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[23] <= shiftlefttwo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[24] <= shiftlefttwo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shiftlefttwo[25] <= shiftlefttwo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructiontype[0] <= instructiontype[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructiontype[1] <= instructiontype[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructiontype[2] <= instructiontype[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructiontype[3] <= instructiontype[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructiontype[4] <= instructiontype[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructiontype[5] <= instructiontype[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readreg1[0] <= readreg1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readreg1[1] <= readreg1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readreg1[2] <= readreg1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readreg1[3] <= readreg1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readreg1[4] <= readreg1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readreg2[0] <= readreg2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readreg2[1] <= readreg2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readreg2[2] <= readreg2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readreg2[3] <= readreg2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readreg2[4] <= readreg2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_register[0] <= write_register[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_register[1] <= write_register[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_register[2] <= write_register[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_register[3] <= write_register[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_register[4] <= write_register[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signextend[0] <= signextend[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signextend[1] <= signextend[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signextend[2] <= signextend[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signextend[3] <= signextend[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signextend[4] <= signextend[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signextend[5] <= signextend[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signextend[6] <= signextend[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signextend[7] <= signextend[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signextend[8] <= signextend[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signextend[9] <= signextend[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signextend[10] <= signextend[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signextend[11] <= signextend[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signextend[12] <= signextend[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signextend[13] <= signextend[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signextend[14] <= signextend[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signextend[15] <= signextend[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux
A[0] => Mux31.IN0
A[1] => Mux30.IN0
A[2] => Mux29.IN0
A[3] => Mux28.IN0
A[4] => Mux27.IN0
A[5] => Mux26.IN0
A[6] => Mux25.IN0
A[7] => Mux24.IN0
A[8] => Mux23.IN0
A[9] => Mux22.IN0
A[10] => Mux21.IN0
A[11] => Mux20.IN0
A[12] => Mux19.IN0
A[13] => Mux18.IN0
A[14] => Mux17.IN0
A[15] => Mux16.IN0
A[16] => Mux15.IN0
A[17] => Mux14.IN0
A[18] => Mux13.IN0
A[19] => Mux12.IN0
A[20] => Mux11.IN0
A[21] => Mux10.IN0
A[22] => Mux9.IN0
A[23] => Mux8.IN0
A[24] => Mux7.IN0
A[25] => Mux6.IN0
A[26] => Mux5.IN0
A[27] => Mux4.IN0
A[28] => Mux3.IN0
A[29] => Mux2.IN0
A[30] => Mux1.IN0
A[31] => Mux0.IN0
B[0] => Mux31.IN1
B[1] => Mux30.IN1
B[2] => Mux29.IN1
B[3] => Mux28.IN1
B[4] => Mux27.IN1
B[5] => Mux26.IN1
B[6] => Mux25.IN1
B[7] => Mux24.IN1
B[8] => Mux23.IN1
B[9] => Mux22.IN1
B[10] => Mux21.IN1
B[11] => Mux20.IN1
B[12] => Mux19.IN1
B[13] => Mux18.IN1
B[14] => Mux17.IN1
B[15] => Mux16.IN1
B[16] => Mux15.IN1
B[17] => Mux14.IN1
B[18] => Mux13.IN1
B[19] => Mux12.IN1
B[20] => Mux11.IN1
B[21] => Mux10.IN1
B[22] => Mux9.IN1
B[23] => Mux8.IN1
B[24] => Mux7.IN1
B[25] => Mux6.IN1
B[26] => Mux5.IN1
B[27] => Mux4.IN1
B[28] => Mux3.IN1
B[29] => Mux2.IN1
B[30] => Mux1.IN1
B[31] => Mux0.IN1
C[0] => Mux31.IN2
C[1] => Mux30.IN2
C[2] => Mux29.IN2
C[3] => Mux28.IN2
C[4] => Mux27.IN2
C[5] => Mux26.IN2
C[6] => Mux25.IN2
C[7] => Mux24.IN2
C[8] => Mux23.IN2
C[9] => Mux22.IN2
C[10] => Mux21.IN2
C[11] => Mux20.IN2
C[12] => Mux19.IN2
C[13] => Mux18.IN2
C[14] => Mux17.IN2
C[15] => Mux16.IN2
C[16] => Mux15.IN2
C[17] => Mux14.IN2
C[18] => Mux13.IN2
C[19] => Mux12.IN2
C[20] => Mux11.IN2
C[21] => Mux10.IN2
C[22] => Mux9.IN2
C[23] => Mux8.IN2
C[24] => Mux7.IN2
C[25] => Mux6.IN2
C[26] => Mux5.IN2
C[27] => Mux4.IN2
C[28] => Mux3.IN2
C[29] => Mux2.IN2
C[30] => Mux1.IN2
C[31] => Mux0.IN2
D[0] => Mux31.IN3
D[1] => Mux30.IN3
D[2] => Mux29.IN3
D[3] => Mux28.IN3
D[4] => Mux27.IN3
D[5] => Mux26.IN3
D[6] => Mux25.IN3
D[7] => Mux24.IN3
D[8] => Mux23.IN3
D[9] => Mux22.IN3
D[10] => Mux21.IN3
D[11] => Mux20.IN3
D[12] => Mux19.IN3
D[13] => Mux18.IN3
D[14] => Mux17.IN3
D[15] => Mux16.IN3
D[16] => Mux15.IN3
D[17] => Mux14.IN3
D[18] => Mux13.IN3
D[19] => Mux12.IN3
D[20] => Mux11.IN3
D[21] => Mux10.IN3
D[22] => Mux9.IN3
D[23] => Mux8.IN3
D[24] => Mux7.IN3
D[25] => Mux6.IN3
D[26] => Mux5.IN3
D[27] => Mux4.IN3
D[28] => Mux3.IN3
D[29] => Mux2.IN3
D[30] => Mux1.IN3
D[31] => Mux0.IN3
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[0] => Mux4.IN5
s[0] => Mux5.IN5
s[0] => Mux6.IN5
s[0] => Mux7.IN5
s[0] => Mux8.IN5
s[0] => Mux9.IN5
s[0] => Mux10.IN5
s[0] => Mux11.IN5
s[0] => Mux12.IN5
s[0] => Mux13.IN5
s[0] => Mux14.IN5
s[0] => Mux15.IN5
s[0] => Mux16.IN5
s[0] => Mux17.IN5
s[0] => Mux18.IN5
s[0] => Mux19.IN5
s[0] => Mux20.IN5
s[0] => Mux21.IN5
s[0] => Mux22.IN5
s[0] => Mux23.IN5
s[0] => Mux24.IN5
s[0] => Mux25.IN5
s[0] => Mux26.IN5
s[0] => Mux27.IN5
s[0] => Mux28.IN5
s[0] => Mux29.IN5
s[0] => Mux30.IN5
s[0] => Mux31.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4
s[1] => Mux4.IN4
s[1] => Mux5.IN4
s[1] => Mux6.IN4
s[1] => Mux7.IN4
s[1] => Mux8.IN4
s[1] => Mux9.IN4
s[1] => Mux10.IN4
s[1] => Mux11.IN4
s[1] => Mux12.IN4
s[1] => Mux13.IN4
s[1] => Mux14.IN4
s[1] => Mux15.IN4
s[1] => Mux16.IN4
s[1] => Mux17.IN4
s[1] => Mux18.IN4
s[1] => Mux19.IN4
s[1] => Mux20.IN4
s[1] => Mux21.IN4
s[1] => Mux22.IN4
s[1] => Mux23.IN4
s[1] => Mux24.IN4
s[1] => Mux25.IN4
s[1] => Mux26.IN4
s[1] => Mux27.IN4
s[1] => Mux28.IN4
s[1] => Mux29.IN4
s[1] => Mux30.IN4
s[1] => Mux31.IN4
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|MIPS_ALU:alu
A[0] => Add0.IN32
A[0] => Add1.IN64
A[0] => Mult0.IN31
A[0] => Mult1.IN31
A[0] => result.IN0
A[0] => result.IN0
A[0] => result.IN0
A[0] => LessThan0.IN32
A[0] => LessThan1.IN32
A[0] => Equal0.IN31
A[0] => LessThan2.IN64
A[0] => LessThan3.IN64
A[0] => LessThan4.IN64
A[0] => LessThan5.IN64
A[0] => Mux31.IN31
A[1] => Add0.IN31
A[1] => Add1.IN63
A[1] => Mult0.IN30
A[1] => Mult1.IN30
A[1] => result.IN0
A[1] => result.IN0
A[1] => result.IN0
A[1] => LessThan0.IN31
A[1] => LessThan1.IN31
A[1] => Equal0.IN30
A[1] => LessThan2.IN63
A[1] => LessThan3.IN63
A[1] => LessThan4.IN63
A[1] => LessThan5.IN63
A[1] => Mux30.IN31
A[2] => Add0.IN30
A[2] => Add1.IN62
A[2] => Mult0.IN29
A[2] => Mult1.IN29
A[2] => result.IN0
A[2] => result.IN0
A[2] => result.IN0
A[2] => LessThan0.IN30
A[2] => LessThan1.IN30
A[2] => Equal0.IN29
A[2] => LessThan2.IN62
A[2] => LessThan3.IN62
A[2] => LessThan4.IN62
A[2] => LessThan5.IN62
A[2] => Mux29.IN31
A[3] => Add0.IN29
A[3] => Add1.IN61
A[3] => Mult0.IN28
A[3] => Mult1.IN28
A[3] => result.IN0
A[3] => result.IN0
A[3] => result.IN0
A[3] => LessThan0.IN29
A[3] => LessThan1.IN29
A[3] => Equal0.IN28
A[3] => LessThan2.IN61
A[3] => LessThan3.IN61
A[3] => LessThan4.IN61
A[3] => LessThan5.IN61
A[3] => Mux28.IN31
A[4] => Add0.IN28
A[4] => Add1.IN60
A[4] => Mult0.IN27
A[4] => Mult1.IN27
A[4] => result.IN0
A[4] => result.IN0
A[4] => result.IN0
A[4] => LessThan0.IN28
A[4] => LessThan1.IN28
A[4] => Equal0.IN27
A[4] => LessThan2.IN60
A[4] => LessThan3.IN60
A[4] => LessThan4.IN60
A[4] => LessThan5.IN60
A[4] => Mux27.IN31
A[5] => Add0.IN27
A[5] => Add1.IN59
A[5] => Mult0.IN26
A[5] => Mult1.IN26
A[5] => result.IN0
A[5] => result.IN0
A[5] => result.IN0
A[5] => LessThan0.IN27
A[5] => LessThan1.IN27
A[5] => Equal0.IN26
A[5] => LessThan2.IN59
A[5] => LessThan3.IN59
A[5] => LessThan4.IN59
A[5] => LessThan5.IN59
A[5] => Mux26.IN31
A[6] => Add0.IN26
A[6] => Add1.IN58
A[6] => Mult0.IN25
A[6] => Mult1.IN25
A[6] => result.IN0
A[6] => result.IN0
A[6] => result.IN0
A[6] => LessThan0.IN26
A[6] => LessThan1.IN26
A[6] => Equal0.IN25
A[6] => LessThan2.IN58
A[6] => LessThan3.IN58
A[6] => LessThan4.IN58
A[6] => LessThan5.IN58
A[6] => Mux25.IN31
A[7] => Add0.IN25
A[7] => Add1.IN57
A[7] => Mult0.IN24
A[7] => Mult1.IN24
A[7] => result.IN0
A[7] => result.IN0
A[7] => result.IN0
A[7] => LessThan0.IN25
A[7] => LessThan1.IN25
A[7] => Equal0.IN24
A[7] => LessThan2.IN57
A[7] => LessThan3.IN57
A[7] => LessThan4.IN57
A[7] => LessThan5.IN57
A[7] => Mux24.IN31
A[8] => Add0.IN24
A[8] => Add1.IN56
A[8] => Mult0.IN23
A[8] => Mult1.IN23
A[8] => result.IN0
A[8] => result.IN0
A[8] => result.IN0
A[8] => LessThan0.IN24
A[8] => LessThan1.IN24
A[8] => Equal0.IN23
A[8] => LessThan2.IN56
A[8] => LessThan3.IN56
A[8] => LessThan4.IN56
A[8] => LessThan5.IN56
A[8] => Mux23.IN31
A[9] => Add0.IN23
A[9] => Add1.IN55
A[9] => Mult0.IN22
A[9] => Mult1.IN22
A[9] => result.IN0
A[9] => result.IN0
A[9] => result.IN0
A[9] => LessThan0.IN23
A[9] => LessThan1.IN23
A[9] => Equal0.IN22
A[9] => LessThan2.IN55
A[9] => LessThan3.IN55
A[9] => LessThan4.IN55
A[9] => LessThan5.IN55
A[9] => Mux22.IN31
A[10] => Add0.IN22
A[10] => Add1.IN54
A[10] => Mult0.IN21
A[10] => Mult1.IN21
A[10] => result.IN0
A[10] => result.IN0
A[10] => result.IN0
A[10] => LessThan0.IN22
A[10] => LessThan1.IN22
A[10] => Equal0.IN21
A[10] => LessThan2.IN54
A[10] => LessThan3.IN54
A[10] => LessThan4.IN54
A[10] => LessThan5.IN54
A[10] => Mux21.IN31
A[11] => Add0.IN21
A[11] => Add1.IN53
A[11] => Mult0.IN20
A[11] => Mult1.IN20
A[11] => result.IN0
A[11] => result.IN0
A[11] => result.IN0
A[11] => LessThan0.IN21
A[11] => LessThan1.IN21
A[11] => Equal0.IN20
A[11] => LessThan2.IN53
A[11] => LessThan3.IN53
A[11] => LessThan4.IN53
A[11] => LessThan5.IN53
A[11] => Mux20.IN31
A[12] => Add0.IN20
A[12] => Add1.IN52
A[12] => Mult0.IN19
A[12] => Mult1.IN19
A[12] => result.IN0
A[12] => result.IN0
A[12] => result.IN0
A[12] => LessThan0.IN20
A[12] => LessThan1.IN20
A[12] => Equal0.IN19
A[12] => LessThan2.IN52
A[12] => LessThan3.IN52
A[12] => LessThan4.IN52
A[12] => LessThan5.IN52
A[12] => Mux19.IN31
A[13] => Add0.IN19
A[13] => Add1.IN51
A[13] => Mult0.IN18
A[13] => Mult1.IN18
A[13] => result.IN0
A[13] => result.IN0
A[13] => result.IN0
A[13] => LessThan0.IN19
A[13] => LessThan1.IN19
A[13] => Equal0.IN18
A[13] => LessThan2.IN51
A[13] => LessThan3.IN51
A[13] => LessThan4.IN51
A[13] => LessThan5.IN51
A[13] => Mux18.IN31
A[14] => Add0.IN18
A[14] => Add1.IN50
A[14] => Mult0.IN17
A[14] => Mult1.IN17
A[14] => result.IN0
A[14] => result.IN0
A[14] => result.IN0
A[14] => LessThan0.IN18
A[14] => LessThan1.IN18
A[14] => Equal0.IN17
A[14] => LessThan2.IN50
A[14] => LessThan3.IN50
A[14] => LessThan4.IN50
A[14] => LessThan5.IN50
A[14] => Mux17.IN31
A[15] => Add0.IN17
A[15] => Add1.IN49
A[15] => Mult0.IN16
A[15] => Mult1.IN16
A[15] => result.IN0
A[15] => result.IN0
A[15] => result.IN0
A[15] => LessThan0.IN17
A[15] => LessThan1.IN17
A[15] => Equal0.IN16
A[15] => LessThan2.IN49
A[15] => LessThan3.IN49
A[15] => LessThan4.IN49
A[15] => LessThan5.IN49
A[15] => Mux16.IN31
A[16] => Add0.IN16
A[16] => Add1.IN48
A[16] => Mult0.IN15
A[16] => Mult1.IN15
A[16] => result.IN0
A[16] => result.IN0
A[16] => result.IN0
A[16] => LessThan0.IN16
A[16] => LessThan1.IN16
A[16] => Equal0.IN15
A[16] => LessThan2.IN48
A[16] => LessThan3.IN48
A[16] => LessThan4.IN48
A[16] => LessThan5.IN48
A[16] => Mux15.IN31
A[17] => Add0.IN15
A[17] => Add1.IN47
A[17] => Mult0.IN14
A[17] => Mult1.IN14
A[17] => result.IN0
A[17] => result.IN0
A[17] => result.IN0
A[17] => LessThan0.IN15
A[17] => LessThan1.IN15
A[17] => Equal0.IN14
A[17] => LessThan2.IN47
A[17] => LessThan3.IN47
A[17] => LessThan4.IN47
A[17] => LessThan5.IN47
A[17] => Mux14.IN31
A[18] => Add0.IN14
A[18] => Add1.IN46
A[18] => Mult0.IN13
A[18] => Mult1.IN13
A[18] => result.IN0
A[18] => result.IN0
A[18] => result.IN0
A[18] => LessThan0.IN14
A[18] => LessThan1.IN14
A[18] => Equal0.IN13
A[18] => LessThan2.IN46
A[18] => LessThan3.IN46
A[18] => LessThan4.IN46
A[18] => LessThan5.IN46
A[18] => Mux13.IN31
A[19] => Add0.IN13
A[19] => Add1.IN45
A[19] => Mult0.IN12
A[19] => Mult1.IN12
A[19] => result.IN0
A[19] => result.IN0
A[19] => result.IN0
A[19] => LessThan0.IN13
A[19] => LessThan1.IN13
A[19] => Equal0.IN12
A[19] => LessThan2.IN45
A[19] => LessThan3.IN45
A[19] => LessThan4.IN45
A[19] => LessThan5.IN45
A[19] => Mux12.IN31
A[20] => Add0.IN12
A[20] => Add1.IN44
A[20] => Mult0.IN11
A[20] => Mult1.IN11
A[20] => result.IN0
A[20] => result.IN0
A[20] => result.IN0
A[20] => LessThan0.IN12
A[20] => LessThan1.IN12
A[20] => Equal0.IN11
A[20] => LessThan2.IN44
A[20] => LessThan3.IN44
A[20] => LessThan4.IN44
A[20] => LessThan5.IN44
A[20] => Mux11.IN31
A[21] => Add0.IN11
A[21] => Add1.IN43
A[21] => Mult0.IN10
A[21] => Mult1.IN10
A[21] => result.IN0
A[21] => result.IN0
A[21] => result.IN0
A[21] => LessThan0.IN11
A[21] => LessThan1.IN11
A[21] => Equal0.IN10
A[21] => LessThan2.IN43
A[21] => LessThan3.IN43
A[21] => LessThan4.IN43
A[21] => LessThan5.IN43
A[21] => Mux10.IN31
A[22] => Add0.IN10
A[22] => Add1.IN42
A[22] => Mult0.IN9
A[22] => Mult1.IN9
A[22] => result.IN0
A[22] => result.IN0
A[22] => result.IN0
A[22] => LessThan0.IN10
A[22] => LessThan1.IN10
A[22] => Equal0.IN9
A[22] => LessThan2.IN42
A[22] => LessThan3.IN42
A[22] => LessThan4.IN42
A[22] => LessThan5.IN42
A[22] => Mux9.IN31
A[23] => Add0.IN9
A[23] => Add1.IN41
A[23] => Mult0.IN8
A[23] => Mult1.IN8
A[23] => result.IN0
A[23] => result.IN0
A[23] => result.IN0
A[23] => LessThan0.IN9
A[23] => LessThan1.IN9
A[23] => Equal0.IN8
A[23] => LessThan2.IN41
A[23] => LessThan3.IN41
A[23] => LessThan4.IN41
A[23] => LessThan5.IN41
A[23] => Mux8.IN31
A[24] => Add0.IN8
A[24] => Add1.IN40
A[24] => Mult0.IN7
A[24] => Mult1.IN7
A[24] => result.IN0
A[24] => result.IN0
A[24] => result.IN0
A[24] => LessThan0.IN8
A[24] => LessThan1.IN8
A[24] => Equal0.IN7
A[24] => LessThan2.IN40
A[24] => LessThan3.IN40
A[24] => LessThan4.IN40
A[24] => LessThan5.IN40
A[24] => Mux7.IN31
A[25] => Add0.IN7
A[25] => Add1.IN39
A[25] => Mult0.IN6
A[25] => Mult1.IN6
A[25] => result.IN0
A[25] => result.IN0
A[25] => result.IN0
A[25] => LessThan0.IN7
A[25] => LessThan1.IN7
A[25] => Equal0.IN6
A[25] => LessThan2.IN39
A[25] => LessThan3.IN39
A[25] => LessThan4.IN39
A[25] => LessThan5.IN39
A[25] => Mux6.IN31
A[26] => Add0.IN6
A[26] => Add1.IN38
A[26] => Mult0.IN5
A[26] => Mult1.IN5
A[26] => result.IN0
A[26] => result.IN0
A[26] => result.IN0
A[26] => LessThan0.IN6
A[26] => LessThan1.IN6
A[26] => Equal0.IN5
A[26] => LessThan2.IN38
A[26] => LessThan3.IN38
A[26] => LessThan4.IN38
A[26] => LessThan5.IN38
A[26] => Mux5.IN31
A[27] => Add0.IN5
A[27] => Add1.IN37
A[27] => Mult0.IN4
A[27] => Mult1.IN4
A[27] => result.IN0
A[27] => result.IN0
A[27] => result.IN0
A[27] => LessThan0.IN5
A[27] => LessThan1.IN5
A[27] => Equal0.IN4
A[27] => LessThan2.IN37
A[27] => LessThan3.IN37
A[27] => LessThan4.IN37
A[27] => LessThan5.IN37
A[27] => Mux4.IN31
A[28] => Add0.IN4
A[28] => Add1.IN36
A[28] => Mult0.IN3
A[28] => Mult1.IN3
A[28] => result.IN0
A[28] => result.IN0
A[28] => result.IN0
A[28] => LessThan0.IN4
A[28] => LessThan1.IN4
A[28] => Equal0.IN3
A[28] => LessThan2.IN36
A[28] => LessThan3.IN36
A[28] => LessThan4.IN36
A[28] => LessThan5.IN36
A[28] => Mux3.IN31
A[29] => Add0.IN3
A[29] => Add1.IN35
A[29] => Mult0.IN2
A[29] => Mult1.IN2
A[29] => result.IN0
A[29] => result.IN0
A[29] => result.IN0
A[29] => LessThan0.IN3
A[29] => LessThan1.IN3
A[29] => Equal0.IN2
A[29] => LessThan2.IN35
A[29] => LessThan3.IN35
A[29] => LessThan4.IN35
A[29] => LessThan5.IN35
A[29] => Mux2.IN31
A[30] => Add0.IN2
A[30] => Add1.IN34
A[30] => Mult0.IN1
A[30] => Mult1.IN1
A[30] => result.IN0
A[30] => result.IN0
A[30] => result.IN0
A[30] => LessThan0.IN2
A[30] => LessThan1.IN2
A[30] => Equal0.IN1
A[30] => LessThan2.IN34
A[30] => LessThan3.IN34
A[30] => LessThan4.IN34
A[30] => LessThan5.IN34
A[30] => Mux1.IN31
A[31] => Add0.IN1
A[31] => Add1.IN33
A[31] => Mult0.IN0
A[31] => Mult1.IN0
A[31] => result.IN0
A[31] => result.IN0
A[31] => result.IN0
A[31] => LessThan0.IN1
A[31] => LessThan1.IN1
A[31] => Equal0.IN0
A[31] => LessThan2.IN33
A[31] => LessThan3.IN33
A[31] => LessThan4.IN33
A[31] => LessThan5.IN33
A[31] => Mux0.IN31
B[0] => Add0.IN64
B[0] => Mult0.IN63
B[0] => Mult1.IN63
B[0] => result.IN1
B[0] => result.IN1
B[0] => result.IN1
B[0] => ShiftRight0.IN32
B[0] => ShiftLeft0.IN32
B[0] => ShiftRight1.IN32
B[0] => LessThan0.IN64
B[0] => LessThan1.IN64
B[0] => Equal0.IN63
B[0] => Add1.IN32
B[1] => Add0.IN63
B[1] => Mult0.IN62
B[1] => Mult1.IN62
B[1] => result.IN1
B[1] => result.IN1
B[1] => result.IN1
B[1] => ShiftRight0.IN31
B[1] => ShiftLeft0.IN31
B[1] => ShiftRight1.IN31
B[1] => LessThan0.IN63
B[1] => LessThan1.IN63
B[1] => Equal0.IN62
B[1] => Add1.IN31
B[2] => Add0.IN62
B[2] => Mult0.IN61
B[2] => Mult1.IN61
B[2] => result.IN1
B[2] => result.IN1
B[2] => result.IN1
B[2] => ShiftRight0.IN30
B[2] => ShiftLeft0.IN30
B[2] => ShiftRight1.IN30
B[2] => LessThan0.IN62
B[2] => LessThan1.IN62
B[2] => Equal0.IN61
B[2] => Add1.IN30
B[3] => Add0.IN61
B[3] => Mult0.IN60
B[3] => Mult1.IN60
B[3] => result.IN1
B[3] => result.IN1
B[3] => result.IN1
B[3] => ShiftRight0.IN29
B[3] => ShiftLeft0.IN29
B[3] => ShiftRight1.IN29
B[3] => LessThan0.IN61
B[3] => LessThan1.IN61
B[3] => Equal0.IN60
B[3] => Add1.IN29
B[4] => Add0.IN60
B[4] => Mult0.IN59
B[4] => Mult1.IN59
B[4] => result.IN1
B[4] => result.IN1
B[4] => result.IN1
B[4] => ShiftRight0.IN28
B[4] => ShiftLeft0.IN28
B[4] => ShiftRight1.IN28
B[4] => LessThan0.IN60
B[4] => LessThan1.IN60
B[4] => Equal0.IN59
B[4] => Add1.IN28
B[5] => Add0.IN59
B[5] => Mult0.IN58
B[5] => Mult1.IN58
B[5] => result.IN1
B[5] => result.IN1
B[5] => result.IN1
B[5] => ShiftRight0.IN27
B[5] => ShiftLeft0.IN27
B[5] => ShiftRight1.IN27
B[5] => LessThan0.IN59
B[5] => LessThan1.IN59
B[5] => Equal0.IN58
B[5] => Add1.IN27
B[6] => Add0.IN58
B[6] => Mult0.IN57
B[6] => Mult1.IN57
B[6] => result.IN1
B[6] => result.IN1
B[6] => result.IN1
B[6] => ShiftRight0.IN26
B[6] => ShiftLeft0.IN26
B[6] => ShiftRight1.IN26
B[6] => LessThan0.IN58
B[6] => LessThan1.IN58
B[6] => Equal0.IN57
B[6] => Add1.IN26
B[7] => Add0.IN57
B[7] => Mult0.IN56
B[7] => Mult1.IN56
B[7] => result.IN1
B[7] => result.IN1
B[7] => result.IN1
B[7] => ShiftRight0.IN25
B[7] => ShiftLeft0.IN25
B[7] => ShiftRight1.IN25
B[7] => LessThan0.IN57
B[7] => LessThan1.IN57
B[7] => Equal0.IN56
B[7] => Add1.IN25
B[8] => Add0.IN56
B[8] => Mult0.IN55
B[8] => Mult1.IN55
B[8] => result.IN1
B[8] => result.IN1
B[8] => result.IN1
B[8] => ShiftRight0.IN24
B[8] => ShiftLeft0.IN24
B[8] => ShiftRight1.IN24
B[8] => LessThan0.IN56
B[8] => LessThan1.IN56
B[8] => Equal0.IN55
B[8] => Add1.IN24
B[9] => Add0.IN55
B[9] => Mult0.IN54
B[9] => Mult1.IN54
B[9] => result.IN1
B[9] => result.IN1
B[9] => result.IN1
B[9] => ShiftRight0.IN23
B[9] => ShiftLeft0.IN23
B[9] => ShiftRight1.IN23
B[9] => LessThan0.IN55
B[9] => LessThan1.IN55
B[9] => Equal0.IN54
B[9] => Add1.IN23
B[10] => Add0.IN54
B[10] => Mult0.IN53
B[10] => Mult1.IN53
B[10] => result.IN1
B[10] => result.IN1
B[10] => result.IN1
B[10] => ShiftRight0.IN22
B[10] => ShiftLeft0.IN22
B[10] => ShiftRight1.IN22
B[10] => LessThan0.IN54
B[10] => LessThan1.IN54
B[10] => Equal0.IN53
B[10] => Add1.IN22
B[11] => Add0.IN53
B[11] => Mult0.IN52
B[11] => Mult1.IN52
B[11] => result.IN1
B[11] => result.IN1
B[11] => result.IN1
B[11] => ShiftRight0.IN21
B[11] => ShiftLeft0.IN21
B[11] => ShiftRight1.IN21
B[11] => LessThan0.IN53
B[11] => LessThan1.IN53
B[11] => Equal0.IN52
B[11] => Add1.IN21
B[12] => Add0.IN52
B[12] => Mult0.IN51
B[12] => Mult1.IN51
B[12] => result.IN1
B[12] => result.IN1
B[12] => result.IN1
B[12] => ShiftRight0.IN20
B[12] => ShiftLeft0.IN20
B[12] => ShiftRight1.IN20
B[12] => LessThan0.IN52
B[12] => LessThan1.IN52
B[12] => Equal0.IN51
B[12] => Add1.IN20
B[13] => Add0.IN51
B[13] => Mult0.IN50
B[13] => Mult1.IN50
B[13] => result.IN1
B[13] => result.IN1
B[13] => result.IN1
B[13] => ShiftRight0.IN19
B[13] => ShiftLeft0.IN19
B[13] => ShiftRight1.IN19
B[13] => LessThan0.IN51
B[13] => LessThan1.IN51
B[13] => Equal0.IN50
B[13] => Add1.IN19
B[14] => Add0.IN50
B[14] => Mult0.IN49
B[14] => Mult1.IN49
B[14] => result.IN1
B[14] => result.IN1
B[14] => result.IN1
B[14] => ShiftRight0.IN18
B[14] => ShiftLeft0.IN18
B[14] => ShiftRight1.IN18
B[14] => LessThan0.IN50
B[14] => LessThan1.IN50
B[14] => Equal0.IN49
B[14] => Add1.IN18
B[15] => Add0.IN49
B[15] => Mult0.IN48
B[15] => Mult1.IN48
B[15] => result.IN1
B[15] => result.IN1
B[15] => result.IN1
B[15] => ShiftRight0.IN17
B[15] => ShiftLeft0.IN17
B[15] => ShiftRight1.IN17
B[15] => LessThan0.IN49
B[15] => LessThan1.IN49
B[15] => Equal0.IN48
B[15] => Add1.IN17
B[16] => Add0.IN48
B[16] => Mult0.IN47
B[16] => Mult1.IN47
B[16] => result.IN1
B[16] => result.IN1
B[16] => result.IN1
B[16] => ShiftRight0.IN16
B[16] => ShiftLeft0.IN16
B[16] => ShiftRight1.IN16
B[16] => LessThan0.IN48
B[16] => LessThan1.IN48
B[16] => Equal0.IN47
B[16] => Add1.IN16
B[17] => Add0.IN47
B[17] => Mult0.IN46
B[17] => Mult1.IN46
B[17] => result.IN1
B[17] => result.IN1
B[17] => result.IN1
B[17] => ShiftRight0.IN15
B[17] => ShiftLeft0.IN15
B[17] => ShiftRight1.IN15
B[17] => LessThan0.IN47
B[17] => LessThan1.IN47
B[17] => Equal0.IN46
B[17] => Add1.IN15
B[18] => Add0.IN46
B[18] => Mult0.IN45
B[18] => Mult1.IN45
B[18] => result.IN1
B[18] => result.IN1
B[18] => result.IN1
B[18] => ShiftRight0.IN14
B[18] => ShiftLeft0.IN14
B[18] => ShiftRight1.IN14
B[18] => LessThan0.IN46
B[18] => LessThan1.IN46
B[18] => Equal0.IN45
B[18] => Add1.IN14
B[19] => Add0.IN45
B[19] => Mult0.IN44
B[19] => Mult1.IN44
B[19] => result.IN1
B[19] => result.IN1
B[19] => result.IN1
B[19] => ShiftRight0.IN13
B[19] => ShiftLeft0.IN13
B[19] => ShiftRight1.IN13
B[19] => LessThan0.IN45
B[19] => LessThan1.IN45
B[19] => Equal0.IN44
B[19] => Add1.IN13
B[20] => Add0.IN44
B[20] => Mult0.IN43
B[20] => Mult1.IN43
B[20] => result.IN1
B[20] => result.IN1
B[20] => result.IN1
B[20] => ShiftRight0.IN12
B[20] => ShiftLeft0.IN12
B[20] => ShiftRight1.IN12
B[20] => LessThan0.IN44
B[20] => LessThan1.IN44
B[20] => Equal0.IN43
B[20] => Add1.IN12
B[21] => Add0.IN43
B[21] => Mult0.IN42
B[21] => Mult1.IN42
B[21] => result.IN1
B[21] => result.IN1
B[21] => result.IN1
B[21] => ShiftRight0.IN11
B[21] => ShiftLeft0.IN11
B[21] => ShiftRight1.IN11
B[21] => LessThan0.IN43
B[21] => LessThan1.IN43
B[21] => Equal0.IN42
B[21] => Add1.IN11
B[22] => Add0.IN42
B[22] => Mult0.IN41
B[22] => Mult1.IN41
B[22] => result.IN1
B[22] => result.IN1
B[22] => result.IN1
B[22] => ShiftRight0.IN10
B[22] => ShiftLeft0.IN10
B[22] => ShiftRight1.IN10
B[22] => LessThan0.IN42
B[22] => LessThan1.IN42
B[22] => Equal0.IN41
B[22] => Add1.IN10
B[23] => Add0.IN41
B[23] => Mult0.IN40
B[23] => Mult1.IN40
B[23] => result.IN1
B[23] => result.IN1
B[23] => result.IN1
B[23] => ShiftRight0.IN9
B[23] => ShiftLeft0.IN9
B[23] => ShiftRight1.IN9
B[23] => LessThan0.IN41
B[23] => LessThan1.IN41
B[23] => Equal0.IN40
B[23] => Add1.IN9
B[24] => Add0.IN40
B[24] => Mult0.IN39
B[24] => Mult1.IN39
B[24] => result.IN1
B[24] => result.IN1
B[24] => result.IN1
B[24] => ShiftRight0.IN8
B[24] => ShiftLeft0.IN8
B[24] => ShiftRight1.IN8
B[24] => LessThan0.IN40
B[24] => LessThan1.IN40
B[24] => Equal0.IN39
B[24] => Add1.IN8
B[25] => Add0.IN39
B[25] => Mult0.IN38
B[25] => Mult1.IN38
B[25] => result.IN1
B[25] => result.IN1
B[25] => result.IN1
B[25] => ShiftRight0.IN7
B[25] => ShiftLeft0.IN7
B[25] => ShiftRight1.IN7
B[25] => LessThan0.IN39
B[25] => LessThan1.IN39
B[25] => Equal0.IN38
B[25] => Add1.IN7
B[26] => Add0.IN38
B[26] => Mult0.IN37
B[26] => Mult1.IN37
B[26] => result.IN1
B[26] => result.IN1
B[26] => result.IN1
B[26] => ShiftRight0.IN6
B[26] => ShiftLeft0.IN6
B[26] => ShiftRight1.IN6
B[26] => LessThan0.IN38
B[26] => LessThan1.IN38
B[26] => Equal0.IN37
B[26] => Add1.IN6
B[27] => Add0.IN37
B[27] => Mult0.IN36
B[27] => Mult1.IN36
B[27] => result.IN1
B[27] => result.IN1
B[27] => result.IN1
B[27] => ShiftRight0.IN5
B[27] => ShiftLeft0.IN5
B[27] => ShiftRight1.IN5
B[27] => LessThan0.IN37
B[27] => LessThan1.IN37
B[27] => Equal0.IN36
B[27] => Add1.IN5
B[28] => Add0.IN36
B[28] => Mult0.IN35
B[28] => Mult1.IN35
B[28] => result.IN1
B[28] => result.IN1
B[28] => result.IN1
B[28] => ShiftRight0.IN4
B[28] => ShiftLeft0.IN4
B[28] => ShiftRight1.IN4
B[28] => LessThan0.IN36
B[28] => LessThan1.IN36
B[28] => Equal0.IN35
B[28] => Add1.IN4
B[29] => Add0.IN35
B[29] => Mult0.IN34
B[29] => Mult1.IN34
B[29] => result.IN1
B[29] => result.IN1
B[29] => result.IN1
B[29] => ShiftRight0.IN3
B[29] => ShiftLeft0.IN3
B[29] => ShiftRight1.IN3
B[29] => LessThan0.IN35
B[29] => LessThan1.IN35
B[29] => Equal0.IN34
B[29] => Add1.IN3
B[30] => Add0.IN34
B[30] => Mult0.IN33
B[30] => Mult1.IN33
B[30] => result.IN1
B[30] => result.IN1
B[30] => result.IN1
B[30] => ShiftRight0.IN2
B[30] => ShiftLeft0.IN2
B[30] => ShiftRight1.IN2
B[30] => LessThan0.IN34
B[30] => LessThan1.IN34
B[30] => Equal0.IN33
B[30] => Add1.IN2
B[31] => Add0.IN33
B[31] => Mult0.IN32
B[31] => Mult1.IN32
B[31] => result.IN1
B[31] => result.IN1
B[31] => result.IN1
B[31] => ShiftRight0.IN1
B[31] => ShiftLeft0.IN1
B[31] => ShiftRight1.IN0
B[31] => ShiftRight1.IN1
B[31] => LessThan0.IN33
B[31] => LessThan1.IN33
B[31] => Equal0.IN32
B[31] => Add1.IN1
ir[0] => ShiftRight0.IN37
ir[0] => ShiftLeft0.IN37
ir[0] => ShiftRight1.IN37
ir[1] => ShiftRight0.IN36
ir[1] => ShiftLeft0.IN36
ir[1] => ShiftRight1.IN36
ir[2] => ShiftRight0.IN35
ir[2] => ShiftLeft0.IN35
ir[2] => ShiftRight1.IN35
ir[3] => ShiftRight0.IN34
ir[3] => ShiftLeft0.IN34
ir[3] => ShiftRight1.IN34
ir[4] => ShiftRight0.IN33
ir[4] => ShiftLeft0.IN33
ir[4] => ShiftRight1.IN33
opcode[0] => Mux0.IN36
opcode[0] => Mux1.IN36
opcode[0] => Mux2.IN36
opcode[0] => Mux3.IN36
opcode[0] => Mux4.IN36
opcode[0] => Mux5.IN36
opcode[0] => Mux6.IN36
opcode[0] => Mux7.IN36
opcode[0] => Mux8.IN36
opcode[0] => Mux9.IN36
opcode[0] => Mux10.IN36
opcode[0] => Mux11.IN36
opcode[0] => Mux12.IN36
opcode[0] => Mux13.IN36
opcode[0] => Mux14.IN36
opcode[0] => Mux15.IN36
opcode[0] => Mux16.IN36
opcode[0] => Mux17.IN36
opcode[0] => Mux18.IN36
opcode[0] => Mux19.IN36
opcode[0] => Mux20.IN36
opcode[0] => Mux21.IN36
opcode[0] => Mux22.IN36
opcode[0] => Mux23.IN36
opcode[0] => Mux24.IN36
opcode[0] => Mux25.IN36
opcode[0] => Mux26.IN36
opcode[0] => Mux27.IN36
opcode[0] => Mux28.IN36
opcode[0] => Mux29.IN36
opcode[0] => Mux30.IN36
opcode[0] => Mux31.IN36
opcode[0] => Mux32.IN36
opcode[0] => Mux33.IN36
opcode[0] => Mux34.IN36
opcode[0] => Mux35.IN36
opcode[0] => Mux36.IN36
opcode[0] => Mux37.IN36
opcode[0] => Mux38.IN36
opcode[0] => Mux39.IN36
opcode[0] => Mux40.IN36
opcode[0] => Mux41.IN36
opcode[0] => Mux42.IN36
opcode[0] => Mux43.IN36
opcode[0] => Mux44.IN36
opcode[0] => Mux45.IN36
opcode[0] => Mux46.IN36
opcode[0] => Mux47.IN36
opcode[0] => Mux48.IN36
opcode[0] => Mux49.IN36
opcode[0] => Mux50.IN36
opcode[0] => Mux51.IN36
opcode[0] => Mux52.IN36
opcode[0] => Mux53.IN36
opcode[0] => Mux54.IN36
opcode[0] => Mux55.IN36
opcode[0] => Mux56.IN36
opcode[0] => Mux57.IN36
opcode[0] => Mux58.IN36
opcode[0] => Mux59.IN36
opcode[0] => Mux60.IN36
opcode[0] => Mux61.IN36
opcode[0] => Mux62.IN36
opcode[0] => Mux63.IN36
opcode[0] => Mux64.IN36
opcode[1] => Mux0.IN35
opcode[1] => Mux1.IN35
opcode[1] => Mux2.IN35
opcode[1] => Mux3.IN35
opcode[1] => Mux4.IN35
opcode[1] => Mux5.IN35
opcode[1] => Mux6.IN35
opcode[1] => Mux7.IN35
opcode[1] => Mux8.IN35
opcode[1] => Mux9.IN35
opcode[1] => Mux10.IN35
opcode[1] => Mux11.IN35
opcode[1] => Mux12.IN35
opcode[1] => Mux13.IN35
opcode[1] => Mux14.IN35
opcode[1] => Mux15.IN35
opcode[1] => Mux16.IN35
opcode[1] => Mux17.IN35
opcode[1] => Mux18.IN35
opcode[1] => Mux19.IN35
opcode[1] => Mux20.IN35
opcode[1] => Mux21.IN35
opcode[1] => Mux22.IN35
opcode[1] => Mux23.IN35
opcode[1] => Mux24.IN35
opcode[1] => Mux25.IN35
opcode[1] => Mux26.IN35
opcode[1] => Mux27.IN35
opcode[1] => Mux28.IN35
opcode[1] => Mux29.IN35
opcode[1] => Mux30.IN35
opcode[1] => Mux31.IN35
opcode[1] => Mux32.IN35
opcode[1] => Mux33.IN35
opcode[1] => Mux34.IN35
opcode[1] => Mux35.IN35
opcode[1] => Mux36.IN35
opcode[1] => Mux37.IN35
opcode[1] => Mux38.IN35
opcode[1] => Mux39.IN35
opcode[1] => Mux40.IN35
opcode[1] => Mux41.IN35
opcode[1] => Mux42.IN35
opcode[1] => Mux43.IN35
opcode[1] => Mux44.IN35
opcode[1] => Mux45.IN35
opcode[1] => Mux46.IN35
opcode[1] => Mux47.IN35
opcode[1] => Mux48.IN35
opcode[1] => Mux49.IN35
opcode[1] => Mux50.IN35
opcode[1] => Mux51.IN35
opcode[1] => Mux52.IN35
opcode[1] => Mux53.IN35
opcode[1] => Mux54.IN35
opcode[1] => Mux55.IN35
opcode[1] => Mux56.IN35
opcode[1] => Mux57.IN35
opcode[1] => Mux58.IN35
opcode[1] => Mux59.IN35
opcode[1] => Mux60.IN35
opcode[1] => Mux61.IN35
opcode[1] => Mux62.IN35
opcode[1] => Mux63.IN35
opcode[1] => Mux64.IN35
opcode[2] => Mux0.IN34
opcode[2] => Mux1.IN34
opcode[2] => Mux2.IN34
opcode[2] => Mux3.IN34
opcode[2] => Mux4.IN34
opcode[2] => Mux5.IN34
opcode[2] => Mux6.IN34
opcode[2] => Mux7.IN34
opcode[2] => Mux8.IN34
opcode[2] => Mux9.IN34
opcode[2] => Mux10.IN34
opcode[2] => Mux11.IN34
opcode[2] => Mux12.IN34
opcode[2] => Mux13.IN34
opcode[2] => Mux14.IN34
opcode[2] => Mux15.IN34
opcode[2] => Mux16.IN34
opcode[2] => Mux17.IN34
opcode[2] => Mux18.IN34
opcode[2] => Mux19.IN34
opcode[2] => Mux20.IN34
opcode[2] => Mux21.IN34
opcode[2] => Mux22.IN34
opcode[2] => Mux23.IN34
opcode[2] => Mux24.IN34
opcode[2] => Mux25.IN34
opcode[2] => Mux26.IN34
opcode[2] => Mux27.IN34
opcode[2] => Mux28.IN34
opcode[2] => Mux29.IN34
opcode[2] => Mux30.IN34
opcode[2] => Mux31.IN34
opcode[2] => Mux32.IN34
opcode[2] => Mux33.IN34
opcode[2] => Mux34.IN34
opcode[2] => Mux35.IN34
opcode[2] => Mux36.IN34
opcode[2] => Mux37.IN34
opcode[2] => Mux38.IN34
opcode[2] => Mux39.IN34
opcode[2] => Mux40.IN34
opcode[2] => Mux41.IN34
opcode[2] => Mux42.IN34
opcode[2] => Mux43.IN34
opcode[2] => Mux44.IN34
opcode[2] => Mux45.IN34
opcode[2] => Mux46.IN34
opcode[2] => Mux47.IN34
opcode[2] => Mux48.IN34
opcode[2] => Mux49.IN34
opcode[2] => Mux50.IN34
opcode[2] => Mux51.IN34
opcode[2] => Mux52.IN34
opcode[2] => Mux53.IN34
opcode[2] => Mux54.IN34
opcode[2] => Mux55.IN34
opcode[2] => Mux56.IN34
opcode[2] => Mux57.IN34
opcode[2] => Mux58.IN34
opcode[2] => Mux59.IN34
opcode[2] => Mux60.IN34
opcode[2] => Mux61.IN34
opcode[2] => Mux62.IN34
opcode[2] => Mux63.IN34
opcode[2] => Mux64.IN34
opcode[3] => Mux0.IN33
opcode[3] => Mux1.IN33
opcode[3] => Mux2.IN33
opcode[3] => Mux3.IN33
opcode[3] => Mux4.IN33
opcode[3] => Mux5.IN33
opcode[3] => Mux6.IN33
opcode[3] => Mux7.IN33
opcode[3] => Mux8.IN33
opcode[3] => Mux9.IN33
opcode[3] => Mux10.IN33
opcode[3] => Mux11.IN33
opcode[3] => Mux12.IN33
opcode[3] => Mux13.IN33
opcode[3] => Mux14.IN33
opcode[3] => Mux15.IN33
opcode[3] => Mux16.IN33
opcode[3] => Mux17.IN33
opcode[3] => Mux18.IN33
opcode[3] => Mux19.IN33
opcode[3] => Mux20.IN33
opcode[3] => Mux21.IN33
opcode[3] => Mux22.IN33
opcode[3] => Mux23.IN33
opcode[3] => Mux24.IN33
opcode[3] => Mux25.IN33
opcode[3] => Mux26.IN33
opcode[3] => Mux27.IN33
opcode[3] => Mux28.IN33
opcode[3] => Mux29.IN33
opcode[3] => Mux30.IN33
opcode[3] => Mux31.IN33
opcode[3] => Mux32.IN33
opcode[3] => Mux33.IN33
opcode[3] => Mux34.IN33
opcode[3] => Mux35.IN33
opcode[3] => Mux36.IN33
opcode[3] => Mux37.IN33
opcode[3] => Mux38.IN33
opcode[3] => Mux39.IN33
opcode[3] => Mux40.IN33
opcode[3] => Mux41.IN33
opcode[3] => Mux42.IN33
opcode[3] => Mux43.IN33
opcode[3] => Mux44.IN33
opcode[3] => Mux45.IN33
opcode[3] => Mux46.IN33
opcode[3] => Mux47.IN33
opcode[3] => Mux48.IN33
opcode[3] => Mux49.IN33
opcode[3] => Mux50.IN33
opcode[3] => Mux51.IN33
opcode[3] => Mux52.IN33
opcode[3] => Mux53.IN33
opcode[3] => Mux54.IN33
opcode[3] => Mux55.IN33
opcode[3] => Mux56.IN33
opcode[3] => Mux57.IN33
opcode[3] => Mux58.IN33
opcode[3] => Mux59.IN33
opcode[3] => Mux60.IN33
opcode[3] => Mux61.IN33
opcode[3] => Mux62.IN33
opcode[3] => Mux63.IN33
opcode[3] => Mux64.IN33
opcode[4] => Mux0.IN32
opcode[4] => Mux1.IN32
opcode[4] => Mux2.IN32
opcode[4] => Mux3.IN32
opcode[4] => Mux4.IN32
opcode[4] => Mux5.IN32
opcode[4] => Mux6.IN32
opcode[4] => Mux7.IN32
opcode[4] => Mux8.IN32
opcode[4] => Mux9.IN32
opcode[4] => Mux10.IN32
opcode[4] => Mux11.IN32
opcode[4] => Mux12.IN32
opcode[4] => Mux13.IN32
opcode[4] => Mux14.IN32
opcode[4] => Mux15.IN32
opcode[4] => Mux16.IN32
opcode[4] => Mux17.IN32
opcode[4] => Mux18.IN32
opcode[4] => Mux19.IN32
opcode[4] => Mux20.IN32
opcode[4] => Mux21.IN32
opcode[4] => Mux22.IN32
opcode[4] => Mux23.IN32
opcode[4] => Mux24.IN32
opcode[4] => Mux25.IN32
opcode[4] => Mux26.IN32
opcode[4] => Mux27.IN32
opcode[4] => Mux28.IN32
opcode[4] => Mux29.IN32
opcode[4] => Mux30.IN32
opcode[4] => Mux31.IN32
opcode[4] => Mux32.IN32
opcode[4] => Mux33.IN32
opcode[4] => Mux34.IN32
opcode[4] => Mux35.IN32
opcode[4] => Mux36.IN32
opcode[4] => Mux37.IN32
opcode[4] => Mux38.IN32
opcode[4] => Mux39.IN32
opcode[4] => Mux40.IN32
opcode[4] => Mux41.IN32
opcode[4] => Mux42.IN32
opcode[4] => Mux43.IN32
opcode[4] => Mux44.IN32
opcode[4] => Mux45.IN32
opcode[4] => Mux46.IN32
opcode[4] => Mux47.IN32
opcode[4] => Mux48.IN32
opcode[4] => Mux49.IN32
opcode[4] => Mux50.IN32
opcode[4] => Mux51.IN32
opcode[4] => Mux52.IN32
opcode[4] => Mux53.IN32
opcode[4] => Mux54.IN32
opcode[4] => Mux55.IN32
opcode[4] => Mux56.IN32
opcode[4] => Mux57.IN32
opcode[4] => Mux58.IN32
opcode[4] => Mux59.IN32
opcode[4] => Mux60.IN32
opcode[4] => Mux61.IN32
opcode[4] => Mux62.IN32
opcode[4] => Mux63.IN32
opcode[4] => Mux64.IN32
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
result_hi[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
result_hi[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
result_hi[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
result_hi[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
result_hi[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
result_hi[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
result_hi[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
result_hi[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
result_hi[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
result_hi[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
result_hi[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
result_hi[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
result_hi[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
result_hi[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
result_hi[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
result_hi[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
result_hi[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
result_hi[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
result_hi[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
result_hi[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
result_hi[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
result_hi[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
result_hi[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
result_hi[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
result_hi[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
result_hi[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
result_hi[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
result_hi[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
result_hi[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
result_hi[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
result_hi[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
result_hi[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
branch_taken <= Mux64.DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|mux2to1:memorydatamux
A[0] => y.DATAB
A[1] => y.DATAB
A[2] => y.DATAB
A[3] => y.DATAB
A[4] => y.DATAB
A[5] => y.DATAB
A[6] => y.DATAB
A[7] => y.DATAB
A[8] => y.DATAB
A[9] => y.DATAB
A[10] => y.DATAB
A[11] => y.DATAB
A[12] => y.DATAB
A[13] => y.DATAB
A[14] => y.DATAB
A[15] => y.DATAB
A[16] => y.DATAB
A[17] => y.DATAB
A[18] => y.DATAB
A[19] => y.DATAB
A[20] => y.DATAB
A[21] => y.DATAB
A[22] => y.DATAB
A[23] => y.DATAB
A[24] => y.DATAB
A[25] => y.DATAB
A[26] => y.DATAB
A[27] => y.DATAB
A[28] => y.DATAB
A[29] => y.DATAB
A[30] => y.DATAB
A[31] => y.DATAB
B[0] => y.DATAA
B[1] => y.DATAA
B[2] => y.DATAA
B[3] => y.DATAA
B[4] => y.DATAA
B[5] => y.DATAA
B[6] => y.DATAA
B[7] => y.DATAA
B[8] => y.DATAA
B[9] => y.DATAA
B[10] => y.DATAA
B[11] => y.DATAA
B[12] => y.DATAA
B[13] => y.DATAA
B[14] => y.DATAA
B[15] => y.DATAA
B[16] => y.DATAA
B[17] => y.DATAA
B[18] => y.DATAA
B[19] => y.DATAA
B[20] => y.DATAA
B[21] => y.DATAA
B[22] => y.DATAA
B[23] => y.DATAA
B[24] => y.DATAA
B[25] => y.DATAA
B[26] => y.DATAA
B[27] => y.DATAA
B[28] => y.DATAA
B[29] => y.DATAA
B[30] => y.DATAA
B[31] => y.DATAA
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|thirtytwobitregister:aluresultregister
input[0] => sigout[0].DATAIN
input[1] => sigout[1].DATAIN
input[2] => sigout[2].DATAIN
input[3] => sigout[3].DATAIN
input[4] => sigout[4].DATAIN
input[5] => sigout[5].DATAIN
input[6] => sigout[6].DATAIN
input[7] => sigout[7].DATAIN
input[8] => sigout[8].DATAIN
input[9] => sigout[9].DATAIN
input[10] => sigout[10].DATAIN
input[11] => sigout[11].DATAIN
input[12] => sigout[12].DATAIN
input[13] => sigout[13].DATAIN
input[14] => sigout[14].DATAIN
input[15] => sigout[15].DATAIN
input[16] => sigout[16].DATAIN
input[17] => sigout[17].DATAIN
input[18] => sigout[18].DATAIN
input[19] => sigout[19].DATAIN
input[20] => sigout[20].DATAIN
input[21] => sigout[21].DATAIN
input[22] => sigout[22].DATAIN
input[23] => sigout[23].DATAIN
input[24] => sigout[24].DATAIN
input[25] => sigout[25].DATAIN
input[26] => sigout[26].DATAIN
input[27] => sigout[27].DATAIN
input[28] => sigout[28].DATAIN
input[29] => sigout[29].DATAIN
input[30] => sigout[30].DATAIN
input[31] => sigout[31].DATAIN
clk => sigout[0].CLK
clk => sigout[1].CLK
clk => sigout[2].CLK
clk => sigout[3].CLK
clk => sigout[4].CLK
clk => sigout[5].CLK
clk => sigout[6].CLK
clk => sigout[7].CLK
clk => sigout[8].CLK
clk => sigout[9].CLK
clk => sigout[10].CLK
clk => sigout[11].CLK
clk => sigout[12].CLK
clk => sigout[13].CLK
clk => sigout[14].CLK
clk => sigout[15].CLK
clk => sigout[16].CLK
clk => sigout[17].CLK
clk => sigout[18].CLK
clk => sigout[19].CLK
clk => sigout[20].CLK
clk => sigout[21].CLK
clk => sigout[22].CLK
clk => sigout[23].CLK
clk => sigout[24].CLK
clk => sigout[25].CLK
clk => sigout[26].CLK
clk => sigout[27].CLK
clk => sigout[28].CLK
clk => sigout[29].CLK
clk => sigout[30].CLK
clk => sigout[31].CLK
enable => sigout[31].ENA
enable => sigout[30].ENA
enable => sigout[29].ENA
enable => sigout[28].ENA
enable => sigout[27].ENA
enable => sigout[26].ENA
enable => sigout[25].ENA
enable => sigout[24].ENA
enable => sigout[23].ENA
enable => sigout[22].ENA
enable => sigout[21].ENA
enable => sigout[20].ENA
enable => sigout[19].ENA
enable => sigout[18].ENA
enable => sigout[17].ENA
enable => sigout[16].ENA
enable => sigout[15].ENA
enable => sigout[14].ENA
enable => sigout[13].ENA
enable => sigout[12].ENA
enable => sigout[11].ENA
enable => sigout[10].ENA
enable => sigout[9].ENA
enable => sigout[8].ENA
enable => sigout[7].ENA
enable => sigout[6].ENA
enable => sigout[5].ENA
enable => sigout[4].ENA
enable => sigout[3].ENA
enable => sigout[2].ENA
enable => sigout[1].ENA
enable => sigout[0].ENA
reset => sigout[0].ACLR
reset => sigout[1].ACLR
reset => sigout[2].ACLR
reset => sigout[3].ACLR
reset => sigout[4].ACLR
reset => sigout[5].ACLR
reset => sigout[6].ACLR
reset => sigout[7].ACLR
reset => sigout[8].ACLR
reset => sigout[9].ACLR
reset => sigout[10].ACLR
reset => sigout[11].ACLR
reset => sigout[12].ACLR
reset => sigout[13].ACLR
reset => sigout[14].ACLR
reset => sigout[15].ACLR
reset => sigout[16].ACLR
reset => sigout[17].ACLR
reset => sigout[18].ACLR
reset => sigout[19].ACLR
reset => sigout[20].ACLR
reset => sigout[21].ACLR
reset => sigout[22].ACLR
reset => sigout[23].ACLR
reset => sigout[24].ACLR
reset => sigout[25].ACLR
reset => sigout[26].ACLR
reset => sigout[27].ACLR
reset => sigout[28].ACLR
reset => sigout[29].ACLR
reset => sigout[30].ACLR
reset => sigout[31].ACLR
output[0] <= sigout[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= sigout[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= sigout[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= sigout[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= sigout[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= sigout[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= sigout[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= sigout[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= sigout[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= sigout[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= sigout[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= sigout[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= sigout[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= sigout[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= sigout[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= sigout[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= sigout[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= sigout[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= sigout[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= sigout[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= sigout[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= sigout[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= sigout[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= sigout[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= sigout[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= sigout[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= sigout[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= sigout[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= sigout[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= sigout[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= sigout[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= sigout[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|thirtytwobitregister:loregister
input[0] => sigout[0].DATAIN
input[1] => sigout[1].DATAIN
input[2] => sigout[2].DATAIN
input[3] => sigout[3].DATAIN
input[4] => sigout[4].DATAIN
input[5] => sigout[5].DATAIN
input[6] => sigout[6].DATAIN
input[7] => sigout[7].DATAIN
input[8] => sigout[8].DATAIN
input[9] => sigout[9].DATAIN
input[10] => sigout[10].DATAIN
input[11] => sigout[11].DATAIN
input[12] => sigout[12].DATAIN
input[13] => sigout[13].DATAIN
input[14] => sigout[14].DATAIN
input[15] => sigout[15].DATAIN
input[16] => sigout[16].DATAIN
input[17] => sigout[17].DATAIN
input[18] => sigout[18].DATAIN
input[19] => sigout[19].DATAIN
input[20] => sigout[20].DATAIN
input[21] => sigout[21].DATAIN
input[22] => sigout[22].DATAIN
input[23] => sigout[23].DATAIN
input[24] => sigout[24].DATAIN
input[25] => sigout[25].DATAIN
input[26] => sigout[26].DATAIN
input[27] => sigout[27].DATAIN
input[28] => sigout[28].DATAIN
input[29] => sigout[29].DATAIN
input[30] => sigout[30].DATAIN
input[31] => sigout[31].DATAIN
clk => sigout[0].CLK
clk => sigout[1].CLK
clk => sigout[2].CLK
clk => sigout[3].CLK
clk => sigout[4].CLK
clk => sigout[5].CLK
clk => sigout[6].CLK
clk => sigout[7].CLK
clk => sigout[8].CLK
clk => sigout[9].CLK
clk => sigout[10].CLK
clk => sigout[11].CLK
clk => sigout[12].CLK
clk => sigout[13].CLK
clk => sigout[14].CLK
clk => sigout[15].CLK
clk => sigout[16].CLK
clk => sigout[17].CLK
clk => sigout[18].CLK
clk => sigout[19].CLK
clk => sigout[20].CLK
clk => sigout[21].CLK
clk => sigout[22].CLK
clk => sigout[23].CLK
clk => sigout[24].CLK
clk => sigout[25].CLK
clk => sigout[26].CLK
clk => sigout[27].CLK
clk => sigout[28].CLK
clk => sigout[29].CLK
clk => sigout[30].CLK
clk => sigout[31].CLK
enable => sigout[31].ENA
enable => sigout[30].ENA
enable => sigout[29].ENA
enable => sigout[28].ENA
enable => sigout[27].ENA
enable => sigout[26].ENA
enable => sigout[25].ENA
enable => sigout[24].ENA
enable => sigout[23].ENA
enable => sigout[22].ENA
enable => sigout[21].ENA
enable => sigout[20].ENA
enable => sigout[19].ENA
enable => sigout[18].ENA
enable => sigout[17].ENA
enable => sigout[16].ENA
enable => sigout[15].ENA
enable => sigout[14].ENA
enable => sigout[13].ENA
enable => sigout[12].ENA
enable => sigout[11].ENA
enable => sigout[10].ENA
enable => sigout[9].ENA
enable => sigout[8].ENA
enable => sigout[7].ENA
enable => sigout[6].ENA
enable => sigout[5].ENA
enable => sigout[4].ENA
enable => sigout[3].ENA
enable => sigout[2].ENA
enable => sigout[1].ENA
enable => sigout[0].ENA
reset => sigout[0].ACLR
reset => sigout[1].ACLR
reset => sigout[2].ACLR
reset => sigout[3].ACLR
reset => sigout[4].ACLR
reset => sigout[5].ACLR
reset => sigout[6].ACLR
reset => sigout[7].ACLR
reset => sigout[8].ACLR
reset => sigout[9].ACLR
reset => sigout[10].ACLR
reset => sigout[11].ACLR
reset => sigout[12].ACLR
reset => sigout[13].ACLR
reset => sigout[14].ACLR
reset => sigout[15].ACLR
reset => sigout[16].ACLR
reset => sigout[17].ACLR
reset => sigout[18].ACLR
reset => sigout[19].ACLR
reset => sigout[20].ACLR
reset => sigout[21].ACLR
reset => sigout[22].ACLR
reset => sigout[23].ACLR
reset => sigout[24].ACLR
reset => sigout[25].ACLR
reset => sigout[26].ACLR
reset => sigout[27].ACLR
reset => sigout[28].ACLR
reset => sigout[29].ACLR
reset => sigout[30].ACLR
reset => sigout[31].ACLR
output[0] <= sigout[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= sigout[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= sigout[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= sigout[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= sigout[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= sigout[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= sigout[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= sigout[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= sigout[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= sigout[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= sigout[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= sigout[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= sigout[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= sigout[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= sigout[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= sigout[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= sigout[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= sigout[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= sigout[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= sigout[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= sigout[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= sigout[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= sigout[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= sigout[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= sigout[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= sigout[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= sigout[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= sigout[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= sigout[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= sigout[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= sigout[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= sigout[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|thirtytwobitregister:hiregister
input[0] => sigout[0].DATAIN
input[1] => sigout[1].DATAIN
input[2] => sigout[2].DATAIN
input[3] => sigout[3].DATAIN
input[4] => sigout[4].DATAIN
input[5] => sigout[5].DATAIN
input[6] => sigout[6].DATAIN
input[7] => sigout[7].DATAIN
input[8] => sigout[8].DATAIN
input[9] => sigout[9].DATAIN
input[10] => sigout[10].DATAIN
input[11] => sigout[11].DATAIN
input[12] => sigout[12].DATAIN
input[13] => sigout[13].DATAIN
input[14] => sigout[14].DATAIN
input[15] => sigout[15].DATAIN
input[16] => sigout[16].DATAIN
input[17] => sigout[17].DATAIN
input[18] => sigout[18].DATAIN
input[19] => sigout[19].DATAIN
input[20] => sigout[20].DATAIN
input[21] => sigout[21].DATAIN
input[22] => sigout[22].DATAIN
input[23] => sigout[23].DATAIN
input[24] => sigout[24].DATAIN
input[25] => sigout[25].DATAIN
input[26] => sigout[26].DATAIN
input[27] => sigout[27].DATAIN
input[28] => sigout[28].DATAIN
input[29] => sigout[29].DATAIN
input[30] => sigout[30].DATAIN
input[31] => sigout[31].DATAIN
clk => sigout[0].CLK
clk => sigout[1].CLK
clk => sigout[2].CLK
clk => sigout[3].CLK
clk => sigout[4].CLK
clk => sigout[5].CLK
clk => sigout[6].CLK
clk => sigout[7].CLK
clk => sigout[8].CLK
clk => sigout[9].CLK
clk => sigout[10].CLK
clk => sigout[11].CLK
clk => sigout[12].CLK
clk => sigout[13].CLK
clk => sigout[14].CLK
clk => sigout[15].CLK
clk => sigout[16].CLK
clk => sigout[17].CLK
clk => sigout[18].CLK
clk => sigout[19].CLK
clk => sigout[20].CLK
clk => sigout[21].CLK
clk => sigout[22].CLK
clk => sigout[23].CLK
clk => sigout[24].CLK
clk => sigout[25].CLK
clk => sigout[26].CLK
clk => sigout[27].CLK
clk => sigout[28].CLK
clk => sigout[29].CLK
clk => sigout[30].CLK
clk => sigout[31].CLK
enable => sigout[31].ENA
enable => sigout[30].ENA
enable => sigout[29].ENA
enable => sigout[28].ENA
enable => sigout[27].ENA
enable => sigout[26].ENA
enable => sigout[25].ENA
enable => sigout[24].ENA
enable => sigout[23].ENA
enable => sigout[22].ENA
enable => sigout[21].ENA
enable => sigout[20].ENA
enable => sigout[19].ENA
enable => sigout[18].ENA
enable => sigout[17].ENA
enable => sigout[16].ENA
enable => sigout[15].ENA
enable => sigout[14].ENA
enable => sigout[13].ENA
enable => sigout[12].ENA
enable => sigout[11].ENA
enable => sigout[10].ENA
enable => sigout[9].ENA
enable => sigout[8].ENA
enable => sigout[7].ENA
enable => sigout[6].ENA
enable => sigout[5].ENA
enable => sigout[4].ENA
enable => sigout[3].ENA
enable => sigout[2].ENA
enable => sigout[1].ENA
enable => sigout[0].ENA
reset => sigout[0].ACLR
reset => sigout[1].ACLR
reset => sigout[2].ACLR
reset => sigout[3].ACLR
reset => sigout[4].ACLR
reset => sigout[5].ACLR
reset => sigout[6].ACLR
reset => sigout[7].ACLR
reset => sigout[8].ACLR
reset => sigout[9].ACLR
reset => sigout[10].ACLR
reset => sigout[11].ACLR
reset => sigout[12].ACLR
reset => sigout[13].ACLR
reset => sigout[14].ACLR
reset => sigout[15].ACLR
reset => sigout[16].ACLR
reset => sigout[17].ACLR
reset => sigout[18].ACLR
reset => sigout[19].ACLR
reset => sigout[20].ACLR
reset => sigout[21].ACLR
reset => sigout[22].ACLR
reset => sigout[23].ACLR
reset => sigout[24].ACLR
reset => sigout[25].ACLR
reset => sigout[26].ACLR
reset => sigout[27].ACLR
reset => sigout[28].ACLR
reset => sigout[29].ACLR
reset => sigout[30].ACLR
reset => sigout[31].ACLR
output[0] <= sigout[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= sigout[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= sigout[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= sigout[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= sigout[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= sigout[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= sigout[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= sigout[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= sigout[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= sigout[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= sigout[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= sigout[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= sigout[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= sigout[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= sigout[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= sigout[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= sigout[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= sigout[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= sigout[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= sigout[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= sigout[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= sigout[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= sigout[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= sigout[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= sigout[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= sigout[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= sigout[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= sigout[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= sigout[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= sigout[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= sigout[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= sigout[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|mux4to1:aluresultmux
A[0] => Mux31.IN0
A[1] => Mux30.IN0
A[2] => Mux29.IN0
A[3] => Mux28.IN0
A[4] => Mux27.IN0
A[5] => Mux26.IN0
A[6] => Mux25.IN0
A[7] => Mux24.IN0
A[8] => Mux23.IN0
A[9] => Mux22.IN0
A[10] => Mux21.IN0
A[11] => Mux20.IN0
A[12] => Mux19.IN0
A[13] => Mux18.IN0
A[14] => Mux17.IN0
A[15] => Mux16.IN0
A[16] => Mux15.IN0
A[17] => Mux14.IN0
A[18] => Mux13.IN0
A[19] => Mux12.IN0
A[20] => Mux11.IN0
A[21] => Mux10.IN0
A[22] => Mux9.IN0
A[23] => Mux8.IN0
A[24] => Mux7.IN0
A[25] => Mux6.IN0
A[26] => Mux5.IN0
A[27] => Mux4.IN0
A[28] => Mux3.IN0
A[29] => Mux2.IN0
A[30] => Mux1.IN0
A[31] => Mux0.IN0
B[0] => Mux31.IN1
B[1] => Mux30.IN1
B[2] => Mux29.IN1
B[3] => Mux28.IN1
B[4] => Mux27.IN1
B[5] => Mux26.IN1
B[6] => Mux25.IN1
B[7] => Mux24.IN1
B[8] => Mux23.IN1
B[9] => Mux22.IN1
B[10] => Mux21.IN1
B[11] => Mux20.IN1
B[12] => Mux19.IN1
B[13] => Mux18.IN1
B[14] => Mux17.IN1
B[15] => Mux16.IN1
B[16] => Mux15.IN1
B[17] => Mux14.IN1
B[18] => Mux13.IN1
B[19] => Mux12.IN1
B[20] => Mux11.IN1
B[21] => Mux10.IN1
B[22] => Mux9.IN1
B[23] => Mux8.IN1
B[24] => Mux7.IN1
B[25] => Mux6.IN1
B[26] => Mux5.IN1
B[27] => Mux4.IN1
B[28] => Mux3.IN1
B[29] => Mux2.IN1
B[30] => Mux1.IN1
B[31] => Mux0.IN1
C[0] => Mux31.IN2
C[1] => Mux30.IN2
C[2] => Mux29.IN2
C[3] => Mux28.IN2
C[4] => Mux27.IN2
C[5] => Mux26.IN2
C[6] => Mux25.IN2
C[7] => Mux24.IN2
C[8] => Mux23.IN2
C[9] => Mux22.IN2
C[10] => Mux21.IN2
C[11] => Mux20.IN2
C[12] => Mux19.IN2
C[13] => Mux18.IN2
C[14] => Mux17.IN2
C[15] => Mux16.IN2
C[16] => Mux15.IN2
C[17] => Mux14.IN2
C[18] => Mux13.IN2
C[19] => Mux12.IN2
C[20] => Mux11.IN2
C[21] => Mux10.IN2
C[22] => Mux9.IN2
C[23] => Mux8.IN2
C[24] => Mux7.IN2
C[25] => Mux6.IN2
C[26] => Mux5.IN2
C[27] => Mux4.IN2
C[28] => Mux3.IN2
C[29] => Mux2.IN2
C[30] => Mux1.IN2
C[31] => Mux0.IN2
D[0] => Mux31.IN3
D[1] => Mux30.IN3
D[2] => Mux29.IN3
D[3] => Mux28.IN3
D[4] => Mux27.IN3
D[5] => Mux26.IN3
D[6] => Mux25.IN3
D[7] => Mux24.IN3
D[8] => Mux23.IN3
D[9] => Mux22.IN3
D[10] => Mux21.IN3
D[11] => Mux20.IN3
D[12] => Mux19.IN3
D[13] => Mux18.IN3
D[14] => Mux17.IN3
D[15] => Mux16.IN3
D[16] => Mux15.IN3
D[17] => Mux14.IN3
D[18] => Mux13.IN3
D[19] => Mux12.IN3
D[20] => Mux11.IN3
D[21] => Mux10.IN3
D[22] => Mux9.IN3
D[23] => Mux8.IN3
D[24] => Mux7.IN3
D[25] => Mux6.IN3
D[26] => Mux5.IN3
D[27] => Mux4.IN3
D[28] => Mux3.IN3
D[29] => Mux2.IN3
D[30] => Mux1.IN3
D[31] => Mux0.IN3
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[0] => Mux4.IN5
s[0] => Mux5.IN5
s[0] => Mux6.IN5
s[0] => Mux7.IN5
s[0] => Mux8.IN5
s[0] => Mux9.IN5
s[0] => Mux10.IN5
s[0] => Mux11.IN5
s[0] => Mux12.IN5
s[0] => Mux13.IN5
s[0] => Mux14.IN5
s[0] => Mux15.IN5
s[0] => Mux16.IN5
s[0] => Mux17.IN5
s[0] => Mux18.IN5
s[0] => Mux19.IN5
s[0] => Mux20.IN5
s[0] => Mux21.IN5
s[0] => Mux22.IN5
s[0] => Mux23.IN5
s[0] => Mux24.IN5
s[0] => Mux25.IN5
s[0] => Mux26.IN5
s[0] => Mux27.IN5
s[0] => Mux28.IN5
s[0] => Mux29.IN5
s[0] => Mux30.IN5
s[0] => Mux31.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4
s[1] => Mux4.IN4
s[1] => Mux5.IN4
s[1] => Mux6.IN4
s[1] => Mux7.IN4
s[1] => Mux8.IN4
s[1] => Mux9.IN4
s[1] => Mux10.IN4
s[1] => Mux11.IN4
s[1] => Mux12.IN4
s[1] => Mux13.IN4
s[1] => Mux14.IN4
s[1] => Mux15.IN4
s[1] => Mux16.IN4
s[1] => Mux17.IN4
s[1] => Mux18.IN4
s[1] => Mux19.IN4
s[1] => Mux20.IN4
s[1] => Mux21.IN4
s[1] => Mux22.IN4
s[1] => Mux23.IN4
s[1] => Mux24.IN4
s[1] => Mux25.IN4
s[1] => Mux26.IN4
s[1] => Mux27.IN4
s[1] => Mux28.IN4
s[1] => Mux29.IN4
s[1] => Mux30.IN4
s[1] => Mux31.IN4
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|alu_controller:alucontroller
ir[0] => Equal1.IN5
ir[0] => Equal2.IN5
ir[0] => Equal3.IN3
ir[0] => Equal4.IN5
ir[0] => Equal5.IN3
ir[0] => Equal6.IN5
ir[0] => Equal7.IN2
ir[0] => Equal8.IN4
ir[0] => Equal9.IN5
ir[0] => Equal10.IN5
ir[0] => Equal11.IN2
ir[0] => Equal12.IN5
ir[0] => Equal13.IN4
ir[0] => Equal14.IN3
ir[0] => Equal15.IN4
ir[1] => Equal1.IN3
ir[1] => Equal2.IN4
ir[1] => Equal3.IN2
ir[1] => Equal4.IN2
ir[1] => Equal5.IN2
ir[1] => Equal6.IN2
ir[1] => Equal7.IN5
ir[1] => Equal8.IN5
ir[1] => Equal9.IN4
ir[1] => Equal10.IN4
ir[1] => Equal11.IN5
ir[1] => Equal12.IN4
ir[1] => Equal13.IN3
ir[1] => Equal14.IN5
ir[1] => Equal15.IN3
ir[2] => Equal1.IN2
ir[2] => Equal2.IN2
ir[2] => Equal3.IN1
ir[2] => Equal4.IN1
ir[2] => Equal5.IN5
ir[2] => Equal6.IN4
ir[2] => Equal7.IN4
ir[2] => Equal8.IN3
ir[2] => Equal9.IN3
ir[2] => Equal10.IN3
ir[2] => Equal11.IN1
ir[2] => Equal12.IN1
ir[2] => Equal13.IN2
ir[2] => Equal14.IN2
ir[2] => Equal15.IN2
ir[3] => Equal1.IN1
ir[3] => Equal2.IN1
ir[3] => Equal3.IN5
ir[3] => Equal4.IN4
ir[3] => Equal5.IN1
ir[3] => Equal6.IN1
ir[3] => Equal7.IN1
ir[3] => Equal8.IN2
ir[3] => Equal9.IN2
ir[3] => Equal10.IN2
ir[3] => Equal11.IN4
ir[3] => Equal12.IN3
ir[3] => Equal13.IN1
ir[3] => Equal14.IN1
ir[3] => Equal15.IN5
ir[4] => Equal1.IN0
ir[4] => Equal2.IN0
ir[4] => Equal3.IN4
ir[4] => Equal4.IN3
ir[4] => Equal5.IN0
ir[4] => Equal6.IN0
ir[4] => Equal7.IN0
ir[4] => Equal8.IN1
ir[4] => Equal9.IN1
ir[4] => Equal10.IN1
ir[4] => Equal11.IN0
ir[4] => Equal12.IN0
ir[4] => Equal13.IN5
ir[4] => Equal14.IN4
ir[4] => Equal15.IN1
ir[5] => Equal1.IN4
ir[5] => Equal2.IN3
ir[5] => Equal3.IN0
ir[5] => Equal4.IN0
ir[5] => Equal5.IN4
ir[5] => Equal6.IN3
ir[5] => Equal7.IN3
ir[5] => Equal8.IN0
ir[5] => Equal9.IN0
ir[5] => Equal10.IN0
ir[5] => Equal11.IN3
ir[5] => Equal12.IN2
ir[5] => Equal13.IN0
ir[5] => Equal14.IN0
ir[5] => Equal15.IN0
aluop[0] => Equal0.IN5
aluop[0] => Equal16.IN5
aluop[0] => Equal17.IN4
aluop[0] => Equal18.IN3
aluop[0] => Equal19.IN5
aluop[0] => Equal20.IN2
aluop[0] => Equal21.IN3
aluop[0] => Equal22.IN5
aluop[0] => Equal23.IN5
aluop[0] => Equal24.IN5
aluop[0] => Equal25.IN4
aluop[0] => Equal26.IN5
aluop[0] => Equal27.IN3
aluop[0] => Equal28.IN5
aluop[0] => Equal29.IN5
aluop[0] => Equal31.IN4
aluop[0] => Equal32.IN5
aluop[1] => Equal0.IN4
aluop[1] => Equal16.IN3
aluop[1] => Equal17.IN3
aluop[1] => Equal18.IN2
aluop[1] => Equal19.IN2
aluop[1] => Equal20.IN5
aluop[1] => Equal21.IN5
aluop[1] => Equal22.IN4
aluop[1] => Equal23.IN4
aluop[1] => Equal24.IN4
aluop[1] => Equal25.IN3
aluop[1] => Equal26.IN3
aluop[1] => Equal27.IN5
aluop[1] => Equal28.IN4
aluop[1] => Equal29.IN4
aluop[1] => Equal31.IN5
aluop[1] => Equal32.IN4
aluop[2] => Equal0.IN3
aluop[2] => Equal16.IN2
aluop[2] => Equal17.IN2
aluop[2] => Equal18.IN5
aluop[2] => Equal19.IN4
aluop[2] => Equal20.IN4
aluop[2] => Equal21.IN2
aluop[2] => Equal22.IN2
aluop[2] => Equal23.IN2
aluop[2] => Equal24.IN1
aluop[2] => Equal25.IN5
aluop[2] => Equal26.IN4
aluop[2] => Equal27.IN4
aluop[2] => Equal28.IN3
aluop[2] => Equal29.IN3
aluop[2] => Equal31.IN3
aluop[2] => Equal32.IN3
aluop[3] => Equal0.IN2
aluop[3] => Equal16.IN4
aluop[3] => Equal17.IN1
aluop[3] => Equal18.IN4
aluop[3] => Equal19.IN3
aluop[3] => Equal20.IN3
aluop[3] => Equal21.IN4
aluop[3] => Equal22.IN3
aluop[3] => Equal23.IN1
aluop[3] => Equal24.IN3
aluop[3] => Equal25.IN2
aluop[3] => Equal26.IN2
aluop[3] => Equal27.IN2
aluop[3] => Equal28.IN2
aluop[3] => Equal29.IN2
aluop[3] => Equal31.IN2
aluop[3] => Equal32.IN2
aluop[4] => Equal0.IN1
aluop[4] => Equal16.IN1
aluop[4] => Equal17.IN5
aluop[4] => Equal18.IN1
aluop[4] => Equal19.IN1
aluop[4] => Equal20.IN1
aluop[4] => Equal21.IN1
aluop[4] => Equal22.IN1
aluop[4] => Equal23.IN0
aluop[4] => Equal24.IN0
aluop[4] => Equal25.IN1
aluop[4] => Equal26.IN1
aluop[4] => Equal27.IN1
aluop[4] => Equal28.IN1
aluop[4] => Equal29.IN1
aluop[4] => Equal31.IN1
aluop[4] => Equal32.IN1
aluop[5] => Equal0.IN0
aluop[5] => Equal16.IN0
aluop[5] => Equal17.IN0
aluop[5] => Equal18.IN0
aluop[5] => Equal19.IN0
aluop[5] => Equal20.IN0
aluop[5] => Equal21.IN0
aluop[5] => Equal22.IN0
aluop[5] => Equal23.IN3
aluop[5] => Equal24.IN2
aluop[5] => Equal25.IN0
aluop[5] => Equal26.IN0
aluop[5] => Equal27.IN0
aluop[5] => Equal28.IN0
aluop[5] => Equal29.IN0
aluop[5] => Equal31.IN0
aluop[5] => Equal32.IN0
twentydowntosixteen[0] => Equal30.IN4
twentydowntosixteen[1] => Equal30.IN3
twentydowntosixteen[2] => Equal30.IN2
twentydowntosixteen[3] => Equal30.IN1
twentydowntosixteen[4] => Equal30.IN0
hi_en <= hi_en.DB_MAX_OUTPUT_PORT_TYPE
lo_en <= lo_en.DB_MAX_OUTPUT_PORT_TYPE
alu_lo_hi[0] <= alu_lo_hi.DB_MAX_OUTPUT_PORT_TYPE
alu_lo_hi[1] <= alu_lo_hi.DB_MAX_OUTPUT_PORT_TYPE
op_select[0] <= op_select.DB_MAX_OUTPUT_PORT_TYPE
op_select[1] <= op_select.DB_MAX_OUTPUT_PORT_TYPE
op_select[2] <= op_select.DB_MAX_OUTPUT_PORT_TYPE
op_select[3] <= op_select.DB_MAX_OUTPUT_PORT_TYPE
op_select[4] <= op_select.DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|mux4to1:pcsourcemux
A[0] => Mux31.IN0
A[1] => Mux30.IN0
A[2] => Mux29.IN0
A[3] => Mux28.IN0
A[4] => Mux27.IN0
A[5] => Mux26.IN0
A[6] => Mux25.IN0
A[7] => Mux24.IN0
A[8] => Mux23.IN0
A[9] => Mux22.IN0
A[10] => Mux21.IN0
A[11] => Mux20.IN0
A[12] => Mux19.IN0
A[13] => Mux18.IN0
A[14] => Mux17.IN0
A[15] => Mux16.IN0
A[16] => Mux15.IN0
A[17] => Mux14.IN0
A[18] => Mux13.IN0
A[19] => Mux12.IN0
A[20] => Mux11.IN0
A[21] => Mux10.IN0
A[22] => Mux9.IN0
A[23] => Mux8.IN0
A[24] => Mux7.IN0
A[25] => Mux6.IN0
A[26] => Mux5.IN0
A[27] => Mux4.IN0
A[28] => Mux3.IN0
A[29] => Mux2.IN0
A[30] => Mux1.IN0
A[31] => Mux0.IN0
B[0] => Mux31.IN1
B[1] => Mux30.IN1
B[2] => Mux29.IN1
B[3] => Mux28.IN1
B[4] => Mux27.IN1
B[5] => Mux26.IN1
B[6] => Mux25.IN1
B[7] => Mux24.IN1
B[8] => Mux23.IN1
B[9] => Mux22.IN1
B[10] => Mux21.IN1
B[11] => Mux20.IN1
B[12] => Mux19.IN1
B[13] => Mux18.IN1
B[14] => Mux17.IN1
B[15] => Mux16.IN1
B[16] => Mux15.IN1
B[17] => Mux14.IN1
B[18] => Mux13.IN1
B[19] => Mux12.IN1
B[20] => Mux11.IN1
B[21] => Mux10.IN1
B[22] => Mux9.IN1
B[23] => Mux8.IN1
B[24] => Mux7.IN1
B[25] => Mux6.IN1
B[26] => Mux5.IN1
B[27] => Mux4.IN1
B[28] => Mux3.IN1
B[29] => Mux2.IN1
B[30] => Mux1.IN1
B[31] => Mux0.IN1
C[0] => Mux31.IN2
C[1] => Mux30.IN2
C[2] => Mux29.IN2
C[3] => Mux28.IN2
C[4] => Mux27.IN2
C[5] => Mux26.IN2
C[6] => Mux25.IN2
C[7] => Mux24.IN2
C[8] => Mux23.IN2
C[9] => Mux22.IN2
C[10] => Mux21.IN2
C[11] => Mux20.IN2
C[12] => Mux19.IN2
C[13] => Mux18.IN2
C[14] => Mux17.IN2
C[15] => Mux16.IN2
C[16] => Mux15.IN2
C[17] => Mux14.IN2
C[18] => Mux13.IN2
C[19] => Mux12.IN2
C[20] => Mux11.IN2
C[21] => Mux10.IN2
C[22] => Mux9.IN2
C[23] => Mux8.IN2
C[24] => Mux7.IN2
C[25] => Mux6.IN2
C[26] => Mux5.IN2
C[27] => Mux4.IN2
C[28] => Mux3.IN2
C[29] => Mux2.IN2
C[30] => Mux1.IN2
C[31] => Mux0.IN2
D[0] => Mux31.IN3
D[1] => Mux30.IN3
D[2] => Mux29.IN3
D[3] => Mux28.IN3
D[4] => Mux27.IN3
D[5] => Mux26.IN3
D[6] => Mux25.IN3
D[7] => Mux24.IN3
D[8] => Mux23.IN3
D[9] => Mux22.IN3
D[10] => Mux21.IN3
D[11] => Mux20.IN3
D[12] => Mux19.IN3
D[13] => Mux18.IN3
D[14] => Mux17.IN3
D[15] => Mux16.IN3
D[16] => Mux15.IN3
D[17] => Mux14.IN3
D[18] => Mux13.IN3
D[19] => Mux12.IN3
D[20] => Mux11.IN3
D[21] => Mux10.IN3
D[22] => Mux9.IN3
D[23] => Mux8.IN3
D[24] => Mux7.IN3
D[25] => Mux6.IN3
D[26] => Mux5.IN3
D[27] => Mux4.IN3
D[28] => Mux3.IN3
D[29] => Mux2.IN3
D[30] => Mux1.IN3
D[31] => Mux0.IN3
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[0] => Mux4.IN5
s[0] => Mux5.IN5
s[0] => Mux6.IN5
s[0] => Mux7.IN5
s[0] => Mux8.IN5
s[0] => Mux9.IN5
s[0] => Mux10.IN5
s[0] => Mux11.IN5
s[0] => Mux12.IN5
s[0] => Mux13.IN5
s[0] => Mux14.IN5
s[0] => Mux15.IN5
s[0] => Mux16.IN5
s[0] => Mux17.IN5
s[0] => Mux18.IN5
s[0] => Mux19.IN5
s[0] => Mux20.IN5
s[0] => Mux21.IN5
s[0] => Mux22.IN5
s[0] => Mux23.IN5
s[0] => Mux24.IN5
s[0] => Mux25.IN5
s[0] => Mux26.IN5
s[0] => Mux27.IN5
s[0] => Mux28.IN5
s[0] => Mux29.IN5
s[0] => Mux30.IN5
s[0] => Mux31.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4
s[1] => Mux4.IN4
s[1] => Mux5.IN4
s[1] => Mux6.IN4
s[1] => Mux7.IN4
s[1] => Mux8.IN4
s[1] => Mux9.IN4
s[1] => Mux10.IN4
s[1] => Mux11.IN4
s[1] => Mux12.IN4
s[1] => Mux13.IN4
s[1] => Mux14.IN4
s[1] => Mux15.IN4
s[1] => Mux16.IN4
s[1] => Mux17.IN4
s[1] => Mux18.IN4
s[1] => Mux19.IN4
s[1] => Mux20.IN4
s[1] => Mux21.IN4
s[1] => Mux22.IN4
s[1] => Mux23.IN4
s[1] => Mux24.IN4
s[1] => Mux25.IN4
s[1] => Mux26.IN4
s[1] => Mux27.IN4
s[1] => Mux28.IN4
s[1] => Mux29.IN4
s[1] => Mux30.IN4
s[1] => Mux31.IN4
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|signextend:signextender
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
enable => output[16].DATAIN
enable => output[31].DATAIN
enable => output[30].DATAIN
enable => output[29].DATAIN
enable => output[28].DATAIN
enable => output[27].DATAIN
enable => output[26].DATAIN
enable => output[25].DATAIN
enable => output[24].DATAIN
enable => output[23].DATAIN
enable => output[22].DATAIN
enable => output[21].DATAIN
enable => output[20].DATAIN
enable => output[19].DATAIN
enable => output[18].DATAIN
enable => output[17].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= enable.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= enable.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= enable.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= enable.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= enable.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= enable.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= enable.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= enable.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= enable.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= enable.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= enable.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= enable.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= enable.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= enable.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= enable.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= enable.DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|thirtytwobitregister:programcounter
input[0] => sigout[0].DATAIN
input[1] => sigout[1].DATAIN
input[2] => sigout[2].DATAIN
input[3] => sigout[3].DATAIN
input[4] => sigout[4].DATAIN
input[5] => sigout[5].DATAIN
input[6] => sigout[6].DATAIN
input[7] => sigout[7].DATAIN
input[8] => sigout[8].DATAIN
input[9] => sigout[9].DATAIN
input[10] => sigout[10].DATAIN
input[11] => sigout[11].DATAIN
input[12] => sigout[12].DATAIN
input[13] => sigout[13].DATAIN
input[14] => sigout[14].DATAIN
input[15] => sigout[15].DATAIN
input[16] => sigout[16].DATAIN
input[17] => sigout[17].DATAIN
input[18] => sigout[18].DATAIN
input[19] => sigout[19].DATAIN
input[20] => sigout[20].DATAIN
input[21] => sigout[21].DATAIN
input[22] => sigout[22].DATAIN
input[23] => sigout[23].DATAIN
input[24] => sigout[24].DATAIN
input[25] => sigout[25].DATAIN
input[26] => sigout[26].DATAIN
input[27] => sigout[27].DATAIN
input[28] => sigout[28].DATAIN
input[29] => sigout[29].DATAIN
input[30] => sigout[30].DATAIN
input[31] => sigout[31].DATAIN
clk => sigout[0].CLK
clk => sigout[1].CLK
clk => sigout[2].CLK
clk => sigout[3].CLK
clk => sigout[4].CLK
clk => sigout[5].CLK
clk => sigout[6].CLK
clk => sigout[7].CLK
clk => sigout[8].CLK
clk => sigout[9].CLK
clk => sigout[10].CLK
clk => sigout[11].CLK
clk => sigout[12].CLK
clk => sigout[13].CLK
clk => sigout[14].CLK
clk => sigout[15].CLK
clk => sigout[16].CLK
clk => sigout[17].CLK
clk => sigout[18].CLK
clk => sigout[19].CLK
clk => sigout[20].CLK
clk => sigout[21].CLK
clk => sigout[22].CLK
clk => sigout[23].CLK
clk => sigout[24].CLK
clk => sigout[25].CLK
clk => sigout[26].CLK
clk => sigout[27].CLK
clk => sigout[28].CLK
clk => sigout[29].CLK
clk => sigout[30].CLK
clk => sigout[31].CLK
enable => sigout[31].ENA
enable => sigout[30].ENA
enable => sigout[29].ENA
enable => sigout[28].ENA
enable => sigout[27].ENA
enable => sigout[26].ENA
enable => sigout[25].ENA
enable => sigout[24].ENA
enable => sigout[23].ENA
enable => sigout[22].ENA
enable => sigout[21].ENA
enable => sigout[20].ENA
enable => sigout[19].ENA
enable => sigout[18].ENA
enable => sigout[17].ENA
enable => sigout[16].ENA
enable => sigout[15].ENA
enable => sigout[14].ENA
enable => sigout[13].ENA
enable => sigout[12].ENA
enable => sigout[11].ENA
enable => sigout[10].ENA
enable => sigout[9].ENA
enable => sigout[8].ENA
enable => sigout[7].ENA
enable => sigout[6].ENA
enable => sigout[5].ENA
enable => sigout[4].ENA
enable => sigout[3].ENA
enable => sigout[2].ENA
enable => sigout[1].ENA
enable => sigout[0].ENA
reset => sigout[0].ACLR
reset => sigout[1].ACLR
reset => sigout[2].ACLR
reset => sigout[3].ACLR
reset => sigout[4].ACLR
reset => sigout[5].ACLR
reset => sigout[6].ACLR
reset => sigout[7].ACLR
reset => sigout[8].ACLR
reset => sigout[9].ACLR
reset => sigout[10].ACLR
reset => sigout[11].ACLR
reset => sigout[12].ACLR
reset => sigout[13].ACLR
reset => sigout[14].ACLR
reset => sigout[15].ACLR
reset => sigout[16].ACLR
reset => sigout[17].ACLR
reset => sigout[18].ACLR
reset => sigout[19].ACLR
reset => sigout[20].ACLR
reset => sigout[21].ACLR
reset => sigout[22].ACLR
reset => sigout[23].ACLR
reset => sigout[24].ACLR
reset => sigout[25].ACLR
reset => sigout[26].ACLR
reset => sigout[27].ACLR
reset => sigout[28].ACLR
reset => sigout[29].ACLR
reset => sigout[30].ACLR
reset => sigout[31].ACLR
output[0] <= sigout[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= sigout[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= sigout[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= sigout[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= sigout[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= sigout[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= sigout[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= sigout[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= sigout[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= sigout[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= sigout[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= sigout[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= sigout[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= sigout[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= sigout[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= sigout[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= sigout[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= sigout[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= sigout[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= sigout[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= sigout[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= sigout[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= sigout[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= sigout[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= sigout[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= sigout[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= sigout[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= sigout[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= sigout[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= sigout[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= sigout[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= sigout[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|datapath:datapathcircuit|mux2to1:programcountermux
A[0] => y.DATAB
A[1] => y.DATAB
A[2] => y.DATAB
A[3] => y.DATAB
A[4] => y.DATAB
A[5] => y.DATAB
A[6] => y.DATAB
A[7] => y.DATAB
A[8] => y.DATAB
A[9] => y.DATAB
A[10] => y.DATAB
A[11] => y.DATAB
A[12] => y.DATAB
A[13] => y.DATAB
A[14] => y.DATAB
A[15] => y.DATAB
A[16] => y.DATAB
A[17] => y.DATAB
A[18] => y.DATAB
A[19] => y.DATAB
A[20] => y.DATAB
A[21] => y.DATAB
A[22] => y.DATAB
A[23] => y.DATAB
A[24] => y.DATAB
A[25] => y.DATAB
A[26] => y.DATAB
A[27] => y.DATAB
A[28] => y.DATAB
A[29] => y.DATAB
A[30] => y.DATAB
A[31] => y.DATAB
B[0] => y.DATAA
B[1] => y.DATAA
B[2] => y.DATAA
B[3] => y.DATAA
B[4] => y.DATAA
B[5] => y.DATAA
B[6] => y.DATAA
B[7] => y.DATAA
B[8] => y.DATAA
B[9] => y.DATAA
B[10] => y.DATAA
B[11] => y.DATAA
B[12] => y.DATAA
B[13] => y.DATAA
B[14] => y.DATAA
B[15] => y.DATAA
B[16] => y.DATAA
B[17] => y.DATAA
B[18] => y.DATAA
B[19] => y.DATAA
B[20] => y.DATAA
B[21] => y.DATAA
B[22] => y.DATAA
B[23] => y.DATAA
B[24] => y.DATAA
B[25] => y.DATAA
B[26] => y.DATAA
B[27] => y.DATAA
B[28] => y.DATAA
B[29] => y.DATAA
B[30] => y.DATAA
B[31] => y.DATAA
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|MIPS4712|MIPS_controller:controllercircuit
instruction_type[0] => Selector21.IN4
instruction_type[0] => Equal0.IN3
instruction_type[0] => Equal1.IN5
instruction_type[0] => Equal3.IN0
instruction_type[0] => Equal4.IN5
instruction_type[0] => Equal6.IN5
instruction_type[0] => Equal7.IN2
instruction_type[1] => aluop.DATAB
instruction_type[1] => Equal0.IN2
instruction_type[1] => Equal1.IN0
instruction_type[1] => Equal3.IN5
instruction_type[1] => Equal4.IN4
instruction_type[1] => Equal6.IN4
instruction_type[1] => Equal7.IN1
instruction_type[2] => aluop.DATAB
instruction_type[2] => Equal0.IN5
instruction_type[2] => Equal1.IN4
instruction_type[2] => Equal2.IN0
instruction_type[2] => Equal3.IN4
instruction_type[2] => Equal4.IN3
instruction_type[2] => Equal6.IN3
instruction_type[2] => Equal7.IN5
instruction_type[3] => Selector20.IN4
instruction_type[3] => Equal0.IN1
instruction_type[3] => Equal1.IN3
instruction_type[3] => Equal2.IN3
instruction_type[3] => Equal3.IN3
instruction_type[3] => Equal4.IN2
instruction_type[3] => Equal5.IN0
instruction_type[3] => Equal6.IN2
instruction_type[3] => Equal7.IN4
instruction_type[4] => aluop.DATAB
instruction_type[4] => Equal0.IN4
instruction_type[4] => Equal1.IN2
instruction_type[4] => Equal2.IN2
instruction_type[4] => Equal3.IN2
instruction_type[4] => Equal4.IN1
instruction_type[4] => Equal5.IN2
instruction_type[4] => Equal6.IN0
instruction_type[4] => Equal7.IN3
instruction_type[5] => aluop.DATAB
instruction_type[5] => Equal0.IN0
instruction_type[5] => Equal1.IN1
instruction_type[5] => Equal2.IN1
instruction_type[5] => Equal3.IN1
instruction_type[5] => Equal4.IN0
instruction_type[5] => Equal5.IN1
instruction_type[5] => Equal6.IN1
instruction_type[5] => Equal7.IN0
ir[0] => Equal8.IN5
ir[0] => Equal9.IN5
ir[0] => Equal10.IN5
ir[1] => Equal8.IN4
ir[1] => Equal9.IN1
ir[1] => Equal10.IN4
ir[2] => Equal8.IN3
ir[2] => Equal9.IN4
ir[2] => Equal10.IN3
ir[3] => Equal8.IN0
ir[3] => Equal9.IN3
ir[3] => Equal10.IN2
ir[4] => Equal8.IN2
ir[4] => Equal9.IN0
ir[4] => Equal10.IN0
ir[5] => Equal8.IN1
ir[5] => Equal9.IN2
ir[5] => Equal10.IN1
pcwritecond <= pcwritecond.DB_MAX_OUTPUT_PORT_TYPE
lord <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
memread <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
memwrite <= memwrite.DB_MAX_OUTPUT_PORT_TYPE
memtoreg <= memtoreg.DB_MAX_OUTPUT_PORT_TYPE
irwrite <= irwrite.DB_MAX_OUTPUT_PORT_TYPE
pcwrite <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
jal <= jal.DB_MAX_OUTPUT_PORT_TYPE
issigned <= <GND>
pcsource[0] <= pcsource[0].DB_MAX_OUTPUT_PORT_TYPE
pcsource[1] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
aluop[0] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
aluop[1] <= aluop.DB_MAX_OUTPUT_PORT_TYPE
aluop[2] <= aluop.DB_MAX_OUTPUT_PORT_TYPE
aluop[3] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
aluop[4] <= aluop.DB_MAX_OUTPUT_PORT_TYPE
aluop[5] <= aluop.DB_MAX_OUTPUT_PORT_TYPE
alusrcb[0] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
alusrcb[1] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
alusrca <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
regwrite <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
regdst <= regdst.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_en <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
clk => state~23.DATAIN
reset => state~25.DATAIN


