Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Sep  9 21:16:15 2024
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.060   -24500.508                   9992                32858        0.021        0.000                      0                32858        4.020        0.000                       0                 12895  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -4.060   -24500.508                   9992                32858        0.021        0.000                      0                32858        4.020        0.000                       0                 12895  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         9992  Failing Endpoints,  Worst Slack       -4.060ns,  Total Violation   -24500.509ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.060ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][61]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.597ns  (logic 7.025ns (51.667%)  route 6.572ns (48.333%))
  Logic Levels:           27  (CARRY4=17 LUT4=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       1.944     3.238    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y43         RAMB18E1                                     r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[13])
                                                      2.454     5.692 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[13]
                         net (fo=4, routed)           1.081     6.773    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/gmem_RDATA[29]
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_596[13]_i_5/O
                         net (fo=8, routed)           0.782     7.679    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_596[13]_i_5_n_0
    SLICE_X64Y104        LUT6 (Prop_lut6_I0_O)        0.124     7.803 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[5]_i_3/O
                         net (fo=3, routed)           0.439     8.242    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[5]_i_3_n_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I3_O)        0.124     8.366 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[5]_i_2/O
                         net (fo=57, routed)          0.715     9.081    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[5]_i_2_n_0
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124     9.205 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[5]_i_21/O
                         net (fo=1, routed)           0.000     9.205    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[5]_i_21_n_0
    SLICE_X66Y110        MUXF7 (Prop_muxf7_I0_O)      0.241     9.446 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[5]_i_12/O
                         net (fo=1, routed)           0.000     9.446    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[5]_i_12_n_0
    SLICE_X66Y110        MUXF8 (Prop_muxf8_I0_O)      0.098     9.544 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[5]_i_4/O
                         net (fo=1, routed)           0.801    10.346    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[5]_i_4_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I3_O)        0.319    10.665 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[5]_i_1/O
                         net (fo=4, routed)           0.602    11.266    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20058_pp0_iter1_reg_reg[4]_1[3]
    SLICE_X62Y101        LUT4 (Prop_lut4_I0_O)        0.124    11.390 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[7]_i_5/O
                         net (fo=1, routed)           0.000    11.390    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[7]_i_5_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.923 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.923    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[7]_i_2_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.142 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.777    12.919    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[11]_i_2_n_7
    SLICE_X64Y94         LUT6 (Prop_lut6_I1_O)        0.295    13.214 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[8]_i_1/O
                         net (fo=6, routed)           0.726    13.941    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/pc_1_fu_672_reg[6]
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124    14.065 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg[2][3]_srl3_i_2/O
                         net (fo=1, routed)           0.000    14.065    design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/dout_reg[6][3]
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.466 r  design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][3]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.466    design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][3]_srl3_i_1_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.580 r  design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][7]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.580    design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][7]_srl3_i_1_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.694 r  design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][11]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.694    design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][11]_srl3_i_1_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.808 r  design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][15]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.808    design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][15]_srl3_i_1_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.922 r  design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][19]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.922    design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][19]_srl3_i_1_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.036 r  design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][23]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.036    design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][23]_srl3_i_1_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.150 r  design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][27]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.150    design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][27]_srl3_i_1_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.264 r  design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][31]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.264    design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][31]_srl3_i_1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.378 r  design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][35]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.378    design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][35]_srl3_i_1_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.492 r  design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][39]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.492    design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][39]_srl3_i_1_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.606 r  design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][43]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.606    design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][43]_srl3_i_1_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.720 r  design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][47]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.720    design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][47]_srl3_i_1_n_0
    SLICE_X59Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.834 r  design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][51]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.834    design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][51]_srl3_i_1_n_0
    SLICE_X59Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.948 r  design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][55]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.948    design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][55]_srl3_i_1_n_0
    SLICE_X59Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.187 r  design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/mem_reg[2][59]_srl3_i_1/O[2]
                         net (fo=1, routed)           0.648    16.835    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/in[61]
    SLICE_X58Y105        SRL16E                                       r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][61]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       1.711    12.890    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X58Y105        SRL16E                                       r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][61]_srl3/CLK
                         clock pessimism              0.247    13.137    
                         clock uncertainty           -0.154    12.983    
    SLICE_X58Y105        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.208    12.775    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][61]_srl3
  -------------------------------------------------------------------
                         required time                         12.775    
                         arrival time                         -16.835    
  -------------------------------------------------------------------
                         slack                                 -4.060    

Slack (VIOLATED) :        -3.989ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_1/inst/is_reg_computed_73_reg_9412_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.476ns  (logic 5.509ns (40.879%)  route 7.967ns (59.121%))
  Logic Levels:           17  (CARRY4=4 LUT4=1 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       1.944     3.238    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y43         RAMB18E1                                     r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[13])
                                                      2.454     5.692 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[13]
                         net (fo=4, routed)           1.081     6.773    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/gmem_RDATA[29]
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_596[13]_i_5/O
                         net (fo=8, routed)           0.782     7.679    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_596[13]_i_5_n_0
    SLICE_X64Y104        LUT6 (Prop_lut6_I0_O)        0.124     7.803 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[5]_i_3/O
                         net (fo=3, routed)           0.439     8.242    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[5]_i_3_n_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I3_O)        0.124     8.366 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[5]_i_2/O
                         net (fo=57, routed)          0.715     9.081    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[5]_i_2_n_0
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124     9.205 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[5]_i_21/O
                         net (fo=1, routed)           0.000     9.205    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[5]_i_21_n_0
    SLICE_X66Y110        MUXF7 (Prop_muxf7_I0_O)      0.241     9.446 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[5]_i_12/O
                         net (fo=1, routed)           0.000     9.446    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[5]_i_12_n_0
    SLICE_X66Y110        MUXF8 (Prop_muxf8_I0_O)      0.098     9.544 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[5]_i_4/O
                         net (fo=1, routed)           0.801    10.346    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[5]_i_4_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I3_O)        0.319    10.665 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[5]_i_1/O
                         net (fo=4, routed)           0.602    11.266    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20058_pp0_iter1_reg_reg[4]_1[3]
    SLICE_X62Y101        LUT4 (Prop_lut4_I0_O)        0.124    11.390 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[7]_i_5/O
                         net (fo=1, routed)           0.000    11.390    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[7]_i_5_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.923 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.923    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[7]_i_2_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.040 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.040    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[11]_i_2_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.157 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.157    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[15]_i_2_n_0
    SLICE_X62Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.376 f  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[19]_i_2/O[0]
                         net (fo=3, routed)           0.468    12.844    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/result_25_reg_20271_reg[19]_i_2_n_7_alias
    SLICE_X63Y100        LUT6 (Prop_lut6_I5_O)        0.295    13.139 f  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/ip_data_ram_EN_A_INST_0_i_2_comp/O
                         net (fo=91, routed)          0.996    14.135    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/full_n_reg_1
    SLICE_X62Y87         LUT5 (Prop_lut5_I0_O)        0.124    14.259 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/is_reg_computed_64_reg_11230[0]_i_5/O
                         net (fo=75, routed)          0.371    14.629    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/is_reg_computed_64_reg_11230[0]_i_5_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I0_O)        0.124    14.753 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/is_reg_computed_72_reg_9614[0]_i_9/O
                         net (fo=3, routed)           1.108    15.862    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/is_reg_computed_72_reg_9614[0]_i_9_n_0
    SLICE_X82Y87         LUT6 (Prop_lut6_I5_O)        0.124    15.986 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/is_reg_computed_72_reg_9614[0]_i_4/O
                         net (fo=4, routed)           0.605    16.591    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/is_reg_computed_72_reg_9614[0]_i_4_n_0
    SLICE_X84Y86         LUT6 (Prop_lut6_I3_O)        0.124    16.715 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/is_reg_computed_73_reg_9412[0]_i_1/O
                         net (fo=1, routed)           0.000    16.715    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U_n_101
    SLICE_X84Y86         FDRE                                         r  design_1_i/multicycle_pipeline_1/inst/is_reg_computed_73_reg_9412_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       1.541    12.720    design_1_i/multicycle_pipeline_1/inst/ap_clk
    SLICE_X84Y86         FDRE                                         r  design_1_i/multicycle_pipeline_1/inst/is_reg_computed_73_reg_9412_reg[0]/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X84Y86         FDRE (Setup_fdre_C_D)        0.031    12.726    design_1_i/multicycle_pipeline_1/inst/is_reg_computed_73_reg_9412_reg[0]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                         -16.715    
  -------------------------------------------------------------------
                         slack                                 -3.989    

Slack (VIOLATED) :        -3.983ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][61]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.324ns  (logic 7.296ns (54.760%)  route 6.028ns (45.240%))
  Logic Levels:           27  (CARRY4=17 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       1.762     3.056    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y12         RAMB18E1                                     r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     5.510 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[9]
                         net (fo=4, routed)           1.199     6.709    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/gmem_RDATA[25]
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.124     6.833 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_596[9]_i_5/O
                         net (fo=6, routed)           0.473     7.306    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_596[9]_i_5_n_0
    SLICE_X57Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.430 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_4/O
                         net (fo=2, routed)           0.834     8.264    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_4_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_2/O
                         net (fo=64, routed)          0.558     8.945    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_2_n_0
    SLICE_X66Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.069 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[1]_i_26/O
                         net (fo=1, routed)           0.000     9.069    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[1]_i_26_n_0
    SLICE_X66Y31         MUXF7 (Prop_muxf7_I0_O)      0.241     9.310 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     9.310    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_12_n_0
    SLICE_X66Y31         MUXF8 (Prop_muxf8_I0_O)      0.098     9.408 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_5/O
                         net (fo=2, routed)           0.646    10.054    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_5_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.319    10.373 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[1]_i_1_comp_2/O
                         net (fo=1, routed)           0.506    10.879    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20058_pp0_iter1_reg_reg[4]_0_repN
    SLICE_X55Y36         LUT5 (Prop_lut5_I2_O)        0.124    11.003 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[3]_i_5_comp_1/O
                         net (fo=1, routed)           0.000    11.003    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[3]_i_5_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.553 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.553    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[3]_i_2_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.667    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[7]_i_2_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.781    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[11]_i_2_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.115 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.647    12.762    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[15]_i_2_n_6
    SLICE_X51Y38         LUT6 (Prop_lut6_I1_O)        0.303    13.065 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[13]_i_1/O
                         net (fo=6, routed)           0.641    13.706    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/d_i_type_1_fu_652_reg[1]_1
    SLICE_X51Y42         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg[2][11]_srl3_i_5/O
                         net (fo=1, routed)           0.000    13.830    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/dout_reg[14][0]
    SLICE_X51Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.362 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][11]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.362    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][11]_srl3_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][15]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.476    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][15]_srl3_i_1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.590 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][19]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.590    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][19]_srl3_i_1_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.704 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][23]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.704    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][23]_srl3_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.818 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][27]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.818    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][27]_srl3_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][31]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.932    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][31]_srl3_i_1_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][35]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.046    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][35]_srl3_i_1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][39]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.160    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][39]_srl3_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.274 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][43]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.274    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][43]_srl3_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.388 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][47]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.388    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][47]_srl3_i_1_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.502 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][51]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.502    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][51]_srl3_i_1_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.616 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][55]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.616    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][55]_srl3_i_1_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.855 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][59]_srl3_i_1/O[2]
                         net (fo=1, routed)           0.525    16.380    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/in[61]
    SLICE_X50Y53         SRL16E                                       r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][61]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       1.466    12.645    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X50Y53         SRL16E                                       r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][61]_srl3/CLK
                         clock pessimism              0.115    12.760    
                         clock uncertainty           -0.154    12.606    
    SLICE_X50Y53         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.208    12.398    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][61]_srl3
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                         -16.380    
  -------------------------------------------------------------------
                         slack                                 -3.983    

Slack (VIOLATED) :        -3.968ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.144ns  (logic 5.393ns (41.029%)  route 7.751ns (58.971%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       1.762     3.056    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y12         RAMB18E1                                     r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     5.510 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[9]
                         net (fo=4, routed)           1.199     6.709    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/gmem_RDATA[25]
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.124     6.833 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_596[9]_i_5/O
                         net (fo=6, routed)           0.473     7.306    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_596[9]_i_5_n_0
    SLICE_X57Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.430 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_4/O
                         net (fo=2, routed)           0.834     8.264    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_4_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_2/O
                         net (fo=64, routed)          0.558     8.945    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_2_n_0
    SLICE_X66Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.069 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[1]_i_26/O
                         net (fo=1, routed)           0.000     9.069    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[1]_i_26_n_0
    SLICE_X66Y31         MUXF7 (Prop_muxf7_I0_O)      0.241     9.310 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     9.310    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_12_n_0
    SLICE_X66Y31         MUXF8 (Prop_muxf8_I0_O)      0.098     9.408 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_5/O
                         net (fo=2, routed)           0.646    10.054    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_5_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.319    10.373 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[1]_i_1_comp_2/O
                         net (fo=1, routed)           0.506    10.879    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20058_pp0_iter1_reg_reg[4]_0_repN
    SLICE_X55Y36         LUT5 (Prop_lut5_I2_O)        0.124    11.003 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[3]_i_5_comp_1/O
                         net (fo=1, routed)           0.000    11.003    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[3]_i_5_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.553 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.553    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[3]_i_2_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.667    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[7]_i_2_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.781    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[11]_i_2_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.895 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.895    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[15]_i_2_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.117 f  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[19]_i_2/O[0]
                         net (fo=3, routed)           0.621    12.738    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/result_25_reg_20271_reg[19]_i_2_n_7_alias
    SLICE_X53Y34         LUT6 (Prop_lut6_I4_O)        0.299    13.037 f  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/ip_data_ram_EN_A_INST_0_i_2_comp/O
                         net (fo=81, routed)          0.502    13.538    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/full_n_reg_1
    SLICE_X50Y34         LUT3 (Prop_lut3_I2_O)        0.124    13.662 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/ip_data_ram_WEN_A[3]_INST_0_i_1/O
                         net (fo=72, routed)          0.766    14.429    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/ap_CS_fsm_reg[0]_rep_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124    14.553 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/ip_data_ram_WEN_A[1]_INST_0/O
                         net (fo=4, routed)           1.648    16.201    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       1.611    12.790    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.129    12.919    
                         clock uncertainty           -0.154    12.765    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.233    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                         -16.201    
  -------------------------------------------------------------------
                         slack                                 -3.968    

Slack (VIOLATED) :        -3.962ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][52]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.359ns  (logic 7.163ns (53.618%)  route 6.196ns (46.382%))
  Logic Levels:           25  (CARRY4=15 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       1.762     3.056    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y12         RAMB18E1                                     r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     5.510 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[9]
                         net (fo=4, routed)           1.199     6.709    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/gmem_RDATA[25]
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.124     6.833 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_596[9]_i_5/O
                         net (fo=6, routed)           0.473     7.306    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_596[9]_i_5_n_0
    SLICE_X57Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.430 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_4/O
                         net (fo=2, routed)           0.834     8.264    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_4_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_2/O
                         net (fo=64, routed)          0.558     8.945    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_2_n_0
    SLICE_X66Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.069 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[1]_i_26/O
                         net (fo=1, routed)           0.000     9.069    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[1]_i_26_n_0
    SLICE_X66Y31         MUXF7 (Prop_muxf7_I0_O)      0.241     9.310 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     9.310    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_12_n_0
    SLICE_X66Y31         MUXF8 (Prop_muxf8_I0_O)      0.098     9.408 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_5/O
                         net (fo=2, routed)           0.646    10.054    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_5_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.319    10.373 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[1]_i_1_comp_2/O
                         net (fo=1, routed)           0.506    10.879    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20058_pp0_iter1_reg_reg[4]_0_repN
    SLICE_X55Y36         LUT5 (Prop_lut5_I2_O)        0.124    11.003 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[3]_i_5_comp_1/O
                         net (fo=1, routed)           0.000    11.003    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[3]_i_5_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.553 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.553    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[3]_i_2_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.667    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[7]_i_2_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.781    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[11]_i_2_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.115 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.647    12.762    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[15]_i_2_n_6
    SLICE_X51Y38         LUT6 (Prop_lut6_I1_O)        0.303    13.065 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[13]_i_1/O
                         net (fo=6, routed)           0.641    13.706    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/d_i_type_1_fu_652_reg[1]_1
    SLICE_X51Y42         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg[2][11]_srl3_i_5/O
                         net (fo=1, routed)           0.000    13.830    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/dout_reg[14][0]
    SLICE_X51Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.362 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][11]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.362    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][11]_srl3_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][15]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.476    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][15]_srl3_i_1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.590 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][19]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.590    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][19]_srl3_i_1_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.704 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][23]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.704    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][23]_srl3_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.818 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][27]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.818    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][27]_srl3_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][31]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.932    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][31]_srl3_i_1_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][35]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.046    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][35]_srl3_i_1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][39]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.160    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][39]_srl3_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.274 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][43]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.274    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][43]_srl3_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.388 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][47]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.388    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][47]_srl3_i_1_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.722 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][51]_srl3_i_1/O[1]
                         net (fo=1, routed)           0.693    16.416    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/in[52]
    SLICE_X54Y52         SRL16E                                       r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][52]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       1.537    12.716    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X54Y52         SRL16E                                       r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][52]_srl3/CLK
                         clock pessimism              0.115    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X54Y52         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.223    12.454    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][52]_srl3
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                         -16.416    
  -------------------------------------------------------------------
                         slack                                 -3.962    

Slack (VIOLATED) :        -3.939ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][59]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.274ns  (logic 7.279ns (54.837%)  route 5.995ns (45.163%))
  Logic Levels:           27  (CARRY4=17 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       1.762     3.056    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y12         RAMB18E1                                     r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     5.510 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[9]
                         net (fo=4, routed)           1.199     6.709    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/gmem_RDATA[25]
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.124     6.833 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_596[9]_i_5/O
                         net (fo=6, routed)           0.473     7.306    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_596[9]_i_5_n_0
    SLICE_X57Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.430 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_4/O
                         net (fo=2, routed)           0.834     8.264    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_4_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_2/O
                         net (fo=64, routed)          0.558     8.945    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_2_n_0
    SLICE_X66Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.069 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[1]_i_26/O
                         net (fo=1, routed)           0.000     9.069    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[1]_i_26_n_0
    SLICE_X66Y31         MUXF7 (Prop_muxf7_I0_O)      0.241     9.310 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     9.310    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_12_n_0
    SLICE_X66Y31         MUXF8 (Prop_muxf8_I0_O)      0.098     9.408 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_5/O
                         net (fo=2, routed)           0.646    10.054    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_5_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.319    10.373 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[1]_i_1_comp_2/O
                         net (fo=1, routed)           0.506    10.879    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20058_pp0_iter1_reg_reg[4]_0_repN
    SLICE_X55Y36         LUT5 (Prop_lut5_I2_O)        0.124    11.003 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[3]_i_5_comp_1/O
                         net (fo=1, routed)           0.000    11.003    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[3]_i_5_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.553 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.553    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[3]_i_2_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.667    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[7]_i_2_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.781    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[11]_i_2_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.115 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.647    12.762    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[15]_i_2_n_6
    SLICE_X51Y38         LUT6 (Prop_lut6_I1_O)        0.303    13.065 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[13]_i_1/O
                         net (fo=6, routed)           0.641    13.706    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/d_i_type_1_fu_652_reg[1]_1
    SLICE_X51Y42         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg[2][11]_srl3_i_5/O
                         net (fo=1, routed)           0.000    13.830    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/dout_reg[14][0]
    SLICE_X51Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.362 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][11]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.362    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][11]_srl3_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][15]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.476    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][15]_srl3_i_1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.590 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][19]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.590    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][19]_srl3_i_1_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.704 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][23]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.704    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][23]_srl3_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.818 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][27]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.818    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][27]_srl3_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][31]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.932    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][31]_srl3_i_1_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][35]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.046    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][35]_srl3_i_1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][39]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.160    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][39]_srl3_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.274 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][43]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.274    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][43]_srl3_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.388 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][47]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.388    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][47]_srl3_i_1_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.502 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][51]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.502    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][51]_srl3_i_1_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.616 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][55]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.616    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][55]_srl3_i_1_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.838 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][59]_srl3_i_1/O[0]
                         net (fo=1, routed)           0.492    16.330    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/in[59]
    SLICE_X50Y53         SRL16E                                       r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][59]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       1.466    12.645    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X50Y53         SRL16E                                       r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][59]_srl3/CLK
                         clock pessimism              0.115    12.760    
                         clock uncertainty           -0.154    12.606    
    SLICE_X50Y53         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.214    12.392    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][59]_srl3
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -16.330    
  -------------------------------------------------------------------
                         slack                                 -3.939    

Slack (VIOLATED) :        -3.933ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][58]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.282ns  (logic 7.256ns (54.632%)  route 6.026ns (45.368%))
  Logic Levels:           26  (CARRY4=16 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       1.762     3.056    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y12         RAMB18E1                                     r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     5.510 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[9]
                         net (fo=4, routed)           1.199     6.709    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/gmem_RDATA[25]
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.124     6.833 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_596[9]_i_5/O
                         net (fo=6, routed)           0.473     7.306    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_596[9]_i_5_n_0
    SLICE_X57Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.430 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_4/O
                         net (fo=2, routed)           0.834     8.264    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_4_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_2/O
                         net (fo=64, routed)          0.558     8.945    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_2_n_0
    SLICE_X66Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.069 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[1]_i_26/O
                         net (fo=1, routed)           0.000     9.069    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[1]_i_26_n_0
    SLICE_X66Y31         MUXF7 (Prop_muxf7_I0_O)      0.241     9.310 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     9.310    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_12_n_0
    SLICE_X66Y31         MUXF8 (Prop_muxf8_I0_O)      0.098     9.408 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_5/O
                         net (fo=2, routed)           0.646    10.054    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_5_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.319    10.373 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[1]_i_1_comp_2/O
                         net (fo=1, routed)           0.506    10.879    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20058_pp0_iter1_reg_reg[4]_0_repN
    SLICE_X55Y36         LUT5 (Prop_lut5_I2_O)        0.124    11.003 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[3]_i_5_comp_1/O
                         net (fo=1, routed)           0.000    11.003    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[3]_i_5_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.553 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.553    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[3]_i_2_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.667    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[7]_i_2_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.781    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[11]_i_2_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.115 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.647    12.762    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[15]_i_2_n_6
    SLICE_X51Y38         LUT6 (Prop_lut6_I1_O)        0.303    13.065 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[13]_i_1/O
                         net (fo=6, routed)           0.641    13.706    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/d_i_type_1_fu_652_reg[1]_1
    SLICE_X51Y42         LUT6 (Prop_lut6_I0_O)        0.124    13.830 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg[2][11]_srl3_i_5/O
                         net (fo=1, routed)           0.000    13.830    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/dout_reg[14][0]
    SLICE_X51Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.362 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][11]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.362    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][11]_srl3_i_1_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][15]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.476    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][15]_srl3_i_1_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.590 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][19]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.590    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][19]_srl3_i_1_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.704 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][23]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.704    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][23]_srl3_i_1_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.818 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][27]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.818    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][27]_srl3_i_1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][31]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.932    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][31]_srl3_i_1_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][35]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.046    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][35]_srl3_i_1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][39]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.160    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][39]_srl3_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.274 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][43]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.274    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][43]_srl3_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.388 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][47]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.388    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][47]_srl3_i_1_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.502 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][51]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.502    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][51]_srl3_i_1_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.815 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/mem_reg[2][55]_srl3_i_1/O[3]
                         net (fo=1, routed)           0.523    16.338    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/in[58]
    SLICE_X50Y53         SRL16E                                       r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][58]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       1.466    12.645    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X50Y53         SRL16E                                       r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][58]_srl3/CLK
                         clock pessimism              0.115    12.760    
                         clock uncertainty           -0.154    12.606    
    SLICE_X50Y53         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.200    12.406    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][58]_srl3
  -------------------------------------------------------------------
                         required time                         12.406    
                         arrival time                         -16.338    
  -------------------------------------------------------------------
                         slack                                 -3.933    

Slack (VIOLATED) :        -3.930ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.973ns  (logic 5.137ns (39.597%)  route 7.836ns (60.403%))
  Logic Levels:           14  (CARRY4=4 LUT4=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       1.944     3.238    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y43         RAMB18E1                                     r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[13])
                                                      2.454     5.692 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[13]
                         net (fo=4, routed)           1.081     6.773    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/gmem_RDATA[29]
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_596[13]_i_5/O
                         net (fo=8, routed)           0.782     7.679    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_596[13]_i_5_n_0
    SLICE_X64Y104        LUT6 (Prop_lut6_I0_O)        0.124     7.803 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[5]_i_3/O
                         net (fo=3, routed)           0.439     8.242    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[5]_i_3_n_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I3_O)        0.124     8.366 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[5]_i_2/O
                         net (fo=57, routed)          0.715     9.081    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[5]_i_2_n_0
    SLICE_X66Y110        LUT6 (Prop_lut6_I5_O)        0.124     9.205 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[5]_i_21/O
                         net (fo=1, routed)           0.000     9.205    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[5]_i_21_n_0
    SLICE_X66Y110        MUXF7 (Prop_muxf7_I0_O)      0.241     9.446 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[5]_i_12/O
                         net (fo=1, routed)           0.000     9.446    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[5]_i_12_n_0
    SLICE_X66Y110        MUXF8 (Prop_muxf8_I0_O)      0.098     9.544 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[5]_i_4/O
                         net (fo=1, routed)           0.801    10.346    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[5]_i_4_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I3_O)        0.319    10.665 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[5]_i_1/O
                         net (fo=4, routed)           0.602    11.266    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20058_pp0_iter1_reg_reg[4]_1[3]
    SLICE_X62Y101        LUT4 (Prop_lut4_I0_O)        0.124    11.390 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[7]_i_5/O
                         net (fo=1, routed)           0.000    11.390    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[7]_i_5_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.923 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.923    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[7]_i_2_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.040 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.040    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[11]_i_2_n_0
    SLICE_X62Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.157 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.157    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[15]_i_2_n_0
    SLICE_X62Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.376 f  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[19]_i_2/O[0]
                         net (fo=3, routed)           0.468    12.844    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/result_25_reg_20271_reg[19]_i_2_n_7_alias
    SLICE_X63Y100        LUT6 (Prop_lut6_I5_O)        0.295    13.139 f  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/ip_data_ram_EN_A_INST_0_i_2_comp/O
                         net (fo=91, routed)          1.544    14.683    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/full_n_reg_1_alias
    SLICE_X88Y91         LUT6 (Prop_lut6_I5_O)        0.124    14.807 r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp/O
                         net (fo=16, routed)          1.405    16.212    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       1.571    12.750    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.129    12.879    
                         clock uncertainty           -0.154    12.725    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.282    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                         -16.212    
  -------------------------------------------------------------------
                         slack                                 -3.930    

Slack (VIOLATED) :        -3.927ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/f_from_f_next_pc_fu_840_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.544ns  (logic 5.393ns (39.817%)  route 8.151ns (60.183%))
  Logic Levels:           16  (CARRY4=5 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       1.762     3.056    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y12         RAMB18E1                                     r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     5.510 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[9]
                         net (fo=4, routed)           1.199     6.709    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/gmem_RDATA[25]
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.124     6.833 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_596[9]_i_5/O
                         net (fo=6, routed)           0.473     7.306    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_596[9]_i_5_n_0
    SLICE_X57Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.430 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_4/O
                         net (fo=2, routed)           0.834     8.264    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_4_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_2/O
                         net (fo=64, routed)          0.558     8.945    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_2_n_0
    SLICE_X66Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.069 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[1]_i_26/O
                         net (fo=1, routed)           0.000     9.069    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[1]_i_26_n_0
    SLICE_X66Y31         MUXF7 (Prop_muxf7_I0_O)      0.241     9.310 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     9.310    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_12_n_0
    SLICE_X66Y31         MUXF8 (Prop_muxf8_I0_O)      0.098     9.408 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_5/O
                         net (fo=2, routed)           0.646    10.054    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_5_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.319    10.373 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[1]_i_1_comp_2/O
                         net (fo=1, routed)           0.506    10.879    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20058_pp0_iter1_reg_reg[4]_0_repN
    SLICE_X55Y36         LUT5 (Prop_lut5_I2_O)        0.124    11.003 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[3]_i_5_comp_1/O
                         net (fo=1, routed)           0.000    11.003    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[3]_i_5_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.553 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.553    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[3]_i_2_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.667    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[7]_i_2_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.781    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[11]_i_2_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.895 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.895    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[15]_i_2_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.117 f  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[19]_i_2/O[0]
                         net (fo=3, routed)           0.621    12.738    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/result_25_reg_20271_reg[19]_i_2_n_7_alias
    SLICE_X53Y34         LUT6 (Prop_lut6_I4_O)        0.299    13.037 f  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/ip_data_ram_EN_A_INST_0_i_2_comp/O
                         net (fo=81, routed)          1.268    14.305    design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/nbc_fu_424_reg[0]
    SLICE_X78Y35         LUT5 (Prop_lut5_I0_O)        0.124    14.429 r  design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/reg_file_2_fu_468[31]_i_1/O
                         net (fo=1076, routed)        1.366    15.794    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/f_from_d_is_valid_fu_828
    SLICE_X57Y41         LUT4 (Prop_lut4_I3_O)        0.124    15.918 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/f_from_f_next_pc_fu_840[13]_i_1/O
                         net (fo=14, routed)          0.683    16.601    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U_n_229
    SLICE_X54Y44         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/f_from_f_next_pc_fu_840_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       1.553    12.733    design_1_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X54Y44         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/f_from_f_next_pc_fu_840_reg[10]/C
                         clock pessimism              0.265    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X54Y44         FDRE (Setup_fdre_C_CE)      -0.169    12.674    design_1_i/multicycle_pipeline_0/inst/f_from_f_next_pc_fu_840_reg[10]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                         -16.601    
  -------------------------------------------------------------------
                         slack                                 -3.927    

Slack (VIOLATED) :        -3.927ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/f_from_f_next_pc_fu_840_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.544ns  (logic 5.393ns (39.817%)  route 8.151ns (60.183%))
  Logic Levels:           16  (CARRY4=5 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       1.762     3.056    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y12         RAMB18E1                                     r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     5.510 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOBDO[9]
                         net (fo=4, routed)           1.199     6.709    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/gmem_RDATA[25]
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.124     6.833 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_596[9]_i_5/O
                         net (fo=6, routed)           0.473     7.306    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_596[9]_i_5_n_0
    SLICE_X57Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.430 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_4/O
                         net (fo=2, routed)           0.834     8.264    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_4_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_2/O
                         net (fo=64, routed)          0.558     8.945    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_468[1]_i_2_n_0
    SLICE_X66Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.069 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[1]_i_26/O
                         net (fo=1, routed)           0.000     9.069    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[1]_i_26_n_0
    SLICE_X66Y31         MUXF7 (Prop_muxf7_I0_O)      0.241     9.310 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     9.310    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_12_n_0
    SLICE_X66Y31         MUXF8 (Prop_muxf8_I0_O)      0.098     9.408 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_5/O
                         net (fo=2, routed)           0.646    10.054    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608_reg[1]_i_5_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.319    10.373 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_608[1]_i_1_comp_2/O
                         net (fo=1, routed)           0.506    10.879    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20058_pp0_iter1_reg_reg[4]_0_repN
    SLICE_X55Y36         LUT5 (Prop_lut5_I2_O)        0.124    11.003 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[3]_i_5_comp_1/O
                         net (fo=1, routed)           0.000    11.003    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271[3]_i_5_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.553 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.553    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[3]_i_2_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.667    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[7]_i_2_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.781    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[11]_i_2_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.895 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.895    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[15]_i_2_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.117 f  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20271_reg[19]_i_2/O[0]
                         net (fo=3, routed)           0.621    12.738    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/result_25_reg_20271_reg[19]_i_2_n_7_alias
    SLICE_X53Y34         LUT6 (Prop_lut6_I4_O)        0.299    13.037 f  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/ip_data_ram_EN_A_INST_0_i_2_comp/O
                         net (fo=81, routed)          1.268    14.305    design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/nbc_fu_424_reg[0]
    SLICE_X78Y35         LUT5 (Prop_lut5_I0_O)        0.124    14.429 r  design_1_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/reg_file_2_fu_468[31]_i_1/O
                         net (fo=1076, routed)        1.366    15.794    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/f_from_d_is_valid_fu_828
    SLICE_X57Y41         LUT4 (Prop_lut4_I3_O)        0.124    15.918 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/f_from_f_next_pc_fu_840[13]_i_1/O
                         net (fo=14, routed)          0.683    16.601    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U_n_229
    SLICE_X54Y44         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/f_from_f_next_pc_fu_840_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       1.553    12.733    design_1_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X54Y44         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/f_from_f_next_pc_fu_840_reg[2]/C
                         clock pessimism              0.265    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X54Y44         FDRE (Setup_fdre_C_CE)      -0.169    12.674    design_1_i/multicycle_pipeline_0/inst/f_from_f_next_pc_fu_840_reg[2]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                         -16.601    
  -------------------------------------------------------------------
                         slack                                 -3.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/f_to_d_instruction_4_reg_20203_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/f_to_d_instruction_fu_836_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.552%)  route 0.214ns (53.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       0.555     0.891    design_1_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X49Y32         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/f_to_d_instruction_4_reg_20203_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/multicycle_pipeline_0/inst/f_to_d_instruction_4_reg_20203_reg[18]/Q
                         net (fo=3, routed)           0.214     1.245    design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/f_to_d_instruction_fu_836_reg[31][13]
    SLICE_X50Y32         LUT3 (Prop_lut3_I0_O)        0.045     1.290 r  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/f_to_d_instruction_fu_836[18]_i_1/O
                         net (fo=1, routed)           0.000     1.290    design_1_i/multicycle_pipeline_0/inst/f_to_d_instruction_1_fu_15708_p3[18]
    SLICE_X50Y32         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/f_to_d_instruction_fu_836_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       0.817     1.183    design_1_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X50Y32         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/f_to_d_instruction_fu_836_reg[18]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X50Y32         FDRE (Hold_fdre_C_D)         0.121     1.269    design_1_i/multicycle_pipeline_0/inst/f_to_d_instruction_fu_836_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/add_ln49_reg_20302_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/add_ln49_reg_20302_pp0_iter6_reg_reg[26]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.479%)  route 0.246ns (63.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       0.556     0.892    design_1_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X47Y32         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/add_ln49_reg_20302_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/multicycle_pipeline_0/inst/add_ln49_reg_20302_reg[26]/Q
                         net (fo=1, routed)           0.246     1.278    design_1_i/multicycle_pipeline_0/inst/add_ln49_reg_20302[26]
    SLICE_X50Y36         SRL16E                                       r  design_1_i/multicycle_pipeline_0/inst/add_ln49_reg_20302_pp0_iter6_reg_reg[26]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       0.820     1.186    design_1_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X50Y36         SRL16E                                       r  design_1_i/multicycle_pipeline_0/inst/add_ln49_reg_20302_pp0_iter6_reg_reg[26]_srl5/CLK
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y36         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.245    design_1_i/multicycle_pipeline_0/inst/add_ln49_reg_20302_pp0_iter6_reg_reg[26]_srl5
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.145%)  route 0.191ns (53.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       0.555     0.891    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X46Y58         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[43]/Q
                         net (fo=1, routed)           0.191     1.246    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wreq_n_25
    SLICE_X50Y61         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       0.818     1.184    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/ap_clk
    SLICE_X50Y61         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[45]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.063     1.212    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/f_to_d_instruction_fu_836_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/f_to_d_instruction_4_reg_20203_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.506%)  route 0.170ns (53.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       0.552     0.888    design_1_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X50Y32         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/f_to_d_instruction_fu_836_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  design_1_i/multicycle_pipeline_0/inst/f_to_d_instruction_fu_836_reg[19]/Q
                         net (fo=3, routed)           0.170     1.206    design_1_i/multicycle_pipeline_0/inst/d_i_rs1_fu_13262_p4[4]
    SLICE_X49Y32         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/f_to_d_instruction_4_reg_20203_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       0.821     1.187    design_1_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X49Y32         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/f_to_d_instruction_4_reg_20203_reg[19]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.016     1.168    design_1_i/multicycle_pipeline_0/inst/f_to_d_instruction_4_reg_20203_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_cnt_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.190ns (46.002%)  route 0.223ns (53.998%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       0.544     0.880    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_clk
    SLICE_X51Y69         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[45]/Q
                         net (fo=2, routed)           0.223     1.244    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/Q[43]
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.049     1.293 r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/sect_cnt[33]_i_1/O
                         net (fo=1, routed)           0.000     1.293    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req_n_24
    SLICE_X45Y70         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_cnt_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       0.813     1.179    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X45Y70         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_cnt_reg[33]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.107     1.251    design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_cnt_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.431ns (86.584%)  route 0.067ns (13.416%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       0.577     0.913    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X28Y98         FDRE                                         r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_reg[0]/Q
                         net (fo=3, routed)           0.066     1.120    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total[0]
    SLICE_X29Y98         LUT3 (Prop_lut3_I0_O)        0.045     1.165 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf[0]_i_5/O
                         net (fo=1, routed)           0.000     1.165    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf[0]_i_5_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.317 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.317    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf_reg[0]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.356 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.356    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf_reg[4]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.410 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.410    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf_reg[8]_i_1_n_7
    SLICE_X29Y100        FDRE                                         r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       0.931     1.297    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X29Y100        FDRE                                         r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf_reg[8]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.367    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_total_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.963%)  route 0.218ns (57.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       0.635     0.971    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X50Y102        FDRE                                         r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[50]/Q
                         net (fo=1, routed)           0.218     1.353    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wreq_n_18
    SLICE_X47Y104        FDRE                                         r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       0.910     1.276    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/ap_clk
    SLICE_X47Y104        FDRE                                         r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[52]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X47Y104        FDRE (Hold_fdre_C_D)         0.070     1.307    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/ap_phi_reg_pp0_iter3_w_3_reg_11537_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/ap_phi_reg_pp0_iter4_w_3_reg_11537_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.226%)  route 0.228ns (61.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       0.558     0.894    design_1_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X44Y36         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/ap_phi_reg_pp0_iter3_w_3_reg_11537_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/multicycle_pipeline_0/inst/ap_phi_reg_pp0_iter3_w_3_reg_11537_reg[15]/Q
                         net (fo=1, routed)           0.228     1.262    design_1_i/multicycle_pipeline_0/inst/ap_phi_reg_pp0_iter3_w_3_reg_11537[15]
    SLICE_X53Y34         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/ap_phi_reg_pp0_iter4_w_3_reg_11537_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       0.819     1.185    design_1_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X53Y34         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/ap_phi_reg_pp0_iter4_w_3_reg_11537_reg[15]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y34         FDRE (Hold_fdre_C_D)         0.066     1.216    design_1_i/multicycle_pipeline_0/inst/ap_phi_reg_pp0_iter4_w_3_reg_11537_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.975%)  route 0.125ns (47.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       0.641     0.977    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X33Y101        FDRE                                         r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_buf_reg[25]/Q
                         net (fo=2, routed)           0.125     1.243    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[23]
    SLICE_X34Y100        SRL16E                                       r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       0.912     1.278    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X34Y100        SRL16E                                       r  design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15/CLK
                         clock pessimism             -0.268     1.010    
    SLICE_X34Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.193    design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_pipeline_0/inst/e_to_m_value_fu_600_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_pipeline_0/inst/e_to_m_value_2_reg_20143_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.475%)  route 0.222ns (57.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       0.558     0.894    design_1_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X50Y45         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/e_to_m_value_fu_600_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/multicycle_pipeline_0/inst/e_to_m_value_fu_600_reg[21]/Q
                         net (fo=3, routed)           0.222     1.280    design_1_i/multicycle_pipeline_0/inst/e_to_m_value_fu_600_reg_n_0_[21]
    SLICE_X49Y42         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/e_to_m_value_2_reg_20143_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       0.828     1.194    design_1_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X49Y42         FDRE                                         r  design_1_i/multicycle_pipeline_0/inst/e_to_m_value_2_reg_20143_reg[21]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y42         FDRE (Hold_fdre_C_D)         0.070     1.229    design_1_i/multicycle_pipeline_0/inst/e_to_m_value_2_reg_20143_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y8   design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y9   design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y8   design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y11  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y10  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y11  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9   design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y12  design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y7   design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y7   design_1_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_2_1/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X62Y71  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X62Y71  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X50Y70  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X50Y70  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X58Y70  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X58Y70  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X54Y72  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X54Y72  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X50Y70  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X50Y70  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X62Y71  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X62Y71  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X50Y70  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X50Y70  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X58Y70  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X58Y70  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X54Y72  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X54Y72  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X50Y70  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X50Y70  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.363ns  (logic 0.124ns (5.247%)  route 2.239ns (94.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.239     2.239    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y125        LUT1 (Prop_lut1_I0_O)        0.124     2.363 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.363    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y125        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       1.682     2.861    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y125        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.045ns (4.832%)  route 0.886ns (95.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.886     0.886    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y125        LUT1 (Prop_lut1_I0_O)        0.045     0.931 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.931    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y125        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12895, routed)       0.914     1.280    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y125        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





