{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716674311904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716674311904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 15:58:31 2024 " "Processing started: Sat May 25 15:58:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716674311904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674311904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off conv -c conv " "Command: quartus_map --read_settings_files=on --write_settings_files=off conv -c conv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674311904 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716674312351 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716674312351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID1000500A_aip " "Found entity 1: ID1000500A_aip" {  } { { "../HDL/ID1000500A/src/ID1000500A_aip.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322370 ""} { "Info" "ISGN_ENTITY_NAME" "2 ID1000500A_aipModules " "Found entity 2: ID1000500A_aipModules" {  } { { "../HDL/ID1000500A/src/ID1000500A_aip.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322370 ""} { "Info" "ISGN_ENTITY_NAME" "3 ID1000500A_aipCtrl " "Found entity 3: ID1000500A_aipCtrl" {  } { { "../HDL/ID1000500A/src/ID1000500A_aip.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674322370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_convCore.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_convCore.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID1000500A_convCore " "Found entity 1: ID1000500A_convCore" {  } { { "../HDL/ID1000500A/src/ID1000500A_convCore.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_convCore.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674322372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID1000500A_conv " "Found entity 1: ID1000500A_conv" {  } { { "../HDL/ID1000500A/src/ID1000500A_conv.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_conv.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674322373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/ipm_ID1000500A_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/ipm_ID1000500A_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipm_ID1000500A_conv " "Found entity 1: ipm_ID1000500A_conv" {  } { { "../HDL/ID1000500A/ipm_ID1000500A_conv.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/ipm_ID1000500A_conv.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674322374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_comparatorGreatOrEqualThan.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_comparatorGreatOrEqualThan.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparatorGreatOrEqualThan " "Found entity 1: comparatorGreatOrEqualThan" {  } { { "../HDL/basicBlocks/conv_comparatorGreatOrEqualThan.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_comparatorGreatOrEqualThan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674322375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/ipm/ipm_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/ipm/ipm_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipm_register " "Found entity 1: ipm_register" {  } { { "../HDL/basicBlocks/ipm/ipm_register.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/ipm/ipm_register.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674322377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/ipm/ipm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/ipm/ipm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipm " "Found entity 1: ipm" {  } { { "../HDL/basicBlocks/ipm/ipm.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/ipm/ipm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674322378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/aip/aipModules.v 4 4 " "Found 4 design units, including 4 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/aip/aipModules.v" { { "Info" "ISGN_ENTITY_NAME" "1 aipStatus " "Found entity 1: aipStatus" {  } { { "../HDL/basicBlocks/aip/aipModules.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/aip/aipModules.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322379 ""} { "Info" "ISGN_ENTITY_NAME" "2 aipParametricMux " "Found entity 2: aipParametricMux" {  } { { "../HDL/basicBlocks/aip/aipModules.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/aip/aipModules.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322379 ""} { "Info" "ISGN_ENTITY_NAME" "3 aipId " "Found entity 3: aipId" {  } { { "../HDL/basicBlocks/aip/aipModules.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/aip/aipModules.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322379 ""} { "Info" "ISGN_ENTITY_NAME" "4 aipConfigurationRegister " "Found entity 4: aipConfigurationRegister" {  } { { "../HDL/basicBlocks/aip/aipModules.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/aip/aipModules.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674322379 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "simple_dual_port_ram_single_clk.v(32) " "Verilog HDL information at simple_dual_port_ram_single_clk.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "../HDL/basicBlocks/simple_dual_port_ram_single_clk.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/simple_dual_port_ram_single_clk.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716674322380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/simple_dual_port_ram_single_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/simple_dual_port_ram_single_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_single_clk " "Found entity 1: simple_dual_port_ram_single_clk" {  } { { "../HDL/basicBlocks/simple_dual_port_ram_single_clk.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/simple_dual_port_ram_single_clk.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674322381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conv_TB " "Found entity 1: conv_TB" {  } { { "../HDL/basicBlocks/conv_TB.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674322382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "../HDL/basicBlocks/conv_subtractor.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674322383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_simple_dual_port_ram_single_clk_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_simple_dual_port_ram_single_clk_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_single_clk_sv " "Found entity 1: simple_dual_port_ram_single_clk_sv" {  } { { "../HDL/basicBlocks/conv_simple_dual_port_ram_single_clk_sv.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_simple_dual_port_ram_single_clk_sv.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674322384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../HDL/basicBlocks/conv_register.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674322385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_muxNto1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_muxNto1.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxNto1 " "Found entity 1: muxNto1" {  } { { "../HDL/basicBlocks/conv_muxNto1.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_muxNto1.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674322386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../HDL/basicBlocks/conv_multiplier.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674322386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_memY_addr_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_memY_addr_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memY_addr_block " "Found entity 1: memY_addr_block" {  } { { "../HDL/basicBlocks/conv_memY_addr_block.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_memY_addr_block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674322387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_initalizable_cntr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_initalizable_cntr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 initializable_cntr " "Found entity 1: initializable_cntr" {  } { { "../HDL/basicBlocks/conv_initalizable_cntr.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_initalizable_cntr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674322388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_fsm_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_fsm_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_reg " "Found entity 1: fsm_reg" {  } { { "../HDL/basicBlocks/conv_fsm_reg.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_fsm_reg.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674322390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_dataZ_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_dataZ_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataZ_block " "Found entity 1: dataZ_block" {  } { { "../HDL/basicBlocks/conv_dataZ_block.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_dataZ_block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674322391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_comparatorLessThan.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_comparatorLessThan.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparatorLessThan " "Found entity 1: comparatorLessThan" {  } { { "../HDL/basicBlocks/conv_comparatorLessThan.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_comparatorLessThan.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674322392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_comparatorLessOrEqualThan.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_comparatorLessOrEqualThan.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparatorLessOrEqualThan " "Found entity 1: comparatorLessOrEqualThan" {  } { { "../HDL/basicBlocks/conv_comparatorLessOrEqualThan.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_comparatorLessOrEqualThan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674322393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_cntrK.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_cntrK.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cntrK " "Found entity 1: cntrK" {  } { { "../HDL/basicBlocks/conv_cntrK.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_cntrK.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674322394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_adder_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_adder_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_reg " "Found entity 1: adder_reg" {  } { { "../HDL/basicBlocks/conv_adder_reg.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_adder_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674322395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../HDL/basicBlocks/conv_adder.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_adder.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674322396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674322396 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ID1000500A_aip.v(671) " "Verilog HDL or VHDL warning at ID1000500A_aip.v(671): conditional expression evaluates to a constant" {  } { { "../HDL/ID1000500A/src/ID1000500A_aip.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" 671 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1716674322398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ipm_ID1000500A_conv " "Elaborating entity \"ipm_ID1000500A_conv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716674322494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipm ipm:IPM " "Elaborating entity \"ipm\" for hierarchy \"ipm:IPM\"" {  } { { "../HDL/ID1000500A/ipm_ID1000500A_conv.v" "IPM" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/ipm_ID1000500A_conv.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipm_register ipm:IPM\|ipm_register:IPM_REG " "Elaborating entity \"ipm_register\" for hierarchy \"ipm:IPM\|ipm_register:IPM_REG\"" {  } { { "../HDL/basicBlocks/ipm/ipm.v" "IPM_REG" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/ipm/ipm.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID1000500A_conv ID1000500A_conv:IP_CONV " "Elaborating entity \"ID1000500A_conv\" for hierarchy \"ID1000500A_conv:IP_CONV\"" {  } { { "../HDL/ID1000500A/ipm_ID1000500A_conv.v" "IP_CONV" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/ipm_ID1000500A_conv.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID1000500A_aip ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE " "Elaborating entity \"ID1000500A_aip\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_conv.v" "INTERFACE" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_conv.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID1000500A_aipModules ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP " "Elaborating entity \"ID1000500A_aipModules\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_aip.v" "AIP" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_dual_port_ram_single_clk ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[0\].MEMIN " "Elaborating entity \"simple_dual_port_ram_single_clk\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[0\].MEMIN\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_aip.v" "MEMIN\[0\].MEMIN" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_dual_port_ram_single_clk ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT " "Elaborating entity \"simple_dual_port_ram_single_clk\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_aip.v" "MEMOUT\[0\].MEMOUT" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aipConfigurationRegister ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|aipConfigurationRegister:CONFREG " "Elaborating entity \"aipConfigurationRegister\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|aipConfigurationRegister:CONFREG\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_aip.v" "CONFREG" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID1000500A_aipCtrl ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|ID1000500A_aipCtrl:CNTRL " "Elaborating entity \"ID1000500A_aipCtrl\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|ID1000500A_aipCtrl:CNTRL\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_aip.v" "CNTRL" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aipParametricMux ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|aipParametricMux:MUX " "Elaborating entity \"aipParametricMux\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|aipParametricMux:MUX\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_aip.v" "MUX" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aipId ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|aipId:ID " "Elaborating entity \"aipId\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|aipId:ID\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_aip.v" "ID" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aipStatus ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|aipStatus:STATUS " "Elaborating entity \"aipStatus\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|aipStatus:STATUS\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_aip.v" "STATUS" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID1000500A_convCore ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE " "Elaborating entity \"ID1000500A_convCore\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_conv.v" "CORE" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_conv.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_reg ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|fsm_reg:FSM " "Elaborating entity \"fsm_reg\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|fsm_reg:FSM\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_convCore.sv" "FSM" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_convCore.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initializable_cntr ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|initializable_cntr:iBlock " "Elaborating entity \"initializable_cntr\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|initializable_cntr:iBlock\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_convCore.sv" "iBlock" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_convCore.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|initializable_cntr:iBlock\|adder:conv_cntr_adder " "Elaborating entity \"adder\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|initializable_cntr:iBlock\|adder:conv_cntr_adder\"" {  } { { "../HDL/basicBlocks/conv_initalizable_cntr.sv" "conv_cntr_adder" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_initalizable_cntr.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxNto1 ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|initializable_cntr:iBlock\|muxNto1:conv_cntr_mux2to1 " "Elaborating entity \"muxNto1\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|initializable_cntr:iBlock\|muxNto1:conv_cntr_mux2to1\"" {  } { { "../HDL/basicBlocks/conv_initalizable_cntr.sv" "conv_cntr_mux2to1" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_initalizable_cntr.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|initializable_cntr:iBlock\|register:conv_cntr_register " "Elaborating entity \"register\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|initializable_cntr:iBlock\|register:conv_cntr_register\"" {  } { { "../HDL/basicBlocks/conv_initalizable_cntr.sv" "conv_cntr_register" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_initalizable_cntr.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntrK ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|cntrK:kBlock " "Elaborating entity \"cntrK\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|cntrK:kBlock\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_convCore.sv" "kBlock" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_convCore.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxNto1 ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|cntrK:kBlock\|muxNto1:conv_cntr_mux2to1 " "Elaborating entity \"muxNto1\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|cntrK:kBlock\|muxNto1:conv_cntr_mux2to1\"" {  } { { "../HDL/basicBlocks/conv_cntrK.sv" "conv_cntr_mux2to1" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_cntrK.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|cntrK:kBlock\|subtractor:conv_cntrK_sub " "Elaborating entity \"subtractor\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|cntrK:kBlock\|subtractor:conv_cntrK_sub\"" {  } { { "../HDL/basicBlocks/conv_cntrK.sv" "conv_cntrK_sub" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_cntrK.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|cntrK:kBlock\|register:conv_cntrK_reg " "Elaborating entity \"register\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|cntrK:kBlock\|register:conv_cntrK_reg\"" {  } { { "../HDL/basicBlocks/conv_cntrK.sv" "conv_cntrK_reg" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_cntrK.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memY_addr_block ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|memY_addr_block:memY_addr_block_reg " "Elaborating entity \"memY_addr_block\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|memY_addr_block:memY_addr_block_reg\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_convCore.sv" "memY_addr_block_reg" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_convCore.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_reg ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|adder_reg:memZ_addr_block_reg " "Elaborating entity \"adder_reg\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|adder_reg:memZ_addr_block_reg\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_convCore.sv" "memZ_addr_block_reg" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_convCore.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|adder_reg:memZ_addr_block_reg\|adder:A_plus_B " "Elaborating entity \"adder\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|adder_reg:memZ_addr_block_reg\|adder:A_plus_B\"" {  } { { "../HDL/basicBlocks/conv_adder_reg.sv" "A_plus_B" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_adder_reg.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|adder_reg:memZ_addr_block_reg\|register:A_plus_B_register " "Elaborating entity \"register\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|adder_reg:memZ_addr_block_reg\|register:A_plus_B_register\"" {  } { { "../HDL/basicBlocks/conv_adder_reg.sv" "A_plus_B_register" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_adder_reg.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataZ_block ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|dataZ_block:dataZ_block_reg " "Elaborating entity \"dataZ_block\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|dataZ_block:dataZ_block_reg\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_convCore.sv" "dataZ_block_reg" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_convCore.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|dataZ_block:dataZ_block_reg\|multiplier:conv_dataZ_multiplier " "Elaborating entity \"multiplier\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|dataZ_block:dataZ_block_reg\|multiplier:conv_dataZ_multiplier\"" {  } { { "../HDL/basicBlocks/conv_dataZ_block.sv" "conv_dataZ_multiplier" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_dataZ_block.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|dataZ_block:dataZ_block_reg\|adder:conv_dataZ_adder " "Elaborating entity \"adder\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|dataZ_block:dataZ_block_reg\|adder:conv_dataZ_adder\"" {  } { { "../HDL/basicBlocks/conv_dataZ_block.sv" "conv_dataZ_adder" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_dataZ_block.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|dataZ_block:dataZ_block_reg\|register:conv_dataZ_register " "Elaborating entity \"register\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|dataZ_block:dataZ_block_reg\|register:conv_dataZ_register\"" {  } { { "../HDL/basicBlocks/conv_dataZ_block.sv" "conv_dataZ_register" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_dataZ_block.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparatorLessThan ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|comparatorLessThan:comparator_I_sizeY " "Elaborating entity \"comparatorLessThan\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|comparatorLessThan:comparator_I_sizeY\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_convCore.sv" "comparator_I_sizeY" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_convCore.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparatorLessOrEqualThan ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|comparatorLessOrEqualThan:comparator_J_I " "Elaborating entity \"comparatorLessOrEqualThan\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|comparatorLessOrEqualThan:comparator_J_I\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_convCore.sv" "comparator_J_I" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_convCore.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparatorGreatOrEqualThan ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|comparatorGreatOrEqualThan:comparator_K_0 " "Elaborating entity \"comparatorGreatOrEqualThan\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|comparatorGreatOrEqualThan:comparator_K_0\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_convCore.sv" "comparator_K_0" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_convCore.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674322581 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\|RAM_Structure_rtl_0 " "Inferred RAM node \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\|RAM_Structure_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1716674323583 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[1\].MEMIN\|RAM_Structure_rtl_0 " "Inferred RAM node \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[1\].MEMIN\|RAM_Structure_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1716674323585 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[0\].MEMIN\|RAM_Structure_rtl_0 " "Inferred RAM node \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[0\].MEMIN\|RAM_Structure_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1716674323586 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\|RAM_Structure_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\|RAM_Structure_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[1\].MEMIN\|RAM_Structure_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[1\].MEMIN\|RAM_Structure_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[0\].MEMIN\|RAM_Structure_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[0\].MEMIN\|RAM_Structure_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716674323793 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1716674323793 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716674323793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\|altsyncram:RAM_Structure_rtl_0 " "Elaborated megafunction instantiation \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\|altsyncram:RAM_Structure_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674323882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\|altsyncram:RAM_Structure_rtl_0 " "Instantiated megafunction \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\|altsyncram:RAM_Structure_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323883 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716674323883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iji1 " "Found entity 1: altsyncram_iji1" {  } { { "db/altsyncram_iji1.tdf" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/newQuartus/db/altsyncram_iji1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674323952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674323952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[1\].MEMIN\|altsyncram:RAM_Structure_rtl_0 " "Elaborated megafunction instantiation \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[1\].MEMIN\|altsyncram:RAM_Structure_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674323961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[1\].MEMIN\|altsyncram:RAM_Structure_rtl_0 " "Instantiated megafunction \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[1\].MEMIN\|altsyncram:RAM_Structure_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716674323961 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716674323961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ji1 " "Found entity 1: altsyncram_6ji1" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/newQuartus/db/altsyncram_6ji1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716674324028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674324028 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716674324313 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716674324758 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "122 " "122 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716674325341 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/newQuartus/output_files/conv.map.smsg " "Generated suppressed messages file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/newQuartus/output_files/conv.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674325424 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716674325663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716674325663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "638 " "Implemented 638 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716674325844 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716674325844 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716674325844 ""} { "Info" "ICUT_CUT_TM_LCELLS" "522 " "Implemented 522 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716674325844 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716674325844 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1716674325844 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716674325844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716674325868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 15:58:45 2024 " "Processing ended: Sat May 25 15:58:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716674325868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716674325868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716674325868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716674325868 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1716674327795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716674327795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 15:58:47 2024 " "Processing started: Sat May 25 15:58:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716674327795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1716674327795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off conv -c conv " "Command: quartus_fit --read_settings_files=off --write_settings_files=off conv -c conv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1716674327795 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1716674327853 ""}
{ "Info" "0" "" "Project  = conv" {  } {  } 0 0 "Project  = conv" 0 0 "Fitter" 0 0 1716674327854 ""}
{ "Info" "0" "" "Revision = conv" {  } {  } 0 0 "Revision = conv" 0 0 "Fitter" 0 0 1716674327854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1716674328131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1716674328131 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "conv 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"conv\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716674328145 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716674328247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716674328247 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1716674329054 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1716674329088 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1716674329213 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1716674329269 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1716674348132 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 535 global CLKCTRL_G6 " "clk~inputCLKENA0 with 535 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1716674348247 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1716674348247 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716674348248 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1716674348266 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716674348267 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716674348271 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1716674348274 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1716674348274 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1716674348276 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "conv.sdc " "Synopsys Design Constraints File file not found: 'conv.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1716674349650 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1716674349651 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1716674349673 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1716674349673 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1716674349674 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1716674349776 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1716674349778 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1716674349778 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716674349882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1716674358550 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1716674358968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716674362356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1716674364613 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1716674368492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716674368493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1716674370639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/newQuartus/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1716674379523 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1716674379523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1716674382856 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1716674382856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716674382860 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.87 " "Total time spent on timing analysis during the Fitter is 1.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1716674385482 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716674385562 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716674386505 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716674386506 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716674387379 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716674392081 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/newQuartus/output_files/conv.fit.smsg " "Generated suppressed messages file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/newQuartus/output_files/conv.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1716674392720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1880 " "Peak virtual memory: 1880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716674393586 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 15:59:53 2024 " "Processing ended: Sat May 25 15:59:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716674393586 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716674393586 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:01 " "Total CPU time (on all processors): 00:02:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716674393586 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716674393586 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1716674395704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716674395705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 15:59:55 2024 " "Processing started: Sat May 25 15:59:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716674395705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1716674395705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off conv -c conv " "Command: quartus_asm --read_settings_files=off --write_settings_files=off conv -c conv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1716674395705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1716674396725 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1716674405159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "519 " "Peak virtual memory: 519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716674405516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 16:00:05 2024 " "Processing ended: Sat May 25 16:00:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716674405516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716674405516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716674405516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1716674405516 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1716674406353 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1716674407346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716674407346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 16:00:07 2024 " "Processing started: Sat May 25 16:00:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716674407346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1716674407346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta conv -c conv " "Command: quartus_sta conv -c conv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1716674407347 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1716674407409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1716674408201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1716674408201 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716674408293 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716674408293 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "conv.sdc " "Synopsys Design Constraints File file not found: 'conv.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1716674409340 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1716674409340 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716674409347 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716674409347 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1716674409353 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716674409354 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1716674409355 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716674409364 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716674409422 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716674409422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.131 " "Worst-case setup slack is -9.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674409423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674409423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.131            -821.386 clk  " "   -9.131            -821.386 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674409423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716674409423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.283 " "Worst-case hold slack is 0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674409427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674409427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 clk  " "    0.283               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674409427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716674409427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716674409428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716674409429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674409431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674409431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -674.191 clk  " "   -2.174            -674.191 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674409431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716674409431 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716674409454 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716674409516 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716674411799 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716674411943 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716674411956 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716674411956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.308 " "Worst-case setup slack is -9.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674411957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674411957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.308            -806.444 clk  " "   -9.308            -806.444 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674411957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716674411957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.264 " "Worst-case hold slack is 0.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674411961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674411961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 clk  " "    0.264               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674411961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716674411961 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716674411962 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716674411963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674411965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674411965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -652.245 clk  " "   -2.174            -652.245 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674411965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716674411965 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716674411987 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716674412253 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716674414231 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716674414371 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716674414375 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716674414375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.832 " "Worst-case setup slack is -4.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674414376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674414376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.832            -344.130 clk  " "   -4.832            -344.130 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674414376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716674414376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674414380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674414380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 clk  " "    0.162               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674414380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716674414380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716674414382 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716674414383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674414384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674414384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -598.660 clk  " "   -2.174            -598.660 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674414384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716674414384 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716674414408 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716674414708 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716674414712 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716674414712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.533 " "Worst-case setup slack is -4.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674414713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674414713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.533            -296.840 clk  " "   -4.533            -296.840 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674414713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716674414713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.119 " "Worst-case hold slack is 0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674414718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674414718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 clk  " "    0.119               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674414718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716674414718 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716674414719 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716674414720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674414721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674414721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -637.459 clk  " "   -2.174            -637.459 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716674414721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716674414721 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716674416858 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716674416861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "850 " "Peak virtual memory: 850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716674416912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 16:00:16 2024 " "Processing ended: Sat May 25 16:00:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716674416912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716674416912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716674416912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716674416912 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1716674419018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716674419018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 16:00:18 2024 " "Processing started: Sat May 25 16:00:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716674419018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1716674419018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off conv -c conv " "Command: quartus_eda --read_settings_files=off --write_settings_files=off conv -c conv" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1716674419018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1716674420196 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "conv.svo /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/newQuartus/simulation/questa/ simulation " "Generated file conv.svo in folder \"/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/newQuartus/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1716674420478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "671 " "Peak virtual memory: 671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716674420553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 16:00:20 2024 " "Processing ended: Sat May 25 16:00:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716674420553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716674420553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716674420553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1716674420553 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus Prime Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1716674421373 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716674442591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716674442592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 16:00:42 2024 " "Processing started: Sat May 25 16:00:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716674442592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1716674442592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp conv -c conv --netlist_type=sgate " "Command: quartus_npp conv -c conv --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1716674442592 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1716674442702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716674443021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 16:00:43 2024 " "Processing ended: Sat May 25 16:00:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716674443021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716674443021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716674443021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1716674443021 ""}
