# FPGA Pipeline Generator

–ì–µ–Ω–µ—Ä–∞—Ç–æ—Ä –¥–∏–Ω–∞–º–∏—á–µ—Å–∫–∏—Ö CI/CD –ø–∞–π–ø–ª–∞–π–Ω–æ–≤ –¥–ª—è FPGA –ø—Ä–æ–µ–∫—Ç–æ–≤ –Ω–∞ –æ—Å–Ω–æ–≤–µ –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏–æ–Ω–Ω—ã—Ö —Ñ–∞–π–ª–æ–≤.

### –î–æ—Å—Ç—É–ø–Ω—ã–µ –æ–ø—Ü–∏–∏ —É—Ç–∏–ª–∏—Ç—ã :

```bash
fpga-pipeline-gen --help
usage: fpga-pipeline-gen [-h] [-o OUTPUT] [-c CONFIG] [--stages STAGES] [--fpga-dir FPGA_DIR] [--dry-run] [--verbose] [--version]

FPGA Pipeline Generator - –≥–µ–Ω–µ—Ä–∏—Ä—É–µ—Ç –¥–∏–Ω–∞–º–∏—á–µ—Å–∫–∏–µ CI/CD –ø–∞–π–ø–ª–∞–π–Ω—ã –¥–ª—è FPGA –ø—Ä–æ–µ–∫—Ç–æ–≤

options:
  -h, --help            show this help message and exit
  -o OUTPUT, --output OUTPUT
                        –ü—É—Ç—å –∫ –≤—ã—Ö–æ–¥–Ω–æ–º—É —Ñ–∞–π–ª—É (–ø–æ —É–º–æ–ª—á–∞–Ω–∏—é: generated_pipeline.yml)
  -c CONFIG, --config CONFIG
                        –ü—É—Ç—å –∫ –ø–æ–ª—å–∑–æ–≤–∞—Ç–µ–ª—å—Å–∫–æ–º—É —Ñ–∞–π–ª—É –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏–∏
  --stages STAGES       –°–ø–∏—Å–æ–∫ —Å—Ç–∞–¥–∏–π —á–µ—Ä–µ–∑ –∑–∞–ø—è—Ç—É—é (–ø–µ—Ä–µ–æ–ø—Ä–µ–¥–µ–ª—è–µ—Ç FPGA_TARGET_ARTIFACT)
  --fpga-dir FPGA_DIR   –î–∏—Ä–µ–∫—Ç–æ—Ä–∏—è —Å FPGA —Å–∞–±–º–æ–¥—É–ª—è–º–∏ (–ø–æ —É–º–æ–ª—á–∞–Ω–∏—é: fpga)
  --dry-run             –ù–µ —Å–æ—Ö—Ä–∞–Ω—è—Ç—å —Ñ–∞–π–ª, —Ç–æ–ª—å–∫–æ –≤—ã–≤–µ—Å—Ç–∏ —Ä–µ–∑—É–ª—å—Ç–∞—Ç
  --verbose             –ü–æ–¥—Ä–æ–±–Ω—ã–π –≤—ã–≤–æ–¥
  --version             show program's version number and exit

–ü—Ä–∏–º–µ—Ä—ã –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏—è:
  # –ë–∞–∑–æ–≤–æ–µ –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ (—Å –ø–µ—Ä–µ–º–µ–Ω–Ω–æ–π –æ–∫—Ä—É–∂–µ–Ω–∏—è FPGA_TARGET_ARTIFACT)
  python -m fpga_pipeline_generator

  # –£–∫–∞–∑–∞–Ω–∏–µ –≤—ã—Ö–æ–¥–Ω–æ–≥–æ —Ñ–∞–π–ª–∞
  python -m fpga_pipeline_generator -o my_pipeline.yml

  # –ò—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ –ø–æ–ª—å–∑–æ–≤–∞—Ç–µ–ª—å—Å–∫–æ–π –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏–∏
  python -m fpga_pipeline_generator -c custom_config.yaml

  # –£—Å—Ç–∞–Ω–æ–≤–∫–∞ —Ü–µ–ª–µ–≤—ã—Ö –∞—Ä—Ç–µ—Ñ–∞–∫—Ç–æ–≤ —á–µ—Ä–µ–∑ –∞—Ä–≥—É–º–µ–Ω—Ç
  python -m fpga_pipeline_generator --stages elab,synth

–ü–µ—Ä–µ–º–µ–Ω–Ω—ã–µ –æ–∫—Ä—É–∂–µ–Ω–∏—è:
  FPGA_TARGET_ARTIFACT - —Å–ø–∏—Å–æ–∫ —Å—Ç–∞–¥–∏–π —á–µ—Ä–µ–∑ –∑–∞–ø—è—Ç—É—é (elab,synth,bitstream)
```

### –†—É—á–Ω–∞—è –Ω–∞—Å—Ç—Ä–æ–π–∫–∞

```bash
# –°–æ–∑–¥–∞–Ω–∏–µ –≤–∏—Ä—Ç—É–∞–ª—å–Ω–æ–≥–æ –æ–∫—Ä—É–∂–µ–Ω–∏—è
python3 -m venv venv
source venv/bin/activate

# –£—Å—Ç–∞–Ω–æ–≤–∫–∞ –∑–∞–≤–∏—Å–∏–º–æ—Å—Ç–µ–π
pip install -e .

# –ó–∞–ø—É—Å–∫ —É—Ç–∏–ª–∏—Ç—ã
export FPGA_TARGET_ARTIFACT=elab (–∑–∞–¥–∞–Ω–∏–µ —Ç–µ—Å—Ç–æ–≤–æ–π –ø–µ—Ä–µ–º–µ–Ω–Ω–æ–π –æ–∫—Ä—É–∂–µ–Ω–∏—è)
fpga-pipeline-gen --dry-run
```

### –ü–µ—Ä–µ–º–µ–Ω–Ω—ã–µ –æ–∫—Ä—É–∂–µ–Ω–∏—è

- `FPGA_TARGET_ARTIFACT` - —Å–ø–∏—Å–æ–∫ —Å—Ç–∞–¥–∏–π —á–µ—Ä–µ–∑ –∑–∞–ø—è—Ç—É—é (elab,synth,bitstream)


## üìù –§–æ—Ä–º–∞—Ç –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏–∏

### cfg.yaml (–≤ —Å–∞–±–º–æ–¥—É–ª—è—Ö) –ò—Å–ø–æ–ª—å–∑—É–µ—Ç—Å—è —Ç–æ–ª—å–∫–æ FPGA_TARGET_ARTIFACT=elab

```yaml
elab:
  - target: "lsio_au_elab"
    variables:
      FPGA_BOARD_TYPE: "HTG960"
      FPGA_DEVICE: "xczu7ev"
    options: []

synth:
  - target: "lsio_au_synth"
    variables:
      FPGA_BOARD_TYPE: "HTG960"
    options: ["--optimize"]
```

### –ü—Ä–∏–º–µ—Ä —Å–≥–µ–Ω–µ—Ä–∏—Ä–æ–≤–∞–Ω–Ω–æ–≥–æ YAML —Å –ø–µ—Ä–µ–º–µ–Ω–Ω–æ–π –æ–∫—Ä—É–∂–µ–Ω–∏—è FPGA_TARGET_ARTIFACT=elab

```yaml
# Generated FPGA Pipeline
stages:
  - elab

elab_lsio_au_elab_test_fpga:
  stage: elab
  tags: ["devops-elab"]
  script:
    - "echo elab VAR='FPGA_BOARD_TYPE=HTG960 FPGA_DEVICE=xczu7ev' TARGET='lsio_au_elab'"
    - "echo 'Executing: make -f Makefile elab FPGA_BOARD_TYPE=HTG960 FPGA_DEVICE=xczu7ev'"
    - "make -f Makefile elab FPGA_BOARD_TYPE=HTG960 FPGA_DEVICE=xczu7ev"
  rules:
    - if: "$CI_MERGE_REQUEST_ID"
```



