
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.670356                       # Number of seconds simulated
sim_ticks                                1670355905000                       # Number of ticks simulated
final_tick                               6470529662500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1349433                       # Simulator instruction rate (inst/s)
host_op_rate                                  3069944                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1495503303                       # Simulator tick rate (ticks/s)
host_mem_usage                                2298704                       # Number of bytes of host memory used
host_seconds                                  1116.92                       # Real time elapsed on the host
sim_insts                                  1507207645                       # Number of instructions simulated
sim_ops                                    3428878114                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher       841216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_10.inst          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_10.data        16128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.data        22912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.data        11072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.data        11392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_14.inst         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_14.data        10944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.data        12544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_16.inst          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_16.data         1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.data        20352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             954112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_10.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_11.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_12.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_13.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_14.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_15.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_16.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_17.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          5888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1078016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1078016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher        13144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_10.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_10.data          252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.data          358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.data          173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.data          178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_14.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_14.data          171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.data          196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_16.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_16.data           24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.data          318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               14908                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         16844                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16844                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher        503615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst           38                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data           38                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_10.inst          498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_10.data         9655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.inst         1456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.data        13717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.inst          153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.data         6629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.dtb.walker           38                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.inst          230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.data         6820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_14.inst          690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_14.data         6552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.inst           38                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.data         7510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_16.inst          192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_16.data          920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.inst          230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.data        12184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                571203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst           38                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_10.inst          498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_11.inst         1456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_12.inst          153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_13.inst          230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_14.inst          690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_15.inst           38                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_16.inst          192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_17.inst          230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          645381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               645381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          645381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       503615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst           38                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data           38                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_10.inst          498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_10.data         9655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.inst         1456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.data        13717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.inst          153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.data         6629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.dtb.walker           38                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.inst          230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.data         6820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_14.inst          690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_14.data         6552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.inst           38                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.data         7510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_16.inst          192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_16.data          920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.inst          230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.data        12184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1216584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       14906                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16842                       # Number of write requests accepted
system.mem_ctrls.readBursts                     14906                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16842                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 949888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1075840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  953984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1077888                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     64                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              927                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1561997589500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 14906                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16842                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    205.157788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.284412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.349204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4767     48.28%     48.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2350     23.80%     72.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1653     16.74%     88.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          227      2.30%     91.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          108      1.09%     92.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          100      1.01%     93.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           37      0.37%     93.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           59      0.60%     94.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          573      5.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9874                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.825617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     18.686848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3             187     28.86%     28.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               5      0.77%     29.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              6      0.93%     30.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            13      2.01%     32.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            33      5.09%     37.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            62      9.57%     47.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            83     12.81%     60.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            63      9.72%     69.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            59      9.10%     78.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            43      6.64%     85.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            22      3.40%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            15      2.31%     91.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            14      2.16%     93.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55            12      1.85%     95.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59            11      1.70%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             5      0.77%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             5      0.77%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             4      0.62%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             3      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.15%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             1      0.15%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-107            1      0.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           648                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      25.941358                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     22.601887                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     17.981433                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19           383     59.10%     59.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            73     11.27%     70.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            25      3.86%     74.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            20      3.09%     77.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            47      7.25%     84.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            15      2.31%     86.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             4      0.62%     87.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             9      1.39%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             8      1.23%     90.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             1      0.15%     90.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.31%     90.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             7      1.08%     91.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            45      6.94%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.15%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.15%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.15%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.15%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.15%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            2      0.31%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.15%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            1      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           648                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1030041793                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1308329293                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   74210000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     69400.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                88150.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    10552                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11226                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.65                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   49199873.68                       # Average gap between requests
system.mem_ctrls.pageHitRate                    68.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 34657560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 18420930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                52479000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               43456500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         663811200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            376099680                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             41473920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1278595500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       956283360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     399551977380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           403017255030                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            241.276278                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1497091092098                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     82761998                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     282630000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 1664104986250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2490314942                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     567493406                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2803890404                       # Time in different power states
system.mem_ctrls_1.actEnergy                 35842800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 19050900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                53492880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               44291700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         712982400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            378224070                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             44749440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1376357340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1035707520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     399462065820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           403162764870                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.363391                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1560177212622                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     89455252                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     303586000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 1663670592750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2697203761                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     552866627                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   3018372610                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.pwrStateResidencyTicks::OFF  6470529660500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            17037                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          923.047987                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1043039                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            18016                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            57.895149                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data    92.913527                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus_10.data   830.134460                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.090736                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus_10.data     0.810678                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.901414                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          979                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          974                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.956055                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2152350                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2152350                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data         5734                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::switch_cpus_10.data       638208                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         643942                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data         3160                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus_10.data       390064                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        393224                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data            6                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus_10.data           55                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           61                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data         8894                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::switch_cpus_10.data      1028272                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1037166                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data         8900                       # number of overall hits
system.cpu0.dcache.overall_hits::switch_cpus_10.data      1028327                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1037227                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           94                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::switch_cpus_10.data        20089                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20183                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           59                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus_10.data         7025                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         7084                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus_10.data          390                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          390                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          153                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::switch_cpus_10.data        27114                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         27267                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          153                       # number of overall misses
system.cpu0.dcache.overall_misses::switch_cpus_10.data        27504                       # number of overall misses
system.cpu0.dcache.overall_misses::total        27657                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus_10.data    188107000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    188107000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus_10.data     82321000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     82321000                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus_10.data    270428000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    270428000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus_10.data    270428000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    270428000                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data         5828                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::switch_cpus_10.data       658297                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       664125                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data         3219                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus_10.data       397089                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       400308                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus_10.data          445                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          451                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data         9047                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::switch_cpus_10.data      1055386                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1064433                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data         9053                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus_10.data      1055831                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1064884                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016129                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus_10.data     0.030517                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030390                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.018329                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus_10.data     0.017691                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.017696                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus_10.data     0.876404                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.864745                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.016912                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus_10.data     0.025691                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.025616                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.016900                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus_10.data     0.026050                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.025972                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus_10.data  9363.681617                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  9320.071347                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus_10.data 11718.291815                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 11620.694523                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus_10.data  9973.740503                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  9917.776066                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus_10.data  9832.315300                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  9777.922407                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         7078                       # number of writebacks
system.cpu0.dcache.writebacks::total             7078                       # number of writebacks
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus_10.data            3                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus_10.data            3                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus_10.data            3                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus_10.data        20089                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        20089                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus_10.data         7022                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7022                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus_10.data          390                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          390                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus_10.data        27111                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        27111                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus_10.data        27501                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        27501                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus_10.data            6                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total            6                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus_10.data          425                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          425                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus_10.data          431                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          431                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus_10.data    168018000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    168018000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus_10.data     75082500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     75082500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_10.data      2815500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      2815500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus_10.data    243100500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    243100500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus_10.data    245916000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    245916000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_10.data       944000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       944000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus_10.data       944000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       944000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus_10.data     0.030517                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.030249                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus_10.data     0.017684                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017541                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_10.data     0.876404                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.864745                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus_10.data     0.025688                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.025470                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus_10.data     0.026047                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.025825                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.data  8363.681617                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  8363.681617                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_10.data 10692.466534                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 10692.466534                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_10.data  7219.230769                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  7219.230769                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus_10.data  8966.858471                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  8966.858471                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus_10.data  8942.074834                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  8942.074834                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_10.data 157333.333333                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 157333.333333                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_10.data  2190.255220                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total  2190.255220                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements          167                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.999933                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs          229                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs          183                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs     1.251366                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus0.dtb.walker     2.000345                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus_10.dtb.walker    13.999589                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus0.dtb.walker     0.125022                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus_10.dtb.walker     0.874974                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses          901                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses          901                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus0.dtb.walker            3                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus_10.dtb.walker          173                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total          176                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus0.dtb.walker            3                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus_10.dtb.walker          173                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total          176                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus0.dtb.walker            3                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus_10.dtb.walker          173                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total          176                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus0.dtb.walker            1                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus_10.dtb.walker          182                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total          183                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus0.dtb.walker            1                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus_10.dtb.walker          182                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total          183                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus0.dtb.walker            1                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus_10.dtb.walker          182                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total          183                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_10.dtb.walker      2226500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total      2226500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus_10.dtb.walker      2226500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total      2226500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus_10.dtb.walker      2226500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total      2226500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus0.dtb.walker            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus_10.dtb.walker          355                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total          359                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus0.dtb.walker            4                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus_10.dtb.walker          355                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total          359                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus0.dtb.walker            4                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus_10.dtb.walker          355                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total          359                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_10.dtb.walker     0.512676                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.509749                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus_10.dtb.walker     0.512676                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.509749                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus_10.dtb.walker     0.512676                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.509749                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_10.dtb.walker 12233.516484                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 12166.666667                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_10.dtb.walker 12233.516484                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 12166.666667                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_10.dtb.walker 12233.516484                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 12166.666667                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::writebacks           23                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total           23                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_10.dtb.walker          182                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total          182                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus_10.dtb.walker          182                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total          182                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus_10.dtb.walker          182                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total          182                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_10.dtb.walker      2044500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2044500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_10.dtb.walker      2044500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total      2044500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_10.dtb.walker      2044500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total      2044500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_10.dtb.walker     0.512676                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.506964                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_10.dtb.walker     0.512676                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.506964                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_10.dtb.walker     0.512676                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.506964                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.dtb.walker 11233.516484                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 11233.516484                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_10.dtb.walker 11233.516484                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 11233.516484                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_10.dtb.walker 11233.516484                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 11233.516484                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            16603                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2955544                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            17115                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           172.687350                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst     4.231620                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus_10.inst   507.768380                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.008265                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus_10.inst     0.991735                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          493                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          5822713                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         5822713                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        28304                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::switch_cpus_10.inst      2858148                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2886452                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        28304                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::switch_cpus_10.inst      2858148                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2886452                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        28304                       # number of overall hits
system.cpu0.icache.overall_hits::switch_cpus_10.inst      2858148                       # number of overall hits
system.cpu0.icache.overall_hits::total        2886452                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          200                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::switch_cpus_10.inst        16403                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16603                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          200                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::switch_cpus_10.inst        16403                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16603                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          200                       # number of overall misses
system.cpu0.icache.overall_misses::switch_cpus_10.inst        16403                       # number of overall misses
system.cpu0.icache.overall_misses::total        16603                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus_10.inst    228427500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    228427500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus_10.inst    228427500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    228427500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus_10.inst    228427500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    228427500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        28504                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::switch_cpus_10.inst      2874551                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2903055                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        28504                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::switch_cpus_10.inst      2874551                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2903055                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        28504                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus_10.inst      2874551                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2903055                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.007017                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus_10.inst     0.005706                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005719                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.007017                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::switch_cpus_10.inst     0.005706                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005719                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.007017                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::switch_cpus_10.inst     0.005706                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005719                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus_10.inst 13925.958666                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13758.206348                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus_10.inst 13925.958666                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13758.206348                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus_10.inst 13925.958666                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13758.206348                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        16603                       # number of writebacks
system.cpu0.icache.writebacks::total            16603                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus_10.inst        16403                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        16403                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus_10.inst        16403                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        16403                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus_10.inst        16403                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        16403                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus_10.inst    212024500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    212024500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus_10.inst    212024500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    212024500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus_10.inst    212024500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    212024500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus_10.inst     0.005706                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005650                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus_10.inst     0.005706                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005650                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus_10.inst     0.005706                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005650                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.inst 12925.958666                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12925.958666                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus_10.inst 12925.958666                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12925.958666                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus_10.inst 12925.958666                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12925.958666                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements          130                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse    10.999805                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs           37                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          141                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs     0.262411                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus0.itb.walker     2.000090                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus_10.itb.walker     8.999715                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus0.itb.walker     0.125006                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus_10.itb.walker     0.562482                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.687488                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses          533                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses          533                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus0.itb.walker           18                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus_10.itb.walker           28                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total           46                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus0.itb.walker           18                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus_10.itb.walker           28                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total           46                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus0.itb.walker           18                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus_10.itb.walker           28                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total           46                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus0.itb.walker           34                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus_10.itb.walker          113                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total          147                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus0.itb.walker           34                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus_10.itb.walker          113                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total          147                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus0.itb.walker           34                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus_10.itb.walker          113                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total          147                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::switch_cpus_10.itb.walker      1569500                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total      1569500                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::switch_cpus_10.itb.walker      1569500                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total      1569500                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::switch_cpus_10.itb.walker      1569500                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total      1569500                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus0.itb.walker           52                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus_10.itb.walker          141                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total          193                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus0.itb.walker           52                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus_10.itb.walker          141                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total          193                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus0.itb.walker           52                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus_10.itb.walker          141                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total          193                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus_10.itb.walker     0.801418                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.761658                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus_10.itb.walker     0.801418                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.761658                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus_10.itb.walker     0.801418                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.761658                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_10.itb.walker 13889.380531                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total 10676.870748                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::switch_cpus_10.itb.walker 13889.380531                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total 10676.870748                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::switch_cpus_10.itb.walker 13889.380531                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total 10676.870748                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.writebacks::writebacks            3                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total            3                       # number of writebacks
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_10.itb.walker          113                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total          113                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::switch_cpus_10.itb.walker          113                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total          113                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::switch_cpus_10.itb.walker          113                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total          113                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_10.itb.walker      1456500                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total      1456500                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_10.itb.walker      1456500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total      1456500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_10.itb.walker      1456500                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total      1456500                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_10.itb.walker     0.801418                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.585492                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_10.itb.walker     0.801418                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.585492                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_10.itb.walker     0.801418                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.585492                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.itb.walker 12889.380531                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 12889.380531                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_10.itb.walker 12889.380531                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total 12889.380531                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_10.itb.walker 12889.380531                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total 12889.380531                       # average overall mshr miss latency
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.pwrStateResidencyTicks::OFF  6470529660500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            15573                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          899.069333                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             831924                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            16539                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            50.300744                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   104.459821                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus_11.data   794.609512                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.102012                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus_11.data     0.775986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.877997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          966                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          944                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1773943                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1773943                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus_11.data       527899                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         527899                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus_11.data       322276                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        322276                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus_11.data           39                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           39                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::switch_cpus_11.data       850175                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          850175                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus_11.data       850214                       # number of overall hits
system.cpu1.dcache.overall_hits::total         850214                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus_11.data        20696                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20696                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus_11.data         4564                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4564                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus_11.data           94                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           94                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::switch_cpus_11.data        25260                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         25260                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus_11.data        25354                       # number of overall misses
system.cpu1.dcache.overall_misses::total        25354                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus_11.data    190909500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    190909500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus_11.data     63363500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     63363500                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus_11.data    254273000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    254273000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus_11.data    254273000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    254273000                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus_11.data       548595                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       548595                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus_11.data       326840                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       326840                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus_11.data          133                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          133                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus_11.data       875435                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       875435                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus_11.data       875568                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       875568                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus_11.data     0.037725                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.037725                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus_11.data     0.013964                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.013964                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus_11.data     0.706767                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.706767                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus_11.data     0.028854                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.028854                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus_11.data     0.028957                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.028957                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus_11.data  9224.463664                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  9224.463664                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus_11.data 13883.326030                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13883.326030                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus_11.data 10066.231196                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10066.231196                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus_11.data 10028.910626                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10028.910626                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         6503                       # number of writebacks
system.cpu1.dcache.writebacks::total             6503                       # number of writebacks
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus_11.data           11                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus_11.data           11                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus_11.data           11                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus_11.data        20696                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        20696                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus_11.data         4553                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         4553                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus_11.data           94                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           94                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus_11.data        25249                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        25249                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus_11.data        25343                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        25343                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus_11.data           17                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           17                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus_11.data          463                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          463                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus_11.data          480                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          480                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus_11.data    170213500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    170213500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus_11.data     58176500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     58176500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_11.data      3250000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      3250000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus_11.data    228390000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    228390000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus_11.data    231640000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    231640000                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_11.data      2844500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      2844500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus_11.data      2844500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      2844500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus_11.data     0.037725                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037725                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus_11.data     0.013930                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.013930                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_11.data     0.706767                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.706767                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus_11.data     0.028842                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.028842                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus_11.data     0.028945                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.028945                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.data  8224.463664                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  8224.463664                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_11.data 12777.619152                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12777.619152                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_11.data 34574.468085                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 34574.468085                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus_11.data  9045.506753                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  9045.506753                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus_11.data  9140.196504                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  9140.196504                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_11.data 167323.529412                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 167323.529412                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_11.data  5926.041667                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total  5926.041667                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements          149                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.878000                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs          258                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs          165                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     1.563636                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker     2.019076                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus_11.dtb.walker    13.858925                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.126192                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus_11.dtb.walker     0.866183                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.992375                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses          792                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses          792                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus_11.dtb.walker          153                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total          153                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus_11.dtb.walker          153                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total          153                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus_11.dtb.walker          153                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total          153                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus_11.dtb.walker          162                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total          162                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus_11.dtb.walker          162                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total          162                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus_11.dtb.walker          162                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total          162                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_11.dtb.walker      1809500                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total      1809500                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus_11.dtb.walker      1809500                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total      1809500                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus_11.dtb.walker      1809500                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total      1809500                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus_11.dtb.walker          315                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total          315                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus_11.dtb.walker          315                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total          315                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus_11.dtb.walker          315                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total          315                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_11.dtb.walker     0.514286                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.514286                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus_11.dtb.walker     0.514286                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.514286                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus_11.dtb.walker     0.514286                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.514286                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_11.dtb.walker 11169.753086                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 11169.753086                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_11.dtb.walker 11169.753086                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 11169.753086                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_11.dtb.walker 11169.753086                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 11169.753086                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks           45                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total           45                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_11.dtb.walker          162                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total          162                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus_11.dtb.walker          162                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total          162                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus_11.dtb.walker          162                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total          162                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_11.dtb.walker      1647500                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1647500                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_11.dtb.walker      1647500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total      1647500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_11.dtb.walker      1647500                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total      1647500                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_11.dtb.walker     0.514286                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.514286                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_11.dtb.walker     0.514286                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.514286                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_11.dtb.walker     0.514286                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.514286                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.dtb.walker 10169.753086                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10169.753086                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_11.dtb.walker 10169.753086                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10169.753086                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_11.dtb.walker 10169.753086                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10169.753086                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            12797                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443557                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13309                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           183.601848                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst     2.711088                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus_11.inst   509.288912                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.005295                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus_11.inst     0.994705                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4850655                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4850655                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus_11.inst      2406132                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2406132                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus_11.inst      2406132                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2406132                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus_11.inst      2406132                       # number of overall hits
system.cpu1.icache.overall_hits::total        2406132                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus_11.inst        12797                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        12797                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus_11.inst        12797                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         12797                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus_11.inst        12797                       # number of overall misses
system.cpu1.icache.overall_misses::total        12797                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus_11.inst    180608500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    180608500                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus_11.inst    180608500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    180608500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus_11.inst    180608500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    180608500                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus_11.inst      2418929                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2418929                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus_11.inst      2418929                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2418929                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus_11.inst      2418929                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2418929                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus_11.inst     0.005290                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005290                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus_11.inst     0.005290                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005290                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus_11.inst     0.005290                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005290                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus_11.inst 14113.346878                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14113.346878                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus_11.inst 14113.346878                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14113.346878                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus_11.inst 14113.346878                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14113.346878                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        12797                       # number of writebacks
system.cpu1.icache.writebacks::total            12797                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus_11.inst        12797                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        12797                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus_11.inst        12797                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        12797                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus_11.inst        12797                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        12797                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus_11.inst    167811500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    167811500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus_11.inst    167811500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    167811500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus_11.inst    167811500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    167811500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus_11.inst     0.005290                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005290                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus_11.inst     0.005290                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005290                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus_11.inst     0.005290                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005290                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.inst 13113.346878                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13113.346878                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus_11.inst 13113.346878                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13113.346878                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus_11.inst 13113.346878                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13113.346878                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements           98                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse     7.013268                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs          104                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs          105                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     0.990476                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker     6.012331                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus_11.itb.walker     1.000936                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.375771                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus_11.itb.walker     0.062559                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.438329                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1024            7                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses          370                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses          370                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::switch_cpus_11.itb.walker           14                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total           14                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::switch_cpus_11.itb.walker           14                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total           14                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::switch_cpus_11.itb.walker           14                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total           14                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::switch_cpus_11.itb.walker          114                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total          114                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::switch_cpus_11.itb.walker          114                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total          114                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::switch_cpus_11.itb.walker          114                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total          114                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::switch_cpus_11.itb.walker      1097000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total      1097000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::switch_cpus_11.itb.walker      1097000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total      1097000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::switch_cpus_11.itb.walker      1097000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total      1097000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::switch_cpus_11.itb.walker          128                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total          128                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::switch_cpus_11.itb.walker          128                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total          128                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::switch_cpus_11.itb.walker          128                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total          128                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::switch_cpus_11.itb.walker     0.890625                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.890625                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::switch_cpus_11.itb.walker     0.890625                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.890625                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::switch_cpus_11.itb.walker     0.890625                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.890625                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_11.itb.walker  9622.807018                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total  9622.807018                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::switch_cpus_11.itb.walker  9622.807018                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total  9622.807018                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::switch_cpus_11.itb.walker  9622.807018                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total  9622.807018                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::writebacks           30                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total           30                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_11.itb.walker          114                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total          114                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::switch_cpus_11.itb.walker          114                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total          114                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::switch_cpus_11.itb.walker          114                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total          114                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_11.itb.walker       983000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total       983000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_11.itb.walker       983000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total       983000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_11.itb.walker       983000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total       983000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_11.itb.walker     0.890625                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.890625                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_11.itb.walker     0.890625                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.890625                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_11.itb.walker     0.890625                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.890625                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.itb.walker  8622.807018                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8622.807018                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_11.itb.walker  8622.807018                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total  8622.807018                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_11.itb.walker  8622.807018                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total  8622.807018                       # average overall mshr miss latency
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.pwrStateResidencyTicks::OFF  6470529660500                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            14927                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          775.583742                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1240913                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            15800                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            78.538797                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   506.927609                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus_12.data   268.656133                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.495046                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus_12.data     0.262360                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.757406                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          873                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          858                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.852539                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1814244                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1814244                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus_12.data       545407                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         545407                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus_12.data       325196                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        325196                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus_12.data           24                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           24                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::switch_cpus_12.data       870603                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          870603                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus_12.data       870627                       # number of overall hits
system.cpu2.dcache.overall_hits::total         870627                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus_12.data        21708                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        21708                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus_12.data         3467                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3467                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus_12.data           10                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           10                       # number of SoftPFReq misses
system.cpu2.dcache.demand_misses::switch_cpus_12.data        25175                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         25175                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus_12.data        25185                       # number of overall misses
system.cpu2.dcache.overall_misses::total        25185                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus_12.data    177778500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    177778500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus_12.data     33104000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     33104000                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus_12.data    210882500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    210882500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus_12.data    210882500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    210882500                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus_12.data       567115                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       567115                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus_12.data       328663                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       328663                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus_12.data           34                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total           34                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus_12.data       895778                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       895778                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus_12.data       895812                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       895812                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus_12.data     0.038278                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038278                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus_12.data     0.010549                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.010549                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus_12.data     0.294118                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.294118                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus_12.data     0.028104                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.028104                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus_12.data     0.028114                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.028114                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus_12.data  8189.538419                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  8189.538419                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus_12.data  9548.312662                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  9548.312662                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus_12.data  8376.663357                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  8376.663357                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus_12.data  8373.337304                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  8373.337304                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         4937                       # number of writebacks
system.cpu2.dcache.writebacks::total             4937                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus_12.data        21708                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        21708                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus_12.data         3467                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         3467                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus_12.data           10                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus_12.data        25175                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        25175                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus_12.data        25185                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        25185                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus_12.data            8                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus_12.data          435                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          435                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus_12.data          443                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          443                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus_12.data    156070500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    156070500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus_12.data     29637000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     29637000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_12.data        39000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        39000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus_12.data    185707500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    185707500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus_12.data    185746500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    185746500                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_12.data      1353500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      1353500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus_12.data      1353500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      1353500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus_12.data     0.038278                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038278                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus_12.data     0.010549                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.010549                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_12.data     0.294118                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.294118                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus_12.data     0.028104                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.028104                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus_12.data     0.028114                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.028114                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.data  7189.538419                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  7189.538419                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_12.data  8548.312662                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  8548.312662                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_12.data         3900                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         3900                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus_12.data  7376.663357                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  7376.663357                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus_12.data  7375.282906                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  7375.282906                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_12.data 169187.500000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169187.500000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_12.data  3055.304740                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total  3055.304740                       # average overall mshr uncacheable latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements           51                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.993295                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs          125                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs           67                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     1.865672                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus2.dtb.walker     7.002475                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus_12.dtb.walker     8.990820                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus2.dtb.walker     0.437655                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus_12.dtb.walker     0.561926                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.999581                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses          393                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses          393                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus_12.dtb.walker          111                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total          111                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus_12.dtb.walker          111                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total          111                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus_12.dtb.walker          111                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total          111                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus_12.dtb.walker           57                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus_12.dtb.walker           57                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total           57                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus_12.dtb.walker           57                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total           57                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_12.dtb.walker       697000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total       697000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus_12.dtb.walker       697000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total       697000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus_12.dtb.walker       697000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total       697000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus_12.dtb.walker          168                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total          168                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus_12.dtb.walker          168                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total          168                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus_12.dtb.walker          168                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total          168                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_12.dtb.walker     0.339286                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.339286                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus_12.dtb.walker     0.339286                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.339286                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus_12.dtb.walker     0.339286                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.339286                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_12.dtb.walker 12228.070175                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 12228.070175                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_12.dtb.walker 12228.070175                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 12228.070175                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_12.dtb.walker 12228.070175                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 12228.070175                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::writebacks            9                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total            9                       # number of writebacks
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_12.dtb.walker           57                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus_12.dtb.walker           57                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus_12.dtb.walker           57                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_12.dtb.walker       640000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total       640000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_12.dtb.walker       640000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total       640000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_12.dtb.walker       640000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total       640000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_12.dtb.walker     0.339286                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.339286                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_12.dtb.walker     0.339286                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.339286                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_12.dtb.walker     0.339286                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.339286                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.dtb.walker 11228.070175                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 11228.070175                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_12.dtb.walker 11228.070175                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total 11228.070175                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_12.dtb.walker 11228.070175                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total 11228.070175                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            10443                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2517018                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            10955                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           229.759744                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   100.838362                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus_12.inst   411.161638                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.196950                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus_12.inst     0.803050                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4979307                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4979307                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus_12.inst      2473989                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2473989                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus_12.inst      2473989                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2473989                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus_12.inst      2473989                       # number of overall hits
system.cpu2.icache.overall_hits::total        2473989                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus_12.inst        10443                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        10443                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus_12.inst        10443                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         10443                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus_12.inst        10443                       # number of overall misses
system.cpu2.icache.overall_misses::total        10443                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus_12.inst    145608000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    145608000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus_12.inst    145608000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    145608000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus_12.inst    145608000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    145608000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus_12.inst      2484432                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2484432                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus_12.inst      2484432                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2484432                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus_12.inst      2484432                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2484432                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus_12.inst     0.004203                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004203                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus_12.inst     0.004203                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004203                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus_12.inst     0.004203                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004203                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus_12.inst 13943.119793                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13943.119793                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus_12.inst 13943.119793                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13943.119793                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus_12.inst 13943.119793                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13943.119793                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        10443                       # number of writebacks
system.cpu2.icache.writebacks::total            10443                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus_12.inst        10443                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        10443                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus_12.inst        10443                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        10443                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus_12.inst        10443                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        10443                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus_12.inst    135165000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    135165000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus_12.inst    135165000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    135165000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus_12.inst    135165000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    135165000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus_12.inst     0.004203                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004203                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus_12.inst     0.004203                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004203                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus_12.inst     0.004203                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004203                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.inst 12943.119793                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12943.119793                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus_12.inst 12943.119793                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 12943.119793                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus_12.inst 12943.119793                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 12943.119793                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse     5.998350                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            6                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs     2.666667                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker            4                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus_12.itb.walker     1.998350                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.250000                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus_12.itb.walker     0.124897                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.374897                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1024            6                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses           20                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses           20                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.ReadReq_hits::switch_cpus_12.itb.walker            7                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::switch_cpus_12.itb.walker            7                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::switch_cpus_12.itb.walker            7                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::switch_cpus_12.itb.walker            2                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::switch_cpus_12.itb.walker            2                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::switch_cpus_12.itb.walker            2                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total            2                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::switch_cpus_12.itb.walker        28000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total        28000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::switch_cpus_12.itb.walker        28000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total        28000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::switch_cpus_12.itb.walker        28000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total        28000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::switch_cpus_12.itb.walker            9                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total            9                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::switch_cpus_12.itb.walker            9                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total            9                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::switch_cpus_12.itb.walker            9                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total            9                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::switch_cpus_12.itb.walker     0.222222                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.222222                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::switch_cpus_12.itb.walker     0.222222                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.222222                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::switch_cpus_12.itb.walker     0.222222                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.222222                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_12.itb.walker        14000                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total        14000                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::switch_cpus_12.itb.walker        14000                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total        14000                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::switch_cpus_12.itb.walker        14000                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total        14000                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_12.itb.walker            2                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::switch_cpus_12.itb.walker            2                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::switch_cpus_12.itb.walker            2                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_12.itb.walker        26000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total        26000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_12.itb.walker        26000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total        26000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_12.itb.walker        26000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total        26000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_12.itb.walker     0.222222                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_12.itb.walker     0.222222                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.222222                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_12.itb.walker     0.222222                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.222222                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.itb.walker        13000                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total        13000                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_12.itb.walker        13000                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total        13000                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_12.itb.walker        13000                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total        13000                       # average overall mshr miss latency
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.pwrStateResidencyTicks::OFF  6470529660500                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            15862                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          831.698891                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             822648                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            16760                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            49.084010                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   152.672342                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus_13.data   679.026550                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.149094                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus_13.data     0.663112                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.812206                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          898                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          886                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1844194                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1844194                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus_13.data       552644                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         552644                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus_13.data       331070                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        331070                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus_13.data           38                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           38                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::switch_cpus_13.data       883714                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          883714                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus_13.data       883752                       # number of overall hits
system.cpu3.dcache.overall_hits::total         883752                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus_13.data        22514                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        22514                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus_13.data         3817                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3817                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus_13.data          102                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          102                       # number of SoftPFReq misses
system.cpu3.dcache.demand_misses::switch_cpus_13.data        26331                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         26331                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus_13.data        26433                       # number of overall misses
system.cpu3.dcache.overall_misses::total        26433                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus_13.data    188682000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    188682000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus_13.data     36640000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     36640000                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus_13.data    225322000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    225322000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus_13.data    225322000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    225322000                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus_13.data       575158                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       575158                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus_13.data       334887                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       334887                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus_13.data          140                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          140                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus_13.data       910045                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       910045                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus_13.data       910185                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       910185                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus_13.data     0.039144                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.039144                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus_13.data     0.011398                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.011398                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus_13.data     0.728571                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.728571                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus_13.data     0.028934                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.028934                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus_13.data     0.029041                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.029041                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus_13.data  8380.652039                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  8380.652039                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus_13.data  9599.161645                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  9599.161645                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus_13.data  8557.289886                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  8557.289886                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus_13.data  8524.268906                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  8524.268906                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         5308                       # number of writebacks
system.cpu3.dcache.writebacks::total             5308                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus_13.data            4                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus_13.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus_13.data            5                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus_13.data            5                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus_13.data        22510                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        22510                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus_13.data         3816                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         3816                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus_13.data          102                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          102                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus_13.data        26326                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        26326                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus_13.data        26428                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        26428                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus_13.data            8                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus_13.data          435                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          435                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus_13.data          443                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          443                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus_13.data    166097500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    166097500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus_13.data     32716000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     32716000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_13.data      1452000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      1452000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus_13.data    198813500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    198813500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus_13.data    200265500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    200265500                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_13.data      1355000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1355000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus_13.data      1355000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1355000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus_13.data     0.039137                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.039137                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus_13.data     0.011395                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.011395                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_13.data     0.728571                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.728571                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus_13.data     0.028928                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.028928                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus_13.data     0.029036                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.029036                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.data  7378.831630                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  7378.831630                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_13.data  8573.375262                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  8573.375262                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_13.data 14235.294118                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 14235.294118                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus_13.data  7551.982831                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  7551.982831                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus_13.data  7577.777357                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  7577.777357                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_13.data       169375                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169375                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_13.data  3058.690745                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total  3058.690745                       # average overall mshr uncacheable latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements           82                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    14.993011                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs          186                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs           97                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs     1.917526                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker     2.002975                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus_13.dtb.walker    12.990036                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     0.125186                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus_13.dtb.walker     0.811877                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.937063                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses          509                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses          509                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus_13.dtb.walker          115                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total          115                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus_13.dtb.walker          115                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total          115                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus_13.dtb.walker          115                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total          115                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus_13.dtb.walker           93                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total           93                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus_13.dtb.walker           93                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total           93                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus_13.dtb.walker           93                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total           93                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_13.dtb.walker      1164500                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total      1164500                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus_13.dtb.walker      1164500                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total      1164500                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus_13.dtb.walker      1164500                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total      1164500                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus_13.dtb.walker          208                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total          208                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus_13.dtb.walker          208                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total          208                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus_13.dtb.walker          208                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total          208                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_13.dtb.walker     0.447115                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.447115                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus_13.dtb.walker     0.447115                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.447115                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus_13.dtb.walker     0.447115                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.447115                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_13.dtb.walker 12521.505376                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 12521.505376                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_13.dtb.walker 12521.505376                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 12521.505376                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_13.dtb.walker 12521.505376                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 12521.505376                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::writebacks           16                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total           16                       # number of writebacks
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_13.dtb.walker           93                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total           93                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus_13.dtb.walker           93                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total           93                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus_13.dtb.walker           93                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total           93                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_13.dtb.walker      1071500                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1071500                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_13.dtb.walker      1071500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total      1071500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_13.dtb.walker      1071500                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total      1071500                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_13.dtb.walker     0.447115                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.447115                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_13.dtb.walker     0.447115                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.447115                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_13.dtb.walker     0.447115                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.447115                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 11521.505376                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 11521.505376                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 11521.505376                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 11521.505376                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 11521.505376                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 11521.505376                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements            11221                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2573912                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            11733                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           219.373732                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst    10.162795                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus_13.inst   501.837205                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.019849                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus_13.inst     0.980151                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5083623                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5083623                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus_13.inst      2524980                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2524980                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus_13.inst      2524980                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2524980                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus_13.inst      2524980                       # number of overall hits
system.cpu3.icache.overall_hits::total        2524980                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus_13.inst        11221                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        11221                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus_13.inst        11221                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         11221                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus_13.inst        11221                       # number of overall misses
system.cpu3.icache.overall_misses::total        11221                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus_13.inst    156293500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    156293500                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus_13.inst    156293500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    156293500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus_13.inst    156293500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    156293500                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus_13.inst      2536201                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2536201                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus_13.inst      2536201                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2536201                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus_13.inst      2536201                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2536201                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus_13.inst     0.004424                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004424                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus_13.inst     0.004424                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004424                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus_13.inst     0.004424                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004424                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus_13.inst 13928.660547                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13928.660547                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus_13.inst 13928.660547                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13928.660547                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus_13.inst 13928.660547                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13928.660547                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks        11221                       # number of writebacks
system.cpu3.icache.writebacks::total            11221                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus_13.inst        11221                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        11221                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus_13.inst        11221                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        11221                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus_13.inst        11221                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        11221                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus_13.inst    145072500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    145072500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus_13.inst    145072500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    145072500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus_13.inst    145072500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    145072500                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus_13.inst     0.004424                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004424                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus_13.inst     0.004424                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004424                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus_13.inst     0.004424                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004424                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.inst 12928.660547                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12928.660547                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus_13.inst 12928.660547                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12928.660547                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus_13.inst 12928.660547                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12928.660547                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            6                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse     6.995868                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs           17                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs           13                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     1.307692                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker            3                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus_13.itb.walker     3.995868                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.187500                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus_13.itb.walker     0.249742                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.437242                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1024            7                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses           52                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses           52                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.ReadReq_hits::switch_cpus_13.itb.walker            8                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total            8                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::switch_cpus_13.itb.walker            8                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total            8                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::switch_cpus_13.itb.walker            8                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total            8                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::switch_cpus_13.itb.walker           12                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::switch_cpus_13.itb.walker           12                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total           12                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::switch_cpus_13.itb.walker           12                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total           12                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::switch_cpus_13.itb.walker       115000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total       115000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::switch_cpus_13.itb.walker       115000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total       115000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::switch_cpus_13.itb.walker       115000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total       115000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::switch_cpus_13.itb.walker           20                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total           20                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::switch_cpus_13.itb.walker           20                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total           20                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::switch_cpus_13.itb.walker           20                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total           20                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::switch_cpus_13.itb.walker     0.600000                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.600000                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::switch_cpus_13.itb.walker     0.600000                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.600000                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::switch_cpus_13.itb.walker     0.600000                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.600000                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_13.itb.walker  9583.333333                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total  9583.333333                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::switch_cpus_13.itb.walker  9583.333333                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total  9583.333333                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::switch_cpus_13.itb.walker  9583.333333                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total  9583.333333                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.writebacks::writebacks            4                       # number of writebacks
system.cpu3.itb_walker_cache.writebacks::total            4                       # number of writebacks
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_13.itb.walker           12                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::switch_cpus_13.itb.walker           12                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::switch_cpus_13.itb.walker           12                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_13.itb.walker       103000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total       103000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_13.itb.walker       103000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total       103000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_13.itb.walker       103000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total       103000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_13.itb.walker     0.600000                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_13.itb.walker     0.600000                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.600000                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_13.itb.walker     0.600000                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.600000                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.itb.walker  8583.333333                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8583.333333                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_13.itb.walker  8583.333333                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total  8583.333333                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_13.itb.walker  8583.333333                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total  8583.333333                       # average overall mshr miss latency
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu4.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu4.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu4.interrupts.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu4.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu4.pwrStateResidencyTicks::OFF  6470529660500                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_vec_insts                           0                       # number of vector instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu4.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu4.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements            15483                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          783.327473                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             835302                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            16346                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            51.101309                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   261.376545                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus_14.data   521.950928                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.255251                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus_14.data     0.509718                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.764968                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          863                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          851                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.842773                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          1846381                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         1846381                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::switch_cpus_14.data       553758                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         553758                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus_14.data       331669                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        331669                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::switch_cpus_14.data           42                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total           42                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::switch_cpus_14.data       885427                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          885427                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus_14.data       885469                       # number of overall hits
system.cpu4.dcache.overall_hits::total         885469                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus_14.data        22196                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        22196                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus_14.data         3723                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         3723                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::switch_cpus_14.data           97                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           97                       # number of SoftPFReq misses
system.cpu4.dcache.demand_misses::switch_cpus_14.data        25919                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         25919                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus_14.data        26016                       # number of overall misses
system.cpu4.dcache.overall_misses::total        26016                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus_14.data    183982000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    183982000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus_14.data     34560000                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     34560000                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus_14.data    218542000                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    218542000                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus_14.data    218542000                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    218542000                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus_14.data       575954                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       575954                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus_14.data       335392                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       335392                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::switch_cpus_14.data          139                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          139                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus_14.data       911346                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       911346                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus_14.data       911485                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       911485                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus_14.data     0.038538                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.038538                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus_14.data     0.011100                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.011100                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::switch_cpus_14.data     0.697842                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.697842                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus_14.data     0.028440                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.028440                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus_14.data     0.028542                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.028542                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus_14.data  8288.970986                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total  8288.970986                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus_14.data  9282.836422                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total  9282.836422                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus_14.data  8431.729619                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total  8431.729619                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus_14.data  8400.292128                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total  8400.292128                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks         5245                       # number of writebacks
system.cpu4.dcache.writebacks::total             5245                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus_14.data            1                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus_14.data            1                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus_14.data            1                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus_14.data        22195                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        22195                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus_14.data         3723                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         3723                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::switch_cpus_14.data           97                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           97                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus_14.data        25918                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        25918                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus_14.data        26015                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        26015                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_uncacheable::switch_cpus_14.data           16                       # number of ReadReq MSHR uncacheable
system.cpu4.dcache.ReadReq_mshr_uncacheable::total           16                       # number of ReadReq MSHR uncacheable
system.cpu4.dcache.WriteReq_mshr_uncacheable::switch_cpus_14.data          451                       # number of WriteReq MSHR uncacheable
system.cpu4.dcache.WriteReq_mshr_uncacheable::total          451                       # number of WriteReq MSHR uncacheable
system.cpu4.dcache.overall_mshr_uncacheable_misses::switch_cpus_14.data          467                       # number of overall MSHR uncacheable misses
system.cpu4.dcache.overall_mshr_uncacheable_misses::total          467                       # number of overall MSHR uncacheable misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus_14.data    161783000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    161783000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus_14.data     30837000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     30837000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_14.data      1373500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      1373500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus_14.data    192620000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    192620000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus_14.data    193993500                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    193993500                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_14.data      2707000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      2707000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::switch_cpus_14.data      2707000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      2707000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus_14.data     0.038536                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.038536                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus_14.data     0.011100                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.011100                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_14.data     0.697842                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.697842                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus_14.data     0.028439                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.028439                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus_14.data     0.028541                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.028541                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.data  7289.164226                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  7289.164226                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_14.data  8282.836422                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total  8282.836422                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_14.data 14159.793814                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 14159.793814                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus_14.data  7431.900610                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total  7431.900610                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus_14.data  7456.986354                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total  7456.986354                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_14.data 169187.500000                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169187.500000                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_14.data  5796.573876                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total  5796.573876                       # average overall mshr uncacheable latency
system.cpu4.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.tags.replacements           78                       # number of replacements
system.cpu4.dtb_walker_cache.tags.tagsinuse    15.989885                       # Cycle average of tags in use
system.cpu4.dtb_walker_cache.tags.total_refs          121                       # Total number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.sampled_refs           94                       # Sample count of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.avg_refs     1.287234                       # Average number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.dtb_walker_cache.tags.occ_blocks::switch_cpus4.dtb.walker     4.008058                       # Average occupied blocks per requestor
system.cpu4.dtb_walker_cache.tags.occ_blocks::switch_cpus_14.dtb.walker    11.981827                       # Average occupied blocks per requestor
system.cpu4.dtb_walker_cache.tags.occ_percent::switch_cpus4.dtb.walker     0.250504                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_percent::switch_cpus_14.dtb.walker     0.748864                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_percent::total     0.999368                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dtb_walker_cache.tags.tag_accesses          486                       # Number of tag accesses
system.cpu4.dtb_walker_cache.tags.data_accesses          486                       # Number of data accesses
system.cpu4.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.ReadReq_hits::switch_cpus_14.dtb.walker          111                       # number of ReadReq hits
system.cpu4.dtb_walker_cache.ReadReq_hits::total          111                       # number of ReadReq hits
system.cpu4.dtb_walker_cache.demand_hits::switch_cpus_14.dtb.walker          111                       # number of demand (read+write) hits
system.cpu4.dtb_walker_cache.demand_hits::total          111                       # number of demand (read+write) hits
system.cpu4.dtb_walker_cache.overall_hits::switch_cpus_14.dtb.walker          111                       # number of overall hits
system.cpu4.dtb_walker_cache.overall_hits::total          111                       # number of overall hits
system.cpu4.dtb_walker_cache.ReadReq_misses::switch_cpus_14.dtb.walker           88                       # number of ReadReq misses
system.cpu4.dtb_walker_cache.ReadReq_misses::total           88                       # number of ReadReq misses
system.cpu4.dtb_walker_cache.demand_misses::switch_cpus_14.dtb.walker           88                       # number of demand (read+write) misses
system.cpu4.dtb_walker_cache.demand_misses::total           88                       # number of demand (read+write) misses
system.cpu4.dtb_walker_cache.overall_misses::switch_cpus_14.dtb.walker           88                       # number of overall misses
system.cpu4.dtb_walker_cache.overall_misses::total           88                       # number of overall misses
system.cpu4.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_14.dtb.walker      1016500                       # number of ReadReq miss cycles
system.cpu4.dtb_walker_cache.ReadReq_miss_latency::total      1016500                       # number of ReadReq miss cycles
system.cpu4.dtb_walker_cache.demand_miss_latency::switch_cpus_14.dtb.walker      1016500                       # number of demand (read+write) miss cycles
system.cpu4.dtb_walker_cache.demand_miss_latency::total      1016500                       # number of demand (read+write) miss cycles
system.cpu4.dtb_walker_cache.overall_miss_latency::switch_cpus_14.dtb.walker      1016500                       # number of overall miss cycles
system.cpu4.dtb_walker_cache.overall_miss_latency::total      1016500                       # number of overall miss cycles
system.cpu4.dtb_walker_cache.ReadReq_accesses::switch_cpus_14.dtb.walker          199                       # number of ReadReq accesses(hits+misses)
system.cpu4.dtb_walker_cache.ReadReq_accesses::total          199                       # number of ReadReq accesses(hits+misses)
system.cpu4.dtb_walker_cache.demand_accesses::switch_cpus_14.dtb.walker          199                       # number of demand (read+write) accesses
system.cpu4.dtb_walker_cache.demand_accesses::total          199                       # number of demand (read+write) accesses
system.cpu4.dtb_walker_cache.overall_accesses::switch_cpus_14.dtb.walker          199                       # number of overall (read+write) accesses
system.cpu4.dtb_walker_cache.overall_accesses::total          199                       # number of overall (read+write) accesses
system.cpu4.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_14.dtb.walker     0.442211                       # miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.ReadReq_miss_rate::total     0.442211                       # miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.demand_miss_rate::switch_cpus_14.dtb.walker     0.442211                       # miss rate for demand accesses
system.cpu4.dtb_walker_cache.demand_miss_rate::total     0.442211                       # miss rate for demand accesses
system.cpu4.dtb_walker_cache.overall_miss_rate::switch_cpus_14.dtb.walker     0.442211                       # miss rate for overall accesses
system.cpu4.dtb_walker_cache.overall_miss_rate::total     0.442211                       # miss rate for overall accesses
system.cpu4.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_14.dtb.walker 11551.136364                       # average ReadReq miss latency
system.cpu4.dtb_walker_cache.ReadReq_avg_miss_latency::total 11551.136364                       # average ReadReq miss latency
system.cpu4.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_14.dtb.walker 11551.136364                       # average overall miss latency
system.cpu4.dtb_walker_cache.demand_avg_miss_latency::total 11551.136364                       # average overall miss latency
system.cpu4.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_14.dtb.walker 11551.136364                       # average overall miss latency
system.cpu4.dtb_walker_cache.overall_avg_miss_latency::total 11551.136364                       # average overall miss latency
system.cpu4.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.writebacks::writebacks           11                       # number of writebacks
system.cpu4.dtb_walker_cache.writebacks::total           11                       # number of writebacks
system.cpu4.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_14.dtb.walker           88                       # number of ReadReq MSHR misses
system.cpu4.dtb_walker_cache.ReadReq_mshr_misses::total           88                       # number of ReadReq MSHR misses
system.cpu4.dtb_walker_cache.demand_mshr_misses::switch_cpus_14.dtb.walker           88                       # number of demand (read+write) MSHR misses
system.cpu4.dtb_walker_cache.demand_mshr_misses::total           88                       # number of demand (read+write) MSHR misses
system.cpu4.dtb_walker_cache.overall_mshr_misses::switch_cpus_14.dtb.walker           88                       # number of overall MSHR misses
system.cpu4.dtb_walker_cache.overall_mshr_misses::total           88                       # number of overall MSHR misses
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_14.dtb.walker       928500                       # number of ReadReq MSHR miss cycles
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_latency::total       928500                       # number of ReadReq MSHR miss cycles
system.cpu4.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_14.dtb.walker       928500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dtb_walker_cache.demand_mshr_miss_latency::total       928500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_14.dtb.walker       928500                       # number of overall MSHR miss cycles
system.cpu4.dtb_walker_cache.overall_mshr_miss_latency::total       928500                       # number of overall MSHR miss cycles
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_14.dtb.walker     0.442211                       # mshr miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.442211                       # mshr miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_14.dtb.walker     0.442211                       # mshr miss rate for demand accesses
system.cpu4.dtb_walker_cache.demand_mshr_miss_rate::total     0.442211                       # mshr miss rate for demand accesses
system.cpu4.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_14.dtb.walker     0.442211                       # mshr miss rate for overall accesses
system.cpu4.dtb_walker_cache.overall_mshr_miss_rate::total     0.442211                       # mshr miss rate for overall accesses
system.cpu4.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.dtb.walker 10551.136364                       # average ReadReq mshr miss latency
system.cpu4.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10551.136364                       # average ReadReq mshr miss latency
system.cpu4.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_14.dtb.walker 10551.136364                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10551.136364                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_14.dtb.walker 10551.136364                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10551.136364                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements            11753                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            2553605                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            12265                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           208.202609                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst    17.891110                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus_14.inst   494.108890                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.034944                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus_14.inst     0.965056                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          5075279                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         5075279                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::switch_cpus_14.inst      2520010                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        2520010                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus_14.inst      2520010                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         2520010                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus_14.inst      2520010                       # number of overall hits
system.cpu4.icache.overall_hits::total        2520010                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus_14.inst        11753                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        11753                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus_14.inst        11753                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         11753                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus_14.inst        11753                       # number of overall misses
system.cpu4.icache.overall_misses::total        11753                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus_14.inst    164506500                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    164506500                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus_14.inst    164506500                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    164506500                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus_14.inst    164506500                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    164506500                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus_14.inst      2531763                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      2531763                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus_14.inst      2531763                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      2531763                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus_14.inst      2531763                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      2531763                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus_14.inst     0.004642                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.004642                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus_14.inst     0.004642                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.004642                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus_14.inst     0.004642                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.004642                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus_14.inst 13996.979495                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 13996.979495                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus_14.inst 13996.979495                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 13996.979495                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus_14.inst 13996.979495                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 13996.979495                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks        11753                       # number of writebacks
system.cpu4.icache.writebacks::total            11753                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus_14.inst        11753                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        11753                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus_14.inst        11753                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        11753                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus_14.inst        11753                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        11753                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus_14.inst    152753500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    152753500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus_14.inst    152753500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    152753500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus_14.inst    152753500                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    152753500                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus_14.inst     0.004642                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.004642                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus_14.inst     0.004642                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.004642                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus_14.inst     0.004642                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.004642                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.inst 12996.979495                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 12996.979495                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus_14.inst 12996.979495                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 12996.979495                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus_14.inst 12996.979495                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 12996.979495                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.tags.replacements            5                       # number of replacements
system.cpu4.itb_walker_cache.tags.tagsinuse     5.993464                       # Cycle average of tags in use
system.cpu4.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.sampled_refs           11                       # Sample count of references to valid blocks.
system.cpu4.itb_walker_cache.tags.avg_refs     1.454545                       # Average number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.itb_walker_cache.tags.occ_blocks::switch_cpus4.itb.walker            2                       # Average occupied blocks per requestor
system.cpu4.itb_walker_cache.tags.occ_blocks::switch_cpus_14.itb.walker     3.993464                       # Average occupied blocks per requestor
system.cpu4.itb_walker_cache.tags.occ_percent::switch_cpus4.itb.walker     0.125000                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_percent::switch_cpus_14.itb.walker     0.249592                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_percent::total     0.374592                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_task_id_blocks::1024            6                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu4.itb_walker_cache.tags.tag_accesses           44                       # Number of tag accesses
system.cpu4.itb_walker_cache.tags.data_accesses           44                       # Number of data accesses
system.cpu4.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.ReadReq_hits::switch_cpus_14.itb.walker            7                       # number of ReadReq hits
system.cpu4.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu4.itb_walker_cache.demand_hits::switch_cpus_14.itb.walker            7                       # number of demand (read+write) hits
system.cpu4.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu4.itb_walker_cache.overall_hits::switch_cpus_14.itb.walker            7                       # number of overall hits
system.cpu4.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu4.itb_walker_cache.ReadReq_misses::switch_cpus_14.itb.walker           10                       # number of ReadReq misses
system.cpu4.itb_walker_cache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu4.itb_walker_cache.demand_misses::switch_cpus_14.itb.walker           10                       # number of demand (read+write) misses
system.cpu4.itb_walker_cache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu4.itb_walker_cache.overall_misses::switch_cpus_14.itb.walker           10                       # number of overall misses
system.cpu4.itb_walker_cache.overall_misses::total           10                       # number of overall misses
system.cpu4.itb_walker_cache.ReadReq_miss_latency::switch_cpus_14.itb.walker       100000                       # number of ReadReq miss cycles
system.cpu4.itb_walker_cache.ReadReq_miss_latency::total       100000                       # number of ReadReq miss cycles
system.cpu4.itb_walker_cache.demand_miss_latency::switch_cpus_14.itb.walker       100000                       # number of demand (read+write) miss cycles
system.cpu4.itb_walker_cache.demand_miss_latency::total       100000                       # number of demand (read+write) miss cycles
system.cpu4.itb_walker_cache.overall_miss_latency::switch_cpus_14.itb.walker       100000                       # number of overall miss cycles
system.cpu4.itb_walker_cache.overall_miss_latency::total       100000                       # number of overall miss cycles
system.cpu4.itb_walker_cache.ReadReq_accesses::switch_cpus_14.itb.walker           17                       # number of ReadReq accesses(hits+misses)
system.cpu4.itb_walker_cache.ReadReq_accesses::total           17                       # number of ReadReq accesses(hits+misses)
system.cpu4.itb_walker_cache.demand_accesses::switch_cpus_14.itb.walker           17                       # number of demand (read+write) accesses
system.cpu4.itb_walker_cache.demand_accesses::total           17                       # number of demand (read+write) accesses
system.cpu4.itb_walker_cache.overall_accesses::switch_cpus_14.itb.walker           17                       # number of overall (read+write) accesses
system.cpu4.itb_walker_cache.overall_accesses::total           17                       # number of overall (read+write) accesses
system.cpu4.itb_walker_cache.ReadReq_miss_rate::switch_cpus_14.itb.walker     0.588235                       # miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.ReadReq_miss_rate::total     0.588235                       # miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.demand_miss_rate::switch_cpus_14.itb.walker     0.588235                       # miss rate for demand accesses
system.cpu4.itb_walker_cache.demand_miss_rate::total     0.588235                       # miss rate for demand accesses
system.cpu4.itb_walker_cache.overall_miss_rate::switch_cpus_14.itb.walker     0.588235                       # miss rate for overall accesses
system.cpu4.itb_walker_cache.overall_miss_rate::total     0.588235                       # miss rate for overall accesses
system.cpu4.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_14.itb.walker        10000                       # average ReadReq miss latency
system.cpu4.itb_walker_cache.ReadReq_avg_miss_latency::total        10000                       # average ReadReq miss latency
system.cpu4.itb_walker_cache.demand_avg_miss_latency::switch_cpus_14.itb.walker        10000                       # average overall miss latency
system.cpu4.itb_walker_cache.demand_avg_miss_latency::total        10000                       # average overall miss latency
system.cpu4.itb_walker_cache.overall_avg_miss_latency::switch_cpus_14.itb.walker        10000                       # average overall miss latency
system.cpu4.itb_walker_cache.overall_avg_miss_latency::total        10000                       # average overall miss latency
system.cpu4.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_14.itb.walker           10                       # number of ReadReq MSHR misses
system.cpu4.itb_walker_cache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu4.itb_walker_cache.demand_mshr_misses::switch_cpus_14.itb.walker           10                       # number of demand (read+write) MSHR misses
system.cpu4.itb_walker_cache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu4.itb_walker_cache.overall_mshr_misses::switch_cpus_14.itb.walker           10                       # number of overall MSHR misses
system.cpu4.itb_walker_cache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_14.itb.walker        90000                       # number of ReadReq MSHR miss cycles
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_latency::total        90000                       # number of ReadReq MSHR miss cycles
system.cpu4.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_14.itb.walker        90000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.itb_walker_cache.demand_mshr_miss_latency::total        90000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_14.itb.walker        90000                       # number of overall MSHR miss cycles
system.cpu4.itb_walker_cache.overall_mshr_miss_latency::total        90000                       # number of overall MSHR miss cycles
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_14.itb.walker     0.588235                       # mshr miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.588235                       # mshr miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_14.itb.walker     0.588235                       # mshr miss rate for demand accesses
system.cpu4.itb_walker_cache.demand_mshr_miss_rate::total     0.588235                       # mshr miss rate for demand accesses
system.cpu4.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_14.itb.walker     0.588235                       # mshr miss rate for overall accesses
system.cpu4.itb_walker_cache.overall_mshr_miss_rate::total     0.588235                       # mshr miss rate for overall accesses
system.cpu4.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.itb.walker         9000                       # average ReadReq mshr miss latency
system.cpu4.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total         9000                       # average ReadReq mshr miss latency
system.cpu4.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_14.itb.walker         9000                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.demand_avg_mshr_miss_latency::total         9000                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_14.itb.walker         9000                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.overall_avg_mshr_miss_latency::total         9000                       # average overall mshr miss latency
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu5.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu5.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu5.interrupts.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu5.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu5.pwrStateResidencyTicks::OFF  6470529660500                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_vec_insts                           0                       # number of vector instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu5.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu5.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements            13701                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          884.522243                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             812321                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            14617                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            55.573716                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   294.890819                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus_15.data   589.631424                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.287979                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus_15.data     0.575812                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.863791                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          916                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          911                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          1711441                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         1711441                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::switch_cpus_15.data       515137                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         515137                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus_15.data       306659                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        306659                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::switch_cpus_15.data           42                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total           42                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::switch_cpus_15.data       821796                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          821796                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus_15.data       821838                       # number of overall hits
system.cpu5.dcache.overall_hits::total         821838                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus_15.data        19818                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        19818                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus_15.data         3566                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         3566                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::switch_cpus_15.data           65                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           65                       # number of SoftPFReq misses
system.cpu5.dcache.demand_misses::switch_cpus_15.data        23384                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         23384                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus_15.data        23449                       # number of overall misses
system.cpu5.dcache.overall_misses::total        23449                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus_15.data    168525000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    168525000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus_15.data     36327000                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     36327000                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus_15.data    204852000                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    204852000                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus_15.data    204852000                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    204852000                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus_15.data       534955                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       534955                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus_15.data       310225                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       310225                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::switch_cpus_15.data          107                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          107                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus_15.data       845180                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       845180                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus_15.data       845287                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       845287                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus_15.data     0.037046                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.037046                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus_15.data     0.011495                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.011495                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::switch_cpus_15.data     0.607477                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.607477                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus_15.data     0.027667                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.027667                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus_15.data     0.027741                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.027741                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus_15.data  8503.633061                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total  8503.633061                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus_15.data 10187.044307                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 10187.044307                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus_15.data  8760.348957                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total  8760.348957                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus_15.data  8736.065504                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total  8736.065504                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks         4867                       # number of writebacks
system.cpu5.dcache.writebacks::total             4867                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus_15.data            5                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus_15.data            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus_15.data            6                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus_15.data            6                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus_15.data        19813                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        19813                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus_15.data         3565                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         3565                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::switch_cpus_15.data           65                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           65                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus_15.data        23378                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        23378                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus_15.data        23443                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        23443                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_uncacheable::switch_cpus_15.data           16                       # number of ReadReq MSHR uncacheable
system.cpu5.dcache.ReadReq_mshr_uncacheable::total           16                       # number of ReadReq MSHR uncacheable
system.cpu5.dcache.WriteReq_mshr_uncacheable::switch_cpus_15.data          451                       # number of WriteReq MSHR uncacheable
system.cpu5.dcache.WriteReq_mshr_uncacheable::total          451                       # number of WriteReq MSHR uncacheable
system.cpu5.dcache.overall_mshr_uncacheable_misses::switch_cpus_15.data          467                       # number of overall MSHR uncacheable misses
system.cpu5.dcache.overall_mshr_uncacheable_misses::total          467                       # number of overall MSHR uncacheable misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus_15.data    148222500                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    148222500                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus_15.data     32690000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     32690000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_15.data      2245500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      2245500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus_15.data    180912500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    180912500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus_15.data    183158000                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    183158000                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_15.data      2710000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      2710000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::switch_cpus_15.data      2710000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      2710000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus_15.data     0.037037                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus_15.data     0.011492                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.011492                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_15.data     0.607477                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.607477                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus_15.data     0.027660                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.027660                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus_15.data     0.027734                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.027734                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.data  7481.073033                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  7481.073033                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_15.data  9169.705470                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total  9169.705470                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_15.data 34546.153846                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 34546.153846                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus_15.data  7738.579006                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total  7738.579006                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus_15.data  7812.907904                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total  7812.907904                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_15.data       169375                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169375                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_15.data  5802.997859                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total  5802.997859                       # average overall mshr uncacheable latency
system.cpu5.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.tags.replacements           87                       # number of replacements
system.cpu5.dtb_walker_cache.tags.tagsinuse    14.905231                       # Cycle average of tags in use
system.cpu5.dtb_walker_cache.tags.total_refs          139                       # Total number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.sampled_refs          102                       # Sample count of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.avg_refs     1.362745                       # Average number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.dtb_walker_cache.tags.occ_blocks::switch_cpus5.dtb.walker     4.009804                       # Average occupied blocks per requestor
system.cpu5.dtb_walker_cache.tags.occ_blocks::switch_cpus_15.dtb.walker    10.895428                       # Average occupied blocks per requestor
system.cpu5.dtb_walker_cache.tags.occ_percent::switch_cpus5.dtb.walker     0.250613                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_percent::switch_cpus_15.dtb.walker     0.680964                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_percent::total     0.931577                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu5.dtb_walker_cache.tags.tag_accesses          516                       # Number of tag accesses
system.cpu5.dtb_walker_cache.tags.data_accesses          516                       # Number of data accesses
system.cpu5.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.ReadReq_hits::switch_cpus_15.dtb.walker          114                       # number of ReadReq hits
system.cpu5.dtb_walker_cache.ReadReq_hits::total          114                       # number of ReadReq hits
system.cpu5.dtb_walker_cache.demand_hits::switch_cpus_15.dtb.walker          114                       # number of demand (read+write) hits
system.cpu5.dtb_walker_cache.demand_hits::total          114                       # number of demand (read+write) hits
system.cpu5.dtb_walker_cache.overall_hits::switch_cpus_15.dtb.walker          114                       # number of overall hits
system.cpu5.dtb_walker_cache.overall_hits::total          114                       # number of overall hits
system.cpu5.dtb_walker_cache.ReadReq_misses::switch_cpus_15.dtb.walker           96                       # number of ReadReq misses
system.cpu5.dtb_walker_cache.ReadReq_misses::total           96                       # number of ReadReq misses
system.cpu5.dtb_walker_cache.demand_misses::switch_cpus_15.dtb.walker           96                       # number of demand (read+write) misses
system.cpu5.dtb_walker_cache.demand_misses::total           96                       # number of demand (read+write) misses
system.cpu5.dtb_walker_cache.overall_misses::switch_cpus_15.dtb.walker           96                       # number of overall misses
system.cpu5.dtb_walker_cache.overall_misses::total           96                       # number of overall misses
system.cpu5.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_15.dtb.walker      1069000                       # number of ReadReq miss cycles
system.cpu5.dtb_walker_cache.ReadReq_miss_latency::total      1069000                       # number of ReadReq miss cycles
system.cpu5.dtb_walker_cache.demand_miss_latency::switch_cpus_15.dtb.walker      1069000                       # number of demand (read+write) miss cycles
system.cpu5.dtb_walker_cache.demand_miss_latency::total      1069000                       # number of demand (read+write) miss cycles
system.cpu5.dtb_walker_cache.overall_miss_latency::switch_cpus_15.dtb.walker      1069000                       # number of overall miss cycles
system.cpu5.dtb_walker_cache.overall_miss_latency::total      1069000                       # number of overall miss cycles
system.cpu5.dtb_walker_cache.ReadReq_accesses::switch_cpus_15.dtb.walker          210                       # number of ReadReq accesses(hits+misses)
system.cpu5.dtb_walker_cache.ReadReq_accesses::total          210                       # number of ReadReq accesses(hits+misses)
system.cpu5.dtb_walker_cache.demand_accesses::switch_cpus_15.dtb.walker          210                       # number of demand (read+write) accesses
system.cpu5.dtb_walker_cache.demand_accesses::total          210                       # number of demand (read+write) accesses
system.cpu5.dtb_walker_cache.overall_accesses::switch_cpus_15.dtb.walker          210                       # number of overall (read+write) accesses
system.cpu5.dtb_walker_cache.overall_accesses::total          210                       # number of overall (read+write) accesses
system.cpu5.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_15.dtb.walker     0.457143                       # miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.ReadReq_miss_rate::total     0.457143                       # miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.demand_miss_rate::switch_cpus_15.dtb.walker     0.457143                       # miss rate for demand accesses
system.cpu5.dtb_walker_cache.demand_miss_rate::total     0.457143                       # miss rate for demand accesses
system.cpu5.dtb_walker_cache.overall_miss_rate::switch_cpus_15.dtb.walker     0.457143                       # miss rate for overall accesses
system.cpu5.dtb_walker_cache.overall_miss_rate::total     0.457143                       # miss rate for overall accesses
system.cpu5.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_15.dtb.walker 11135.416667                       # average ReadReq miss latency
system.cpu5.dtb_walker_cache.ReadReq_avg_miss_latency::total 11135.416667                       # average ReadReq miss latency
system.cpu5.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_15.dtb.walker 11135.416667                       # average overall miss latency
system.cpu5.dtb_walker_cache.demand_avg_miss_latency::total 11135.416667                       # average overall miss latency
system.cpu5.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_15.dtb.walker 11135.416667                       # average overall miss latency
system.cpu5.dtb_walker_cache.overall_avg_miss_latency::total 11135.416667                       # average overall miss latency
system.cpu5.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.writebacks::writebacks           11                       # number of writebacks
system.cpu5.dtb_walker_cache.writebacks::total           11                       # number of writebacks
system.cpu5.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_15.dtb.walker           96                       # number of ReadReq MSHR misses
system.cpu5.dtb_walker_cache.ReadReq_mshr_misses::total           96                       # number of ReadReq MSHR misses
system.cpu5.dtb_walker_cache.demand_mshr_misses::switch_cpus_15.dtb.walker           96                       # number of demand (read+write) MSHR misses
system.cpu5.dtb_walker_cache.demand_mshr_misses::total           96                       # number of demand (read+write) MSHR misses
system.cpu5.dtb_walker_cache.overall_mshr_misses::switch_cpus_15.dtb.walker           96                       # number of overall MSHR misses
system.cpu5.dtb_walker_cache.overall_mshr_misses::total           96                       # number of overall MSHR misses
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_15.dtb.walker       973000                       # number of ReadReq MSHR miss cycles
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_latency::total       973000                       # number of ReadReq MSHR miss cycles
system.cpu5.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_15.dtb.walker       973000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dtb_walker_cache.demand_mshr_miss_latency::total       973000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_15.dtb.walker       973000                       # number of overall MSHR miss cycles
system.cpu5.dtb_walker_cache.overall_mshr_miss_latency::total       973000                       # number of overall MSHR miss cycles
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_15.dtb.walker     0.457143                       # mshr miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.457143                       # mshr miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_15.dtb.walker     0.457143                       # mshr miss rate for demand accesses
system.cpu5.dtb_walker_cache.demand_mshr_miss_rate::total     0.457143                       # mshr miss rate for demand accesses
system.cpu5.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_15.dtb.walker     0.457143                       # mshr miss rate for overall accesses
system.cpu5.dtb_walker_cache.overall_mshr_miss_rate::total     0.457143                       # mshr miss rate for overall accesses
system.cpu5.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.dtb.walker 10135.416667                       # average ReadReq mshr miss latency
system.cpu5.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10135.416667                       # average ReadReq mshr miss latency
system.cpu5.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_15.dtb.walker 10135.416667                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10135.416667                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_15.dtb.walker 10135.416667                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10135.416667                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements            11091                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            2337049                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            11603                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           201.417651                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst    16.883304                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus_15.inst   495.116696                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.032975                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus_15.inst     0.967025                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          4664107                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         4664107                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::switch_cpus_15.inst      2315417                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        2315417                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus_15.inst      2315417                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         2315417                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus_15.inst      2315417                       # number of overall hits
system.cpu5.icache.overall_hits::total        2315417                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus_15.inst        11091                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        11091                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus_15.inst        11091                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         11091                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus_15.inst        11091                       # number of overall misses
system.cpu5.icache.overall_misses::total        11091                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus_15.inst    153974000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    153974000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus_15.inst    153974000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    153974000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus_15.inst    153974000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    153974000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus_15.inst      2326508                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      2326508                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus_15.inst      2326508                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      2326508                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus_15.inst      2326508                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      2326508                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus_15.inst     0.004767                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.004767                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus_15.inst     0.004767                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.004767                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus_15.inst     0.004767                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.004767                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus_15.inst 13882.787846                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 13882.787846                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus_15.inst 13882.787846                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 13882.787846                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus_15.inst 13882.787846                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 13882.787846                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks        11091                       # number of writebacks
system.cpu5.icache.writebacks::total            11091                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus_15.inst        11091                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        11091                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus_15.inst        11091                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        11091                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus_15.inst        11091                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        11091                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus_15.inst    142883000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    142883000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus_15.inst    142883000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    142883000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus_15.inst    142883000                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    142883000                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus_15.inst     0.004767                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.004767                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus_15.inst     0.004767                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.004767                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus_15.inst     0.004767                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.004767                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.inst 12882.787846                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 12882.787846                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus_15.inst 12882.787846                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 12882.787846                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus_15.inst 12882.787846                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 12882.787846                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.tags.replacements            2                       # number of replacements
system.cpu5.itb_walker_cache.tags.tagsinuse     4.991651                       # Cycle average of tags in use
system.cpu5.itb_walker_cache.tags.total_refs            6                       # Total number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.sampled_refs            7                       # Sample count of references to valid blocks.
system.cpu5.itb_walker_cache.tags.avg_refs     0.857143                       # Average number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.itb_walker_cache.tags.occ_blocks::switch_cpus_15.itb.walker     4.991651                       # Average occupied blocks per requestor
system.cpu5.itb_walker_cache.tags.occ_percent::switch_cpus_15.itb.walker     0.311978                       # Average percentage of cache occupancy
system.cpu5.itb_walker_cache.tags.occ_percent::total     0.311978                       # Average percentage of cache occupancy
system.cpu5.itb_walker_cache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.cpu5.itb_walker_cache.tags.tag_accesses           33                       # Number of tag accesses
system.cpu5.itb_walker_cache.tags.data_accesses           33                       # Number of data accesses
system.cpu5.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.ReadReq_hits::switch_cpus_15.itb.walker            6                       # number of ReadReq hits
system.cpu5.itb_walker_cache.ReadReq_hits::total            6                       # number of ReadReq hits
system.cpu5.itb_walker_cache.demand_hits::switch_cpus_15.itb.walker            6                       # number of demand (read+write) hits
system.cpu5.itb_walker_cache.demand_hits::total            6                       # number of demand (read+write) hits
system.cpu5.itb_walker_cache.overall_hits::switch_cpus_15.itb.walker            6                       # number of overall hits
system.cpu5.itb_walker_cache.overall_hits::total            6                       # number of overall hits
system.cpu5.itb_walker_cache.ReadReq_misses::switch_cpus_15.itb.walker            7                       # number of ReadReq misses
system.cpu5.itb_walker_cache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu5.itb_walker_cache.demand_misses::switch_cpus_15.itb.walker            7                       # number of demand (read+write) misses
system.cpu5.itb_walker_cache.demand_misses::total            7                       # number of demand (read+write) misses
system.cpu5.itb_walker_cache.overall_misses::switch_cpus_15.itb.walker            7                       # number of overall misses
system.cpu5.itb_walker_cache.overall_misses::total            7                       # number of overall misses
system.cpu5.itb_walker_cache.ReadReq_miss_latency::switch_cpus_15.itb.walker        78000                       # number of ReadReq miss cycles
system.cpu5.itb_walker_cache.ReadReq_miss_latency::total        78000                       # number of ReadReq miss cycles
system.cpu5.itb_walker_cache.demand_miss_latency::switch_cpus_15.itb.walker        78000                       # number of demand (read+write) miss cycles
system.cpu5.itb_walker_cache.demand_miss_latency::total        78000                       # number of demand (read+write) miss cycles
system.cpu5.itb_walker_cache.overall_miss_latency::switch_cpus_15.itb.walker        78000                       # number of overall miss cycles
system.cpu5.itb_walker_cache.overall_miss_latency::total        78000                       # number of overall miss cycles
system.cpu5.itb_walker_cache.ReadReq_accesses::switch_cpus_15.itb.walker           13                       # number of ReadReq accesses(hits+misses)
system.cpu5.itb_walker_cache.ReadReq_accesses::total           13                       # number of ReadReq accesses(hits+misses)
system.cpu5.itb_walker_cache.demand_accesses::switch_cpus_15.itb.walker           13                       # number of demand (read+write) accesses
system.cpu5.itb_walker_cache.demand_accesses::total           13                       # number of demand (read+write) accesses
system.cpu5.itb_walker_cache.overall_accesses::switch_cpus_15.itb.walker           13                       # number of overall (read+write) accesses
system.cpu5.itb_walker_cache.overall_accesses::total           13                       # number of overall (read+write) accesses
system.cpu5.itb_walker_cache.ReadReq_miss_rate::switch_cpus_15.itb.walker     0.538462                       # miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.ReadReq_miss_rate::total     0.538462                       # miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.demand_miss_rate::switch_cpus_15.itb.walker     0.538462                       # miss rate for demand accesses
system.cpu5.itb_walker_cache.demand_miss_rate::total     0.538462                       # miss rate for demand accesses
system.cpu5.itb_walker_cache.overall_miss_rate::switch_cpus_15.itb.walker     0.538462                       # miss rate for overall accesses
system.cpu5.itb_walker_cache.overall_miss_rate::total     0.538462                       # miss rate for overall accesses
system.cpu5.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_15.itb.walker 11142.857143                       # average ReadReq miss latency
system.cpu5.itb_walker_cache.ReadReq_avg_miss_latency::total 11142.857143                       # average ReadReq miss latency
system.cpu5.itb_walker_cache.demand_avg_miss_latency::switch_cpus_15.itb.walker 11142.857143                       # average overall miss latency
system.cpu5.itb_walker_cache.demand_avg_miss_latency::total 11142.857143                       # average overall miss latency
system.cpu5.itb_walker_cache.overall_avg_miss_latency::switch_cpus_15.itb.walker 11142.857143                       # average overall miss latency
system.cpu5.itb_walker_cache.overall_avg_miss_latency::total 11142.857143                       # average overall miss latency
system.cpu5.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_15.itb.walker            7                       # number of ReadReq MSHR misses
system.cpu5.itb_walker_cache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu5.itb_walker_cache.demand_mshr_misses::switch_cpus_15.itb.walker            7                       # number of demand (read+write) MSHR misses
system.cpu5.itb_walker_cache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu5.itb_walker_cache.overall_mshr_misses::switch_cpus_15.itb.walker            7                       # number of overall MSHR misses
system.cpu5.itb_walker_cache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_15.itb.walker        71000                       # number of ReadReq MSHR miss cycles
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_latency::total        71000                       # number of ReadReq MSHR miss cycles
system.cpu5.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_15.itb.walker        71000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.itb_walker_cache.demand_mshr_miss_latency::total        71000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_15.itb.walker        71000                       # number of overall MSHR miss cycles
system.cpu5.itb_walker_cache.overall_mshr_miss_latency::total        71000                       # number of overall MSHR miss cycles
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_15.itb.walker     0.538462                       # mshr miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.538462                       # mshr miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_15.itb.walker     0.538462                       # mshr miss rate for demand accesses
system.cpu5.itb_walker_cache.demand_mshr_miss_rate::total     0.538462                       # mshr miss rate for demand accesses
system.cpu5.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_15.itb.walker     0.538462                       # mshr miss rate for overall accesses
system.cpu5.itb_walker_cache.overall_mshr_miss_rate::total     0.538462                       # mshr miss rate for overall accesses
system.cpu5.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.itb.walker 10142.857143                       # average ReadReq mshr miss latency
system.cpu5.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10142.857143                       # average ReadReq mshr miss latency
system.cpu5.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_15.itb.walker 10142.857143                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.demand_avg_mshr_miss_latency::total 10142.857143                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_15.itb.walker 10142.857143                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.overall_avg_mshr_miss_latency::total 10142.857143                       # average overall mshr miss latency
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu6.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu6.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu6.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu6.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu6.interrupts.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu6.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu6.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu6.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu6.pwrStateResidencyTicks::OFF  6470529660500                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_vec_insts                           0                       # number of vector instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu6.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu6.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements             1645                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          812.008359                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          333434358                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             2467                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs         135157.826510                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   340.098765                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus_16.data   471.909594                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.332128                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus_16.data     0.460849                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.792977                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          822                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          816                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        666915165                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       666915165                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::switch_cpus_16.data    333342367                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      333342367                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus_16.data       104997                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        104997                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::switch_cpus_16.data            6                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            6                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::switch_cpus_16.data    333447364                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       333447364                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus_16.data    333447370                       # number of overall hits
system.cpu6.dcache.overall_hits::total      333447370                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus_16.data         5461                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5461                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus_16.data         1911                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         1911                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::switch_cpus_16.data           30                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total           30                       # number of SoftPFReq misses
system.cpu6.dcache.demand_misses::switch_cpus_16.data         7372                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          7372                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus_16.data         7402                       # number of overall misses
system.cpu6.dcache.overall_misses::total         7402                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus_16.data     35826000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     35826000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus_16.data     17513500                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     17513500                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus_16.data     53339500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     53339500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus_16.data     53339500                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     53339500                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus_16.data    333347828                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    333347828                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus_16.data       106908                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       106908                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::switch_cpus_16.data           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus_16.data    333454736                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    333454736                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus_16.data    333454772                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    333454772                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus_16.data     0.000016                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus_16.data     0.017875                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.017875                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::switch_cpus_16.data     0.833333                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.833333                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus_16.data     0.000022                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus_16.data     0.000022                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus_16.data  6560.336935                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total  6560.336935                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus_16.data  9164.573522                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total  9164.573522                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus_16.data  7235.417797                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total  7235.417797                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus_16.data  7206.092948                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total  7206.092948                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks         1295                       # number of writebacks
system.cpu6.dcache.writebacks::total             1295                       # number of writebacks
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus_16.data            1                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus_16.data            1                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus_16.data            1                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus_16.data         5461                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5461                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus_16.data         1910                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         1910                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::switch_cpus_16.data           30                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total           30                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus_16.data         7371                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         7371                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus_16.data         7401                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         7401                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_uncacheable::switch_cpus_16.data           13                       # number of ReadReq MSHR uncacheable
system.cpu6.dcache.ReadReq_mshr_uncacheable::total           13                       # number of ReadReq MSHR uncacheable
system.cpu6.dcache.WriteReq_mshr_uncacheable::switch_cpus_16.data          442                       # number of WriteReq MSHR uncacheable
system.cpu6.dcache.WriteReq_mshr_uncacheable::total          442                       # number of WriteReq MSHR uncacheable
system.cpu6.dcache.overall_mshr_uncacheable_misses::switch_cpus_16.data          455                       # number of overall MSHR uncacheable misses
system.cpu6.dcache.overall_mshr_uncacheable_misses::total          455                       # number of overall MSHR uncacheable misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus_16.data     30365000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     30365000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus_16.data     15573500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     15573500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_16.data       308000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total       308000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus_16.data     45938500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     45938500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus_16.data     46246500                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     46246500                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_16.data      2166000                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total      2166000                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::switch_cpus_16.data      2166000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      2166000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus_16.data     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus_16.data     0.017866                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.017866                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_16.data     0.833333                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus_16.data     0.000022                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus_16.data     0.000022                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.data  5560.336935                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  5560.336935                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_16.data  8153.664921                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total  8153.664921                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_16.data 10266.666667                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 10266.666667                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus_16.data  6232.329399                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total  6232.329399                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus_16.data  6248.682610                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total  6248.682610                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_16.data 166615.384615                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total 166615.384615                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_16.data  4760.439560                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total  4760.439560                       # average overall mshr uncacheable latency
system.cpu6.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb_walker_cache.tags.replacements           74                       # number of replacements
system.cpu6.dtb_walker_cache.tags.tagsinuse    14.999351                       # Cycle average of tags in use
system.cpu6.dtb_walker_cache.tags.total_refs          132                       # Total number of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.sampled_refs           89                       # Sample count of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.avg_refs     1.483146                       # Average number of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu6.dtb_walker_cache.tags.occ_blocks::switch_cpus6.dtb.walker     3.006225                       # Average occupied blocks per requestor
system.cpu6.dtb_walker_cache.tags.occ_blocks::switch_cpus_16.dtb.walker    11.993127                       # Average occupied blocks per requestor
system.cpu6.dtb_walker_cache.tags.occ_percent::switch_cpus6.dtb.walker     0.187889                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_percent::switch_cpus_16.dtb.walker     0.749570                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_percent::total     0.937459                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu6.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu6.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu6.dtb_walker_cache.tags.tag_accesses          442                       # Number of tag accesses
system.cpu6.dtb_walker_cache.tags.data_accesses          442                       # Number of data accesses
system.cpu6.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb_walker_cache.ReadReq_hits::switch_cpus_16.dtb.walker          107                       # number of ReadReq hits
system.cpu6.dtb_walker_cache.ReadReq_hits::total          107                       # number of ReadReq hits
system.cpu6.dtb_walker_cache.demand_hits::switch_cpus_16.dtb.walker          107                       # number of demand (read+write) hits
system.cpu6.dtb_walker_cache.demand_hits::total          107                       # number of demand (read+write) hits
system.cpu6.dtb_walker_cache.overall_hits::switch_cpus_16.dtb.walker          107                       # number of overall hits
system.cpu6.dtb_walker_cache.overall_hits::total          107                       # number of overall hits
system.cpu6.dtb_walker_cache.ReadReq_misses::switch_cpus_16.dtb.walker           76                       # number of ReadReq misses
system.cpu6.dtb_walker_cache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu6.dtb_walker_cache.demand_misses::switch_cpus_16.dtb.walker           76                       # number of demand (read+write) misses
system.cpu6.dtb_walker_cache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu6.dtb_walker_cache.overall_misses::switch_cpus_16.dtb.walker           76                       # number of overall misses
system.cpu6.dtb_walker_cache.overall_misses::total           76                       # number of overall misses
system.cpu6.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_16.dtb.walker       850500                       # number of ReadReq miss cycles
system.cpu6.dtb_walker_cache.ReadReq_miss_latency::total       850500                       # number of ReadReq miss cycles
system.cpu6.dtb_walker_cache.demand_miss_latency::switch_cpus_16.dtb.walker       850500                       # number of demand (read+write) miss cycles
system.cpu6.dtb_walker_cache.demand_miss_latency::total       850500                       # number of demand (read+write) miss cycles
system.cpu6.dtb_walker_cache.overall_miss_latency::switch_cpus_16.dtb.walker       850500                       # number of overall miss cycles
system.cpu6.dtb_walker_cache.overall_miss_latency::total       850500                       # number of overall miss cycles
system.cpu6.dtb_walker_cache.ReadReq_accesses::switch_cpus_16.dtb.walker          183                       # number of ReadReq accesses(hits+misses)
system.cpu6.dtb_walker_cache.ReadReq_accesses::total          183                       # number of ReadReq accesses(hits+misses)
system.cpu6.dtb_walker_cache.demand_accesses::switch_cpus_16.dtb.walker          183                       # number of demand (read+write) accesses
system.cpu6.dtb_walker_cache.demand_accesses::total          183                       # number of demand (read+write) accesses
system.cpu6.dtb_walker_cache.overall_accesses::switch_cpus_16.dtb.walker          183                       # number of overall (read+write) accesses
system.cpu6.dtb_walker_cache.overall_accesses::total          183                       # number of overall (read+write) accesses
system.cpu6.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_16.dtb.walker     0.415301                       # miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.ReadReq_miss_rate::total     0.415301                       # miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.demand_miss_rate::switch_cpus_16.dtb.walker     0.415301                       # miss rate for demand accesses
system.cpu6.dtb_walker_cache.demand_miss_rate::total     0.415301                       # miss rate for demand accesses
system.cpu6.dtb_walker_cache.overall_miss_rate::switch_cpus_16.dtb.walker     0.415301                       # miss rate for overall accesses
system.cpu6.dtb_walker_cache.overall_miss_rate::total     0.415301                       # miss rate for overall accesses
system.cpu6.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_16.dtb.walker 11190.789474                       # average ReadReq miss latency
system.cpu6.dtb_walker_cache.ReadReq_avg_miss_latency::total 11190.789474                       # average ReadReq miss latency
system.cpu6.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_16.dtb.walker 11190.789474                       # average overall miss latency
system.cpu6.dtb_walker_cache.demand_avg_miss_latency::total 11190.789474                       # average overall miss latency
system.cpu6.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_16.dtb.walker 11190.789474                       # average overall miss latency
system.cpu6.dtb_walker_cache.overall_avg_miss_latency::total 11190.789474                       # average overall miss latency
system.cpu6.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dtb_walker_cache.writebacks::writebacks           12                       # number of writebacks
system.cpu6.dtb_walker_cache.writebacks::total           12                       # number of writebacks
system.cpu6.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_16.dtb.walker           76                       # number of ReadReq MSHR misses
system.cpu6.dtb_walker_cache.ReadReq_mshr_misses::total           76                       # number of ReadReq MSHR misses
system.cpu6.dtb_walker_cache.demand_mshr_misses::switch_cpus_16.dtb.walker           76                       # number of demand (read+write) MSHR misses
system.cpu6.dtb_walker_cache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu6.dtb_walker_cache.overall_mshr_misses::switch_cpus_16.dtb.walker           76                       # number of overall MSHR misses
system.cpu6.dtb_walker_cache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_16.dtb.walker       774500                       # number of ReadReq MSHR miss cycles
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_latency::total       774500                       # number of ReadReq MSHR miss cycles
system.cpu6.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_16.dtb.walker       774500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dtb_walker_cache.demand_mshr_miss_latency::total       774500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_16.dtb.walker       774500                       # number of overall MSHR miss cycles
system.cpu6.dtb_walker_cache.overall_mshr_miss_latency::total       774500                       # number of overall MSHR miss cycles
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_16.dtb.walker     0.415301                       # mshr miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.415301                       # mshr miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_16.dtb.walker     0.415301                       # mshr miss rate for demand accesses
system.cpu6.dtb_walker_cache.demand_mshr_miss_rate::total     0.415301                       # mshr miss rate for demand accesses
system.cpu6.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_16.dtb.walker     0.415301                       # mshr miss rate for overall accesses
system.cpu6.dtb_walker_cache.overall_mshr_miss_rate::total     0.415301                       # mshr miss rate for overall accesses
system.cpu6.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.dtb.walker 10190.789474                       # average ReadReq mshr miss latency
system.cpu6.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10190.789474                       # average ReadReq mshr miss latency
system.cpu6.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_16.dtb.walker 10190.789474                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10190.789474                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_16.dtb.walker 10190.789474                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10190.789474                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements             6165                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs         1333373088                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             6677                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         199696.433728                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst    20.282254                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus_16.inst   491.717746                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.039614                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus_16.inst     0.960386                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          506                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses       2666653685                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses      2666653685                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::switch_cpus_16.inst   1333317595                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total     1333317595                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus_16.inst   1333317595                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total      1333317595                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus_16.inst   1333317595                       # number of overall hits
system.cpu6.icache.overall_hits::total     1333317595                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus_16.inst         6165                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         6165                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus_16.inst         6165                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          6165                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus_16.inst         6165                       # number of overall misses
system.cpu6.icache.overall_misses::total         6165                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus_16.inst     84859500                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     84859500                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus_16.inst     84859500                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     84859500                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus_16.inst     84859500                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     84859500                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus_16.inst   1333323760                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total   1333323760                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus_16.inst   1333323760                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total   1333323760                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus_16.inst   1333323760                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total   1333323760                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus_16.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus_16.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus_16.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus_16.inst 13764.720195                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 13764.720195                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus_16.inst 13764.720195                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 13764.720195                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus_16.inst 13764.720195                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 13764.720195                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks         6165                       # number of writebacks
system.cpu6.icache.writebacks::total             6165                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus_16.inst         6165                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         6165                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus_16.inst         6165                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         6165                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus_16.inst         6165                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         6165                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus_16.inst     78694500                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     78694500                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus_16.inst     78694500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     78694500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus_16.inst     78694500                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     78694500                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus_16.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus_16.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus_16.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.inst 12764.720195                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 12764.720195                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus_16.inst 12764.720195                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 12764.720195                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus_16.inst 12764.720195                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 12764.720195                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb_walker_cache.tags.replacements            7                       # number of replacements
system.cpu6.itb_walker_cache.tags.tagsinuse           15                       # Cycle average of tags in use
system.cpu6.itb_walker_cache.tags.total_refs          149                       # Total number of references to valid blocks.
system.cpu6.itb_walker_cache.tags.sampled_refs           22                       # Sample count of references to valid blocks.
system.cpu6.itb_walker_cache.tags.avg_refs     6.772727                       # Average number of references to valid blocks.
system.cpu6.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu6.itb_walker_cache.tags.occ_blocks::switch_cpus6.itb.walker    11.004411                       # Average occupied blocks per requestor
system.cpu6.itb_walker_cache.tags.occ_blocks::switch_cpus_16.itb.walker     3.995589                       # Average occupied blocks per requestor
system.cpu6.itb_walker_cache.tags.occ_percent::switch_cpus6.itb.walker     0.687776                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_percent::switch_cpus_16.itb.walker     0.249724                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_percent::total     0.937500                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu6.itb_walker_cache.tags.tag_accesses           33                       # Number of tag accesses
system.cpu6.itb_walker_cache.tags.data_accesses           33                       # Number of data accesses
system.cpu6.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb_walker_cache.ReadReq_hits::switch_cpus_16.itb.walker            6                       # number of ReadReq hits
system.cpu6.itb_walker_cache.ReadReq_hits::total            6                       # number of ReadReq hits
system.cpu6.itb_walker_cache.demand_hits::switch_cpus_16.itb.walker            6                       # number of demand (read+write) hits
system.cpu6.itb_walker_cache.demand_hits::total            6                       # number of demand (read+write) hits
system.cpu6.itb_walker_cache.overall_hits::switch_cpus_16.itb.walker            6                       # number of overall hits
system.cpu6.itb_walker_cache.overall_hits::total            6                       # number of overall hits
system.cpu6.itb_walker_cache.ReadReq_misses::switch_cpus_16.itb.walker            7                       # number of ReadReq misses
system.cpu6.itb_walker_cache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu6.itb_walker_cache.demand_misses::switch_cpus_16.itb.walker            7                       # number of demand (read+write) misses
system.cpu6.itb_walker_cache.demand_misses::total            7                       # number of demand (read+write) misses
system.cpu6.itb_walker_cache.overall_misses::switch_cpus_16.itb.walker            7                       # number of overall misses
system.cpu6.itb_walker_cache.overall_misses::total            7                       # number of overall misses
system.cpu6.itb_walker_cache.ReadReq_miss_latency::switch_cpus_16.itb.walker        77000                       # number of ReadReq miss cycles
system.cpu6.itb_walker_cache.ReadReq_miss_latency::total        77000                       # number of ReadReq miss cycles
system.cpu6.itb_walker_cache.demand_miss_latency::switch_cpus_16.itb.walker        77000                       # number of demand (read+write) miss cycles
system.cpu6.itb_walker_cache.demand_miss_latency::total        77000                       # number of demand (read+write) miss cycles
system.cpu6.itb_walker_cache.overall_miss_latency::switch_cpus_16.itb.walker        77000                       # number of overall miss cycles
system.cpu6.itb_walker_cache.overall_miss_latency::total        77000                       # number of overall miss cycles
system.cpu6.itb_walker_cache.ReadReq_accesses::switch_cpus_16.itb.walker           13                       # number of ReadReq accesses(hits+misses)
system.cpu6.itb_walker_cache.ReadReq_accesses::total           13                       # number of ReadReq accesses(hits+misses)
system.cpu6.itb_walker_cache.demand_accesses::switch_cpus_16.itb.walker           13                       # number of demand (read+write) accesses
system.cpu6.itb_walker_cache.demand_accesses::total           13                       # number of demand (read+write) accesses
system.cpu6.itb_walker_cache.overall_accesses::switch_cpus_16.itb.walker           13                       # number of overall (read+write) accesses
system.cpu6.itb_walker_cache.overall_accesses::total           13                       # number of overall (read+write) accesses
system.cpu6.itb_walker_cache.ReadReq_miss_rate::switch_cpus_16.itb.walker     0.538462                       # miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.ReadReq_miss_rate::total     0.538462                       # miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.demand_miss_rate::switch_cpus_16.itb.walker     0.538462                       # miss rate for demand accesses
system.cpu6.itb_walker_cache.demand_miss_rate::total     0.538462                       # miss rate for demand accesses
system.cpu6.itb_walker_cache.overall_miss_rate::switch_cpus_16.itb.walker     0.538462                       # miss rate for overall accesses
system.cpu6.itb_walker_cache.overall_miss_rate::total     0.538462                       # miss rate for overall accesses
system.cpu6.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_16.itb.walker        11000                       # average ReadReq miss latency
system.cpu6.itb_walker_cache.ReadReq_avg_miss_latency::total        11000                       # average ReadReq miss latency
system.cpu6.itb_walker_cache.demand_avg_miss_latency::switch_cpus_16.itb.walker        11000                       # average overall miss latency
system.cpu6.itb_walker_cache.demand_avg_miss_latency::total        11000                       # average overall miss latency
system.cpu6.itb_walker_cache.overall_avg_miss_latency::switch_cpus_16.itb.walker        11000                       # average overall miss latency
system.cpu6.itb_walker_cache.overall_avg_miss_latency::total        11000                       # average overall miss latency
system.cpu6.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.itb_walker_cache.writebacks::writebacks            1                       # number of writebacks
system.cpu6.itb_walker_cache.writebacks::total            1                       # number of writebacks
system.cpu6.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_16.itb.walker            7                       # number of ReadReq MSHR misses
system.cpu6.itb_walker_cache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu6.itb_walker_cache.demand_mshr_misses::switch_cpus_16.itb.walker            7                       # number of demand (read+write) MSHR misses
system.cpu6.itb_walker_cache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu6.itb_walker_cache.overall_mshr_misses::switch_cpus_16.itb.walker            7                       # number of overall MSHR misses
system.cpu6.itb_walker_cache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_16.itb.walker        70000                       # number of ReadReq MSHR miss cycles
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_latency::total        70000                       # number of ReadReq MSHR miss cycles
system.cpu6.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_16.itb.walker        70000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.itb_walker_cache.demand_mshr_miss_latency::total        70000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_16.itb.walker        70000                       # number of overall MSHR miss cycles
system.cpu6.itb_walker_cache.overall_mshr_miss_latency::total        70000                       # number of overall MSHR miss cycles
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_16.itb.walker     0.538462                       # mshr miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.538462                       # mshr miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_16.itb.walker     0.538462                       # mshr miss rate for demand accesses
system.cpu6.itb_walker_cache.demand_mshr_miss_rate::total     0.538462                       # mshr miss rate for demand accesses
system.cpu6.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_16.itb.walker     0.538462                       # mshr miss rate for overall accesses
system.cpu6.itb_walker_cache.overall_mshr_miss_rate::total     0.538462                       # mshr miss rate for overall accesses
system.cpu6.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.itb.walker        10000                       # average ReadReq mshr miss latency
system.cpu6.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total        10000                       # average ReadReq mshr miss latency
system.cpu6.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_16.itb.walker        10000                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.demand_avg_mshr_miss_latency::total        10000                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_16.itb.walker        10000                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.overall_avg_mshr_miss_latency::total        10000                       # average overall mshr miss latency
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu7.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu7.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu7.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu7.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu7.interrupts.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu7.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu7.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu7.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu7.pwrStateResidencyTicks::OFF  6470529660500                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_vec_insts                           0                       # number of vector instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu7.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu7.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements            13910                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          781.262437                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             856299                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            14798                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            57.865860                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   365.596487                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus_17.data   415.665950                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.357028                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus_17.data     0.405924                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.762952                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          888                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          874                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          1798701                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         1798701                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::switch_cpus_17.data       542086                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         542086                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus_17.data       322523                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        322523                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::switch_cpus_17.data            3                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu7.dcache.demand_hits::switch_cpus_17.data       864609                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          864609                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus_17.data       864612                       # number of overall hits
system.cpu7.dcache.overall_hits::total         864612                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus_17.data        20544                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        20544                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus_17.data         3454                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         3454                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::switch_cpus_17.data            7                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu7.dcache.demand_misses::switch_cpus_17.data        23998                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         23998                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus_17.data        24005                       # number of overall misses
system.cpu7.dcache.overall_misses::total        24005                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus_17.data    185017500                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    185017500                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus_17.data     33044500                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     33044500                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus_17.data    218062000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    218062000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus_17.data    218062000                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    218062000                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus_17.data       562630                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       562630                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus_17.data       325977                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       325977                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::switch_cpus_17.data           10                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           10                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus_17.data       888607                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       888607                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus_17.data       888617                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       888617                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus_17.data     0.036514                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.036514                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus_17.data     0.010596                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.010596                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::switch_cpus_17.data     0.700000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.700000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus_17.data     0.027006                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.027006                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus_17.data     0.027014                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.027014                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus_17.data  9005.914136                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total  9005.914136                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus_17.data  9567.023741                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total  9567.023741                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus_17.data  9086.673889                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total  9086.673889                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus_17.data  9084.024162                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total  9084.024162                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks         4723                       # number of writebacks
system.cpu7.dcache.writebacks::total             4723                       # number of writebacks
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus_17.data            1                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus_17.data            1                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus_17.data            1                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus_17.data        20544                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        20544                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus_17.data         3453                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         3453                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::switch_cpus_17.data            7                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus_17.data        23997                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        23997                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus_17.data        24004                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        24004                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_uncacheable::switch_cpus_17.data            8                       # number of ReadReq MSHR uncacheable
system.cpu7.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu7.dcache.WriteReq_mshr_uncacheable::switch_cpus_17.data          435                       # number of WriteReq MSHR uncacheable
system.cpu7.dcache.WriteReq_mshr_uncacheable::total          435                       # number of WriteReq MSHR uncacheable
system.cpu7.dcache.overall_mshr_uncacheable_misses::switch_cpus_17.data          443                       # number of overall MSHR uncacheable misses
system.cpu7.dcache.overall_mshr_uncacheable_misses::total          443                       # number of overall MSHR uncacheable misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus_17.data    164473500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    164473500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus_17.data     29577500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     29577500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_17.data       152000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       152000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus_17.data    194051000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    194051000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus_17.data    194203000                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    194203000                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_17.data      1353500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total      1353500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::switch_cpus_17.data      1353500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      1353500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus_17.data     0.036514                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.036514                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus_17.data     0.010593                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.010593                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_17.data     0.700000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus_17.data     0.027005                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.027005                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus_17.data     0.027013                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.027013                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.data  8005.914136                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total  8005.914136                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_17.data  8565.739936                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total  8565.739936                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_17.data 21714.285714                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 21714.285714                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus_17.data  8086.469142                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total  8086.469142                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus_17.data  8090.443259                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total  8090.443259                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_17.data 169187.500000                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169187.500000                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_17.data  3055.304740                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total  3055.304740                       # average overall mshr uncacheable latency
system.cpu7.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb_walker_cache.tags.replacements           59                       # number of replacements
system.cpu7.dtb_walker_cache.tags.tagsinuse    15.995069                       # Cycle average of tags in use
system.cpu7.dtb_walker_cache.tags.total_refs          131                       # Total number of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.sampled_refs           75                       # Sample count of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.avg_refs     1.746667                       # Average number of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu7.dtb_walker_cache.tags.occ_blocks::switch_cpus7.dtb.walker     3.006361                       # Average occupied blocks per requestor
system.cpu7.dtb_walker_cache.tags.occ_blocks::switch_cpus_17.dtb.walker    12.988708                       # Average occupied blocks per requestor
system.cpu7.dtb_walker_cache.tags.occ_percent::switch_cpus7.dtb.walker     0.187898                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_percent::switch_cpus_17.dtb.walker     0.811794                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_percent::total     0.999692                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.dtb_walker_cache.tags.tag_accesses          426                       # Number of tag accesses
system.cpu7.dtb_walker_cache.tags.data_accesses          426                       # Number of data accesses
system.cpu7.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb_walker_cache.ReadReq_hits::switch_cpus_17.dtb.walker          114                       # number of ReadReq hits
system.cpu7.dtb_walker_cache.ReadReq_hits::total          114                       # number of ReadReq hits
system.cpu7.dtb_walker_cache.demand_hits::switch_cpus_17.dtb.walker          114                       # number of demand (read+write) hits
system.cpu7.dtb_walker_cache.demand_hits::total          114                       # number of demand (read+write) hits
system.cpu7.dtb_walker_cache.overall_hits::switch_cpus_17.dtb.walker          114                       # number of overall hits
system.cpu7.dtb_walker_cache.overall_hits::total          114                       # number of overall hits
system.cpu7.dtb_walker_cache.ReadReq_misses::switch_cpus_17.dtb.walker           66                       # number of ReadReq misses
system.cpu7.dtb_walker_cache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu7.dtb_walker_cache.demand_misses::switch_cpus_17.dtb.walker           66                       # number of demand (read+write) misses
system.cpu7.dtb_walker_cache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu7.dtb_walker_cache.overall_misses::switch_cpus_17.dtb.walker           66                       # number of overall misses
system.cpu7.dtb_walker_cache.overall_misses::total           66                       # number of overall misses
system.cpu7.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_17.dtb.walker       789500                       # number of ReadReq miss cycles
system.cpu7.dtb_walker_cache.ReadReq_miss_latency::total       789500                       # number of ReadReq miss cycles
system.cpu7.dtb_walker_cache.demand_miss_latency::switch_cpus_17.dtb.walker       789500                       # number of demand (read+write) miss cycles
system.cpu7.dtb_walker_cache.demand_miss_latency::total       789500                       # number of demand (read+write) miss cycles
system.cpu7.dtb_walker_cache.overall_miss_latency::switch_cpus_17.dtb.walker       789500                       # number of overall miss cycles
system.cpu7.dtb_walker_cache.overall_miss_latency::total       789500                       # number of overall miss cycles
system.cpu7.dtb_walker_cache.ReadReq_accesses::switch_cpus_17.dtb.walker          180                       # number of ReadReq accesses(hits+misses)
system.cpu7.dtb_walker_cache.ReadReq_accesses::total          180                       # number of ReadReq accesses(hits+misses)
system.cpu7.dtb_walker_cache.demand_accesses::switch_cpus_17.dtb.walker          180                       # number of demand (read+write) accesses
system.cpu7.dtb_walker_cache.demand_accesses::total          180                       # number of demand (read+write) accesses
system.cpu7.dtb_walker_cache.overall_accesses::switch_cpus_17.dtb.walker          180                       # number of overall (read+write) accesses
system.cpu7.dtb_walker_cache.overall_accesses::total          180                       # number of overall (read+write) accesses
system.cpu7.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_17.dtb.walker     0.366667                       # miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.ReadReq_miss_rate::total     0.366667                       # miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.demand_miss_rate::switch_cpus_17.dtb.walker     0.366667                       # miss rate for demand accesses
system.cpu7.dtb_walker_cache.demand_miss_rate::total     0.366667                       # miss rate for demand accesses
system.cpu7.dtb_walker_cache.overall_miss_rate::switch_cpus_17.dtb.walker     0.366667                       # miss rate for overall accesses
system.cpu7.dtb_walker_cache.overall_miss_rate::total     0.366667                       # miss rate for overall accesses
system.cpu7.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_17.dtb.walker 11962.121212                       # average ReadReq miss latency
system.cpu7.dtb_walker_cache.ReadReq_avg_miss_latency::total 11962.121212                       # average ReadReq miss latency
system.cpu7.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_17.dtb.walker 11962.121212                       # average overall miss latency
system.cpu7.dtb_walker_cache.demand_avg_miss_latency::total 11962.121212                       # average overall miss latency
system.cpu7.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_17.dtb.walker 11962.121212                       # average overall miss latency
system.cpu7.dtb_walker_cache.overall_avg_miss_latency::total 11962.121212                       # average overall miss latency
system.cpu7.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dtb_walker_cache.writebacks::writebacks           11                       # number of writebacks
system.cpu7.dtb_walker_cache.writebacks::total           11                       # number of writebacks
system.cpu7.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_17.dtb.walker           66                       # number of ReadReq MSHR misses
system.cpu7.dtb_walker_cache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu7.dtb_walker_cache.demand_mshr_misses::switch_cpus_17.dtb.walker           66                       # number of demand (read+write) MSHR misses
system.cpu7.dtb_walker_cache.demand_mshr_misses::total           66                       # number of demand (read+write) MSHR misses
system.cpu7.dtb_walker_cache.overall_mshr_misses::switch_cpus_17.dtb.walker           66                       # number of overall MSHR misses
system.cpu7.dtb_walker_cache.overall_mshr_misses::total           66                       # number of overall MSHR misses
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_17.dtb.walker       723500                       # number of ReadReq MSHR miss cycles
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_latency::total       723500                       # number of ReadReq MSHR miss cycles
system.cpu7.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_17.dtb.walker       723500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dtb_walker_cache.demand_mshr_miss_latency::total       723500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_17.dtb.walker       723500                       # number of overall MSHR miss cycles
system.cpu7.dtb_walker_cache.overall_mshr_miss_latency::total       723500                       # number of overall MSHR miss cycles
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_17.dtb.walker     0.366667                       # mshr miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.366667                       # mshr miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_17.dtb.walker     0.366667                       # mshr miss rate for demand accesses
system.cpu7.dtb_walker_cache.demand_mshr_miss_rate::total     0.366667                       # mshr miss rate for demand accesses
system.cpu7.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_17.dtb.walker     0.366667                       # mshr miss rate for overall accesses
system.cpu7.dtb_walker_cache.overall_mshr_miss_rate::total     0.366667                       # mshr miss rate for overall accesses
system.cpu7.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.dtb.walker 10962.121212                       # average ReadReq mshr miss latency
system.cpu7.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10962.121212                       # average ReadReq mshr miss latency
system.cpu7.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_17.dtb.walker 10962.121212                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10962.121212                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_17.dtb.walker 10962.121212                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10962.121212                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements            10568                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            2481468                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            11080                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           223.959206                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst    42.103030                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus_17.inst   469.896970                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.082232                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus_17.inst     0.917768                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          4932132                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         4932132                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::switch_cpus_17.inst      2450214                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        2450214                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus_17.inst      2450214                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         2450214                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus_17.inst      2450214                       # number of overall hits
system.cpu7.icache.overall_hits::total        2450214                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus_17.inst        10568                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        10568                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus_17.inst        10568                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         10568                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus_17.inst        10568                       # number of overall misses
system.cpu7.icache.overall_misses::total        10568                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus_17.inst    148550500                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    148550500                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus_17.inst    148550500                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    148550500                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus_17.inst    148550500                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    148550500                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus_17.inst      2460782                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      2460782                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus_17.inst      2460782                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      2460782                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus_17.inst      2460782                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      2460782                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus_17.inst     0.004295                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.004295                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus_17.inst     0.004295                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.004295                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus_17.inst     0.004295                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.004295                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus_17.inst 14056.633232                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 14056.633232                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus_17.inst 14056.633232                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 14056.633232                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus_17.inst 14056.633232                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 14056.633232                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks        10568                       # number of writebacks
system.cpu7.icache.writebacks::total            10568                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus_17.inst        10568                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total        10568                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus_17.inst        10568                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total        10568                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus_17.inst        10568                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total        10568                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus_17.inst    137982500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    137982500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus_17.inst    137982500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    137982500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus_17.inst    137982500                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    137982500                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus_17.inst     0.004295                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.004295                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus_17.inst     0.004295                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.004295                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus_17.inst     0.004295                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.004295                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.inst 13056.633232                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 13056.633232                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus_17.inst 13056.633232                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 13056.633232                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus_17.inst 13056.633232                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 13056.633232                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu7.itb_walker_cache.tags.tagsinuse     2.998862                       # Cycle average of tags in use
system.cpu7.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu7.itb_walker_cache.tags.sampled_refs            3                       # Sample count of references to valid blocks.
system.cpu7.itb_walker_cache.tags.avg_refs     5.333333                       # Average number of references to valid blocks.
system.cpu7.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu7.itb_walker_cache.tags.occ_blocks::switch_cpus7.itb.walker            1                       # Average occupied blocks per requestor
system.cpu7.itb_walker_cache.tags.occ_blocks::switch_cpus_17.itb.walker     1.998862                       # Average occupied blocks per requestor
system.cpu7.itb_walker_cache.tags.occ_percent::switch_cpus7.itb.walker     0.062500                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_percent::switch_cpus_17.itb.walker     0.124929                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_percent::total     0.187429                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_task_id_blocks::1024            3                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.occ_task_id_percent::1024     0.187500                       # Percentage of cache occupancy per task id
system.cpu7.itb_walker_cache.tags.tag_accesses           20                       # Number of tag accesses
system.cpu7.itb_walker_cache.tags.data_accesses           20                       # Number of data accesses
system.cpu7.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb_walker_cache.ReadReq_hits::switch_cpus_17.itb.walker            7                       # number of ReadReq hits
system.cpu7.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu7.itb_walker_cache.demand_hits::switch_cpus_17.itb.walker            7                       # number of demand (read+write) hits
system.cpu7.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu7.itb_walker_cache.overall_hits::switch_cpus_17.itb.walker            7                       # number of overall hits
system.cpu7.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu7.itb_walker_cache.ReadReq_misses::switch_cpus_17.itb.walker            2                       # number of ReadReq misses
system.cpu7.itb_walker_cache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu7.itb_walker_cache.demand_misses::switch_cpus_17.itb.walker            2                       # number of demand (read+write) misses
system.cpu7.itb_walker_cache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu7.itb_walker_cache.overall_misses::switch_cpus_17.itb.walker            2                       # number of overall misses
system.cpu7.itb_walker_cache.overall_misses::total            2                       # number of overall misses
system.cpu7.itb_walker_cache.ReadReq_miss_latency::switch_cpus_17.itb.walker        28000                       # number of ReadReq miss cycles
system.cpu7.itb_walker_cache.ReadReq_miss_latency::total        28000                       # number of ReadReq miss cycles
system.cpu7.itb_walker_cache.demand_miss_latency::switch_cpus_17.itb.walker        28000                       # number of demand (read+write) miss cycles
system.cpu7.itb_walker_cache.demand_miss_latency::total        28000                       # number of demand (read+write) miss cycles
system.cpu7.itb_walker_cache.overall_miss_latency::switch_cpus_17.itb.walker        28000                       # number of overall miss cycles
system.cpu7.itb_walker_cache.overall_miss_latency::total        28000                       # number of overall miss cycles
system.cpu7.itb_walker_cache.ReadReq_accesses::switch_cpus_17.itb.walker            9                       # number of ReadReq accesses(hits+misses)
system.cpu7.itb_walker_cache.ReadReq_accesses::total            9                       # number of ReadReq accesses(hits+misses)
system.cpu7.itb_walker_cache.demand_accesses::switch_cpus_17.itb.walker            9                       # number of demand (read+write) accesses
system.cpu7.itb_walker_cache.demand_accesses::total            9                       # number of demand (read+write) accesses
system.cpu7.itb_walker_cache.overall_accesses::switch_cpus_17.itb.walker            9                       # number of overall (read+write) accesses
system.cpu7.itb_walker_cache.overall_accesses::total            9                       # number of overall (read+write) accesses
system.cpu7.itb_walker_cache.ReadReq_miss_rate::switch_cpus_17.itb.walker     0.222222                       # miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.ReadReq_miss_rate::total     0.222222                       # miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.demand_miss_rate::switch_cpus_17.itb.walker     0.222222                       # miss rate for demand accesses
system.cpu7.itb_walker_cache.demand_miss_rate::total     0.222222                       # miss rate for demand accesses
system.cpu7.itb_walker_cache.overall_miss_rate::switch_cpus_17.itb.walker     0.222222                       # miss rate for overall accesses
system.cpu7.itb_walker_cache.overall_miss_rate::total     0.222222                       # miss rate for overall accesses
system.cpu7.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_17.itb.walker        14000                       # average ReadReq miss latency
system.cpu7.itb_walker_cache.ReadReq_avg_miss_latency::total        14000                       # average ReadReq miss latency
system.cpu7.itb_walker_cache.demand_avg_miss_latency::switch_cpus_17.itb.walker        14000                       # average overall miss latency
system.cpu7.itb_walker_cache.demand_avg_miss_latency::total        14000                       # average overall miss latency
system.cpu7.itb_walker_cache.overall_avg_miss_latency::switch_cpus_17.itb.walker        14000                       # average overall miss latency
system.cpu7.itb_walker_cache.overall_avg_miss_latency::total        14000                       # average overall miss latency
system.cpu7.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_17.itb.walker            2                       # number of ReadReq MSHR misses
system.cpu7.itb_walker_cache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu7.itb_walker_cache.demand_mshr_misses::switch_cpus_17.itb.walker            2                       # number of demand (read+write) MSHR misses
system.cpu7.itb_walker_cache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu7.itb_walker_cache.overall_mshr_misses::switch_cpus_17.itb.walker            2                       # number of overall MSHR misses
system.cpu7.itb_walker_cache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_17.itb.walker        26000                       # number of ReadReq MSHR miss cycles
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_latency::total        26000                       # number of ReadReq MSHR miss cycles
system.cpu7.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_17.itb.walker        26000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.itb_walker_cache.demand_mshr_miss_latency::total        26000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_17.itb.walker        26000                       # number of overall MSHR miss cycles
system.cpu7.itb_walker_cache.overall_mshr_miss_latency::total        26000                       # number of overall MSHR miss cycles
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_17.itb.walker     0.222222                       # mshr miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_17.itb.walker     0.222222                       # mshr miss rate for demand accesses
system.cpu7.itb_walker_cache.demand_mshr_miss_rate::total     0.222222                       # mshr miss rate for demand accesses
system.cpu7.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_17.itb.walker     0.222222                       # mshr miss rate for overall accesses
system.cpu7.itb_walker_cache.overall_mshr_miss_rate::total     0.222222                       # mshr miss rate for overall accesses
system.cpu7.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.itb.walker        13000                       # average ReadReq mshr miss latency
system.cpu7.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total        13000                       # average ReadReq mshr miss latency
system.cpu7.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_17.itb.walker        13000                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.demand_avg_mshr_miss_latency::total        13000                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_17.itb.walker        13000                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.overall_avg_mshr_miss_latency::total        13000                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  173                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 173                       # Transaction distribution
system.iobus.trans_dist::WriteReq                8997                       # Transaction distribution
system.iobus.trans_dist::WriteResp               8997                       # Transaction distribution
system.iobus.trans_dist::MessageReq                11                       # Transaction distribution
system.iobus.trans_dist::MessageResp               11                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio          506                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          506                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        17834                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        17834                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   18362                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio          286                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          286                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side       565928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total       565928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   566258                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                22000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy               456000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy            45948585                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              341000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             9002000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               11000                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                 8917                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 8933                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                80253                       # Number of tag accesses
system.iocache.tags.data_accesses               80253                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::pc.south_bridge.ide           85                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               85                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::pc.south_bridge.ide         8832                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         8832                       # number of WriteLineReq misses
system.iocache.demand_misses::pc.south_bridge.ide         8917                       # number of demand (read+write) misses
system.iocache.demand_misses::total              8917                       # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide         8917                       # number of overall misses
system.iocache.overall_misses::total             8917                       # number of overall misses
system.iocache.ReadReq_miss_latency::pc.south_bridge.ide     10105489                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     10105489                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::pc.south_bridge.ide   1069674096                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1069674096                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::pc.south_bridge.ide   1079779585                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1079779585                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pc.south_bridge.ide   1079779585                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1079779585                       # number of overall miss cycles
system.iocache.ReadReq_accesses::pc.south_bridge.ide           85                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             85                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::pc.south_bridge.ide         8832                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         8832                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide         8917                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            8917                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide         8917                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           8917                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 118888.105882                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118888.105882                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::pc.south_bridge.ide 121113.461957                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 121113.461957                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 121092.249075                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121092.249075                       # average overall miss latency
system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 121092.249075                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121092.249075                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks            8832                       # number of writebacks
system.iocache.writebacks::total                 8832                       # number of writebacks
system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide           85                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           85                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::pc.south_bridge.ide         8832                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         8832                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::pc.south_bridge.ide         8917                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total         8917                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pc.south_bridge.ide         8917                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total         8917                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide      5855489                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      5855489                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::pc.south_bridge.ide    627460452                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    627460452                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide    633315941                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    633315941                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide    633315941                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    633315941                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 68888.105882                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68888.105882                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::pc.south_bridge.ide 71043.982337                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 71043.982337                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 71023.431760                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 71023.431760                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 71023.431760                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 71023.431760                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued           813881                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              813926                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   41                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 34074                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     13652                       # number of replacements
system.l2.tags.tagsinuse                 30675.667775                       # Cycle average of tags in use
system.l2.tags.total_refs                     2515181                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     45447                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     55.343169                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1531.655899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher  8139.980909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1193.819593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  2312.442294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   745.140301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1135.593695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   130.634811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   253.318577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker     0.691200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   451.017048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  2406.617081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.dtb.walker     3.120278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst  1068.720602                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data  3481.667893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.dtb.walker     3.416012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   501.998134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data  1816.775070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   975.389246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data  2302.823843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst   268.312940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data  1089.506694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_10.inst     6.304542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_10.data   104.920385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.inst    33.793443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.data   214.053314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.inst     3.993172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.data    58.080571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.dtb.walker     0.999699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.inst     5.987106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.data    94.471095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_14.inst    16.572171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_14.data    74.248354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.inst     0.998000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.data   106.814964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_16.inst     4.684473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_16.data    15.841017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.inst     3.817684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.data   114.445666                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.046742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.248413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.036432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.070570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.022740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.034656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.003987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.007731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.013764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.073444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.dtb.walker     0.000095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.032615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.106252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.dtb.walker     0.000104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.015320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.055444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.029767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.070277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.008188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.033249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_10.inst     0.000192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_10.data     0.003202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.inst     0.001031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.data     0.006532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.inst     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.data     0.001772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.dtb.walker     0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.inst     0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.data     0.002883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_14.inst     0.000506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_14.data     0.002266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.inst     0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.data     0.003260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_16.inst     0.000143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_16.data     0.000483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.inst     0.000117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.data     0.003493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.936147                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         11526                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         20269                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        11526                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        20269                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.351746                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.618561                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1830677                       # Number of tag accesses
system.l2.tags.data_accesses                  1830677                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        40132                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            40132                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        16933                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            16933                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_10.data         3419                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_11.data         1196                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_12.data         1227                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_13.data         1222                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_14.data         1227                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_15.data         1261                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_16.data          688                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_17.data         1223                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                11484                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data           30                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_10.data         1460                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_11.data         1398                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_12.data          462                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_13.data          770                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_14.data          658                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_15.data          542                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_16.data           74                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_17.data          500                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5894                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          199                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_10.inst        16388                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_11.inst        12753                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_12.inst        10438                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_13.inst        11215                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_14.inst        11735                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_15.inst        11090                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_16.inst         6156                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_17.inst        10561                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              90535                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.dtb.walker            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.itb.walker           14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           85                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.dtb.walker          152                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.itb.walker          112                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.data         8402                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.dtb.walker          119                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.itb.walker           63                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.data         8666                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.dtb.walker           48                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.itb.walker            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.data         7533                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.dtb.walker           71                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.itb.walker            7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.data         8187                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.dtb.walker           68                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.itb.walker            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.data         7958                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.dtb.walker           70                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.itb.walker            5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.data         7234                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.dtb.walker           56                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.itb.walker            5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.data         1108                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.dtb.walker           54                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.itb.walker            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.data         7222                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             57250                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker           14                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst          199                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          115                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.dtb.walker          152                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.itb.walker          112                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.inst        16388                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.data         9862                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.dtb.walker          119                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.itb.walker           63                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.inst        12753                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.data        10064                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.dtb.walker           48                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.itb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.inst        10438                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.data         7995                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.dtb.walker           71                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.itb.walker            7                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.inst        11215                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.data         8957                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.dtb.walker           68                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.itb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.inst        11735                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.data         8616                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.dtb.walker           70                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.itb.walker            5                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.inst        11090                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.data         7776                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.dtb.walker           56                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.itb.walker            5                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.inst         6156                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.data         1182                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.dtb.walker           54                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.itb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.inst        10561                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.data         7722                       # number of demand (read+write) hits
system.l2.demand_hits::total                   153679                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker           14                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst          199                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          115                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.dtb.walker          152                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.itb.walker          112                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.inst        16388                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.data         9862                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.dtb.walker          119                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.itb.walker           63                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.inst        12753                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.data        10064                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.dtb.walker           48                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.itb.walker            2                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.inst        10438                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.data         7995                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.dtb.walker           71                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.itb.walker            7                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.inst        11215                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.data         8957                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.dtb.walker           68                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.itb.walker            6                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.inst        11735                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.data         8616                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.dtb.walker           70                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.itb.walker            5                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.inst        11090                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.data         7776                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.dtb.walker           56                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.itb.walker            5                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.inst         6156                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.data         1182                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.dtb.walker           54                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.itb.walker            2                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.inst        10561                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.data         7722                       # number of overall hits
system.l2.overall_hits::total                  153679                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus_10.data          117                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_11.data          111                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_12.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_13.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_14.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_15.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_16.data           45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_17.data           14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                324                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_10.data           35                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_11.data          154                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_12.data           17                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_13.data           21                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_14.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_15.data           31                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_16.data           12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_17.data           13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 293                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_10.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_11.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_12.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_13.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_14.inst           18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_15.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_16.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_17.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              106                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus_10.data          220                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_11.data          235                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_12.data          159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_13.dtb.walker            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_13.data          161                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_14.data          164                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_15.data          173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_16.data           22                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_17.data          311                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1446                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_10.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_10.data          255                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.data          389                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.inst            5                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.data          176                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.inst            6                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.data          182                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_14.inst           18                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_14.data          173                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.data          204                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_16.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_16.data           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.data          324                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1845                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_10.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus_10.data          255                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.data          389                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.inst            5                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.data          176                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.inst            6                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.data          182                       # number of overall misses
system.l2.overall_misses::switch_cpus_14.inst           18                       # number of overall misses
system.l2.overall_misses::switch_cpus_14.data          173                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.data          204                       # number of overall misses
system.l2.overall_misses::switch_cpus_16.inst            9                       # number of overall misses
system.l2.overall_misses::switch_cpus_16.data           34                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.inst            7                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.data          324                       # number of overall misses
system.l2.overall_misses::total                  1845                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus_10.data       234500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_11.data       144500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_12.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_13.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_14.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_15.data        92500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_16.data       146500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_17.data       149000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       885000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_10.data      3815500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_11.data     17454000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_12.data      2903500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_13.data      2201000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_14.data      1221000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_15.data      4030500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_16.data      1021500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_17.data      2432500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      35079500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_10.inst      2722000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_11.inst      4544000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_12.inst       402000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_13.inst       668000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_14.inst      1637000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_15.inst        99500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_16.inst      1723000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_17.inst      1659000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     13454500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_10.data     30652500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_11.data     29975500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_12.data     19977000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_13.dtb.walker       100000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_13.data     22312500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_14.data     20637000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_15.data     21989500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_16.data      3925500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_17.data     35220000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    184789500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus_10.inst      2722000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_10.data     34468000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.inst      4544000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.data     47429500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.inst       402000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.data     22880500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.dtb.walker       100000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.inst       668000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.data     24513500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_14.inst      1637000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_14.data     21858000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.inst        99500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.data     26020000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_16.inst      1723000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_16.data      4947000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.inst      1659000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.data     37652500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        233323500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus_10.inst      2722000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_10.data     34468000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.inst      4544000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.data     47429500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.inst       402000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.data     22880500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.dtb.walker       100000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.inst       668000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.data     24513500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_14.inst      1637000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_14.data     21858000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.inst        99500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.data     26020000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_16.inst      1723000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_16.data      4947000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.inst      1659000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.data     37652500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       233323500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        40132                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        40132                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        16933                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        16933                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_10.data         3536                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_11.data         1307                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_12.data         1236                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_13.data         1231                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_14.data         1237                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_15.data         1270                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_16.data          733                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_17.data         1237                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11808                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           31                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_10.data         1495                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_11.data         1552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_12.data          479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_13.data          791                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_14.data          667                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_15.data          573                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_16.data           86                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_17.data          513                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_10.inst        16403                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_11.inst        12797                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_12.inst        10443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_13.inst        11221                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_14.inst        11753                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_15.inst        11091                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_16.inst         6165                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_17.inst        10568                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          90641                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.dtb.walker            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.itb.walker           14                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           85                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.dtb.walker          152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.itb.walker          112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.data         8622                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.dtb.walker          119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.itb.walker           63                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.data         8901                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.dtb.walker           48                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.itb.walker            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.data         7692                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.dtb.walker           72                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.itb.walker            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.data         8348                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.dtb.walker           68                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.itb.walker            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.data         8122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.dtb.walker           70                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.itb.walker            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.data         7407                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.dtb.walker           56                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.itb.walker            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.data         1130                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.dtb.walker           54                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.itb.walker            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.data         7533                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         58696                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst          200                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          116                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.dtb.walker          152                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.itb.walker          112                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.inst        16403                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.data        10117                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.dtb.walker          119                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.itb.walker           63                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.inst        12797                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.data        10453                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.dtb.walker           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.inst        10443                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.data         8171                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.dtb.walker           72                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.itb.walker            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.inst        11221                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.data         9139                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.dtb.walker           68                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.itb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.inst        11753                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.data         8789                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.dtb.walker           70                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.itb.walker            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.inst        11091                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.data         7980                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.dtb.walker           56                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.itb.walker            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.inst         6165                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.data         1216                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.dtb.walker           54                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.inst        10568                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.data         8046                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               155524                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          200                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          116                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.dtb.walker          152                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.itb.walker          112                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.inst        16403                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.data        10117                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.dtb.walker          119                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.itb.walker           63                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.inst        12797                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.data        10453                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.dtb.walker           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.inst        10443                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.data         8171                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.dtb.walker           72                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.itb.walker            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.inst        11221                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.data         9139                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.dtb.walker           68                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.itb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.inst        11753                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.data         8789                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.dtb.walker           70                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.itb.walker            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.inst        11091                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.data         7980                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.dtb.walker           56                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.itb.walker            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.inst         6165                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.data         1216                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.dtb.walker           54                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.inst        10568                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.data         8046                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              155524                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_10.data     0.033088                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_11.data     0.084927                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_12.data     0.007282                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_13.data     0.007311                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_14.data     0.008084                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_15.data     0.007087                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_16.data     0.061392                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_17.data     0.011318                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.027439                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.032258                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_10.data     0.023411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_11.data     0.099227                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_12.data     0.035491                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_13.data     0.026549                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_14.data     0.013493                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_15.data     0.054101                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_16.data     0.139535                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_17.data     0.025341                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.047357                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.005000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_10.inst     0.000914                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_11.inst     0.003438                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_12.inst     0.000479                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_13.inst     0.000535                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_14.inst     0.001532                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_15.inst     0.000090                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_16.inst     0.001460                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_17.inst     0.000662                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001169                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_10.data     0.025516                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_11.data     0.026402                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_12.data     0.020671                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_13.dtb.walker     0.013889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_13.data     0.019286                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_14.data     0.020192                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_15.data     0.023356                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_16.data     0.019469                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_17.data     0.041285                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.024635                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.005000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.008621                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_10.inst     0.000914                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_10.data     0.025205                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.inst     0.003438                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.data     0.037214                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.inst     0.000479                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.data     0.021540                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.dtb.walker     0.013889                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.inst     0.000535                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.data     0.019915                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_14.inst     0.001532                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_14.data     0.019684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.inst     0.000090                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.data     0.025564                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_16.inst     0.001460                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_16.data     0.027961                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.inst     0.000662                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.data     0.040268                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011863                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.005000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.008621                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_10.inst     0.000914                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_10.data     0.025205                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.inst     0.003438                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.data     0.037214                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.inst     0.000479                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.data     0.021540                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.dtb.walker     0.013889                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.inst     0.000535                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.data     0.019915                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_14.inst     0.001532                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_14.data     0.019684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.inst     0.000090                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.data     0.025564                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_16.inst     0.001460                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_16.data     0.027961                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.inst     0.000662                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.data     0.040268                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011863                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_10.data  2004.273504                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_11.data  1301.801802                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_12.data  3277.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_13.data  3277.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_14.data         5900                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_15.data 10277.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_16.data  3255.555556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_17.data 10642.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2731.481481                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_10.data 109014.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_11.data 113337.662338                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_12.data 170794.117647                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_13.data 104809.523810                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_14.data 135666.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_15.data 130016.129032                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_16.data        85125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_17.data 187115.384615                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 119725.255973                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_10.inst 181466.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_11.inst 103272.727273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_12.inst        80400                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_13.inst 111333.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_14.inst 90944.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_15.inst        99500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_16.inst 191444.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_17.inst       237000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 126929.245283                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_10.data 139329.545455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_11.data 127555.319149                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_12.data 125641.509434                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_13.dtb.walker       100000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_13.data 138586.956522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_14.data 125835.365854                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_15.data 127106.936416                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_16.data 178431.818182                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_17.data 113247.588424                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 127793.568465                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus_10.inst 181466.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_10.data 135168.627451                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.inst 103272.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.data 121926.735219                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.inst        80400                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.data 130002.840909                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.dtb.walker       100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.inst 111333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.data 134689.560440                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_14.inst 90944.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_14.data 126346.820809                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.inst        99500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.data 127549.019608                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_16.inst 191444.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_16.data       145500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.inst       237000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.data 116211.419753                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 126462.601626                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_10.inst 181466.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_10.data 135168.627451                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.inst 103272.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.data 121926.735219                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.inst        80400                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.data 130002.840909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.dtb.walker       100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.inst 111333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.data 134689.560440                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_14.inst 90944.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_14.data 126346.820809                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.inst        99500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.data 127549.019608                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_16.inst 191444.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_16.data       145500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.inst       237000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.data 116211.419753                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 126462.601626                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      1369                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                 8012                       # number of writebacks
system.l2.writebacks::total                      8012                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus_10.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_11.data           30                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_13.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_15.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_17.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               36                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_10.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_11.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_12.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_16.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_17.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            14                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_10.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_11.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_12.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_13.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_14.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_15.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_16.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_17.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           18                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus_10.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_10.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_11.inst            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_11.data           31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_12.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_12.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_13.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_14.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_15.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_16.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_16.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_17.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_17.data            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  68                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus_10.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_10.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_11.inst            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_11.data           31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_12.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_12.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_13.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_14.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_15.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_16.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_16.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_17.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_17.data            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 68                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          220                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           220                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher        65727                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          65727                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_10.data          117                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_11.data          111                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_12.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_13.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_14.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_15.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_16.data           45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_17.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           324                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_10.data           34                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_11.data          124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_12.data           17                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_13.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_14.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_15.data           29                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_16.data           12                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_17.data           12                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            256                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_10.inst           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_11.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_12.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_13.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_14.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_15.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_16.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_17.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           91                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_10.data          218                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_11.data          234                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_12.data          157                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_13.data          160                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_14.data          163                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_15.data          168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_16.data           21                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_17.data          306                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1428                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus_10.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_10.data          252                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.data          358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.data          174                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.data          179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_14.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_14.data          172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.data          197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_16.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_16.data           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.data          318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1775                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher        65727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_10.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_10.data          252                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.data          358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.data          174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.data          179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_14.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_14.data          172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.data          197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_16.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_16.data           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.data          318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67502                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus_10.data            6                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_11.data           17                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_12.data            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_13.data            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_14.data           16                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_15.data           16                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_16.data           13                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_17.data            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           92                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_10.data          425                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_11.data          463                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_12.data          435                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_13.data          435                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_14.data          451                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_15.data          451                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_16.data          442                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_17.data          435                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3537                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus_10.data          431                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_11.data          480                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_12.data          443                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_13.data          443                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_14.data          467                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_15.data          467                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_16.data          455                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_17.data          443                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3629                       # number of overall MSHR uncacheable misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1588246768                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1588246768                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_10.data      2274000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_11.data      2135500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_12.data       178500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_13.data       176500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_14.data       201000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_15.data       184500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_16.data       875500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_17.data       274500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      6300000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_10.data      3423500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_11.data     12497500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_12.data      2733500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_13.data      1880500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_14.data      1131000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_15.data      3627500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_16.data       901500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_17.data      2276500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     28471500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_10.inst      2104000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_11.inst      3680000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_12.inst       306500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_13.inst       608000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_14.inst      1457000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_15.inst        89500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_16.inst       910000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_17.inst      1551500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     10706500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_10.data     28414500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_11.data     27564000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_12.data     18134000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_13.dtb.walker        90000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_13.data     20144000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_14.data     18908500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_15.data     19354000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_16.data      3618000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_17.data     31857000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    168084000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_10.inst      2104000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_10.data     31838000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.inst      3680000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.data     40061500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.inst       306500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.data     20867500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.dtb.walker        90000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.inst       608000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.data     22024500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_14.inst      1457000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_14.data     20039500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.inst        89500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.data     22981500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_16.inst       910000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_16.data      4519500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.inst      1551500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.data     34133500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    207262000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1588246768                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_10.inst      2104000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_10.data     31838000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.inst      3680000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.data     40061500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.inst       306500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.data     20867500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.dtb.walker        90000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.inst       608000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.data     22024500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_14.inst      1457000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_14.data     20039500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.inst        89500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.data     22981500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_16.inst       910000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_16.data      4519500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.inst      1551500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.data     34133500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1795508768                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_10.data       869000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_11.data      2632000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_12.data      1253500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_13.data      1255000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_14.data      2507000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_15.data      2510000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_16.data      2001500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_17.data      1253500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     14281500                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_10.data       869000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_11.data      2632000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_12.data      1253500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_13.data      1255000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_14.data      2507000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_15.data      2510000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_16.data      2001500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_17.data      1253500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     14281500                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_10.data     0.033088                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_11.data     0.084927                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_12.data     0.007282                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_13.data     0.007311                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_14.data     0.008084                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_15.data     0.007087                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_16.data     0.061392                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_17.data     0.011318                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.027439                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_10.data     0.022742                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_11.data     0.079897                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_12.data     0.035491                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_13.data     0.024020                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_14.data     0.013493                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_15.data     0.050611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_16.data     0.139535                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_17.data     0.023392                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.041377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_10.inst     0.000793                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_11.inst     0.002969                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_12.inst     0.000383                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_13.inst     0.000535                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_14.inst     0.001532                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_15.inst     0.000090                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_16.inst     0.000811                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_17.inst     0.000568                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001004                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_10.data     0.025284                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_11.data     0.026289                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_12.data     0.020411                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_13.dtb.walker     0.013889                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_13.data     0.019166                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_14.data     0.020069                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_15.data     0.022681                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_16.data     0.018584                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_17.data     0.040621                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.024329                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus_10.inst     0.000793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_10.data     0.024909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.inst     0.002969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.data     0.034249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.inst     0.000383                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.data     0.021295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.dtb.walker     0.013889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.inst     0.000535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.data     0.019586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_14.inst     0.001532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_14.data     0.019570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.inst     0.000090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.data     0.024687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_16.inst     0.000811                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_16.data     0.027138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.inst     0.000568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.data     0.039523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011413                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_10.inst     0.000793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_10.data     0.024909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.inst     0.002969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.data     0.034249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.inst     0.000383                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.data     0.021295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.dtb.walker     0.013889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.inst     0.000535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.data     0.019586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_14.inst     0.001532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_14.data     0.019570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.inst     0.000090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.data     0.024687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_16.inst     0.000811                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_16.data     0.027138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.inst     0.000568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.data     0.039523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.434029                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 24164.297290                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 24164.297290                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_10.data 19435.897436                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_11.data 19238.738739                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_12.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_13.data 19611.111111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_14.data        20100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_15.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_16.data 19455.555556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_17.data 19607.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19444.444444                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_10.data 100691.176471                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_11.data 100786.290323                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_12.data 160794.117647                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_13.data 98973.684211                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_14.data 125666.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_15.data 125086.206897                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_16.data        75125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_17.data 189708.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 111216.796875                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_10.inst 161846.153846                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_11.inst 96842.105263                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_12.inst        76625                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_13.inst 101333.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_14.inst 80944.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_15.inst        89500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_16.inst       182000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_17.inst 258583.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 117653.846154                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_10.data 130341.743119                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_11.data 117794.871795                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_12.data 115503.184713                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_13.dtb.walker        90000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_13.data       125900                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_14.data 116003.067485                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_15.data 115202.380952                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_16.data 172285.714286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_17.data 104107.843137                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 117705.882353                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_10.inst 161846.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_10.data 126341.269841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.inst 96842.105263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.data 111903.631285                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.inst        76625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.data 119928.160920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.dtb.walker        90000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.inst 101333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.data 123041.899441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_14.inst 80944.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_14.data 116508.720930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.inst        89500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.data 116657.360406                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_16.inst       182000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_16.data 136954.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.inst 258583.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.data 107338.050314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 116767.323944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 24164.297290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_10.inst 161846.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_10.data 126341.269841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.inst 96842.105263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.data 111903.631285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.inst        76625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.data 119928.160920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.dtb.walker        90000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.inst 101333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.data 123041.899441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_14.inst 80944.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_14.data 116508.720930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.inst        89500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.data 116657.360406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_16.inst       182000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_16.data 136954.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.inst 258583.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.data 107338.050314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 26599.341768                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_10.data 144833.333333                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_11.data 154823.529412                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_12.data 156687.500000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_13.data       156875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_14.data 156687.500000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_15.data       156875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_16.data 153961.538462                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_17.data 156687.500000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 155233.695652                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_10.data  2016.241299                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_11.data  5483.333333                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_12.data  2829.571106                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_13.data  2832.957111                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_14.data  5368.308351                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_15.data  5374.732334                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_16.data  4398.901099                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_17.data  2829.571106                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total  3935.381648                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         56298                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        35631                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           94                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                  92                       # Transaction distribution
system.membus.trans_dist::ReadResp              14841                       # Transaction distribution
system.membus.trans_dist::WriteReq               3537                       # Transaction distribution
system.membus.trans_dist::WriteResp              3537                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16844                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4577                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            10803                       # Transaction distribution
system.membus.trans_dist::ReadExReq               491                       # Transaction distribution
system.membus.trans_dist::ReadExResp              244                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14749                       # Transaction distribution
system.membus.trans_dist::MessageReq               23                       # Transaction distribution
system.membus.trans_dist::MessageResp              23                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          8832                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         3084                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu2.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu3.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu4.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu5.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu6.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu7.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        17834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        17834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu0.interrupts.pio          850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu1.interrupts.pio          846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu2.interrupts.pio          840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu3.interrupts.pio          840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu4.interrupts.pio          842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu5.interrupts.pio          842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu6.interrupts.pio          852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu7.interrupts.pio          840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        53370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        60628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu6.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::total            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu0.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu5.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu6.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu7.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::total           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu2.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu3.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu5.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::total           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  78508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu2.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu3.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu4.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu5.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu6.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu7.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           44                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       565248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       565248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          286                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu0.interrupts.pio         1700                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu1.interrupts.pio         1692                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu2.interrupts.pio         1680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu3.interrupts.pio         1680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu4.interrupts.pio         1684                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu5.interrupts.pio         1684                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu6.interrupts.pio         1704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu7.interrupts.pio         1680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1466880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1480670                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu6.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu0.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu5.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu6.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu7.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::total           20                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu2.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu3.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu5.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::total           20                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2046010                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            13878                       # Total snoops (count)
system.membus.snoopTraffic                       5440                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38527                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.082540                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.275189                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35347     91.75%     91.75% # Request fanout histogram
system.membus.snoop_fanout::1                    3180      8.25%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               38527                       # Request fanout histogram
system.membus.reqLayer0.occupancy              456000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1058500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy             1054000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy             1049500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer6.occupancy                4999                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1049500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer8.occupancy                4998                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer9.occupancy             1051500                       # Layer occupancy (ticks)
system.membus.reqLayer9.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer10.occupancy               9996                       # Layer occupancy (ticks)
system.membus.reqLayer10.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer11.occupancy            1051000                       # Layer occupancy (ticks)
system.membus.reqLayer11.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer12.occupancy               9994                       # Layer occupancy (ticks)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer13.occupancy             858499                       # Layer occupancy (ticks)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer14.occupancy              10997                       # Layer occupancy (ticks)
system.membus.reqLayer14.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer15.occupancy            1049500                       # Layer occupancy (ticks)
system.membus.reqLayer15.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer16.occupancy               4996                       # Layer occupancy (ticks)
system.membus.reqLayer16.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer17.occupancy          116306953                       # Layer occupancy (ticks)
system.membus.reqLayer17.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              11000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            3701531                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           81081272                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy               2000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy               5000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer10.occupancy              5000                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages          138                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes       565248                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs          138                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses               5834                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses               3219                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                    1                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses              28510                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::ON    133253000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 1670332077000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                   48268                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.committedInsts              21377                       # Number of instructions committed
system.switch_cpus0.committedOps                41129                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses        40478                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_func_calls               1136                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         3120                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts               40478                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_int_register_reads        79628                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        32809                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.num_cc_register_reads        21728                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes        14559                       # number of times the CC registers were written
system.switch_cpus0.num_mem_refs                 9048                       # number of memory refs
system.switch_cpus0.num_load_insts               5834                       # Number of load instructions
system.switch_cpus0.num_store_insts              3214                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles             48268                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.Branches                     4553                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass           96      0.23%      0.23% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            31975     77.74%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              10      0.02%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::MemRead            5834     14.18%     92.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite           3214      7.81%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total             41129                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean    556834500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value    556834500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    556834500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED    556834500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 1670332077000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean    838822000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value    838822000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    838822000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED    838822000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 1670332077000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean    169374000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value    169374000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    169374000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED    169374000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 1670332077000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus4.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus4.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus4.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus4.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus4.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus4.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus4.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean    413983500                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value    413983500                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value    413983500                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED    413983500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 1670332077000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.committedInsts                  0                       # Number of instructions committed
system.switch_cpus4.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus4.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts                   0                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus4.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus4.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus4.num_mem_refs                    0                       # number of memory refs
system.switch_cpus4.num_load_insts                  0                       # Number of load instructions
system.switch_cpus4.num_store_insts                 0                       # Number of store instructions
system.switch_cpus4.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus4.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus4.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus4.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus4.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus4.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus4.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus4.op_class::total                 0                       # Class of executed instruction
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus5.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus5.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus5.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus5.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus5.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus5.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus5.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean    362272500                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value    362272500                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value    362272500                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED    362272500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 1670332077000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.committedInsts                  0                       # Number of instructions committed
system.switch_cpus5.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus5.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                   0                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus5.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus5.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus5.num_mem_refs                    0                       # number of memory refs
system.switch_cpus5.num_load_insts                  0                       # Number of load instructions
system.switch_cpus5.num_store_insts                 0                       # Number of store instructions
system.switch_cpus5.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus5.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus5.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus5.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus5.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus5.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus5.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus5.op_class::total                 0                       # Class of executed instruction
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus6.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus6.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus6.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus6.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus6.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus6.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus6.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean    145591500                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value    145591500                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value    145591500                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED    145591500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF 1670332077000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.committedInsts                  0                       # Number of instructions committed
system.switch_cpus6.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus6.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                   0                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus6.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus6.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus6.num_mem_refs                    0                       # number of memory refs
system.switch_cpus6.num_load_insts                  0                       # Number of load instructions
system.switch_cpus6.num_store_insts                 0                       # Number of store instructions
system.switch_cpus6.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus6.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus6.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus6.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus6.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus6.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus6.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus6.op_class::total                 0                       # Class of executed instruction
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus7.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus7.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus7.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus7.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus7.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus7.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus7.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean     99898500                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value     99898500                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value     99898500                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED     99898500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 1670332077000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.committedInsts                  0                       # Number of instructions committed
system.switch_cpus7.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus7.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                   0                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus7.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus7.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus7.num_mem_refs                    0                       # number of memory refs
system.switch_cpus7.num_load_insts                  0                       # Number of load instructions
system.switch_cpus7.num_store_insts                 0                       # Number of store instructions
system.switch_cpus7.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus7.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus7.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus7.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus7.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus7.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus7.op_class::total                 0                       # Class of executed instruction
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.rdAccesses           658825                       # TLB accesses on read requests
system.switch_cpus_10.dtb.wrAccesses           397531                       # TLB accesses on write requests
system.switch_cpus_10.dtb.rdMisses                 81                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrMisses                 12                       # TLB misses on write requests
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.wrAccesses          2874587                       # TLB accesses on write requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrMisses                 36                       # TLB misses on write requests
system.switch_cpus_10.numPwrStateTransitions          839                       # Number of power state transitions
system.switch_cpus_10.pwrStateClkGateDist::samples          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::mean 3966390876.190476                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::stdev 278484396.264985                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::1000-5e+10          420    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::min_value    123555500                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::max_value   3990682500                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::total          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateResidencyTicks::ON   4212344000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.pwrStateResidencyTicks::CLK_GATED 1665884168000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.pwrStateResidencyTicks::OFF 4800433150500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.numCycles            3333154884                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_10.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_10.committedInsts          2156352                       # Number of instructions committed
system.switch_cpus_10.committedOps            4615820                       # Number of ops (including micro ops) committed
system.switch_cpus_10.num_int_alu_accesses      4503661                       # Number of integer alu accesses
system.switch_cpus_10.num_fp_alu_accesses        12482                       # Number of float alu accesses
system.switch_cpus_10.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.num_func_calls           124897                       # number of times a function call or return occured
system.switch_cpus_10.num_conditional_control_insts       328298                       # number of instructions that are conditional controls
system.switch_cpus_10.num_int_insts           4503661                       # number of integer instructions
system.switch_cpus_10.num_fp_insts              12482                       # number of float instructions
system.switch_cpus_10.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_10.num_int_register_reads      9183936                       # number of times the integer registers were read
system.switch_cpus_10.num_int_register_writes      3772363                       # number of times the integer registers were written
system.switch_cpus_10.num_fp_register_reads        21048                       # number of times the floating registers were read
system.switch_cpus_10.num_fp_register_writes         9552                       # number of times the floating registers were written
system.switch_cpus_10.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_10.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_10.num_cc_register_reads      2687312                       # number of times the CC registers were read
system.switch_cpus_10.num_cc_register_writes      1421319                       # number of times the CC registers were written
system.switch_cpus_10.num_mem_refs            1056270                       # number of memory refs
system.switch_cpus_10.num_load_insts           658749                       # Number of load instructions
system.switch_cpus_10.num_store_insts          397521                       # Number of store instructions
system.switch_cpus_10.num_idle_cycles    3324279188.968450                       # Number of idle cycles
system.switch_cpus_10.num_busy_cycles    8875695.031550                       # Number of busy cycles
system.switch_cpus_10.not_idle_fraction      0.002663                       # Percentage of non-idle cycles
system.switch_cpus_10.idle_fraction          0.997337                       # Percentage of idle cycles
system.switch_cpus_10.Branches                 493159                       # Number of branches fetched
system.switch_cpus_10.op_class::No_OpClass        85081      1.84%      1.84% # Class of executed instruction
system.switch_cpus_10.op_class::IntAlu        3414967     73.98%     75.83% # Class of executed instruction
system.switch_cpus_10.op_class::IntMult          8032      0.17%     76.00% # Class of executed instruction
system.switch_cpus_10.op_class::IntDiv          43169      0.94%     76.94% # Class of executed instruction
system.switch_cpus_10.op_class::FloatAdd         9148      0.20%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::FloatCmp            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::FloatCvt            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMult            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMultAcc            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::FloatDiv            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMisc            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::FloatSqrt            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAdd             0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAddAcc            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAlu             0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::SimdCmp             0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::SimdCvt             0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMisc            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMult            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMultAcc            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::SimdShift            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::SimdShiftAcc            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::SimdSqrt            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatAdd            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatAlu            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatCmp            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatCvt            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatDiv            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMisc            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMult            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMultAcc            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatSqrt            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::MemRead        656262     14.22%     91.35% # Class of executed instruction
system.switch_cpus_10.op_class::MemWrite       397521      8.61%     99.96% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMemRead         1648      0.04%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::total         4615828                       # Class of executed instruction
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.rdAccesses           548797                       # TLB accesses on read requests
system.switch_cpus_11.dtb.wrAccesses           327288                       # TLB accesses on write requests
system.switch_cpus_11.dtb.rdMisses                 67                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrMisses                 17                       # TLB misses on write requests
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.wrAccesses          2418962                       # TLB accesses on write requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrMisses                 33                       # TLB misses on write requests
system.switch_cpus_11.numPwrStateTransitions          840                       # Number of power state transitions
system.switch_cpus_11.pwrStateClkGateDist::samples          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::mean   3962681625                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::stdev 308674758.542019                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::1000-5e+10          420    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::min_value    211890500                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::max_value   3995968500                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::total          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateResidencyTicks::ON   3761004000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::CLK_GATED 1664326282500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::OFF 4802442376000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.numCycles            3339973131                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_11.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_11.committedInsts          1812091                       # Number of instructions committed
system.switch_cpus_11.committedOps            3804048                       # Number of ops (including micro ops) committed
system.switch_cpus_11.num_int_alu_accesses      3720317                       # Number of integer alu accesses
system.switch_cpus_11.num_fp_alu_accesses           38                       # Number of float alu accesses
system.switch_cpus_11.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.num_func_calls            98579                       # number of times a function call or return occured
system.switch_cpus_11.num_conditional_control_insts       278702                       # number of instructions that are conditional controls
system.switch_cpus_11.num_int_insts           3720317                       # number of integer instructions
system.switch_cpus_11.num_fp_insts                 38                       # number of float instructions
system.switch_cpus_11.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_11.num_int_register_reads      7580256                       # number of times the integer registers were read
system.switch_cpus_11.num_int_register_writes      3119839                       # number of times the integer registers were written
system.switch_cpus_11.num_fp_register_reads           63                       # number of times the floating registers were read
system.switch_cpus_11.num_fp_register_writes           31                       # number of times the floating registers were written
system.switch_cpus_11.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_11.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_11.num_cc_register_reads      2218142                       # number of times the CC registers were read
system.switch_cpus_11.num_cc_register_writes      1181257                       # number of times the CC registers were written
system.switch_cpus_11.num_mem_refs             876053                       # number of memory refs
system.switch_cpus_11.num_load_insts           548745                       # Number of load instructions
system.switch_cpus_11.num_store_insts          327308                       # Number of store instructions
system.switch_cpus_11.num_idle_cycles    3332452786.223193                       # Number of idle cycles
system.switch_cpus_11.num_busy_cycles    7520344.776807                       # Number of busy cycles
system.switch_cpus_11.not_idle_fraction      0.002252                       # Percentage of non-idle cycles
system.switch_cpus_11.idle_fraction          0.997748                       # Percentage of idle cycles
system.switch_cpus_11.Branches                 410234                       # Number of branches fetched
system.switch_cpus_11.op_class::No_OpClass        67939      1.79%      1.79% # Class of executed instruction
system.switch_cpus_11.op_class::IntAlu        2815444     74.01%     75.80% # Class of executed instruction
system.switch_cpus_11.op_class::IntMult          7664      0.20%     76.00% # Class of executed instruction
system.switch_cpus_11.op_class::IntDiv          37772      0.99%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::FloatAdd           28      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::FloatCmp            0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::FloatCvt            0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMult            0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMultAcc            0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::FloatDiv            0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMisc            0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::FloatSqrt            0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAdd             0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAddAcc            0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAlu             0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::SimdCmp             0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::SimdCvt             0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMisc            0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMult            0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMultAcc            0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::SimdShift            0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::SimdShiftAcc            0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::SimdSqrt            0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatAdd            0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatAlu            0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatCmp            0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatCvt            0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatDiv            0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMisc            0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMult            0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMultAcc            0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatSqrt            0      0.00%     76.99% # Class of executed instruction
system.switch_cpus_11.op_class::MemRead        547898     14.40%     91.40% # Class of executed instruction
system.switch_cpus_11.op_class::MemWrite       327308      8.60%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMemRead            7      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::total         3804060                       # Class of executed instruction
system.switch_cpus_12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.dtb.rdAccesses           567193                       # TLB accesses on read requests
system.switch_cpus_12.dtb.wrAccesses           329085                       # TLB accesses on write requests
system.switch_cpus_12.dtb.rdMisses                 44                       # TLB misses on read requests
system.switch_cpus_12.dtb.wrMisses                  1                       # TLB misses on write requests
system.switch_cpus_12.itb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_12.itb.wrAccesses          2484435                       # TLB accesses on write requests
system.switch_cpus_12.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_12.itb.wrMisses                  3                       # TLB misses on write requests
system.switch_cpus_12.numPwrStateTransitions          840                       # Number of power state transitions
system.switch_cpus_12.pwrStateClkGateDist::samples          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::mean 3964798879.764286                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::stdev 267285888.439348                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::1000-5e+10          420    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::min_value    562629501                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::max_value   3991548000                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::total          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateResidencyTicks::ON   3762372999                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.pwrStateResidencyTicks::CLK_GATED 1665215529501                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.pwrStateResidencyTicks::OFF 4801551760000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.numCycles            3338191983                       # number of cpu cycles simulated
system.switch_cpus_12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_12.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_12.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_12.committedInsts          1858521                       # Number of instructions committed
system.switch_cpus_12.committedOps            3933092                       # Number of ops (including micro ops) committed
system.switch_cpus_12.num_int_alu_accesses      3842802                       # Number of integer alu accesses
system.switch_cpus_12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_12.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_12.num_func_calls           100493                       # number of times a function call or return occured
system.switch_cpus_12.num_conditional_control_insts       292085                       # number of instructions that are conditional controls
system.switch_cpus_12.num_int_insts           3842802                       # number of integer instructions
system.switch_cpus_12.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_12.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_12.num_int_register_reads      7830019                       # number of times the integer registers were read
system.switch_cpus_12.num_int_register_writes      3240576                       # number of times the integer registers were written
system.switch_cpus_12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_12.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_12.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_12.num_cc_register_reads      2341679                       # number of times the CC registers were read
system.switch_cpus_12.num_cc_register_writes      1217513                       # number of times the CC registers were written
system.switch_cpus_12.num_mem_refs             896256                       # number of memory refs
system.switch_cpus_12.num_load_insts           567157                       # Number of load instructions
system.switch_cpus_12.num_store_insts          329099                       # Number of store instructions
system.switch_cpus_12.num_idle_cycles    3330672912.755919                       # Number of idle cycles
system.switch_cpus_12.num_busy_cycles    7519070.244081                       # Number of busy cycles
system.switch_cpus_12.not_idle_fraction      0.002252                       # Percentage of non-idle cycles
system.switch_cpus_12.idle_fraction          0.997748                       # Percentage of idle cycles
system.switch_cpus_12.Branches                 427006                       # Number of branches fetched
system.switch_cpus_12.op_class::No_OpClass        75814      1.93%      1.93% # Class of executed instruction
system.switch_cpus_12.op_class::IntAlu        2911160     74.02%     75.94% # Class of executed instruction
system.switch_cpus_12.op_class::IntMult          7722      0.20%     76.14% # Class of executed instruction
system.switch_cpus_12.op_class::IntDiv          42980      1.09%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::FloatAdd            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::FloatCmp            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::FloatCvt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMult            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMultAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::FloatDiv            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMisc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::FloatSqrt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAdd             0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAddAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAlu             0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::SimdCmp             0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::SimdCvt             0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMisc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMult            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMultAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::SimdShift            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::SimdShiftAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::SimdSqrt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatAdd            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatAlu            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatCmp            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatCvt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatDiv            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMisc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMult            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMultAcc            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatSqrt            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus_12.op_class::MemRead        566317     14.40%     91.63% # Class of executed instruction
system.switch_cpus_12.op_class::MemWrite       329099      8.37%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::total         3933092                       # Class of executed instruction
system.switch_cpus_13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.dtb.rdAccesses           575350                       # TLB accesses on read requests
system.switch_cpus_13.dtb.wrAccesses           335313                       # TLB accesses on write requests
system.switch_cpus_13.dtb.rdMisses                 52                       # TLB misses on read requests
system.switch_cpus_13.dtb.wrMisses                  5                       # TLB misses on write requests
system.switch_cpus_13.itb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_13.itb.wrAccesses          2536207                       # TLB accesses on write requests
system.switch_cpus_13.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_13.itb.wrMisses                  6                       # TLB misses on write requests
system.switch_cpus_13.numPwrStateTransitions          840                       # Number of power state transitions
system.switch_cpus_13.pwrStateClkGateDist::samples          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::mean 3966694120.242857                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::stdev 257115908.031901                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::1000-5e+10          420    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::min_value    364879502                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::max_value   3991556000                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::total          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateResidencyTicks::ON   3852267998                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.pwrStateResidencyTicks::CLK_GATED 1666011530502                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.pwrStateResidencyTicks::OFF 4800665864000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.numCycles            3336420093                       # number of cpu cycles simulated
system.switch_cpus_13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_13.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_13.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_13.committedInsts          1898689                       # Number of instructions committed
system.switch_cpus_13.committedOps            3994081                       # Number of ops (including micro ops) committed
system.switch_cpus_13.num_int_alu_accesses      3904048                       # Number of integer alu accesses
system.switch_cpus_13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_13.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_13.num_func_calls           101538                       # number of times a function call or return occured
system.switch_cpus_13.num_conditional_control_insts       295692                       # number of instructions that are conditional controls
system.switch_cpus_13.num_int_insts           3904048                       # number of integer instructions
system.switch_cpus_13.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_13.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_13.num_int_register_reads      7962536                       # number of times the integer registers were read
system.switch_cpus_13.num_int_register_writes      3290344                       # number of times the integer registers were written
system.switch_cpus_13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_13.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_13.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_13.num_cc_register_reads      2371497                       # number of times the CC registers were read
system.switch_cpus_13.num_cc_register_writes      1246767                       # number of times the CC registers were written
system.switch_cpus_13.num_mem_refs             910632                       # number of memory refs
system.switch_cpus_13.num_load_insts           575308                       # Number of load instructions
system.switch_cpus_13.num_store_insts          335324                       # Number of store instructions
system.switch_cpus_13.num_idle_cycles    3328725454.801238                       # Number of idle cycles
system.switch_cpus_13.num_busy_cycles    7694638.198762                       # Number of busy cycles
system.switch_cpus_13.not_idle_fraction      0.002306                       # Percentage of non-idle cycles
system.switch_cpus_13.idle_fraction          0.997694                       # Percentage of idle cycles
system.switch_cpus_13.Branches                 432057                       # Number of branches fetched
system.switch_cpus_13.op_class::No_OpClass        75650      1.89%      1.89% # Class of executed instruction
system.switch_cpus_13.op_class::IntAlu        2957858     74.06%     75.95% # Class of executed instruction
system.switch_cpus_13.op_class::IntMult          7796      0.20%     76.15% # Class of executed instruction
system.switch_cpus_13.op_class::IntDiv          42988      1.08%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::FloatAdd            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::FloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::FloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::FloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::FloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAdd             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAddAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAlu             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::SimdCmp             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::SimdCvt             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::SimdShift            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::SimdShiftAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::SimdSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatAdd            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatAlu            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_13.op_class::MemRead        574468     14.38%     91.60% # Class of executed instruction
system.switch_cpus_13.op_class::MemWrite       335324      8.40%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::total         3994084                       # Class of executed instruction
system.switch_cpus_14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.dtb.rdAccesses           576140                       # TLB accesses on read requests
system.switch_cpus_14.dtb.wrAccesses           335821                       # TLB accesses on write requests
system.switch_cpus_14.dtb.rdMisses                 47                       # TLB misses on read requests
system.switch_cpus_14.dtb.wrMisses                  7                       # TLB misses on write requests
system.switch_cpus_14.itb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_14.itb.wrAccesses          2531768                       # TLB accesses on write requests
system.switch_cpus_14.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_14.itb.wrMisses                  5                       # TLB misses on write requests
system.switch_cpus_14.numPwrStateTransitions          842                       # Number of power state transitions
system.switch_cpus_14.pwrStateClkGateDist::samples          421                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::mean 3952799836.114014                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::stdev 365305954.779373                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::1000-5e+10          421    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::min_value    114767500                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::max_value   3991539000                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::total          421                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateResidencyTicks::ON   3854331496                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.pwrStateResidencyTicks::CLK_GATED 1664128731004                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.pwrStateResidencyTicks::OFF 4802546600000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.numCycles            3334645503                       # number of cpu cycles simulated
system.switch_cpus_14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_14.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_14.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_14.committedInsts          1894742                       # Number of instructions committed
system.switch_cpus_14.committedOps            3997713                       # Number of ops (including micro ops) committed
system.switch_cpus_14.num_int_alu_accesses      3906784                       # Number of integer alu accesses
system.switch_cpus_14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_14.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_14.num_func_calls           102249                       # number of times a function call or return occured
system.switch_cpus_14.num_conditional_control_insts       296001                       # number of instructions that are conditional controls
system.switch_cpus_14.num_int_insts           3906784                       # number of integer instructions
system.switch_cpus_14.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_14.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_14.num_int_register_reads      7963411                       # number of times the integer registers were read
system.switch_cpus_14.num_int_register_writes      3291710                       # number of times the integer registers were written
system.switch_cpus_14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_14.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_14.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_14.num_cc_register_reads      2372342                       # number of times the CC registers were read
system.switch_cpus_14.num_cc_register_writes      1239678                       # number of times the CC registers were written
system.switch_cpus_14.num_mem_refs             911956                       # number of memory refs
system.switch_cpus_14.num_load_insts           576110                       # Number of load instructions
system.switch_cpus_14.num_store_insts          335846                       # Number of store instructions
system.switch_cpus_14.num_idle_cycles    3326950837.957821                       # Number of idle cycles
system.switch_cpus_14.num_busy_cycles    7694665.042179                       # Number of busy cycles
system.switch_cpus_14.not_idle_fraction      0.002307                       # Percentage of non-idle cycles
system.switch_cpus_14.idle_fraction          0.997693                       # Percentage of idle cycles
system.switch_cpus_14.Branches                 433179                       # Number of branches fetched
system.switch_cpus_14.op_class::No_OpClass        75839      1.90%      1.90% # Class of executed instruction
system.switch_cpus_14.op_class::IntAlu        2959909     74.04%     75.94% # Class of executed instruction
system.switch_cpus_14.op_class::IntMult          7797      0.20%     76.13% # Class of executed instruction
system.switch_cpus_14.op_class::IntDiv          43057      1.08%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::FloatAdd            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::FloatCmp            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::FloatCvt            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMult            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMultAcc            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::FloatDiv            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMisc            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::FloatSqrt            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAdd             0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAddAcc            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAlu             0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::SimdCmp             0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::SimdCvt             0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMisc            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMult            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMultAcc            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::SimdShift            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::SimdShiftAcc            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::SimdSqrt            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatAdd            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatAlu            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatCmp            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatCvt            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatDiv            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMisc            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMult            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMultAcc            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatSqrt            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_14.op_class::MemRead        575268     14.39%     91.60% # Class of executed instruction
system.switch_cpus_14.op_class::MemWrite       335846      8.40%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::total         3997716                       # Class of executed instruction
system.switch_cpus_15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.dtb.rdAccesses           535117                       # TLB accesses on read requests
system.switch_cpus_15.dtb.wrAccesses           310649                       # TLB accesses on write requests
system.switch_cpus_15.dtb.rdMisses                 55                       # TLB misses on read requests
system.switch_cpus_15.dtb.wrMisses                  2                       # TLB misses on write requests
system.switch_cpus_15.itb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_15.itb.wrAccesses          2326512                       # TLB accesses on write requests
system.switch_cpus_15.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_15.itb.wrMisses                  4                       # TLB misses on write requests
system.switch_cpus_15.numPwrStateTransitions          842                       # Number of power state transitions
system.switch_cpus_15.pwrStateClkGateDist::samples          421                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::mean 3953378161.534442                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::stdev 368619992.078788                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::1000-5e+10          421    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::min_value      8658502                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::max_value   3995962500                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::total          421                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateResidencyTicks::ON   3561892494                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.pwrStateResidencyTicks::CLK_GATED 1664372206006                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.pwrStateResidencyTicks::OFF 4802595564000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.numCycles            3332873489                       # number of cpu cycles simulated
system.switch_cpus_15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_15.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_15.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_15.committedInsts          1742769                       # Number of instructions committed
system.switch_cpus_15.committedOps            3680609                       # Number of ops (including micro ops) committed
system.switch_cpus_15.num_int_alu_accesses      3598927                       # Number of integer alu accesses
system.switch_cpus_15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_15.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_15.num_func_calls            95520                       # number of times a function call or return occured
system.switch_cpus_15.num_conditional_control_insts       268349                       # number of instructions that are conditional controls
system.switch_cpus_15.num_int_insts           3598927                       # number of integer instructions
system.switch_cpus_15.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_15.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_15.num_int_register_reads      7330083                       # number of times the integer registers were read
system.switch_cpus_15.num_int_register_writes      3028229                       # number of times the integer registers were written
system.switch_cpus_15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_15.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_15.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_15.num_cc_register_reads      2148049                       # number of times the CC registers were read
system.switch_cpus_15.num_cc_register_writes      1138377                       # number of times the CC registers were written
system.switch_cpus_15.num_mem_refs             845759                       # number of memory refs
system.switch_cpus_15.num_load_insts           535082                       # Number of load instructions
system.switch_cpus_15.num_store_insts          310677                       # Number of store instructions
system.switch_cpus_15.num_idle_cycles    3325766418.567658                       # Number of idle cycles
system.switch_cpus_15.num_busy_cycles    7107070.432342                       # Number of busy cycles
system.switch_cpus_15.not_idle_fraction      0.002132                       # Percentage of non-idle cycles
system.switch_cpus_15.idle_fraction          0.997868                       # Percentage of idle cycles
system.switch_cpus_15.Branches                 396259                       # Number of branches fetched
system.switch_cpus_15.op_class::No_OpClass        66772      1.81%      1.81% # Class of executed instruction
system.switch_cpus_15.op_class::IntAlu        2723420     73.99%     75.81% # Class of executed instruction
system.switch_cpus_15.op_class::IntMult          7585      0.21%     76.01% # Class of executed instruction
system.switch_cpus_15.op_class::IntDiv          37919      1.03%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::FloatAdd            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::FloatCmp            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::FloatCvt            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMult            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMultAcc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::FloatDiv            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMisc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::FloatSqrt            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAdd             0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAddAcc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAlu             0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdCmp             0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdCvt             0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMisc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMult            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMultAcc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdShift            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdShiftAcc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdSqrt            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatAdd            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatAlu            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatCmp            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatCvt            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatDiv            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMisc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMult            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMultAcc            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatSqrt            0      0.00%     77.04% # Class of executed instruction
system.switch_cpus_15.op_class::MemRead        534240     14.51%     91.56% # Class of executed instruction
system.switch_cpus_15.op_class::MemWrite       310677      8.44%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::total         3680613                       # Class of executed instruction
system.switch_cpus_16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.dtb.rdAccesses        333347911                       # TLB accesses on read requests
system.switch_cpus_16.dtb.wrAccesses           107337                       # TLB accesses on write requests
system.switch_cpus_16.dtb.rdMisses                 46                       # TLB misses on read requests
system.switch_cpus_16.dtb.wrMisses                  3                       # TLB misses on write requests
system.switch_cpus_16.itb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_16.itb.wrAccesses       1333323764                       # TLB accesses on write requests
system.switch_cpus_16.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_16.itb.wrMisses                  4                       # TLB misses on write requests
system.switch_cpus_16.numPwrStateTransitions            9                       # Number of power state transitions
system.switch_cpus_16.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::mean 796909500.750000                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::stdev 597087229.296889                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::min_value    209544003                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::max_value   1627657500                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateResidencyTicks::ON 1666966279497                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.pwrStateResidencyTicks::CLK_GATED   3187638003                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.pwrStateResidencyTicks::OFF 4800375745000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.numCycles            3340664154                       # number of cpu cycles simulated
system.switch_cpus_16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_16.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_16.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_16.committedInsts       1000000000                       # Number of instructions committed
system.switch_cpus_16.committedOps         2333228659                       # Number of ops (including micro ops) committed
system.switch_cpus_16.num_int_alu_accesses   2000066264                       # Number of integer alu accesses
system.switch_cpus_16.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_16.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_16.num_func_calls            36040                       # number of times a function call or return occured
system.switch_cpus_16.num_conditional_control_insts    333218360                       # number of instructions that are conditional controls
system.switch_cpus_16.num_int_insts        2000066264                       # number of integer instructions
system.switch_cpus_16.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_16.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_16.num_int_register_reads   4000154786                       # number of times the integer registers were read
system.switch_cpus_16.num_int_register_writes   1666708811                       # number of times the integer registers were written
system.switch_cpus_16.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_16.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_16.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_16.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_16.num_cc_register_reads   1666267041                       # number of times the CC registers were read
system.switch_cpus_16.num_cc_register_writes    666645957                       # number of times the CC registers were written
system.switch_cpus_16.num_mem_refs          333455227                       # number of memory refs
system.switch_cpus_16.num_load_insts        333347876                       # Number of load instructions
system.switch_cpus_16.num_store_insts          107351                       # Number of store instructions
system.switch_cpus_16.num_idle_cycles    6779154.298467                       # Number of idle cycles
system.switch_cpus_16.num_busy_cycles    3333884999.701533                       # Number of busy cycles
system.switch_cpus_16.not_idle_fraction      0.997971                       # Percentage of non-idle cycles
system.switch_cpus_16.idle_fraction          0.002029                       # Percentage of idle cycles
system.switch_cpus_16.Branches              333263799                       # Number of branches fetched
system.switch_cpus_16.op_class::No_OpClass         8596      0.00%      0.00% # Class of executed instruction
system.switch_cpus_16.op_class::IntAlu     1999758756     85.71%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::IntMult          5494      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::IntDiv            595      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatAdd            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatCmp            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatCvt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMult            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMultAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatDiv            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMisc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::FloatSqrt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAdd             0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAddAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAlu             0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdCmp             0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdCvt             0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMisc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMult            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMultAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdShift            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdShiftAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdSqrt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatAdd            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatAlu            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatCmp            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatCvt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatDiv            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMisc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMult            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMultAcc            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatSqrt            0      0.00%     85.71% # Class of executed instruction
system.switch_cpus_16.op_class::MemRead     333347868     14.29%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::MemWrite       107351      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::total      2333228660                       # Class of executed instruction
system.switch_cpus_17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.dtb.rdAccesses           562687                       # TLB accesses on read requests
system.switch_cpus_17.dtb.wrAccesses           326399                       # TLB accesses on write requests
system.switch_cpus_17.dtb.rdMisses                 47                       # TLB misses on read requests
system.switch_cpus_17.dtb.wrMisses                  2                       # TLB misses on write requests
system.switch_cpus_17.itb.walker.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_17.itb.wrAccesses          2460785                       # TLB accesses on write requests
system.switch_cpus_17.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_17.itb.wrMisses                  3                       # TLB misses on write requests
system.switch_cpus_17.numPwrStateTransitions          840                       # Number of power state transitions
system.switch_cpus_17.pwrStateClkGateDist::samples          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::mean 3965862898.819047                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::stdev 262646424.491365                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::1000-5e+10          420    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::min_value    161910004                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::max_value   3991541000                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::total          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateResidencyTicks::ON   3742796996                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.pwrStateResidencyTicks::CLK_GATED 1665662417504                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.pwrStateResidencyTicks::OFF 4801124448000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.numCycles            3337337219                       # number of cpu cycles simulated
system.switch_cpus_17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_17.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_17.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_17.committedInsts          1840904                       # Number of instructions committed
system.switch_cpus_17.committedOps            3902670                       # Number of ops (including micro ops) committed
system.switch_cpus_17.num_int_alu_accesses      3812873                       # Number of integer alu accesses
system.switch_cpus_17.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_17.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_17.num_func_calls            99678                       # number of times a function call or return occured
system.switch_cpus_17.num_conditional_control_insts       290278                       # number of instructions that are conditional controls
system.switch_cpus_17.num_int_insts           3812873                       # number of integer instructions
system.switch_cpus_17.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_17.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_17.num_int_register_reads      7766565                       # number of times the integer registers were read
system.switch_cpus_17.num_int_register_writes      3215944                       # number of times the integer registers were written
system.switch_cpus_17.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_17.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_17.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_17.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_17.num_cc_register_reads      2328145                       # number of times the CC registers were read
system.switch_cpus_17.num_cc_register_writes      1205515                       # number of times the CC registers were written
system.switch_cpus_17.num_mem_refs             889061                       # number of memory refs
system.switch_cpus_17.num_load_insts           562649                       # Number of load instructions
system.switch_cpus_17.num_store_insts          326412                       # Number of store instructions
system.switch_cpus_17.num_idle_cycles    3329859186.515717                       # Number of idle cycles
system.switch_cpus_17.num_busy_cycles    7478032.484283                       # Number of busy cycles
system.switch_cpus_17.not_idle_fraction      0.002241                       # Percentage of non-idle cycles
system.switch_cpus_17.idle_fraction          0.997759                       # Percentage of idle cycles
system.switch_cpus_17.Branches                 424550                       # Number of branches fetched
system.switch_cpus_17.op_class::No_OpClass        75804      1.94%      1.94% # Class of executed instruction
system.switch_cpus_17.op_class::IntAlu        2888002     74.00%     75.94% # Class of executed instruction
system.switch_cpus_17.op_class::IntMult          7482      0.19%     76.13% # Class of executed instruction
system.switch_cpus_17.op_class::IntDiv          43162      1.11%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::FloatAdd            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::FloatCmp            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::FloatCvt            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMult            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMultAcc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::FloatDiv            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMisc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::FloatSqrt            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAdd             0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAddAcc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAlu             0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdCmp             0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdCvt             0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMisc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMult            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMultAcc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdShift            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdShiftAcc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdSqrt            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatAdd            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatAlu            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatCmp            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatCvt            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatDiv            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMisc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMult            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMultAcc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatSqrt            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::MemRead        561809     14.40%     91.64% # Class of executed instruction
system.switch_cpus_17.op_class::MemWrite       326412      8.36%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::total         3902671                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       477010                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       127738                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       295276                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          54374                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        48214                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         6160                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6470529662500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                 92                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            245821                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3537                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3537                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        48142                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        90641                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           74640                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            73151                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           22274                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          22274                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9294                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9294                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         90641                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       155112                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3095                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           76                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        49809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        59359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side          423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side          503                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        38391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        53642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side          275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side          430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        31329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        50416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        33663                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        53554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side           25                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side          247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        35259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        52508                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb_walker_cache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb_walker_cache.mem_side::system.l2.cpu_side          234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        33273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        47388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb_walker_cache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb_walker_cache.mem_side::system.l2.cpu_side          253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        18495                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        11906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb_walker_cache.mem_side::system.l2.cpu_side           19                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb_walker_cache.mem_side::system.l2.cpu_side          206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        31704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side        48084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb_walker_cache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb_walker_cache.mem_side::system.l2.cpu_side          179                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                651773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2125184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1110378                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side         9536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side        11264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1638016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1087326                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         5952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        10496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1336704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       841322                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1436288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       926826                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side         5632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      1504384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       901512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb_walker_cache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb_walker_cache.mem_side::system.l2.cpu_side         5056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      1419648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       824520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb_walker_cache.mem_side::system.l2.cpu_side          320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb_walker_cache.mem_side::system.l2.cpu_side         5184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       789120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side       162504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb_walker_cache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb_walker_cache.mem_side::system.l2.cpu_side         4352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      1352704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       818986                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb_walker_cache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb_walker_cache.mem_side::system.l2.cpu_side         4160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               18342750                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          199988                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6878656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           370848                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.365373                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.644259                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  96594     26.05%     26.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 131163     35.37%     61.42% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  35310      9.52%     70.94% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   7631      2.06%     72.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   5729      1.54%     74.54% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   4181      1.13%     75.67% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  25358      6.84%     82.50% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  63003     16.99%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1752      0.47%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::9                     19      0.01%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::10                    23      0.01%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     9      0.00%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::12                    15      0.00%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::13                    25      0.01%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::14                    34      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             370848                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          372180499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           136486                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          24604500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          36423499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            169500                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            273000                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          19196498                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          35727499                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            171000                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy            243000                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          15664999                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          35438499                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy            85500                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         16831500                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         37263500                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy            18000                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy           139500                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy         17629500                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy         36661497                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy            15000                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy           132000                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy         16637498                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         32831497                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy            10500                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy           144000                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          9248498                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          9556496                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy            10500                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy           114000                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy         15852998                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy         33694996                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy            99000                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
