Info: Starting: Create simulation model
Info: qsys-generate C:\Users\fleb7\Music\adc\adc_controller.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\fleb7\Music\adc\adc_controller\simulation --family="Cyclone IV E" --part=EP4CE10E22A7
Progress: Loading adc/adc_controller.qsys
Progress: Reading input file
Progress: Adding adc_mega_0 [altera_up_avalon_adc_mega 18.0]
Progress: Parameterizing module adc_mega_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: adc_controller: Generating adc_controller "adc_controller" for SIM_VERILOG
Info: adc_mega_0: Starting Generation of ADC Controller for DE-series Board
Info: adc_mega_0: C:/intelfpga_lite/23.1.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/fleb7/AppData/Local/Temp/alt0212_1798019516963687609.dir/0002_sopcgen/adc_controller_adc_mega_0.v
Warning: adc_mega_0: Generation callback did not provide a top level file.  Found adc_controller_adc_mega_0.v in output directory - callback must `add_file $output_dir/adc_controller_adc_mega_0.v {SIMULATION SYNTHESIS}`
Info: adc_mega_0: "adc_controller" instantiated altera_up_avalon_adc_mega "adc_mega_0"
Info: adc_controller: Done "adc_controller" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\fleb7\Music\adc\adc_controller\adc_controller.spd --output-directory=C:/Users/fleb7/Music/adc/adc_controller/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\fleb7\Music\adc\adc_controller\adc_controller.spd --output-directory=C:/Users/fleb7/Music/adc/adc_controller/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/fleb7/Music/adc/adc_controller/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/fleb7/Music/adc/adc_controller/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/fleb7/Music/adc/adc_controller/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\fleb7\Music\adc\adc_controller.qsys --block-symbol-file --output-directory=C:\Users\fleb7\Music\adc\adc_controller --family="Cyclone IV E" --part=EP4CE10E22A7
Progress: Loading adc/adc_controller.qsys
Progress: Reading input file
Progress: Adding adc_mega_0 [altera_up_avalon_adc_mega 18.0]
Progress: Parameterizing module adc_mega_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\fleb7\Music\adc\adc_controller.qsys --synthesis=VERILOG --output-directory=C:\Users\fleb7\Music\adc\adc_controller\synthesis --family="Cyclone IV E" --part=EP4CE10E22A7
Progress: Loading adc/adc_controller.qsys
Progress: Reading input file
Progress: Adding adc_mega_0 [altera_up_avalon_adc_mega 18.0]
Progress: Parameterizing module adc_mega_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: adc_controller: Generating adc_controller "adc_controller" for QUARTUS_SYNTH
Info: adc_mega_0: Starting Generation of ADC Controller for DE-series Board
Info: adc_mega_0: C:/intelfpga_lite/23.1.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/fleb7/AppData/Local/Temp/alt0212_1798019516963687609.dir/0006_sopcgen/adc_controller_adc_mega_0.v
Info: adc_mega_0: "adc_controller" instantiated altera_up_avalon_adc_mega "adc_mega_0"
Info: adc_controller: Done "adc_controller" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
