// Seed: 3883667673
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_10;
  ;
  id_11 :
  assert property (@(posedge 1'b0) id_8 == id_8)
  else;
  initial id_11 = id_4;
endmodule
module module_1 (
    output tri0 id_0
);
  wire id_2;
  wire [1 : -1] id_3;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_2,
      id_3
  );
endmodule
