// Seed: 1789937872
module module_0 (
    input tri0 id_0#(.id_3(1)),
    input wand id_1
);
  logic id_4;
  parameter id_5 = 1;
  assign module_2.id_4 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    input  wire  id_2
);
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd19
) (
    input  tri  id_0,
    output tri1 _id_1
);
  logic id_3;
  tri id_4 = -1'b0;
  logic [-1 'b0 : 1] id_5[id_1 : id_1  |  -1] = id_4;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
