<!doctype html>
<html>
<head>
<title>DMA_CHANNEL_STAS_Q_LIMIT (AXIPCIE_DMA) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="./_register_reference.css">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___axipcie_dma.html")>AXIPCIE_DMA Module</a> &gt; DMA_CHANNEL_STAS_Q_LIMIT (AXIPCIE_DMA) Register</p><h1>DMA_CHANNEL_STAS_Q_LIMIT (AXIPCIE_DMA) Register</h1>
<h2>DMA_CHANNEL_STAS_Q_LIMIT (AXIPCIE_DMA) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DMA_CHANNEL_STAS_Q_LIMIT</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class="noborder hex" id="registerOffset">0x000000002C</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
<span class="hex">0x00FD0F002C</span> (AXIPCIE_DMA0)<br/><span class="hex">0x00FD0F00AC</span> (AXIPCIE_DMA1)<br/><span class="hex">0x00FD0F012C</span> (AXIPCIE_DMA2)<br/><span class="hex">0x00FD0F01AC</span> (AXIPCIE_DMA3)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2rr noborder">rw<span class="tooltiptext2rr">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class="noborder hex">0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Queue Limit Pointer</td></tr>
</table>
<p></p>
<h2>DMA_CHANNEL_STAS_Q_LIMIT (AXIPCIE_DMA) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>limit</td><td class="center">31:0</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Queue Flow Control - Limit Pointer. Index of the first Queue element still ``owned by software. Incremented by software to give the DMA Channel additional elements to execute. DMA Channel hardware will pause and not utilize queue elements when Q_LIMIT is reached until Q_LIMIT is advanced to provide additional elements to execute.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>