// SPDX-License-Identifier: GPL-2.0-only
/*
 * Samsung S5KGN1, S5K3J1, S5KGM5 and S5KGN8 image sensor driver
 *
 * The S5KGN1 (ISOCELL GN1) is a 50 MP Samsung Bayer sensor with dual-pixel
 * phase detection and a MIPI CSI-2 C-PHY or D-PHY output; the S5K3J1 a
 * 10.5 MP one with dual-pixel phase detection, and the S5KGM5 a 48 MP one
 * with 2x2 on-chip lenses. Their register maps follow the Samsung CCS-like
 * layout of the mainline s5kjn1 and s5k3m5 drivers: 16-bit addresses and
 * 16-bit values, the standard mode select, frame length, integration time
 * and gains, and the manufacturer's soft reset ahead of the initialisation.
 * That initialisation (a firmware patch written through the indirect
 * 0x6028/0x602a/0x6f12 window, or through the 0xfcfc page register, and
 * analog settings) and the readout modes are not public; they are loaded
 * from a data file the user generates from their own phone's software
 * (tools/extract-camera-data in the Omarchy Mobile project), named by the
 * device tree's firmware-name.
 *
 * The parts differ in their power-up order, the writes around the soft
 * reset and the page their standard registers sit in; the Pixel 7 Pro
 * (main, front and telephoto cameras) is the reference.
 *
 * Data file layout (little endian, our own format, shared with imx386 in
 * its version 2 form):
 *   struct s5kgn1_fw_header, then mode records, then register records.
 *   A register record is { u16 addr; u16 val; u8 delay_ms; u8 width;
 *   u16 reserved; }, width 1 or 2 bytes.
 */

#include <linux/clk.h>
#include <linux/delay.h>
#include <linux/firmware.h>
#include <linux/gpio/consumer.h>
#include <linux/i2c.h>
#include <linux/math64.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/pm_runtime.h>
#include <linux/regulator/consumer.h>
#include <linux/slab.h>
#include <linux/string.h>
#include <linux/unaligned.h>

#include <media/v4l2-cci.h>
#include <media/v4l2-ctrls.h>
#include <media/v4l2-device.h>
#include <media/v4l2-fwnode.h>
#include <media/v4l2-mediabus.h>

#define S5KGN1_REG_CHIP_ID		CCI_REG16(0x0000)
#define S5KGN1_REG_FRAME_COUNT		CCI_REG8(0x0005)
#define S5KGN1_REG_MODE_SELECT		CCI_REG8(0x0100)
#define S5KGN1_MODE_STANDBY		0x00
#define S5KGN1_MODE_STREAMING		0x01
#define S5KGN1_REG_EXPOSURE		CCI_REG16(0x0202)
#define S5KGN1_REG_ANALOG_GAIN		CCI_REG16(0x0204)
#define S5KGN1_REG_DIGITAL_GAIN_GR	CCI_REG16(0x020e)
#define S5KGN1_REG_DIGITAL_GAIN_R	CCI_REG16(0x0210)
#define S5KGN1_REG_DIGITAL_GAIN_B	CCI_REG16(0x0212)
#define S5KGN1_REG_DIGITAL_GAIN_GB	CCI_REG16(0x0214)
#define S5KGN1_REG_ORIENTATION		CCI_REG8(0x0101)
#define S5KGN1_VFLIP			BIT(1)
#define S5KGN1_REG_FRAME_LENGTH		CCI_REG16(0x0340)
#define S5KGN1_REG_LINE_LENGTH		CCI_REG16(0x0342)
#define S5KGN1_REG_TEST_PATTERN		CCI_REG16(0x0600)

/*
 * Samsung's page pointers (0x6028 for the indirect window, 0xfcfc for
 * direct access; page 0x4000 holds the standard registers), soft reset and
 * clock enable (as mainline s5kjn1)
 */
#define S5KGN1_REG_PAGE			CCI_REG16(0x6028)
#define S5KGN1_REG_PAGE_DIRECT		CCI_REG16(0xfcfc)
#define S5KGN1_PAGE_REGS		0x4000
#define S5KGN1_REG_SW_RESET		CCI_REG16(0x6010)
#define S5KGN1_REG_CLOCK_ENABLE		CCI_REG16(0x6226)

/*
 * Analogue gain = code / 32 (0x20 is 1x), as the other Samsung sensors in
 * mainline; 16x at 0x200 [I: the sweeps in CAMERA-PLAN.md check it].
 */
#define S5KGN1_AGAIN_MIN		0x0020
#define S5KGN1_AGAIN_MAX		0x0200
#define S5KGN1_DGTL_GAIN_MIN		0x0100
#define S5KGN1_DGTL_GAIN_MAX		0x0fff
#define S5KGN1_DGTL_GAIN_DEFAULT	0x0100
#define S5KGN1_FLL_MAX			0xffff
/* Default frame rate: a longer frame leaves room for indoor exposures */
#define S5KGN1_DEFAULT_FPS		30

#define S5KGN1_FW_MAGIC			0x5343534f	/* "OSCS" */
#define S5KGN1_FW_VERSION		2
#define S5KGN1_FW_REG_SIZE		8
#define S5KGN1_MAX_MODES		16
#define S5KGN1_MAX_REGS			8192

struct s5kgn1_fw_header {
	__le32 magic;
	__le16 version;
	__le16 num_modes;
	__le16 chip_id;
	__le16 bayer;		/* 0 RGGB, 1 GRBG, 2 GBRG, 3 BGGR */
	__le16 again_min;
	__le16 again_max;
	__le16 exposure_margin;	/* lines below frame length */
	__le16 reserved;
	__le32 init_offset;	/* register records */
	__le32 init_count;
} __packed;

struct s5kgn1_fw_mode {
	__le16 width;
	__le16 height;
	__le16 line_length;	/* pixel clocks */
	__le16 frame_length;	/* default, lines */
	__le32 pixel_rate;	/* pixels/s */
	__le32 link_freq;	/* Hz */
	u8 bpp;			/* 10 */
	u8 binning;		/* informative */
	__le16 reserved;
	__le32 regs_offset;
	__le32 regs_count;
} __packed;

struct s5kgn1_reg {
	u16 addr;
	u16 val;
	u8 delay_ms;
	u8 width;
};

struct s5kgn1_mode {
	u32 width;
	u32 height;
	u32 line_length;
	u32 table_line_length;	/* as the mode's list writes it */
	u32 frame_length;
	u64 pixel_rate;
	s64 link_freq;
	struct v4l2_rect crop;	/* analogue crop, in pixel array coordinates */
	const struct s5kgn1_reg *regs;
	unsigned int num_regs;
};

#define S5KGN1_MAX_SUPPLIES	7

/*
 * A part: its chip ID, its supplies in power-up order (the board supplies
 * vbb and vbuck first and optional, like any supply in optional), the
 * supply after which the first delay applies, whether reset is released
 * before the clock starts, the writes around the soft reset, and how its
 * modes address the pixel array.
 */
struct s5kgn1_variant {
	const char *name;
	const char *model;		/* the subdev's name, for userspace */
	u16 chip_id;
	const char * const *supplies;
	unsigned int num_supplies;
	u32 optional;			/* bit per supply */
	int delay_supply;		/* index, or -1 */
	/* after delay_supply, after the supplies, after reset/clock, after the other */
	u32 delays_us[4];
	bool reset_before_clock;
	bool direct_page;		/* standard registers through 0xfcfc */
	bool clock_enable;		/* reset as the GN1, then enable the clock */
	u32 soft_reset_us;
	unsigned int crop_x_div;	/* x addresses per output column of a full mode */
};

/*
 * GN1, stock's power-up order on the Pixel 7 Pro: the I/O supply, the
 * module's 2.9 V auxiliary supply (shared with its AF actuator), 1 ms, the
 * switched supply, the digital and the analog supply, 2 ms, reset released,
 * 1 ms, then the clock and 9 ms. Its horizontal addresses count the
 * dual-pixel photodiodes, two per pixel.
 */
static const char * const s5kgn1_supplies[] = {
	"vbb", "vbuck", "vio", "vaux", "vsw", "vdig", "vana",
};

static const struct s5kgn1_variant s5kgn1_variant = {
	.name = "S5KGN1",
	.model = "s5kgn1",
	.chip_id = 0x08e1,
	.supplies = s5kgn1_supplies,
	.num_supplies = ARRAY_SIZE(s5kgn1_supplies),
	.optional = BIT(0) | BIT(1) | BIT(4),
	.delay_supply = 3,
	.delays_us = { 1000, 2000, 1000, 9000 },
	.reset_before_clock = true,
	.clock_enable = true,
	.soft_reset_us = 10000,
	.crop_x_div = 2,
};

/*
 * 3J1, stock's order on the Pixel 7 Pro front camera: the I/O supply, the
 * digital supply, the switched supply, 1 ms, the clock, 1 ms, reset
 * released, 8 ms. Its soft reset goes through the direct page, 3 ms. Dual
 * pixels as the GN1.
 */
static const char * const s5k3j1_supplies[] = {
	"vbb", "vbuck", "vio", "vdig", "vsw",
};

static const struct s5kgn1_variant s5k3j1_variant = {
	.name = "S5K3J1",
	.model = "s5k3j1",
	.chip_id = 0x30a1,
	.supplies = s5k3j1_supplies,
	.num_supplies = ARRAY_SIZE(s5k3j1_supplies),
	.optional = BIT(0) | BIT(1) | BIT(4),
	.delay_supply = -1,
	.delays_us = { 0, 1000, 1000, 8000 },
	.direct_page = true,
	.soft_reset_us = 3000,
	.crop_x_div = 2,
};

/*
 * GM5, stock's order on the Pixel 7 Pro telephoto: the I/O supply, 0.3 ms,
 * the digital and the analog supply, the clock, 1 ms, reset released,
 * 10 ms. Soft reset and clock enable as the GN1; standard registers in the
 * direct page.
 */
static const char * const s5kgm5_supplies[] = {
	"vbb", "vbuck", "vio", "vdig", "vana",
};

static const struct s5kgn1_variant s5kgm5_variant = {
	.name = "S5KGM5",
	.model = "s5kgm5",
	.chip_id = 0x08d5,
	.supplies = s5kgm5_supplies,
	.num_supplies = ARRAY_SIZE(s5kgm5_supplies),
	.optional = BIT(0) | BIT(1),
	.delay_supply = 2,
	.delays_us = { 300, 0, 1000, 10000 },
	.direct_page = true,
	.clock_enable = true,
	.soft_reset_us = 10000,
	.crop_x_div = 1,
};

/*
 * GN8, the Pixel 9a main camera, in stock's power-up order
 * (rear_main_camera_power_seq in Google's GPL zuma-tegu-camera.dtsi):
 * pp3200_bb, pp1350, s2mpg15_ldo12 (I/O), slg51002 ldo5 (2.9 V), ldo4
 * (2.9 V), ldo1 (2.25 V, analog), the digital supply's enable, reset
 * released, the clock; 1 ms after each, 10 ms after the clock. Its soft reset goes through the
 * direct page (0xfcfc = 0x4000, 0x6010 = 1), 10 ms, and nothing enables a
 * clock after it; standard registers in the direct page. Horizontal
 * addresses count pixels, one per column (80..8142 for a 2x2-binned 4000).
 *
 * ldo5 and ldo4 are the actuator's and OIS's supplies (that sequence names
 * them AVDD and AF_VM; the sensor's own are ldo1, VDDA, and vdig), but the
 * module's sequence powers them before the sensor, so both stay required
 * here. The driver has one supply delay (after delay_supply), so
 * stock's 1 ms between ldo5, ldo4, ldo1 and vdig is left out unless the
 * driver grows a per-supply step.
 */
static const char * const s5kgn8_supplies[] = {
	"vbb", "vbuck", "vio", "vaux", "vaux2", "vana", "vdig",
};

static const struct s5kgn1_variant s5kgn8_variant = {
	.name = "S5KGN8",
	.model = "s5kgn8",
	.chip_id = 0x08e8,
	.supplies = s5kgn8_supplies,
	.num_supplies = ARRAY_SIZE(s5kgn8_supplies),
	.optional = BIT(0) | BIT(1),
	.delay_supply = 2,			/* 1 ms after vio */
	.delays_us = { 1000, 1000, 1000, 10000 },
	.reset_before_clock = true,		/* reset, 1 ms, clock, 10 ms */
	.direct_page = true,
	.clock_enable = false,
	.soft_reset_us = 10000,
	.crop_x_div = 1,
};

static const u32 s5kgn1_mbus_codes[] = {
	MEDIA_BUS_FMT_SRGGB10_1X10, MEDIA_BUS_FMT_SGRBG10_1X10,
	MEDIA_BUS_FMT_SGBRG10_1X10, MEDIA_BUS_FMT_SBGGR10_1X10,
};

static const char * const s5kgn1_test_pattern_menu[] = {
	"Disabled", "Solid Colour", "Eight Vertical Colour Bars",
	"Colour Bars With Fade to Grey", "Pseudorandom Sequence (PN9)",
};

struct s5kgn1 {
	struct device *dev;
	const struct s5kgn1_variant *var;
	struct regmap *regmap;
	struct v4l2_subdev sd;
	struct media_pad pad;

	struct clk *mclk;
	struct gpio_desc *reset;
	struct regulator *supplies[S5KGN1_MAX_SUPPLIES];
	u32 delays_us[4];		/* as in struct s5kgn1_variant */
	bool vflip;			/* read the array out bottom to top */
	u32 max_line_mbps;		/* receiver's line throughput, MB/s; 0: none */
	struct device *lens;		/* lens-focus device powered while streaming */

	struct v4l2_ctrl_handler ctrls;
	struct v4l2_ctrl *link_freq;
	struct v4l2_ctrl *pixel_rate;
	struct v4l2_ctrl *vblank;
	struct v4l2_ctrl *hblank;
	struct v4l2_ctrl *exposure;

	const struct firmware *fw;
	u32 code;
	u32 exposure_margin;
	const struct s5kgn1_reg *init_regs;
	unsigned int num_init_regs;
	struct s5kgn1_mode modes[S5KGN1_MAX_MODES];
	unsigned int num_modes;
	const struct s5kgn1_mode *mode;
	struct v4l2_rect native;	/* the pixel array the modes read from */
	s64 link_freqs[S5KGN1_MAX_MODES];
	unsigned int num_link_freqs;
};

/*
 * Bring-up: write only exposure, analogue gain and frame length from the
 * controls, as a set-up known to capture the main camera does; the
 * digital gains and a zero test pattern are then left as the tables set
 * them.
 */
static bool basic_ctrls;
module_param(basic_ctrls, bool, 0644);
MODULE_PARM_DESC(basic_ctrls, "Write no digital gain and no zero test pattern (bring-up)");

/*
 * Bring-up: up to eight 16-bit register writes after the mode's tables,
 * as "addr=value" pairs, e.g. "0x0312=2,0x0342=6000" (the output clock's
 * post-divider and a doubled line length: half the link rate). Not
 * reflected in the controls: the frame rate and exposure times change.
 */
static char *extra_regs = "";
module_param(extra_regs, charp, 0644);
MODULE_PARM_DESC(extra_regs, "Register writes after the mode tables, addr=val[,addr=val] (bring-up)");

static int s5kgn1_extra_regs(struct s5kgn1 *s)
{
	char *buf, *p, *tok;
	unsigned int n = 0;
	int ret = 0;

	if (!extra_regs || !*extra_regs)
		return 0;
	buf = kstrdup(extra_regs, GFP_KERNEL);
	if (!buf)
		return -ENOMEM;
	p = buf;
	while ((tok = strsep(&p, ",")) && n < 8 && !ret) {
		char *eq = strchr(tok, '=');
		u16 addr, val;

		if (!eq)
			continue;
		*eq = 0;
		if (kstrtou16(tok, 0, &addr) || kstrtou16(eq + 1, 0, &val) ||
		    addr == 0x0100 || addr == 0x6010)
			continue;
		cci_write(s->regmap, CCI_REG16(addr), val, &ret);
		dev_info(s->dev, "extra write 0x%04x = 0x%04x: %d\n", addr, val, ret);
		n++;
	}
	kfree(buf);
	return ret;
}

static inline struct s5kgn1 *to_s5kgn1(struct v4l2_subdev *sd)
{
	return container_of(sd, struct s5kgn1, sd);
}

/* -----------------------------------------------------------------------------
 * Data file
 */

static bool s5kgn1_reserved_reg(u16 addr)
{
	/* streaming and the soft reset are this driver's to write */
	return addr == 0x0100 || addr == 0x6010;
}

static int s5kgn1_parse_regs(struct s5kgn1 *s, u32 offset, u32 count,
			     const struct s5kgn1_reg **regs)
{
	const struct firmware *fw = s->fw;
	struct s5kgn1_reg *out;
	const u8 *p;
	u32 i;

	if (!count || count > S5KGN1_MAX_REGS || offset > fw->size ||
	    count * S5KGN1_FW_REG_SIZE > fw->size - offset)
		return -EINVAL;

	out = devm_kcalloc(s->dev, count, sizeof(*out), GFP_KERNEL);
	if (!out)
		return -ENOMEM;

	p = fw->data + offset;
	for (i = 0; i < count; i++, p += S5KGN1_FW_REG_SIZE) {
		out[i].addr = get_unaligned_le16(p);
		out[i].val = get_unaligned_le16(p + 2);
		out[i].delay_ms = p[4];
		out[i].width = p[5];
		if (out[i].width != 1 && out[i].width != 2)
			return -EINVAL;
		if (out[i].width == 1 && out[i].val > 0xff)
			return -EINVAL;
		if (s5kgn1_reserved_reg(out[i].addr))
			return -EINVAL;
	}

	*regs = out;

	return 0;
}

/*
 * A mode's analogue crop, from the CCS address registers its list writes
 * (x/y_addr_start 0x0344/0x0346, x/y_addr_end 0x0348/0x034a). The GN1's
 * and 3J1's horizontal addresses count the dual-pixel photodiodes, two per
 * output pixel (the GN1's full-width modes end at 16334 for 8160 pixels),
 * so they are halved; the vertical ones are taken as they are [I]. Only
 * reported to userspace. Without them: the output size at 0,0.
 */
static void s5kgn1_mode_crop(struct s5kgn1 *s, struct s5kgn1_mode *mode)
{
	unsigned int div = s->var->crop_x_div;

	u16 addr[4] = { };
	bool seen[4] = { };
	unsigned int i;

	for (i = 0; i < mode->num_regs; i++) {
		const struct s5kgn1_reg *r = &mode->regs[i];
		unsigned int n;

		if (r->width != 2 || r->addr < 0x0344 || r->addr > 0x034a ||
		    r->addr & 1)
			continue;
		n = (r->addr - 0x0344) / 2;
		addr[n] = r->val;
		seen[n] = true;
	}

	if (seen[0] && seen[1] && seen[2] && seen[3] &&
	    addr[2] > addr[0] && addr[3] > addr[1]) {
		mode->crop.left = addr[0] / div;
		mode->crop.top = addr[1];
		mode->crop.width = (addr[2] - addr[0] + div) / div;
		mode->crop.height = addr[3] - addr[1] + 1;
	} else {
		mode->crop = (struct v4l2_rect){ 0, 0, mode->width, mode->height };
	}
}

/*
 * A receiver that takes lines at no more than so many bytes a second needs
 * each line to last at least its size over that rate: lengthen the line
 * (more horizontal blanking at the same pixel clock) where the mode's is
 * shorter. The frame rate then tops out lower; nothing else changes.
 */
static void s5kgn1_limit_line_rate(struct s5kgn1 *s, struct s5kgn1_mode *mode)
{
	u64 bytes = DIV_ROUND_UP(mode->width * 10, 8);
	u64 min_ll;

	if (!s->max_line_mbps)
		return;

	min_ll = DIV64_U64_ROUND_UP(mode->pixel_rate * bytes,
				    (u64)s->max_line_mbps * 1000000);
	if (min_ll > mode->line_length && min_ll <= 0xfff0) {
		dev_dbg(s->dev, "%ux%u: line length %u -> %llu\n", mode->width,
			mode->height, mode->line_length, min_ll);
		mode->line_length = ALIGN(min_ll, 2);
	}
}

static int s5kgn1_load_data(struct s5kgn1 *s)
{
	const struct s5kgn1_fw_header *h;
	const char *name;
	unsigned int i;
	u16 bayer;
	int ret;

	ret = device_property_read_string(s->dev, "firmware-name", &name);
	if (ret)
		return dev_err_probe(s->dev, ret, "no firmware-name\n");

	ret = request_firmware(&s->fw, name, s->dev);
	if (ret)
		return dev_err_probe(s->dev, ret,
				     "%s missing: generate it with tools/extract-camera-data\n",
				     name);

	if (s->fw->size < sizeof(*h))
		goto bad;
	h = (const void *)s->fw->data;
	if (le32_to_cpu(h->magic) != S5KGN1_FW_MAGIC ||
	    le16_to_cpu(h->version) != S5KGN1_FW_VERSION ||
	    le16_to_cpu(h->chip_id) != s->var->chip_id)
		goto bad;

	s->num_modes = le16_to_cpu(h->num_modes);
	if (!s->num_modes || s->num_modes > S5KGN1_MAX_MODES ||
	    sizeof(*h) + s->num_modes * sizeof(struct s5kgn1_fw_mode) >
	    s->fw->size)
		goto bad;

	bayer = le16_to_cpu(h->bayer);
	if (bayer >= ARRAY_SIZE(s5kgn1_mbus_codes))
		goto bad;
	/* a vertical flip starts the readout on the other row pair */
	s->code = s5kgn1_mbus_codes[s->vflip ? bayer ^ 2 : bayer];
	s->exposure_margin = le16_to_cpu(h->exposure_margin);

	ret = s5kgn1_parse_regs(s, le32_to_cpu(h->init_offset),
				le32_to_cpu(h->init_count), &s->init_regs);
	if (ret)
		goto bad;
	s->num_init_regs = le32_to_cpu(h->init_count);

	for (i = 0; i < s->num_modes; i++) {
		const struct s5kgn1_fw_mode *m =
			(const void *)(s->fw->data + sizeof(*h)) + i * sizeof(*m);
		struct s5kgn1_mode *mode = &s->modes[i];

		if (m->bpp != 10)
			goto bad;
		mode->width = le16_to_cpu(m->width);
		mode->height = le16_to_cpu(m->height);
		mode->line_length = le16_to_cpu(m->line_length);
		mode->frame_length = le16_to_cpu(m->frame_length);
		mode->table_line_length = mode->line_length;
		mode->pixel_rate = le32_to_cpu(m->pixel_rate);
		mode->link_freq = le32_to_cpu(m->link_freq);
		mode->num_regs = le32_to_cpu(m->regs_count);
		if (!mode->width || !mode->height ||
		    mode->line_length < mode->width ||
		    mode->frame_length < mode->height ||
		    !mode->pixel_rate || !mode->link_freq)
			goto bad;
		ret = s5kgn1_parse_regs(s, le32_to_cpu(m->regs_offset),
					mode->num_regs, &mode->regs);
		if (ret)
			goto bad;

		s5kgn1_mode_crop(s, mode);
		s5kgn1_limit_line_rate(s, mode);
		s->native.width = max_t(u32, s->native.width,
					mode->crop.left + mode->crop.width);
		s->native.height = max_t(u32, s->native.height,
					 mode->crop.top + mode->crop.height);
	}

	return 0;

bad:
	dev_err(s->dev, "%s: not a valid %s data file\n", name, s->var->name);
	return -EINVAL;
}

static int s5kgn1_check_link_freqs(struct s5kgn1 *s)
{
	struct fwnode_handle *ep;
	struct v4l2_fwnode_endpoint bus = { .bus_type = V4L2_MBUS_UNKNOWN };
	unsigned int i, j;
	int ret;

	ep = fwnode_graph_get_next_endpoint(dev_fwnode(s->dev), NULL);
	if (!ep)
		return dev_err_probe(s->dev, -ENXIO, "no endpoint\n");

	ret = v4l2_fwnode_endpoint_alloc_parse(ep, &bus);
	fwnode_handle_put(ep);
	if (ret)
		return ret;

	if (bus.bus_type != V4L2_MBUS_CSI2_CPHY &&
	    bus.bus_type != V4L2_MBUS_CSI2_DPHY) {
		v4l2_fwnode_endpoint_free(&bus);
		return dev_err_probe(s->dev, -EINVAL, "not a CSI-2 endpoint\n");
	}

	/* Only modes whose link frequency the board allows are offered. */
	for (i = 0; i < s->num_modes; i++) {
		for (j = 0; j < bus.nr_of_link_frequencies; j++)
			if (bus.link_frequencies[j] == s->modes[i].link_freq)
				break;
		if (j == bus.nr_of_link_frequencies) {
			dev_warn(s->dev, "mode %ux%u: link frequency %lld not in DT, dropped\n",
				 s->modes[i].width, s->modes[i].height,
				 s->modes[i].link_freq);
			s->modes[i].width = 0;
			continue;
		}
		for (j = 0; j < s->num_link_freqs; j++)
			if (s->link_freqs[j] == s->modes[i].link_freq)
				break;
		if (j == s->num_link_freqs)
			s->link_freqs[s->num_link_freqs++] = s->modes[i].link_freq;
	}

	v4l2_fwnode_endpoint_free(&bus);

	if (!s->num_link_freqs)
		return dev_err_probe(s->dev, -EINVAL, "no usable mode\n");

	return 0;
}

static const struct s5kgn1_mode *s5kgn1_find_mode(struct s5kgn1 *s,
						  u32 width, u32 height)
{
	const struct s5kgn1_mode *best = NULL;
	unsigned int i;
	u32 dist, best_dist = U32_MAX;

	for (i = 0; i < s->num_modes; i++) {
		const struct s5kgn1_mode *m = &s->modes[i];

		if (!m->width)
			continue;
		dist = abs((int)m->width - (int)width) +
		       abs((int)m->height - (int)height);
		if (dist < best_dist) {
			best = m;
			best_dist = dist;
		}
	}

	return best;
}

static unsigned int s5kgn1_link_freq_index(struct s5kgn1 *s, s64 freq)
{
	unsigned int i;

	for (i = 0; i < s->num_link_freqs; i++)
		if (s->link_freqs[i] == freq)
			return i;

	return 0;
}

/* -----------------------------------------------------------------------------
 * Power
 */

static int s5kgn1_power_on(struct device *dev)
{
	struct v4l2_subdev *sd = dev_get_drvdata(dev);
	struct s5kgn1 *s = to_s5kgn1(sd);
	const struct s5kgn1_variant *v = s->var;
	int i, ret;

	gpiod_set_value_cansleep(s->reset, 1);

	for (i = 0; i < v->num_supplies; i++) {
		if (!s->supplies[i])
			continue;
		ret = regulator_enable(s->supplies[i]);
		if (ret)
			goto err_supplies;
		if (i == v->delay_supply)
			fsleep(s->delays_us[0]);
	}
	fsleep(s->delays_us[1]);

	if (v->reset_before_clock) {
		gpiod_set_value_cansleep(s->reset, 0);
		fsleep(s->delays_us[2]);
	}

	ret = clk_prepare_enable(s->mclk);
	if (ret)
		goto err_reset;

	if (v->reset_before_clock) {
		fsleep(s->delays_us[3]);
	} else {
		fsleep(s->delays_us[2]);
		gpiod_set_value_cansleep(s->reset, 0);
		fsleep(s->delays_us[3]);
	}

	return 0;

err_reset:
	gpiod_set_value_cansleep(s->reset, 1);
	i = v->num_supplies;
err_supplies:
	while (--i >= 0)
		if (s->supplies[i])
			regulator_disable(s->supplies[i]);
	return ret;
}

static int s5kgn1_power_off(struct device *dev)
{
	struct v4l2_subdev *sd = dev_get_drvdata(dev);
	struct s5kgn1 *s = to_s5kgn1(sd);
	int i;

	/*
	 * Stock: the GN1 stops its clock, 1 ms, then reset, 1 ms; the others
	 * take reset first, then the clock stops, 1 ms. The supplies follow
	 * in reverse.
	 */
	if (s->var->reset_before_clock) {
		clk_disable_unprepare(s->mclk);
		fsleep(1000);
		gpiod_set_value_cansleep(s->reset, 1);
	} else {
		gpiod_set_value_cansleep(s->reset, 1);
		clk_disable_unprepare(s->mclk);
	}
	fsleep(1000);

	for (i = s->var->num_supplies - 1; i >= 0; i--)
		if (s->supplies[i])
			regulator_disable(s->supplies[i]);

	return 0;
}

/* -----------------------------------------------------------------------------
 * Controls
 */

static int s5kgn1_set_ctrl(struct v4l2_ctrl *ctrl)
{
	struct s5kgn1 *s = container_of(ctrl->handler, struct s5kgn1, ctrls);
	int ret = 0;

	if (ctrl->id == V4L2_CID_VBLANK) {
		int max = s->mode->height + ctrl->val - s->exposure_margin;

		__v4l2_ctrl_modify_range(s->exposure, s->exposure->minimum, max,
					 s->exposure->step,
					 min(s->exposure->val, max));
	}

	/* Only write while powered (also covers probe, before runtime PM). */
	if (pm_runtime_get_if_in_use(s->dev) <= 0)
		return 0;

	switch (ctrl->id) {
	case V4L2_CID_EXPOSURE:
		cci_write(s->regmap, S5KGN1_REG_EXPOSURE, ctrl->val, &ret);
		break;
	case V4L2_CID_ANALOGUE_GAIN:
		cci_write(s->regmap, S5KGN1_REG_ANALOG_GAIN, ctrl->val, &ret);
		break;
	case V4L2_CID_DIGITAL_GAIN:
		if (basic_ctrls)
			break;
		cci_write(s->regmap, S5KGN1_REG_DIGITAL_GAIN_GR, ctrl->val, &ret);
		cci_write(s->regmap, S5KGN1_REG_DIGITAL_GAIN_R, ctrl->val, &ret);
		cci_write(s->regmap, S5KGN1_REG_DIGITAL_GAIN_B, ctrl->val, &ret);
		cci_write(s->regmap, S5KGN1_REG_DIGITAL_GAIN_GB, ctrl->val, &ret);
		break;
	case V4L2_CID_VBLANK:
		cci_write(s->regmap, S5KGN1_REG_FRAME_LENGTH,
			  s->mode->height + ctrl->val, &ret);
		break;
	case V4L2_CID_TEST_PATTERN:
		if (basic_ctrls && !ctrl->val)
			break;
		cci_write(s->regmap, S5KGN1_REG_TEST_PATTERN, ctrl->val, &ret);
		break;
	default:
		ret = -EINVAL;
		break;
	}

	pm_runtime_put(s->dev);

	return ret;
}

static const struct v4l2_ctrl_ops s5kgn1_ctrl_ops = {
	.s_ctrl = s5kgn1_set_ctrl,
};

static void s5kgn1_update_mode_ctrls(struct s5kgn1 *s)
{
	const struct s5kgn1_mode *m = s->mode;
	u32 hblank = m->line_length - m->width;
	u32 vblank = m->frame_length - m->height;
	u32 exp_max;
	u64 fll;

	/*
	 * The binned video modes run at 60 or 120 fps, which caps the
	 * exposure at 8-16 ms, and libcamera's simple pipeline never raises
	 * VBLANK itself: default to 30 fps where the mode is faster.
	 */
	fll = div_u64(m->pixel_rate, (u64)m->line_length * S5KGN1_DEFAULT_FPS);
	if (fll > m->frame_length && fll <= S5KGN1_FLL_MAX)
		vblank = fll - m->height;

	__v4l2_ctrl_s_ctrl(s->link_freq, s5kgn1_link_freq_index(s, m->link_freq));
	__v4l2_ctrl_s_ctrl_int64(s->pixel_rate, m->pixel_rate);
	__v4l2_ctrl_modify_range(s->hblank, hblank, hblank, 1, hblank);
	__v4l2_ctrl_modify_range(s->vblank, m->frame_length - m->height,
				 S5KGN1_FLL_MAX - m->height, 1, vblank);
	__v4l2_ctrl_s_ctrl(s->vblank, vblank);

	/* Start at the longest exposure the frame allows (see imx386) */
	exp_max = m->height + vblank - s->exposure_margin;
	__v4l2_ctrl_modify_range(s->exposure, s->exposure->minimum, exp_max,
				 s->exposure->step, exp_max);
	__v4l2_ctrl_s_ctrl(s->exposure, exp_max);
}

static int s5kgn1_init_controls(struct s5kgn1 *s)
{
	const struct s5kgn1_fw_header *h = (const void *)s->fw->data;
	struct v4l2_ctrl_handler *hdl = &s->ctrls;
	struct v4l2_fwnode_device_properties props;
	const struct s5kgn1_mode *m = s->mode;
	u16 again_min, again_max;
	int ret;

	v4l2_ctrl_handler_init(hdl, 10);

	s->link_freq = v4l2_ctrl_new_int_menu(hdl, &s5kgn1_ctrl_ops,
					      V4L2_CID_LINK_FREQ,
					      s->num_link_freqs - 1, 0,
					      s->link_freqs);
	if (s->link_freq)
		s->link_freq->flags |= V4L2_CTRL_FLAG_READ_ONLY;

	s->pixel_rate = v4l2_ctrl_new_std(hdl, &s5kgn1_ctrl_ops,
					  V4L2_CID_PIXEL_RATE, 1, S64_MAX, 1,
					  m->pixel_rate);
	s->hblank = v4l2_ctrl_new_std(hdl, &s5kgn1_ctrl_ops, V4L2_CID_HBLANK,
				      0, 0xffff, 1, 0);
	if (s->hblank)
		s->hblank->flags |= V4L2_CTRL_FLAG_READ_ONLY;
	s->vblank = v4l2_ctrl_new_std(hdl, &s5kgn1_ctrl_ops, V4L2_CID_VBLANK,
				      0, S5KGN1_FLL_MAX, 1, 0);
	s->exposure = v4l2_ctrl_new_std(hdl, &s5kgn1_ctrl_ops,
					V4L2_CID_EXPOSURE, 1,
					m->frame_length - s->exposure_margin, 1,
					m->frame_length / 2);

	again_min = clamp_t(u16, le16_to_cpu(h->again_min), S5KGN1_AGAIN_MIN,
			    S5KGN1_AGAIN_MAX);
	again_max = clamp_t(u16, le16_to_cpu(h->again_max), again_min,
			    S5KGN1_AGAIN_MAX);
	v4l2_ctrl_new_std(hdl, &s5kgn1_ctrl_ops, V4L2_CID_ANALOGUE_GAIN,
			  again_min, again_max, 1, again_min);
	v4l2_ctrl_new_std(hdl, &s5kgn1_ctrl_ops, V4L2_CID_DIGITAL_GAIN,
			  S5KGN1_DGTL_GAIN_MIN, S5KGN1_DGTL_GAIN_MAX, 1,
			  S5KGN1_DGTL_GAIN_DEFAULT);
	v4l2_ctrl_new_std_menu_items(hdl, &s5kgn1_ctrl_ops,
				     V4L2_CID_TEST_PATTERN,
				     ARRAY_SIZE(s5kgn1_test_pattern_menu) - 1,
				     0, 0, s5kgn1_test_pattern_menu);

	ret = v4l2_fwnode_device_parse(s->dev, &props);
	if (!ret)
		v4l2_ctrl_new_fwnode_properties(hdl, &s5kgn1_ctrl_ops, &props);

	if (hdl->error) {
		ret = hdl->error;
		v4l2_ctrl_handler_free(hdl);
		return ret;
	}

	s5kgn1_update_mode_ctrls(s);
	s->sd.ctrl_handler = hdl;

	return 0;
}

/* -----------------------------------------------------------------------------
 * Subdev
 */

static int s5kgn1_write_table(struct s5kgn1 *s, const struct s5kgn1_reg *regs,
			      unsigned int n)
{
	unsigned int i;
	int ret = 0;

	for (i = 0; i < n && !ret; i++) {
		u32 reg = regs[i].width == 1 ? CCI_REG8(regs[i].addr) :
					       CCI_REG16(regs[i].addr);

		cci_write(s->regmap, reg, regs[i].val, &ret);
		if (regs[i].delay_ms)
			msleep(regs[i].delay_ms);
	}

	return ret;
}

/*
 * Soft reset. The GN1 and GM5 select the standard page through the
 * indirect window's pointer and enable their clock after the reset, as
 * mainline s5kjn1 does for its sibling; the 3J1's own settings start with
 * the reset through the direct page.
 */
static int s5kgn1_reset(struct s5kgn1 *s)
{
	const struct s5kgn1_variant *v = s->var;
	int ret = 0;

	cci_write(s->regmap, v->clock_enable ? S5KGN1_REG_PAGE :
		  S5KGN1_REG_PAGE_DIRECT, S5KGN1_PAGE_REGS, &ret);
	cci_write(s->regmap, S5KGN1_REG_SW_RESET, 0x0001, &ret);
	if (ret)
		return ret;
	fsleep(v->soft_reset_us);

	if (v->clock_enable) {
		cci_write(s->regmap, S5KGN1_REG_CLOCK_ENABLE, 0x0001, &ret);
		fsleep(10000);
	}

	return ret;
}

/* Back to the standard registers' page, and the board's readout direction */
static int s5kgn1_post_tables(struct s5kgn1 *s)
{
	int ret = 0;

	cci_write(s->regmap, s->var->direct_page ? S5KGN1_REG_PAGE_DIRECT :
		  S5KGN1_REG_PAGE, S5KGN1_PAGE_REGS, &ret);
	if (s->vflip)
		cci_write(s->regmap, S5KGN1_REG_ORIENTATION, S5KGN1_VFLIP, &ret);

	return ret;
}

/*
 * The focus actuator (lens-focus) stays powered while the sensor streams:
 * a lens controller that shares the module with the sensor (the
 * telephoto's SEM1215SA) powers only then, after the sensor, as stock
 * powers it inside the sensor's sequence. Best effort: a lens that doesn't
 * come up doesn't stop the stream.
 */
static void s5kgn1_lens_get(struct s5kgn1 *s)
{
	struct device_node *np;
	struct i2c_client *client;
	int ret;

	np = of_parse_phandle(s->dev->of_node, "lens-focus", 0);
	if (!np)
		return;
	client = of_find_i2c_device_by_node(np);
	of_node_put(np);
	if (!client)
		return;
	if (!client->dev.driver) {
		put_device(&client->dev);
		return;
	}
	ret = pm_runtime_resume_and_get(&client->dev);
	if (ret) {
		dev_warn(s->dev, "lens %s didn't power up: %d\n",
			 dev_name(&client->dev), ret);
		put_device(&client->dev);
		return;
	}
	s->lens = &client->dev;
}

static void s5kgn1_lens_put(struct s5kgn1 *s)
{
	if (!s->lens)
		return;
	pm_runtime_put(s->lens);
	put_device(s->lens);
	s->lens = NULL;
}

static int s5kgn1_enable_streams(struct v4l2_subdev *sd,
				 struct v4l2_subdev_state *state, u32 pad,
				 u64 streams_mask)
{
	struct s5kgn1 *s = to_s5kgn1(sd);
	int ret;

	ret = pm_runtime_resume_and_get(s->dev);
	if (ret)
		return ret;

	ret = s5kgn1_reset(s);
	if (!ret)
		ret = s5kgn1_write_table(s, s->init_regs, s->num_init_regs);
	if (!ret)
		ret = s5kgn1_write_table(s, s->mode->regs, s->mode->num_regs);
	if (!ret)
		ret = s5kgn1_post_tables(s);
	if (!ret && s->mode->line_length != s->mode->table_line_length)
		cci_write(s->regmap, S5KGN1_REG_LINE_LENGTH, s->mode->line_length, &ret);
	if (!ret)
		ret = s5kgn1_extra_regs(s);
	if (!ret)
		ret = __v4l2_ctrl_handler_setup(&s->ctrls);
	if (!ret)
		s5kgn1_lens_get(s);
	if (!ret)
		ret = cci_write(s->regmap, S5KGN1_REG_MODE_SELECT,
				S5KGN1_MODE_STREAMING, NULL);
	if (ret) {
		dev_err(s->dev, "stream on: %d\n", ret);
		s5kgn1_lens_put(s);
		pm_runtime_put(s->dev);
		return ret;
	}

	/* Bring-up: is it streaming, and did the controls reach it? */
	{
		u64 mode = 0, fc0 = 0, fc1 = 0, fll = 0, exp = 0, again = 0;

		cci_read(s->regmap, S5KGN1_REG_MODE_SELECT, &mode, NULL);
		cci_read(s->regmap, S5KGN1_REG_FRAME_COUNT, &fc0, NULL);
		msleep(100);
		cci_read(s->regmap, S5KGN1_REG_FRAME_COUNT, &fc1, NULL);
		cci_read(s->regmap, S5KGN1_REG_FRAME_LENGTH, &fll, NULL);
		cci_read(s->regmap, S5KGN1_REG_EXPOSURE, &exp, NULL);
		cci_read(s->regmap, S5KGN1_REG_ANALOG_GAIN, &again, NULL);
		dev_info(s->dev, "streaming %ux%u: mode_select %llu, frame_count %llu -> %llu in 100 ms, mclk %lu Hz; frame_length %llu, exposure %llu, analogue gain 0x%llx\n",
			 s->mode->width, s->mode->height, mode, fc0, fc1,
			 clk_get_rate(s->mclk), fll, exp, again);
	}

	return 0;
}

static int s5kgn1_disable_streams(struct v4l2_subdev *sd,
				  struct v4l2_subdev_state *state, u32 pad,
				  u64 streams_mask)
{
	struct s5kgn1 *s = to_s5kgn1(sd);
	u64 fc = 0;

	cci_read(s->regmap, S5KGN1_REG_FRAME_COUNT, &fc, NULL);
	dev_info(s->dev, "stopping: frame_count %llu\n", fc);
	cci_write(s->regmap, S5KGN1_REG_MODE_SELECT, S5KGN1_MODE_STANDBY, NULL);
	s5kgn1_lens_put(s);
	pm_runtime_put(s->dev);

	return 0;
}

static void s5kgn1_fill_fmt(struct s5kgn1 *s, const struct s5kgn1_mode *m,
			    struct v4l2_mbus_framefmt *fmt)
{
	fmt->code = s->code;
	fmt->width = m->width;
	fmt->height = m->height;
	fmt->field = V4L2_FIELD_NONE;
	fmt->colorspace = V4L2_COLORSPACE_RAW;
	fmt->ycbcr_enc = V4L2_YCBCR_ENC_601;
	fmt->quantization = V4L2_QUANTIZATION_FULL_RANGE;
	fmt->xfer_func = V4L2_XFER_FUNC_NONE;
}

static int s5kgn1_enum_mbus_code(struct v4l2_subdev *sd,
				 struct v4l2_subdev_state *state,
				 struct v4l2_subdev_mbus_code_enum *code)
{
	if (code->index)
		return -EINVAL;

	code->code = to_s5kgn1(sd)->code;

	return 0;
}

static int s5kgn1_enum_frame_size(struct v4l2_subdev *sd,
				  struct v4l2_subdev_state *state,
				  struct v4l2_subdev_frame_size_enum *fse)
{
	struct s5kgn1 *s = to_s5kgn1(sd);
	unsigned int i, n = 0;

	if (fse->code != s->code)
		return -EINVAL;

	for (i = 0; i < s->num_modes; i++) {
		if (!s->modes[i].width)
			continue;
		if (n++ == fse->index) {
			fse->min_width = s->modes[i].width;
			fse->max_width = s->modes[i].width;
			fse->min_height = s->modes[i].height;
			fse->max_height = s->modes[i].height;
			return 0;
		}
	}

	return -EINVAL;
}

static int s5kgn1_set_fmt(struct v4l2_subdev *sd,
			  struct v4l2_subdev_state *state,
			  struct v4l2_subdev_format *sdf)
{
	struct s5kgn1 *s = to_s5kgn1(sd);
	const struct s5kgn1_mode *m;

	m = s5kgn1_find_mode(s, sdf->format.width, sdf->format.height);
	if (!m)
		return -EINVAL;

	s5kgn1_fill_fmt(s, m, &sdf->format);
	*v4l2_subdev_state_get_format(state, 0) = sdf->format;

	if (sdf->which == V4L2_SUBDEV_FORMAT_ACTIVE) {
		s->mode = m;
		s5kgn1_update_mode_ctrls(s);
	}

	return 0;
}

static int s5kgn1_get_selection(struct v4l2_subdev *sd,
				struct v4l2_subdev_state *state,
				struct v4l2_subdev_selection *sel)
{
	struct s5kgn1 *s = to_s5kgn1(sd);
	const struct v4l2_mbus_framefmt *fmt;
	const struct s5kgn1_mode *m;

	if (sel->pad)
		return -EINVAL;

	switch (sel->target) {
	case V4L2_SEL_TGT_CROP:
		fmt = v4l2_subdev_state_get_format(state, 0);
		m = s5kgn1_find_mode(s, fmt->width, fmt->height);
		if (!m)
			return -EINVAL;
		sel->r = m->crop;
		return 0;
	case V4L2_SEL_TGT_NATIVE_SIZE:
	case V4L2_SEL_TGT_CROP_BOUNDS:
	case V4L2_SEL_TGT_CROP_DEFAULT:
		sel->r = s->native;
		return 0;
	default:
		return -EINVAL;
	}
}

static int s5kgn1_init_state(struct v4l2_subdev *sd,
			     struct v4l2_subdev_state *state)
{
	struct s5kgn1 *s = to_s5kgn1(sd);

	s5kgn1_fill_fmt(s, s->mode, v4l2_subdev_state_get_format(state, 0));

	return 0;
}

static const struct v4l2_subdev_video_ops s5kgn1_video_ops = {
	.s_stream = v4l2_subdev_s_stream_helper,
};

static const struct v4l2_subdev_pad_ops s5kgn1_pad_ops = {
	.enum_mbus_code = s5kgn1_enum_mbus_code,
	.enum_frame_size = s5kgn1_enum_frame_size,
	.get_fmt = v4l2_subdev_get_fmt,
	.set_fmt = s5kgn1_set_fmt,
	.get_selection = s5kgn1_get_selection,
	.enable_streams = s5kgn1_enable_streams,
	.disable_streams = s5kgn1_disable_streams,
};

static const struct v4l2_subdev_ops s5kgn1_subdev_ops = {
	.video = &s5kgn1_video_ops,
	.pad = &s5kgn1_pad_ops,
};

static const struct v4l2_subdev_internal_ops s5kgn1_internal_ops = {
	.init_state = s5kgn1_init_state,
};

/* -----------------------------------------------------------------------------
 * Probe
 */

static int s5kgn1_identify(struct s5kgn1 *s)
{
	u64 id;
	int ret;

	ret = cci_read(s->regmap, S5KGN1_REG_CHIP_ID, &id, NULL);
	if (ret)
		return dev_err_probe(s->dev, ret, "chip ID read failed\n");

	if (id != s->var->chip_id)
		return dev_err_probe(s->dev, -ENODEV,
				     "chip ID 0x%04llx, expected 0x%04x (%s)\n",
				     id, s->var->chip_id, s->var->name);

	dev_info(s->dev, "%s, model 0x%04llx%s\n", s->var->name, id,
		 s->vflip ? ", vertical flip" : "");

	return 0;
}

static int s5kgn1_probe(struct i2c_client *client)
{
	struct device *dev = &client->dev;
	struct s5kgn1 *s;
	unsigned int i;
	int ret;

	s = devm_kzalloc(dev, sizeof(*s), GFP_KERNEL);
	if (!s)
		return -ENOMEM;

	s->dev = dev;
	s->var = device_get_match_data(dev);
	if (!s->var)
		return -ENODEV;

	v4l2_i2c_subdev_init(&s->sd, client, &s5kgn1_subdev_ops);
	/* libcamera picks its sensor helper and tuning by this name */
	v4l2_i2c_subdev_set_name(&s->sd, client, s->var->model, NULL);
	s->sd.internal_ops = &s5kgn1_internal_ops;

	s->regmap = devm_cci_regmap_init_i2c(client, 16);
	if (IS_ERR(s->regmap))
		return PTR_ERR(s->regmap);

	for (i = 0; i < s->var->num_supplies; i++) {
		const char *name = s->var->supplies[i];
		bool optional = s->var->optional & BIT(i);

		if (optional)
			s->supplies[i] = devm_regulator_get_optional(dev, name);
		else
			s->supplies[i] = devm_regulator_get(dev, name);
		if (IS_ERR(s->supplies[i])) {
			ret = PTR_ERR(s->supplies[i]);
			if (ret == -ENODEV && optional) {
				s->supplies[i] = NULL;
				continue;
			}
			return dev_err_probe(dev, ret, "%s supply\n", name);
		}
	}

	memcpy(s->delays_us, s->var->delays_us, sizeof(s->delays_us));
	device_property_read_u32_array(dev, "samsung,power-delays-us",
				       s->delays_us, ARRAY_SIZE(s->delays_us));
	s->vflip = device_property_read_bool(dev, "samsung,vertical-flip");
	device_property_read_u32(dev, "samsung,max-line-throughput", &s->max_line_mbps);

	s->mclk = devm_clk_get(dev, NULL);
	if (IS_ERR(s->mclk))
		return dev_err_probe(dev, PTR_ERR(s->mclk), "mclk\n");

	s->reset = devm_gpiod_get(dev, "reset", GPIOD_OUT_HIGH);
	if (IS_ERR(s->reset))
		return dev_err_probe(dev, PTR_ERR(s->reset), "reset\n");

	ret = s5kgn1_load_data(s);
	if (ret)
		return ret;

	ret = s5kgn1_check_link_freqs(s);
	if (ret)
		goto err_fw;

	/* Default to the largest mode the board allows */
	s->mode = s5kgn1_find_mode(s, U16_MAX, U16_MAX);

	ret = s5kgn1_power_on(dev);
	if (ret)
		goto err_fw;

	ret = s5kgn1_identify(s);
	if (ret)
		goto err_power;

	ret = s5kgn1_init_controls(s);
	if (ret)
		goto err_power;

	s->sd.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE;
	s->sd.entity.function = MEDIA_ENT_F_CAM_SENSOR;
	s->pad.flags = MEDIA_PAD_FL_SOURCE;
	ret = media_entity_pads_init(&s->sd.entity, 1, &s->pad);
	if (ret)
		goto err_ctrls;

	s->sd.state_lock = s->ctrls.lock;
	ret = v4l2_subdev_init_finalize(&s->sd);
	if (ret)
		goto err_entity;

	pm_runtime_set_active(dev);
	pm_runtime_enable(dev);

	ret = v4l2_async_register_subdev_sensor(&s->sd);
	if (ret)
		goto err_pm;

	pm_runtime_idle(dev);

	return 0;

err_pm:
	pm_runtime_disable(dev);
	pm_runtime_set_suspended(dev);
	v4l2_subdev_cleanup(&s->sd);
err_entity:
	media_entity_cleanup(&s->sd.entity);
err_ctrls:
	v4l2_ctrl_handler_free(&s->ctrls);
err_power:
	s5kgn1_power_off(dev);
err_fw:
	release_firmware(s->fw);
	return ret;
}

static void s5kgn1_remove(struct i2c_client *client)
{
	struct v4l2_subdev *sd = i2c_get_clientdata(client);
	struct s5kgn1 *s = to_s5kgn1(sd);

	v4l2_async_unregister_subdev(sd);
	v4l2_subdev_cleanup(sd);
	media_entity_cleanup(&sd->entity);
	v4l2_ctrl_handler_free(&s->ctrls);
	pm_runtime_disable(s->dev);
	if (!pm_runtime_status_suspended(s->dev))
		s5kgn1_power_off(s->dev);
	pm_runtime_set_suspended(s->dev);
	release_firmware(s->fw);
}

static DEFINE_RUNTIME_DEV_PM_OPS(s5kgn1_pm_ops, s5kgn1_power_off,
				 s5kgn1_power_on, NULL);

static const struct of_device_id s5kgn1_of_match[] = {
	{ .compatible = "samsung,s5k3j1", .data = &s5k3j1_variant },
	{ .compatible = "samsung,s5kgm5", .data = &s5kgm5_variant },
	{ .compatible = "samsung,s5kgn1", .data = &s5kgn1_variant },
	{ .compatible = "samsung,s5kgn8", .data = &s5kgn8_variant },
	{ }
};
MODULE_DEVICE_TABLE(of, s5kgn1_of_match);

static struct i2c_driver s5kgn1_driver = {
	.probe = s5kgn1_probe,
	.remove = s5kgn1_remove,
	.driver = {
		.name = "s5kgn1",
		.of_match_table = s5kgn1_of_match,
		.pm = pm_ptr(&s5kgn1_pm_ops),
	},
};
module_i2c_driver(s5kgn1_driver);

MODULE_DESCRIPTION("Samsung S5KGN1, S5K3J1, S5KGM5 and S5KGN8 sensor driver");
MODULE_LICENSE("GPL");
