
---------- Begin Simulation Statistics ----------
simSeconds                                   0.100697                       # Number of seconds simulated (Second)
simTicks                                 100696796000                       # Number of ticks simulated (Tick)
finalTick                                100696796000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    144.06                       # Real time elapsed on the host (Second)
hostTickRate                                698991533                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     663600                       # Number of bytes of host memory used (Byte)
simInsts                                     41293604                       # Number of instructions simulated (Count)
simOps                                       78319975                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   286641                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     543662                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        201393592                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                          41293604                       # Number of instructions committed (Count)
system.cpu.numOps                            78319975                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                   19908759                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               4.877113                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.205039                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass       850890      1.09%      1.09% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu       57167308     72.99%     74.08% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult         89549      0.11%     74.19% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv         882475      1.13%     75.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd       880794      1.12%     76.44% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     76.44% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     76.44% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     76.44% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     76.44% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     76.44% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc            0      0.00%     76.44% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     76.44% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd             0      0.00%     76.44% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     76.44% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu        287296      0.37%     76.81% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp           336      0.00%     76.81% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt        164462      0.21%     77.02% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc       258871      0.33%     77.35% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     77.35% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     77.35% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     77.35% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     77.35% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     77.35% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     77.35% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd       278528      0.36%     77.71% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     77.71% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     77.71% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt        16384      0.02%     77.73% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     77.73% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     77.73% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult       262144      0.33%     78.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     78.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     78.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     78.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     78.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     78.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     78.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     78.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     78.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     78.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     78.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     78.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     78.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     78.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead       9777521     12.48%     90.55% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite      5308850      6.78%     97.33% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead      1340356      1.71%     99.04% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite       754211      0.96%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total        78319975                       # Class of committed instruction (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data       18096604                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          18096604                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      18096604                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         18096604                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       916384                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          916384                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       916384                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         916384                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  44553033000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  44553033000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  44553033000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  44553033000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     19012988                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      19012988                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     19012988                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     19012988                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.048198                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.048198                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.048198                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.048198                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 48618.300843                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 48618.300843                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 48618.300843                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 48618.300843                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       239251                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            239251                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       120090                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        120090                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       120090                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       120090                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       796294                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       796294                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       796294                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       796294                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  39377585500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  39377585500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  39377585500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  39377585500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.041882                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.041882                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.041882                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.041882                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 49451.063929                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 49451.063929                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 49451.063929                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 49451.063929                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                 796262                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     12284100                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        12284100                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       665863                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        665863                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  36902844000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  36902844000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     12949963                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     12949963                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.051418                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.051418                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 55421.076107                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 55421.076107                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        22122                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        22122                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       643741                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       643741                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  34752167500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  34752167500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.049710                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.049710                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 53984.704252                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 53984.704252                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      5812504                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        5812504                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       250521                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       250521                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   7650189000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   7650189000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      6063025                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      6063025                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.041319                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.041319                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 30537.116649                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 30537.116649                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        97968                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        97968                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       152553                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       152553                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   4625418000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   4625418000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.025161                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.025161                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 30320.072368                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 30320.072368                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 100696796000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse            31.999313                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             18892898                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             796294                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              23.726033                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              145000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data    31.999313                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           32                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           25                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           38822270                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          38822270                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100696796000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 100696796000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100696796000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions                  10                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions                  0                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions                 0                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst       16800236                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          16800236                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      16800236                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         16800236                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       114655                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          114655                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       114655                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         114655                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   3723582500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   3723582500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   3723582500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   3723582500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     16914891                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      16914891                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     16914891                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     16914891                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.006778                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.006778                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.006778                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.006778                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 32476.407483                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 32476.407483                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 32476.407483                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 32476.407483                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       114144                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            114144                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       114655                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       114655                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       114655                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       114655                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   3608928500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   3608928500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   3608928500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   3608928500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.006778                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.006778                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.006778                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.006778                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 31476.416205                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 31476.416205                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 31476.416205                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 31476.416205                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                 114144                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     16800236                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        16800236                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       114655                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        114655                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   3723582500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   3723582500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     16914891                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     16914891                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.006778                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.006778                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 32476.407483                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 32476.407483                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       114655                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       114655                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   3608928500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   3608928500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.006778                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.006778                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 31476.416205                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 31476.416205                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 100696796000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           472.485249                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             16914890                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             114654                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             147.529872                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   472.485249                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.922823                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.922823                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          510                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          115                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           36                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           22                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          337                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           33944436                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          33944436                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100696796000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 100696796000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100696796000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                13986886                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 6382148                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    209925                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       115                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100696796000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                16914891                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        90                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100696796000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 100696796000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 41293604                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   78319975                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  4123                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples    172251.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples     27657.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    609020.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.009157476500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        10036                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        10036                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1640692                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             162386                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      910949                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     353395                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    910949                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   353395                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                 274272                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                181144                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.64                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                910949                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               353395                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  629767                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    6892                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      18                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   4152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   4601                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   9313                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  10621                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  10078                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  10076                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  10230                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  11965                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  10128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  10109                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  10186                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  10416                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  10062                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  10039                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  10082                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  10036                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  10036                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  10036                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        10036                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      63.438222                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     25.259738                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    439.192918                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511          9985     99.49%     99.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            9      0.09%     99.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.01%     99.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.01%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.01%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.01%     99.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-4607            3      0.03%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.01%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-5631            5      0.05%     99.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5632-6143            3      0.03%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6656-7167            6      0.06%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.01%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7680-8191           14      0.14%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-8703            5      0.05%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         10036                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        10036                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.160821                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.106532                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.389061                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             5393     53.74%     53.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              352      3.51%     57.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             2423     24.14%     81.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             1066     10.62%     92.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              757      7.54%     99.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               44      0.44%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         10036                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                17553408                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                58300736                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             22617280                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              578973098.60782456                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              224607742.23640639                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  100696792500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      79643.51                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst      1770048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     38977280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     11022464                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 17577997.218501370400                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 387075672.199143230915                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 109461913.763373360038                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst       114655                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       796294                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       353395                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    731283250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  16103595250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2519137354250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst      6378.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     20223.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   7128389.92                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst      7337856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     50962816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       58300672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst      7337856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      7337856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     15312064                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     15312064                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst       114654                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       796294                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          910948                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       239251                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         239251                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       72870799                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      506101664                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         578972463                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     72870799                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      72870799                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    152061084                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        152061084                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    152061084                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      72870799                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     506101664                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        731033547                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               636677                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              172226                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        12519                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        66655                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        76370                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       145677                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        65194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         2190                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        20492                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        18587                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        93312                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         9492                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        48135                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        43393                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1996                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        12683                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         2901                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        17081                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         1558                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         3852                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          584                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          622                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         1584                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         3129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          573                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          644                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          587                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          954                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       103412                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         8759                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         3433                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        20146                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          571                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        21818                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              4897184750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            3183385000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        16834878500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 7691.79                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26441.79                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              492115                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             157807                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            77.29                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           91.63                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       158971                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   325.628196                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   202.231764                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   329.407981                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        38565     24.26%     24.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        60847     38.28%     62.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         9598      6.04%     68.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        11603      7.30%     75.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         7503      4.72%     80.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         4490      2.82%     83.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         3716      2.34%     85.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         2484      1.56%     87.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        20165     12.68%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       158971                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              40747328                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           11022464                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              404.653669                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              109.461914                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.02                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.16                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.86                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               80.35                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 100696796000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       513423120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       272875680                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     2910863760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      65490120                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 7948524480.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  41823907320                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   3447437280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   56982521760                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   565.882173                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   8614417000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3362320000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  88720059000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       621701220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       330419265                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     1635010020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     833529600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 7948524480.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  38745011850                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   6040191360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   56154387795                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   557.658138                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  15353730250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3362320000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  81980745750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 100696796000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              758395                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        239251                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean        114144                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            557011                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             152553                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            152553                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          114655                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         643741                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port       343453                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total       343453                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      2388850                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total      2388850                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2732303                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port     14643072                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total     14643072                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port     66274880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total     66274880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 80917952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             910949                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000002                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.001482                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   910947    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        2      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               910949                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 100696796000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          3363570000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          581262500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         4175799500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1821355                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       910406                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        76270856                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                       125122736                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
