{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "2100@license01.ias.rwth-aachen.de " "Can't contact license server \"2100@license01.ias.rwth-aachen.de\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1733246326253 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733246326253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733246326253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 18:18:46 2024 " "Processing started: Tue Dec 03 18:18:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733246326253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246326253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_Nano -c DE0_Nano " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Nano -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246326253 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733246326648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733246326648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/filter_1ram_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/filter_1ram_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_1RAM_delay " "Found entity 1: filter_1RAM_delay" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_1RAM_delay.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_1RAM_delay.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/filter.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter " "Found entity 1: filter" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/filter_5x5_720px.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/filter_5x5_720px.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_5x5_720px " "Found entity 1: filter_5x5_720px" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_5x5_720px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_5x5_720px.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/filter_3x3_720px.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/filter_3x3_720px.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_3x3_720px " "Found entity 1: filter_3x3_720px" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_720px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_720px.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/filter_3x3_240px.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/filter_3x3_240px.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_3x3_240px " "Found entity 1: filter_3x3_240px" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/latency_aware_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/latency_aware_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 latency_aware_read_master " "Found entity 1: latency_aware_read_master" {  } { { "DE0_Nano_SOPC/synthesis/submodules/latency_aware_read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/latency_aware_read_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/de0_nano_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/de0_nano_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC " "Found entity 1: DE0_Nano_SOPC" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_irq_mapper " "Found entity 1: DE0_Nano_SOPC_irq_mapper" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1_rsp_mux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1_rsp_mux" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332958 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1_rsp_demux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1_rsp_demux" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1_cmd_mux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1_cmd_mux" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1_cmd_demux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1_cmd_demux" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332958 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733246332966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733246332966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1_router_001_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1_router_001_default_decode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332966 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_1_router_001 " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_1_router_001" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733246332966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733246332966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1_router_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1_router_default_decode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332966 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_1_router " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_1_router" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_002 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_002" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_rsp_mux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_rsp_mux" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_005 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_005" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_003 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_003" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246332996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246332996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_rsp_demux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_rsp_demux" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_003 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_003" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_cmd_mux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_cmd_mux" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_002 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_002" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_cmd_demux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_cmd_demux" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333014 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333014 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333014 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333014 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733246333017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733246333019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333022 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733246333023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733246333023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_router_006_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_router_006_default_decode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333023 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_0_router_006 " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_0_router_006" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733246333025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733246333025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_router_004_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_router_004_default_decode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333025 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_0_router_004 " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_0_router_004" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733246333026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733246333026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_router_003_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_router_003_default_decode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333028 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_0_router_003 " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_0_router_003" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333028 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733246333029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733246333029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_router_002_default_decode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333030 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_0_router_002 " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_0_router_002" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733246333031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733246333031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_router_001_default_decode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333032 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_0_router_001 " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_0_router_001" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733246333033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733246333033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_router_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_router_default_decode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333033 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_0_router " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_0_router" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_cpu_custom_instruction_master_multi_xconnect " "Found entity 1: DE0_Nano_SOPC_cpu_custom_instruction_master_multi_xconnect" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_touch_panel_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_touch_panel_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_touch_panel_spi " "Found entity 1: DE0_Nano_SOPC_touch_panel_spi" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_spi.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_touch_panel_pen_irq_n.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_touch_panel_pen_irq_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_touch_panel_pen_irq_n " "Found entity 1: DE0_Nano_SOPC_touch_panel_pen_irq_n" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_pen_irq_n.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_pen_irq_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_touch_panel_busy.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_touch_panel_busy.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_touch_panel_busy " "Found entity 1: DE0_Nano_SOPC_touch_panel_busy" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_busy.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_busy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_timer " "Found entity 1: DE0_Nano_SOPC_timer" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_timer.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_sysid " "Found entity 1: DE0_Nano_SOPC_sysid" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sysid.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_sw " "Found entity 1: DE0_Nano_SOPC_sw" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sw.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_sdram_input_efifo_module " "Found entity 1: DE0_Nano_SOPC_sdram_input_efifo_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333043 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_sdram " "Found entity 2: DE0_Nano_SOPC_sdram" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333043 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE0_Nano_SOPC_sdram_test_component.v(236) " "Verilog HDL warning at DE0_Nano_SOPC_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram_test_component.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1733246333044 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE0_Nano_SOPC_sdram_test_component.v(237) " "Verilog HDL warning at DE0_Nano_SOPC_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram_test_component.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1733246333044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_sdram_test_component_ram_module " "Found entity 1: DE0_Nano_SOPC_sdram_test_component_ram_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram_test_component.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333045 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_sdram_test_component " "Found entity 2: DE0_Nano_SOPC_sdram_test_component" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram_test_component.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/ci_custom_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/ci_custom_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 CI_custom_master " "Found entity 1: CI_custom_master" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333046 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE0_Nano_SOPC/synthesis/submodules/filter_2D_par.v " "Can't analyze file -- file DE0_Nano_SOPC/synthesis/submodules/filter_2D_par.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733246333047 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE0_Nano_SOPC/synthesis/submodules/filter_2D_seq.v " "Can't analyze file -- file DE0_Nano_SOPC/synthesis/submodules/filter_2D_seq.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733246333048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_master " "Found entity 1: read_master" {  } { { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "DE0_Nano_SOPC/synthesis/submodules/write_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/write_master.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_led.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_led " "Found entity 1: DE0_Nano_SOPC_led" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_led.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_key " "Found entity 1: DE0_Nano_SOPC_key" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_key.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_jtag_uart_sim_scfifo_w " "Found entity 1: DE0_Nano_SOPC_jtag_uart_sim_scfifo_w" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333054 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_jtag_uart_scfifo_w " "Found entity 2: DE0_Nano_SOPC_jtag_uart_scfifo_w" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333054 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_Nano_SOPC_jtag_uart_sim_scfifo_r " "Found entity 3: DE0_Nano_SOPC_jtag_uart_sim_scfifo_r" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333054 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_Nano_SOPC_jtag_uart_scfifo_r " "Found entity 4: DE0_Nano_SOPC_jtag_uart_scfifo_r" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333054 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_Nano_SOPC_jtag_uart " "Found entity 5: DE0_Nano_SOPC_jtag_uart" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_epcs_flash_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_epcs_flash_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_epcs_flash_controller_0_sub " "Found entity 1: DE0_Nano_SOPC_epcs_flash_controller_0_sub" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333056 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_epcs_flash_controller_0 " "Found entity 2: DE0_Nano_SOPC_epcs_flash_controller_0" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_cpu " "Found entity 1: DE0_Nano_SOPC_cpu" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_cpu_cpu_ic_data_module " "Found entity 1: DE0_Nano_SOPC_cpu_cpu_ic_data_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_cpu_cpu_ic_tag_module " "Found entity 2: DE0_Nano_SOPC_cpu_cpu_ic_tag_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_Nano_SOPC_cpu_cpu_bht_module " "Found entity 3: DE0_Nano_SOPC_cpu_cpu_bht_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_Nano_SOPC_cpu_cpu_register_bank_a_module " "Found entity 4: DE0_Nano_SOPC_cpu_cpu_register_bank_a_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_Nano_SOPC_cpu_cpu_register_bank_b_module " "Found entity 5: DE0_Nano_SOPC_cpu_cpu_register_bank_b_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE0_Nano_SOPC_cpu_cpu_dc_tag_module " "Found entity 6: DE0_Nano_SOPC_cpu_cpu_dc_tag_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE0_Nano_SOPC_cpu_cpu_dc_data_module " "Found entity 7: DE0_Nano_SOPC_cpu_cpu_dc_data_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE0_Nano_SOPC_cpu_cpu_dc_victim_module " "Found entity 8: DE0_Nano_SOPC_cpu_cpu_dc_victim_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug " "Found entity 9: DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE0_Nano_SOPC_cpu_cpu_nios2_oci_break " "Found entity 10: DE0_Nano_SOPC_cpu_cpu_nios2_oci_break" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE0_Nano_SOPC_cpu_cpu_nios2_oci_xbrk " "Found entity 11: DE0_Nano_SOPC_cpu_cpu_nios2_oci_xbrk" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE0_Nano_SOPC_cpu_cpu_nios2_oci_dbrk " "Found entity 12: DE0_Nano_SOPC_cpu_cpu_nios2_oci_dbrk" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace " "Found entity 13: DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE0_Nano_SOPC_cpu_cpu_nios2_oci_td_mode " "Found entity 14: DE0_Nano_SOPC_cpu_cpu_nios2_oci_td_mode" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace " "Found entity 15: DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE0_Nano_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: DE0_Nano_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo " "Found entity 19: DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE0_Nano_SOPC_cpu_cpu_nios2_oci_pib " "Found entity 20: DE0_Nano_SOPC_cpu_cpu_nios2_oci_pib" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE0_Nano_SOPC_cpu_cpu_nios2_oci_im " "Found entity 21: DE0_Nano_SOPC_cpu_cpu_nios2_oci_im" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE0_Nano_SOPC_cpu_cpu_nios2_performance_monitors " "Found entity 22: DE0_Nano_SOPC_cpu_cpu_nios2_performance_monitors" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE0_Nano_SOPC_cpu_cpu_nios2_avalon_reg " "Found entity 23: DE0_Nano_SOPC_cpu_cpu_nios2_avalon_reg" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module " "Found entity 24: DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE0_Nano_SOPC_cpu_cpu_nios2_ocimem " "Found entity 25: DE0_Nano_SOPC_cpu_cpu_nios2_ocimem" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE0_Nano_SOPC_cpu_cpu_nios2_oci " "Found entity 26: DE0_Nano_SOPC_cpu_cpu_nios2_oci" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE0_Nano_SOPC_cpu_cpu " "Found entity 27: DE0_Nano_SOPC_cpu_cpu" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_cpu_cpu_debug_slave_sysclk " "Found entity 1: DE0_Nano_SOPC_cpu_cpu_debug_slave_sysclk" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_cpu_cpu_debug_slave_tck " "Found entity 1: DE0_Nano_SOPC_cpu_cpu_debug_slave_tck" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper " "Found entity 1: DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_cpu_cpu_mult_cell " "Found entity 1: DE0_Nano_SOPC_cpu_cpu_mult_cell" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_mult_cell.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_cpu_cpu_test_bench " "Found entity 1: DE0_Nano_SOPC_cpu_cpu_test_bench" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_altpll_sys.v 4 4 " "Found 4 design units, including 4 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_altpll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_altpll_sys_dffpipe_l2c " "Found entity 1: DE0_Nano_SOPC_altpll_sys_dffpipe_l2c" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333607 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_altpll_sys_stdsync_sv6 " "Found entity 2: DE0_Nano_SOPC_altpll_sys_stdsync_sv6" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333607 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_Nano_SOPC_altpll_sys_altpll_kgu2 " "Found entity 3: DE0_Nano_SOPC_altpll_sys_altpll_kgu2" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333607 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_Nano_SOPC_altpll_sys " "Found entity 4: DE0_Nano_SOPC_altpll_sys" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333607 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LT24_Controller LT24_Controller.v(25) " "Verilog Module Declaration warning at LT24_Controller.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LT24_Controller\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/LT24_Controller.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/LT24_Controller.v" 25 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246333608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/lt24_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/lt24_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24_Controller " "Found entity 1: LT24_Controller" {  } { { "DE0_Nano_SOPC/synthesis/submodules/LT24_Controller.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/LT24_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_lcd_reset_n.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_lcd_reset_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_LCD_RESET_N " "Found entity 1: DE0_Nano_SOPC_LCD_RESET_N" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_LCD_RESET_N.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_LCD_RESET_N.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246333611 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_Nano_SOPC_epcs_flash_controller_0.v(402) " "Verilog HDL or VHDL warning at DE0_Nano_SOPC_epcs_flash_controller_0.v(402): conditional expression evaluates to a constant" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1733246333631 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CI_custom_master CI_custom_master.v(143) " "Verilog HDL Parameter Declaration warning at CI_custom_master.v(143): Parameter Declaration in module \"CI_custom_master\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 143 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1733246333632 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CI_custom_master CI_custom_master.v(144) " "Verilog HDL Parameter Declaration warning at CI_custom_master.v(144): Parameter Declaration in module \"CI_custom_master\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 144 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1733246333632 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CI_custom_master CI_custom_master.v(145) " "Verilog HDL Parameter Declaration warning at CI_custom_master.v(145): Parameter Declaration in module \"CI_custom_master\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 145 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1733246333632 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CI_custom_master CI_custom_master.v(146) " "Verilog HDL Parameter Declaration warning at CI_custom_master.v(146): Parameter Declaration in module \"CI_custom_master\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 146 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1733246333632 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CI_custom_master CI_custom_master.v(147) " "Verilog HDL Parameter Declaration warning at CI_custom_master.v(147): Parameter Declaration in module \"CI_custom_master\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 147 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1733246333632 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_Nano_SOPC_sdram.v(318) " "Verilog HDL or VHDL warning at DE0_Nano_SOPC_sdram.v(318): conditional expression evaluates to a constant" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1733246333633 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_Nano_SOPC_sdram.v(328) " "Verilog HDL or VHDL warning at DE0_Nano_SOPC_sdram.v(328): conditional expression evaluates to a constant" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1733246333633 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_Nano_SOPC_sdram.v(338) " "Verilog HDL or VHDL warning at DE0_Nano_SOPC_sdram.v(338): conditional expression evaluates to a constant" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1733246333633 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_Nano_SOPC_sdram.v(682) " "Verilog HDL or VHDL warning at DE0_Nano_SOPC_sdram.v(682): conditional expression evaluates to a constant" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1733246333634 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_Nano_SOPC_touch_panel_spi.v(402) " "Verilog HDL or VHDL warning at DE0_Nano_SOPC_touch_panel_spi.v(402): conditional expression evaluates to a constant" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_spi.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_spi.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1733246333634 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de0_nano.v 1 1 " "Using design file de0_nano.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano " "Found entity 1: DE0_Nano" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246333690 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733246333690 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Nano " "Elaborating entity \"DE0_Nano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733246333691 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N de0_nano.v(144) " "Output port \"G_SENSOR_CS_N\" at de0_nano.v(144) has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 144 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733246333692 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK de0_nano.v(146) " "Output port \"I2C_SCLK\" at de0_nano.v(146) has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 146 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733246333692 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N de0_nano.v(150) " "Output port \"ADC_CS_N\" at de0_nano.v(150) has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733246333692 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR de0_nano.v(151) " "Output port \"ADC_SADDR\" at de0_nano.v(151) has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733246333692 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK de0_nano.v(152) " "Output port \"ADC_SCLK\" at de0_nano.v(152) has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733246333692 "|DE0_Nano"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC DE0_Nano_SOPC:DE0_Nano_SOPC_inst " "Elaborating entity \"DE0_Nano_SOPC\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\"" {  } { { "de0_nano.v" "DE0_Nano_SOPC_inst" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246333700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_LCD_RESET_N DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_LCD_RESET_N:lcd_reset_n " "Elaborating entity \"DE0_Nano_SOPC_LCD_RESET_N\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_LCD_RESET_N:lcd_reset_n\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "lcd_reset_n" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246333738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24_Controller DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|LT24_Controller:lt24_controller_0 " "Elaborating entity \"LT24_Controller\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|LT24_Controller:lt24_controller_0\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "lt24_controller_0" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246333744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_altpll_sys DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys " "Elaborating entity \"DE0_Nano_SOPC_altpll_sys\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "altpll_sys" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246333749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_altpll_sys_stdsync_sv6 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2 " "Elaborating entity \"DE0_Nano_SOPC_altpll_sys_stdsync_sv6\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "stdsync2" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246333756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_altpll_sys_dffpipe_l2c DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2\|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3 " "Elaborating entity \"DE0_Nano_SOPC_altpll_sys_dffpipe_l2c\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2\|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "dffpipe3" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246333761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_altpll_sys_altpll_kgu2 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1 " "Elaborating entity \"DE0_Nano_SOPC_altpll_sys_altpll_kgu2\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "sd1" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246333765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "clock_crossing_io" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246333771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246333784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246333805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246333809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246333835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246333857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu " "Elaborating entity \"DE0_Nano_SOPC_cpu\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "cpu" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246333884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" "cpu" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246333918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_test_bench DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_test_bench:the_DE0_Nano_SOPC_cpu_cpu_test_bench " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_test_bench\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_test_bench:the_DE0_Nano_SOPC_cpu_cpu_test_bench\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_test_bench" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 6081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246334212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_ic_data_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_ic_data_module:DE0_Nano_SOPC_cpu_cpu_ic_data " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_ic_data_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_ic_data_module:DE0_Nano_SOPC_cpu_cpu_ic_data\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "DE0_Nano_SOPC_cpu_cpu_ic_data" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 7089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246334250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_ic_data_module:DE0_Nano_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_ic_data_module:DE0_Nano_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246334373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246334408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246334408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_ic_data_module:DE0_Nano_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_ic_data_module:DE0_Nano_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246334408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_ic_tag_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_ic_tag_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "DE0_Nano_SOPC_cpu_cpu_ic_tag" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 7155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246334450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246334499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ad1 " "Found entity 1: altsyncram_9ad1" {  } { { "db/altsyncram_9ad1.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_9ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246334536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246334536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ad1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated " "Elaborating entity \"altsyncram_9ad1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_ic_tag_module:DE0_Nano_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246334536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_bht_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_bht_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "DE0_Nano_SOPC_cpu_cpu_bht" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 7353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246334571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246334593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246334618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246334618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_bht_module:DE0_Nano_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246334618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_register_bank_a_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_register_bank_a_module:DE0_Nano_SOPC_cpu_cpu_register_bank_a " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_register_bank_a_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_register_bank_a_module:DE0_Nano_SOPC_cpu_cpu_register_bank_a\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "DE0_Nano_SOPC_cpu_cpu_register_bank_a" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 8312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246334649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_register_bank_a_module:DE0_Nano_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_register_bank_a_module:DE0_Nano_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246334692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246334728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246334728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_register_bank_a_module:DE0_Nano_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_register_bank_a_module:DE0_Nano_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246334728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_register_bank_b_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_register_bank_b_module:DE0_Nano_SOPC_cpu_cpu_register_bank_b " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_register_bank_b_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_register_bank_b_module:DE0_Nano_SOPC_cpu_cpu_register_bank_b\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "DE0_Nano_SOPC_cpu_cpu_register_bank_b" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 8330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246334763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_mult_cell DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_mult_cell\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_mult_cell" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 8915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246334776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246334895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246334943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246334943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246334944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246334986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_dc_tag_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_tag_module:DE0_Nano_SOPC_cpu_cpu_dc_tag " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_dc_tag_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_tag_module:DE0_Nano_SOPC_cpu_cpu_dc_tag\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "DE0_Nano_SOPC_cpu_cpu_dc_tag" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 9337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_tag_module:DE0_Nano_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_tag_module:DE0_Nano_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3jc1 " "Found entity 1: altsyncram_3jc1" {  } { { "db/altsyncram_3jc1.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_3jc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246335661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246335661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3jc1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_tag_module:DE0_Nano_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3jc1:auto_generated " "Elaborating entity \"altsyncram_3jc1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_tag_module:DE0_Nano_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_dc_data_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_data_module:DE0_Nano_SOPC_cpu_cpu_dc_data " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_dc_data_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_data_module:DE0_Nano_SOPC_cpu_cpu_dc_data\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "DE0_Nano_SOPC_cpu_cpu_dc_data" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 9403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_data_module:DE0_Nano_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_data_module:DE0_Nano_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246335769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246335769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_data_module:DE0_Nano_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_data_module:DE0_Nano_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_dc_victim_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_dc_victim_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "DE0_Nano_SOPC_cpu_cpu_dc_victim" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 9515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246335864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246335864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_dc_victim_module:DE0_Nano_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 10479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246335974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_break DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_break:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_break " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_break\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_break:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_break\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246336006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_xbrk DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_xbrk\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246336072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_dbrk DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_dbrk\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246336093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246336120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246336152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_td_mode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_td_mode:DE0_Nano_SOPC_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_dtrace\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_td_mode:DE0_Nano_SOPC_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246336235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246336265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246336308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246336340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246336374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_pib DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_pib:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_pib " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_pib\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_pib:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_pib\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246336404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_oci_im DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_im:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_im " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_oci_im\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_im:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_im\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246336437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_avalon_reg DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_avalon_reg:the_DE0_Nano_SOPC_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_avalon_reg\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_avalon_reg:the_DE0_Nano_SOPC_cpu_cpu_nios2_avalon_reg\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246336470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_nios2_ocimem DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_cpu_nios2_ocimem " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_nios2_ocimem\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_cpu_nios2_ocimem\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246336493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_cpu_nios2_ocimem\|DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_cpu_nios2_ocimem\|DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246336533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_cpu_nios2_ocimem\|DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_cpu_nios2_ocimem\|DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246336564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246336601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246336601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_cpu_nios2_ocimem\|DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_cpu_nios2_ocimem\|DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246336602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246336613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_debug_slave_tck DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_debug_slave_tck\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\|DE0_Nano_SOPC_cpu_cpu_debug_slave_tck:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper.v" "the_DE0_Nano_SOPC_cpu_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246336620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_cpu_debug_slave_sysclk DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\|DE0_Nano_SOPC_cpu_cpu_debug_slave_sysclk:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"DE0_Nano_SOPC_cpu_cpu_debug_slave_sysclk\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\|DE0_Nano_SOPC_cpu_cpu_debug_slave_sysclk:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_sysclk\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper.v" "the_DE0_Nano_SOPC_cpu_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246336654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_cpu_debug_slave_phy\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper.v" "DE0_Nano_SOPC_cpu_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246336714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246336718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246337085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper:the_DE0_Nano_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246337219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_epcs_flash_controller_0 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0 " "Elaborating entity \"DE0_Nano_SOPC_epcs_flash_controller_0\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "epcs_flash_controller_0" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246337257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_epcs_flash_controller_0_sub DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0\|DE0_Nano_SOPC_epcs_flash_controller_0_sub:the_DE0_Nano_SOPC_epcs_flash_controller_0_sub " "Elaborating entity \"DE0_Nano_SOPC_epcs_flash_controller_0_sub\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0\|DE0_Nano_SOPC_epcs_flash_controller_0_sub:the_DE0_Nano_SOPC_epcs_flash_controller_0_sub\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" "the_DE0_Nano_SOPC_epcs_flash_controller_0_sub" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246337262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" "the_boot_copier_rom" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246337304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" 551 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246337311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246337311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE0_Nano_SOPC_epcs_flash_controller_0_boot_rom.hex " "Parameter \"init_file\" = \"DE0_Nano_SOPC_epcs_flash_controller_0_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246337311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246337311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246337311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246337311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246337311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246337311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246337311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246337311 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" 551 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733246337311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cq61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cq61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cq61 " "Found entity 1: altsyncram_cq61" {  } { { "db/altsyncram_cq61.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_cq61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246337340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246337340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cq61 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\|altsyncram_cq61:auto_generated " "Elaborating entity \"altsyncram_cq61\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\|altsyncram_cq61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246337341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_jtag_uart DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart " "Elaborating entity \"DE0_Nano_SOPC_jtag_uart\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "jtag_uart" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246337394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_jtag_uart_scfifo_w DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w " "Elaborating entity \"DE0_Nano_SOPC_jtag_uart_scfifo_w\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "the_DE0_Nano_SOPC_jtag_uart_scfifo_w" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246337402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "wfifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246337689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246337693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246337693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246337693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246337693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246337693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246337693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246337693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246337693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246337693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246337693 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733246337693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246337724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246337724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246337724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246337734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246337734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246337735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246337743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246337743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246337744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246337784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246337784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246337787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246337836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246337836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246337837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246337888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246337888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246337889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_jtag_uart_scfifo_r DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r " "Elaborating entity \"DE0_Nano_SOPC_jtag_uart_scfifo_r\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "the_DE0_Nano_SOPC_jtag_uart_scfifo_r" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246337901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246338210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246338226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246338226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246338226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246338226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246338226 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733246338226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246338304 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246338304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246338335 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246338352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_key DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_key:key " "Elaborating entity \"DE0_Nano_SOPC_key\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_key:key\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "key" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246338352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_led DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_led:led " "Elaborating entity \"DE0_Nano_SOPC_led\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_led:led\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "led" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246338368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI_custom_master DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0 " "Elaborating entity \"CI_custom_master\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "new_component_0" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246338368 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "m0_master_write CI_custom_master.v(90) " "Verilog HDL warning at CI_custom_master.v(90): object m0_master_write used but never assigned" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 90 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1733246338368 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "m0_master_writedata CI_custom_master.v(94) " "Verilog HDL warning at CI_custom_master.v(94): object m0_master_writedata used but never assigned" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 94 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1733246338368 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "m0_master_burstcount CI_custom_master.v(95) " "Verilog HDL warning at CI_custom_master.v(95): object m0_master_burstcount used but never assigned" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 95 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1733246338368 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "m1_master_read CI_custom_master.v(106) " "Verilog HDL warning at CI_custom_master.v(106): object m1_master_read used but never assigned" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 106 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1733246338368 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m1_master_readdata CI_custom_master.v(109) " "Verilog HDL or VHDL warning at CI_custom_master.v(109): object \"m1_master_readdata\" assigned a value but never read" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733246338368 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m1_master_readdatavalid CI_custom_master.v(110) " "Verilog HDL or VHDL warning at CI_custom_master.v(110): object \"m1_master_readdatavalid\" assigned a value but never read" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733246338368 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "m1_master_burstcount CI_custom_master.v(112) " "Verilog HDL warning at CI_custom_master.v(112): object m1_master_burstcount used but never assigned" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 112 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1733246338368 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CI_custom_master.v(247) " "Verilog HDL assignment warning at CI_custom_master.v(247): truncated value with size 32 to match size of target (10)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733246338368 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 CI_custom_master.v(266) " "Verilog HDL assignment warning at CI_custom_master.v(266): truncated value with size 16 to match size of target (10)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733246338368 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CI_custom_master.v(272) " "Verilog HDL assignment warning at CI_custom_master.v(272): truncated value with size 32 to match size of target (10)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733246338368 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 CI_custom_master.v(276) " "Verilog HDL assignment warning at CI_custom_master.v(276): truncated value with size 16 to match size of target (10)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733246338368 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m0_master_writedata 0 CI_custom_master.v(94) " "Net \"m0_master_writedata\" at CI_custom_master.v(94) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733246338384 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m0_master_burstcount 0 CI_custom_master.v(95) " "Net \"m0_master_burstcount\" at CI_custom_master.v(95) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733246338384 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m1_master_burstcount 0 CI_custom_master.v(112) " "Net \"m1_master_burstcount\" at CI_custom_master.v(112) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 112 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733246338384 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m0_master_write 0 CI_custom_master.v(90) " "Net \"m0_master_write\" at CI_custom_master.v(90) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733246338384 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m1_master_read 0 CI_custom_master.v(106) " "Net \"m1_master_read\" at CI_custom_master.v(106) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 106 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733246338384 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_master DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0 " "Elaborating entity \"read_master\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "m0" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246338399 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 read_master.v(103) " "Verilog HDL assignment warning at read_master.v(103): truncated value with size 32 to match size of target (2)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733246338399 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 read_master.v(181) " "Verilog HDL assignment warning at read_master.v(181): truncated value with size 32 to match size of target (5)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733246338399 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 read_master.v(196) " "Verilog HDL assignment warning at read_master.v(196): truncated value with size 32 to match size of target (5)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733246338399 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|read_master:m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo " "Elaborating entity \"scfifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "the_master_to_user_fifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246338556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 214 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246338572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246338572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246338572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246338572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246338572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246338572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246338572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246338572 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 214 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733246338572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246338636 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\"" {  } { { "scfifo.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } } { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 214 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246338652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\] " "Elaborating entity \"lpm_ff\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[31\]" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246338699 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\] DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\]\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 214 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246338699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246338872 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 214 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246338888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kuc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kuc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kuc " "Found entity 1: mux_kuc" {  } { { "db/mux_kuc.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/mux_kuc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246338966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246338966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kuc DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_kuc:auto_generated " "Elaborating entity \"mux_kuc\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_kuc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246338966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246339091 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } } { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 214 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246339097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4bf " "Found entity 1: cntr_4bf" {  } { { "db/cntr_4bf.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/cntr_4bf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246339139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246339139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4bf DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_4bf:auto_generated " "Elaborating entity \"cntr_4bf\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_4bf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246339139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246339170 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } } { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 214 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246339186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246339249 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } } { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 214 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246339265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_afg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_afg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_afg " "Found entity 1: cmpr_afg" {  } { { "db/cmpr_afg.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/cmpr_afg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246339298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246339298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_afg DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_afg:auto_generated " "Elaborating entity \"cmpr_afg\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_afg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246339298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246339313 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|scfifo:the_master_to_user_fifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } } { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 214 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246339329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|write_master:m1 " "Elaborating entity \"write_master\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|write_master:m1\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "m1" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246339329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 write_master.v(137) " "Verilog HDL assignment warning at write_master.v(137): truncated value with size 32 to match size of target (2)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/write_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/write_master.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733246339329 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|write_master:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|write_master:m1\|scfifo:the_user_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|write_master:m1\|scfifo:the_user_to_master_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/write_master.v" "the_user_to_master_fifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/write_master.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246339486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|write_master:m1\|scfifo:the_user_to_master_fifo " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|write_master:m1\|scfifo:the_user_to_master_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/write_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/write_master.v" 154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246339502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|write_master:m1\|scfifo:the_user_to_master_fifo " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|write_master:m1\|scfifo:the_user_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246339502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246339502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246339502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246339502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246339502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246339502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246339502 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/write_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/write_master.v" 154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733246339502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter_3x3_240px DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|filter_3x3_240px:f0 " "Elaborating entity \"filter_3x3_240px\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|filter_3x3_240px:f0\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "f0" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246339628 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 filter_3x3_240px.v(93) " "Verilog HDL assignment warning at filter_3x3_240px.v(93): truncated value with size 32 to match size of target (11)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733246339737 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 filter_3x3_240px.v(97) " "Verilog HDL assignment warning at filter_3x3_240px.v(97): truncated value with size 32 to match size of target (11)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733246339737 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 filter_3x3_240px.v(101) " "Verilog HDL assignment warning at filter_3x3_240px.v(101): truncated value with size 32 to match size of target (11)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/filter_3x3_240px.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733246339737 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|CI_custom_master:new_component_0|filter_3x3_240px:f0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_sdram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram " "Elaborating entity \"DE0_Nano_SOPC_sdram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "sdram" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246340304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_sdram_input_efifo_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|DE0_Nano_SOPC_sdram_input_efifo_module:the_DE0_Nano_SOPC_sdram_input_efifo_module " "Elaborating entity \"DE0_Nano_SOPC_sdram_input_efifo_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|DE0_Nano_SOPC_sdram_input_efifo_module:the_DE0_Nano_SOPC_sdram_input_efifo_module\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "the_DE0_Nano_SOPC_sdram_input_efifo_module" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246340367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_sw DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sw:sw " "Elaborating entity \"DE0_Nano_SOPC_sw\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sw:sw\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "sw" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246340385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_sysid DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sysid:sysid " "Elaborating entity \"DE0_Nano_SOPC_sysid\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sysid:sysid\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "sysid" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246340399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_timer DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_timer:timer " "Elaborating entity \"DE0_Nano_SOPC_timer\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_timer:timer\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "timer" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246340400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_touch_panel_busy DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_touch_panel_busy:touch_panel_busy " "Elaborating entity \"DE0_Nano_SOPC_touch_panel_busy\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_touch_panel_busy:touch_panel_busy\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "touch_panel_busy" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246340415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_touch_panel_pen_irq_n DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_touch_panel_pen_irq_n:touch_panel_pen_irq_n " "Elaborating entity \"DE0_Nano_SOPC_touch_panel_pen_irq_n\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_touch_panel_pen_irq_n:touch_panel_pen_irq_n\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "touch_panel_pen_irq_n" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246340432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_touch_panel_spi DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi " "Elaborating entity \"DE0_Nano_SOPC_touch_panel_spi\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_touch_panel_spi:touch_panel_spi\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "touch_panel_spi" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246340432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_customins_master_translator:cpu_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_customins_master_translator:cpu_custom_instruction_master_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "cpu_custom_instruction_master_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246340463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_custom_instruction_master_multi_xconnect DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect " "Elaborating entity \"DE0_Nano_SOPC_cpu_custom_instruction_master_multi_xconnect\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "cpu_custom_instruction_master_multi_xconnect" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246340478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "cpu_custom_instruction_master_multi_slave_translator0" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246340478 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733246340478 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733246340478 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733246340478 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246340501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:new_component_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:new_component_0_avalon_master_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "new_component_0_avalon_master_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246340952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246340967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246340983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246341016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246341031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "epcs_flash_controller_0_epcs_control_port_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246341047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246341065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_controller_0_avalon_slave_0_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "lt24_controller_0_avalon_slave_0_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246341080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_sys_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_sys_pll_slave_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "altpll_sys_pll_slave_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246341102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io_s0_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "clock_crossing_io_s0_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246341111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_reset_n_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_reset_n_s1_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "lcd_reset_n_s1_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246341126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:touch_panel_spi_spi_control_port_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "touch_panel_spi_spi_control_port_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246341159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:new_component_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:new_component_0_avalon_master_agent\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "new_component_0_avalon_master_agent" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246341174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246341174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246341191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246341207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246341222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246341253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246341317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_debug_mem_slave_agent" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246341332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246341349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_debug_mem_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246341364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rdata_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_debug_mem_slave_agent_rdata_fifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246341402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "clock_crossing_io_s0_agent_rsp_fifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246341473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rdata_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "clock_crossing_io_s0_agent_rdata_fifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router:router " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router:router\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router:router\|DE0_Nano_SOPC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router:router\|DE0_Nano_SOPC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_001 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_001\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_001:router_001\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_001_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_001:router_001\|DE0_Nano_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_001:router_001\|DE0_Nano_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_001.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_002 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_002\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_002:router_002\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_002_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_002:router_002\|DE0_Nano_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_002:router_002\|DE0_Nano_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_003 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_003\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_003:router_003\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "router_003" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_003_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_003:router_003\|DE0_Nano_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_003_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_003:router_003\|DE0_Nano_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_004 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_004\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_004:router_004\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "router_004" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_004_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_004:router_004\|DE0_Nano_SOPC_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_004_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_004:router_004\|DE0_Nano_SOPC_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_006 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_006\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_006:router_006\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "router_006" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_router_006_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_006:router_006\|DE0_Nano_SOPC_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_router_006_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_router_006:router_006\|DE0_Nano_SOPC_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342374 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 4 to match size of target (3)" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733246342390 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_cmd_demux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_cmd_demux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_002 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_002\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_cmd_mux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_cmd_mux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_003 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_003\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_rsp_demux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_rsp_demux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_003 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_003\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_005 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_005\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_rsp_mux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_rsp_mux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_002 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_002\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_mux_002.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_data_master_to_sdram_s1_cmd_width_adapter" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 5025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "sdram_s1_to_cpu_data_master_rsp_width_adapter" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 5157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342848 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733246342864 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733246342864 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733246342864 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_cpu_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "crosser" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 5257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 5320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 5349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246342990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "mm_interconnect_1" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_crossing_io_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_crossing_io_m0_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "clock_crossing_io_m0_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "sysid_control_slave_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "timer_s1_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "key_s1_translator" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:clock_crossing_io_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:clock_crossing_io_m0_agent\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "clock_crossing_io_m0_agent" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_control_slave_agent\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "sysid_control_slave_agent" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "sysid_control_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_router DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_router:router " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_router\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_router:router\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "router" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_router_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_router:router\|DE0_Nano_SOPC_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_router_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_router:router\|DE0_Nano_SOPC_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_router_001 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_router_001\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_router_001:router_001\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "router_001" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_router_001_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_router_001:router_001\|DE0_Nano_SOPC_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_router_001_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_router_001:router_001\|DE0_Nano_SOPC_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "clock_crossing_io_m0_limiter" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_cmd_demux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_cmd_demux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "cmd_demux" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_cmd_mux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_cmd_mux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "cmd_mux" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_rsp_demux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_rsp_demux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "rsp_demux" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_rsp_mux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_rsp_mux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" "rsp_mux" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_irq_mapper DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_irq_mapper:irq_mapper " "Elaborating entity \"DE0_Nano_SOPC_irq_mapper\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_irq_mapper:irq_mapper\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "irq_mapper" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "irq_synchronizer" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246343388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246343388 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733246343388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343404 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "rst_controller" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller_001\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "rst_controller_001" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246343436 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1733246345192 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_cpu:cpu|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci|DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1733246345935 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.12.03.18:19:08 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl " "2024.12.03.18:19:08 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246348540 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246352086 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246352275 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246356730 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246356930 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246357121 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246357342 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246357358 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246357358 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1733246358073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7325694e/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/ip/sld7325694e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246358263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246358263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246358341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246358341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246358360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246358360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246358422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246358422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246358502 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246358502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246358502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246358548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246358548 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1733246364819 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1733246364819 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733246374977 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1733246374977 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733246374977 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733246374994 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733246374994 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733246374994 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733246374994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246375045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 23 " "Parameter \"WIDTH_B\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375046 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733246375046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvc1 " "Found entity 1: altsyncram_mvc1" {  } { { "db/altsyncram_mvc1.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_mvc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246375063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246375063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246375128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375128 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733246375128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_usg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_usg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_usg1 " "Found entity 1: altsyncram_usg1" {  } { { "db/altsyncram_usg1.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_usg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246375165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246375165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246375232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375232 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733246375232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ovc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ovc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ovc1 " "Found entity 1: altsyncram_ovc1" {  } { { "db/altsyncram_ovc1.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/altsyncram_ovc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246375275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246375275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246375394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375394 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733246375394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246375458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246375458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246375505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_mult_cell:the_DE0_Nano_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733246375505 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733246375505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733246375521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246375521 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1733246377824 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1733246377824 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1733246377964 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1733246377964 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1733246377964 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1733246377965 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1733246377965 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733246377991 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733246378399 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1733246378399 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 442 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" 243 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" 132 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_spi.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_spi.v" 243 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_spi.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_spi.v" 132 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 356 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs_flash_controller_0.v" 253 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_spi.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_touch_panel_spi.v" 253 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 352 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 306 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 7759 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 2618 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 398 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 5999 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 7768 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 4102 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 5919 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 285 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_timer.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_timer.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1733246378584 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1733246378585 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733246386680 "|DE0_Nano|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733246386680 "|DE0_Nano|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733246386680 "|DE0_Nano|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733246386680 "|DE0_Nano|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733246386680 "|DE0_Nano|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733246386680 "|DE0_Nano|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_RD_N VCC " "Pin \"LT24_RD_N\" is stuck at VCC" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733246386680 "|DE0_Nano|LT24_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_LCD_ON VCC " "Pin \"LT24_LCD_ON\" is stuck at VCC" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733246386680 "|DE0_Nano|LT24_LCD_ON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733246386680 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246388459 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "741 " "741 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733246410636 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246411457 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1733246411844 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1733246411844 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246412075 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246413438 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733246416288 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733246416288 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1\|pll7 CLK\[3\] clk3_multiply_by clk3_divide_by " "PLL \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1\|pll7\" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK\[3\] is not connected" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 151 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 307 0 0 } } { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 291 0 0 } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 248 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1733246416936 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733246417559 "|DE0_Nano|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733246417559 "|DE0_Nano|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 157 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733246417559 "|DE0_Nano|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 157 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733246417559 "|DE0_Nano|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 157 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733246417559 "|DE0_Nano|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 161 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733246417559 "|DE0_Nano|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 161 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733246417559 "|DE0_Nano|GPIO_0_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733246417559 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29886 " "Implemented 29886 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733246417560 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733246417560 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "64 " "Implemented 64 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1733246417560 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29372 " "Implemented 29372 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733246417560 ""} { "Info" "ICUT_CUT_TM_RAMS" "356 " "Implemented 356 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1733246417560 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1733246417560 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1733246417560 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733246417560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5203 " "Peak virtual memory: 5203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733246417638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 18:20:17 2024 " "Processing ended: Tue Dec 03 18:20:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733246417638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:31 " "Elapsed time: 00:01:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733246417638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733246417638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733246417638 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "2100@license01.ias.rwth-aachen.de " "Can't contact license server \"2100@license01.ias.rwth-aachen.de\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1733246418742 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733246418946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733246418946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 18:20:18 2024 " "Processing started: Tue Dec 03 18:20:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733246418946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733246418946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_Nano -c DE0_Nano " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_Nano -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733246418946 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733246419011 ""}
{ "Info" "0" "" "Project  = DE0_Nano" {  } {  } 0 0 "Project  = DE0_Nano" 0 0 "Fitter" 0 0 1733246419011 ""}
{ "Info" "0" "" "Revision = DE0_Nano" {  } {  } 0 0 "Revision = DE0_Nano" 0 0 "Fitter" 0 0 1733246419011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733246419267 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733246419268 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_Nano EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_Nano\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733246419353 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733246419402 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733246419402 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1\|wire_pll7_clk\[0\] port" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 151 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 19719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1733246419441 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1\|wire_pll7_clk\[1\] 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1\|wire_pll7_clk\[1\] port" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 151 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 19720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1733246419441 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1\|wire_pll7_clk\[2\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1\|wire_pll7_clk\[2\] port" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 151 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 19721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1733246419441 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 151 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 19719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1733246419441 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733246419640 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733246419640 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733246419819 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733246419819 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733246419819 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733246419819 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733246419851 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733246419851 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733246419851 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733246419851 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733246419851 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1733246420536 ""}
{ "Info" "IFIOMGR_CONFIGURATION_VOLTAGE_IS_AUTOMATICALLY_ENFORCED" "Cyclone IV E Active Serial " "Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'" {  } {  } 0 169197 "Configuration voltage level is automatically enforced for the device family '%1!s!' with the configuration scheme '%2!s!'" 0 0 "Fitter" 0 -1 1733246420829 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1733246420829 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1733246420829 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1733246422481 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1733246422481 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1733246422792 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1733246422818 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.sdc " "Reading SDC File: 'DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1733246422831 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1733246422873 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano.SDC " "Reading SDC File: 'DE0_Nano.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1733246423094 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1733246423102 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1733246423421 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1733246423421 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733246423421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733246423421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733246423421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733246423421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000      cpu_clk " "  10.000      cpu_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733246423421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 cpu_shifted_clk " "  10.000 cpu_shifted_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733246423421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000       io_clk " " 100.000       io_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733246423421 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1733246423421 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733246424707 ""}  } { { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 43431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733246424707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733246424707 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 19719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733246424707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733246424707 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 19719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733246424707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_4) " "Automatically promoted node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733246424707 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 19719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733246424707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733246424707 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 42530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733246424707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733246424707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 42776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733246424707 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1733246424707 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 42615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733246424707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733246424707 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 42637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733246424707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733246424707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|too_many_pending_reads_d1 " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_master:m0\|too_many_pending_reads_d1" {  } { { "DE0_Nano_SOPC/synthesis/submodules/read_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/read_master.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 15616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733246424707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|state.STA_WRITE " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|state.STA_WRITE" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 133 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 15708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733246424707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|state.STA_READ " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|state.STA_READ" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 133 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 15706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733246424707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 21496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733246424707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 22817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733246424707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|state~9 " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|state~9" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 133 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 23097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733246424707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|state~10 " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|state~10" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 133 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 24019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733246424707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_matrix_cursor\[2\]~22 " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_matrix_cursor\[2\]~22" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 239 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 24105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733246424707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_matrix_cursor\[2\]~23 " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|read_matrix_cursor\[2\]~23" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 239 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 24106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733246424707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|Add1~2 " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|CI_custom_master:new_component_0\|Add1~2" {  } { { "DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/CI_custom_master.v" 272 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 24133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733246424707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1733246424707 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1733246424707 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 1024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733246424707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733246424707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 16508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733246424707 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1733246424707 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 21496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733246424707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733246424707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|active_rnw~2 " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|active_rnw~2" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 22755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733246424707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|active_cs_n~1 " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|active_cs_n~1" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 22769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733246424707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|i_refs\[0\] " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|i_refs\[0\]" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 2841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733246424707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|i_refs\[2\] " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|i_refs\[2\]" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 2839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733246424707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|i_refs\[1\] " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|i_refs\[1\]" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 2840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733246424707 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1733246424707 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.v" 597 -1 0 } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu:cpu\|DE0_Nano_SOPC_cpu_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 16513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733246424707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733246424707 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 19761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733246424707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|prev_reset  " "Automatically promoted node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733246424707 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|readdata\[0\]~1 " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|readdata\[0\]~1" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 271 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 36354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733246424707 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1733246424707 ""}  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 287 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 19750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733246424707 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733246426984 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733246427033 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733246427034 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733246427075 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1733246427187 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1733246427187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1733246427187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1733246427187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1733246427187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1733246427187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1733246427187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1733246427187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1733246427187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1733246427187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1733246427187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1733246427187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1733246427187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1733246427187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1733246427187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1733246427187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1733246427187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1733246427187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1733246427187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1733246427187 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1733246427187 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1733246427187 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733246427187 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733246427276 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733246430609 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "83 Block RAM " "Packed 83 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1733246430650 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1733246430650 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1733246430650 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1733246430650 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "73 I/O Output Buffer " "Packed 73 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1733246430650 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "102 " "Created 102 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1733246430650 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733246430650 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys\|DE0_Nano_SOPC_altpll_sys_altpll_kgu2:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 151 -1 0 } } { "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 307 0 0 } } { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 291 0 0 } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 248 0 0 } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 130 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1733246430984 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733246431831 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1733246431878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733246434075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733246438666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733246438854 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733246468876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:30 " "Fitter placement operations ending: elapsed time is 00:00:30" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733246468878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733246472840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "22 " "Router estimated average interconnect usage is 22% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "42 X32_Y0 X42_Y10 " "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X32_Y0 to location X42_Y10" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 1 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X32_Y0 to location X42_Y10"} { { 12 { 0 ""} 32 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733246487507 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733246487507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733246541063 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733246541063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:07 " "Fitter routing operations ending: elapsed time is 00:01:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733246541076 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 21.52 " "Total time spent on timing analysis during the Fitter is 21.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733246541564 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733246541664 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733246542811 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733246542811 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733246543882 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733246547835 ""}
{ "Info" "IFIOMGR_CONFIGURATION_VOLTAGE_IS_AUTOMATICALLY_ENFORCED" "Cyclone IV E Active Serial " "Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'" {  } {  } 0 169197 "Configuration voltage level is automatically enforced for the device family '%1!s!' with the configuration scheme '%2!s!'" 0 0 "Fitter" 0 -1 1733246548921 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1733246548921 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1733246548921 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1733246549044 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1733246549141 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "81 Cyclone IV E " "81 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { G_SENSOR_INT } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[0] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 161 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[1] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 161 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[0\] 3.3-V LVTTL D3 " "Pin GPIO_0\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[1\] 3.3-V LVTTL C3 " "Pin GPIO_0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[2\] 3.3-V LVTTL A2 " "Pin GPIO_0\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[3\] 3.3-V LVTTL A3 " "Pin GPIO_0\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[4\] 3.3-V LVTTL B3 " "Pin GPIO_0\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[5\] 3.3-V LVTTL B4 " "Pin GPIO_0\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[6\] 3.3-V LVTTL A4 " "Pin GPIO_0\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[7\] 3.3-V LVTTL B5 " "Pin GPIO_0\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[8\] 3.3-V LVTTL A5 " "Pin GPIO_0\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[9\] 3.3-V LVTTL D5 " "Pin GPIO_0\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[10\] 3.3-V LVTTL B6 " "Pin GPIO_0\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[11\] 3.3-V LVTTL A6 " "Pin GPIO_0\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[12\] 3.3-V LVTTL B7 " "Pin GPIO_0\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[13\] 3.3-V LVTTL D6 " "Pin GPIO_0\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[14\] 3.3-V LVTTL A7 " "Pin GPIO_0\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[15\] 3.3-V LVTTL C6 " "Pin GPIO_0\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[16\] 3.3-V LVTTL C8 " "Pin GPIO_0\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[17\] 3.3-V LVTTL E6 " "Pin GPIO_0\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[18\] 3.3-V LVTTL E7 " "Pin GPIO_0\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[19\] 3.3-V LVTTL D8 " "Pin GPIO_0\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[20\] 3.3-V LVTTL E8 " "Pin GPIO_0\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[21\] 3.3-V LVTTL F8 " "Pin GPIO_0\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[22\] 3.3-V LVTTL F9 " "Pin GPIO_0\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[23\] 3.3-V LVTTL E9 " "Pin GPIO_0\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[24\] 3.3-V LVTTL C9 " "Pin GPIO_0\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[25\] 3.3-V LVTTL D9 " "Pin GPIO_0\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[26\] 3.3-V LVTTL E11 " "Pin GPIO_0\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[27\] 3.3-V LVTTL E10 " "Pin GPIO_0\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[28\] 3.3-V LVTTL C11 " "Pin GPIO_0\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[29\] 3.3-V LVTTL B11 " "Pin GPIO_0\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[30\] 3.3-V LVTTL A12 " "Pin GPIO_0\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[31\] 3.3-V LVTTL D11 " "Pin GPIO_0\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[32\] 3.3-V LVTTL D12 " "Pin GPIO_0\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[33\] 3.3-V LVTTL B12 " "Pin GPIO_0\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LT24_ADC_PENIRQ_N 3.3-V LVTTL T9 " "Pin LT24_ADC_PENIRQ_N uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { LT24_ADC_PENIRQ_N } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24_ADC_PENIRQ_N" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 170 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LT24_ADC_BUSY 3.3-V LVTTL R9 " "Pin LT24_ADC_BUSY uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { LT24_ADC_BUSY } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24_ADC_BUSY" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 168 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LT24_ADC_DOUT 3.3-V LVTTL F13 " "Pin LT24_ADC_DOUT uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { LT24_ADC_DOUT } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24_ADC_DOUT" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1733246549141 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733246549141 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1733246549141 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "48 " "Following 48 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "de0_nano.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 6/de0_nano.v" 160 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA Lab/Lab 6/" { { 0 { 0 ""} 0 876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733246549141 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1733246549141 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/FPGA Lab/Lab 6/DE0_Nano.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733246550101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6542 " "Peak virtual memory: 6542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733246552699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 18:22:32 2024 " "Processing ended: Tue Dec 03 18:22:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733246552699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:14 " "Elapsed time: 00:02:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733246552699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733246552699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733246552699 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "2100@license01.ias.rwth-aachen.de " "Can't contact license server \"2100@license01.ias.rwth-aachen.de\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Fitter" 0 -1 1733246553738 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733246553739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733246553739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 18:22:33 2024 " "Processing started: Tue Dec 03 18:22:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733246553739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733246553739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_Nano -c DE0_Nano " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_Nano -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733246553739 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733246554274 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733246555390 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733246555418 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1733246555425 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1733246555551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 3 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733246555645 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 18:22:35 2024 " "Processing ended: Tue Dec 03 18:22:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733246555645 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733246555645 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733246555645 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733246555645 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733246556323 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "2100@license01.ias.rwth-aachen.de " "Can't contact license server \"2100@license01.ias.rwth-aachen.de\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Assembler" 0 -1 1733246556654 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733246556842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733246556842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 18:22:36 2024 " "Processing started: Tue Dec 03 18:22:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733246556842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246556842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_Nano -c DE0_Nano " "Command: quartus_sta DE0_Nano -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246556842 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1733246556893 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246557346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246557346 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246557377 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246557377 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1733246558198 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246558198 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246558501 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246558517 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.sdc " "Reading SDC File: 'DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246558533 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246558570 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano.SDC " "Reading SDC File: 'DE0_Nano.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246558783 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246558796 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246559039 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1733246559039 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1733246559071 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1733246559355 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246559355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.480 " "Worst-case setup slack is -4.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.480            -147.006 cpu_clk  " "   -4.480            -147.006 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.058               0.000 CLOCK_50  " "   17.058               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.947               0.000 altera_reserved_tck  " "   45.947               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   88.933               0.000 io_clk  " "   88.933               0.000 io_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246559370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.291 " "Worst-case hold slack is 0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 cpu_clk  " "    0.291               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 io_clk  " "    0.314               0.000 io_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 CLOCK_50  " "    0.343               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246559417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.725 " "Worst-case recovery slack is 3.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.725               0.000 cpu_clk  " "    3.725               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.071               0.000 CLOCK_50  " "   18.071               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.091               0.000 altera_reserved_tck  " "   48.091               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.835               0.000 io_clk  " "   96.835               0.000 io_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246559433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.864 " "Worst-case removal slack is 0.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.864               0.000 CLOCK_50  " "    0.864               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 altera_reserved_tck  " "    0.925               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.950               0.000 io_clk  " "    1.950               0.000 io_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.671               0.000 cpu_clk  " "    2.671               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246559450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.693 " "Worst-case minimum pulse width slack is 4.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.693               0.000 cpu_clk  " "    4.693               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.588               0.000 CLOCK_50  " "    9.588               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.541               0.000 altera_reserved_tck  " "   49.541               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.738               0.000 io_clk  " "   49.738               0.000 io_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246559466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246559466 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246559737 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 45 synchronizer chains. " "Report Metastability: Found 45 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733246559779 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 45 " "Number of Synchronizer Chains Found: 45" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733246559779 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733246559779 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.244 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.244" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733246559779 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.329 ns " "Worst Case Available Settling Time: 12.329 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733246559779 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733246559779 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733246559779 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733246559779 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246559779 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1733246559795 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246559826 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246561034 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246561553 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1733246561679 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246561679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.511 " "Worst-case setup slack is -3.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.511             -30.284 cpu_clk  " "   -3.511             -30.284 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.341               0.000 CLOCK_50  " "   17.341               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.465               0.000 altera_reserved_tck  " "   46.465               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   89.993               0.000 io_clk  " "   89.993               0.000 io_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246561679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.274 " "Worst-case hold slack is 0.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 cpu_clk  " "    0.274               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 io_clk  " "    0.294               0.000 io_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 CLOCK_50  " "    0.299               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246561727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.411 " "Worst-case recovery slack is 4.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.411               0.000 cpu_clk  " "    4.411               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.275               0.000 CLOCK_50  " "   18.275               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.355               0.000 altera_reserved_tck  " "   48.355               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.188               0.000 io_clk  " "   97.188               0.000 io_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246561742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.790 " "Worst-case removal slack is 0.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 CLOCK_50  " "    0.790               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 altera_reserved_tck  " "    0.833               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.743               0.000 io_clk  " "    1.743               0.000 io_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.400               0.000 cpu_clk  " "    2.400               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246561758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.714 " "Worst-case minimum pulse width slack is 4.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.714               0.000 cpu_clk  " "    4.714               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.595               0.000 CLOCK_50  " "    9.595               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.501               0.000 altera_reserved_tck  " "   49.501               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.739               0.000 io_clk  " "   49.739               0.000 io_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246561774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246561774 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246562083 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 45 synchronizer chains. " "Report Metastability: Found 45 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733246562114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 45 " "Number of Synchronizer Chains Found: 45" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733246562114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733246562114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.244 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.244" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733246562114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.103 ns " "Worst Case Available Settling Time: 13.103 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733246562114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733246562114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733246562114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733246562114 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246562114 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1733246562131 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246562460 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1733246562507 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246562507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.673 " "Worst-case setup slack is -0.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.673              -1.725 cpu_clk  " "   -0.673              -1.725 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.370               0.000 CLOCK_50  " "   18.370               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.982               0.000 altera_reserved_tck  " "   47.982               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.654               0.000 io_clk  " "   93.654               0.000 io_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246562523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.137 " "Worst-case hold slack is 0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 cpu_clk  " "    0.137               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 io_clk  " "    0.144               0.000 io_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 CLOCK_50  " "    0.178               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246562555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.219 " "Worst-case recovery slack is 6.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.219               0.000 cpu_clk  " "    6.219               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.878               0.000 CLOCK_50  " "   18.878               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.196               0.000 altera_reserved_tck  " "   49.196               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.129               0.000 io_clk  " "   98.129               0.000 io_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246562586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.463 " "Worst-case removal slack is 0.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 CLOCK_50  " "    0.463               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 altera_reserved_tck  " "    0.506               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.139               0.000 io_clk  " "    1.139               0.000 io_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.559               0.000 cpu_clk  " "    1.559               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246562601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.750 " "Worst-case minimum pulse width slack is 4.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.750               0.000 cpu_clk  " "    4.750               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.249               0.000 CLOCK_50  " "    9.249               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.311               0.000 altera_reserved_tck  " "   49.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.751               0.000 io_clk  " "   49.751               0.000 io_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733246562605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246562605 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246562932 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 45 synchronizer chains. " "Report Metastability: Found 45 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733246562980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 45 " "Number of Synchronizer Chains Found: 45" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733246562980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733246562980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.244 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.244" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733246562980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.611 ns " "Worst Case Available Settling Time: 15.611 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733246562980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733246562980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733246562980 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733246562980 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246562980 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246563327 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246563327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5130 " "Peak virtual memory: 5130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733246563501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 18:22:43 2024 " "Processing ended: Tue Dec 03 18:22:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733246563501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733246563501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733246563501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246563501 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 150 s " "Quartus Prime Full Compilation was successful. 0 errors, 150 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1733246564244 ""}
