// Seed: 3945927317
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_12 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    inout supply1 id_1,
    output logic id_2,
    output wor id_3,
    input wire id_4
);
  assign id_3 = id_1 * -1 + -1;
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  initial begin : LABEL_0
    id_2 <= {1{id_4}} == 1;
  end
  wire id_7;
  wire id_8;
endmodule
