// Seed: 724699771
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri id_3,
    output logic id_4,
    output supply1 id_5,
    output wand id_6,
    input supply0 id_7,
    output tri1 id_8,
    output wor id_9
);
  always_comb begin : LABEL_0
    if (1) id_4 <= -1;
  end
  id_11(
      id_2 + 1'b0 - id_11, 1
  );
  module_0 modCall_1 (id_11);
  assign modCall_1.id_1 = 0;
  wire id_12;
endmodule
