// Seed: 3066284882
module module_0 (
    input  wand id_0,
    output wor  id_1
);
  logic id_3, id_4;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    output supply0 id_2,
    input wire id_3,
    input supply1 id_4,
    input supply1 id_5,
    output uwire id_6,
    input tri1 id_7,
    output tri0 id_8,
    output wor id_9,
    input supply1 id_10,
    output wire id_11,
    input wor id_12,
    output wor id_13,
    output wire id_14,
    input tri id_15,
    output uwire id_16,
    output wor id_17,
    input wire id_18,
    input uwire id_19,
    input tri id_20,
    input supply0 id_21,
    input tri0 id_22,
    output tri id_23
    , id_28,
    input wire id_24,
    output uwire id_25,
    output wand id_26
);
  assign id_17 = id_20;
  module_0 modCall_1 (
      id_3,
      id_25
  );
endmodule
