<dec f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonBaseInfo.h' l='32' type='1'/>
<doc f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonBaseInfo.h' l='32'>// Absolute addressing mode</doc>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='878' c='_ZNK12_GLOBAL__N_121HexagonConstExtenders15getRegOffOpcodeEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='1159' c='_ZN12_GLOBAL__N_121HexagonConstExtenders14recordExtenderERN4llvm12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='1866' u='r' c='_ZN12_GLOBAL__N_121HexagonConstExtenders12replaceInstrEjNS0_8RegisterERKSt4pairINS0_8ExtValueENS0_7ExtExprEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='3036' c='_ZNK4llvm16HexagonInstrInfo19hasNonExtEquivalentERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='4427' c='_ZNK4llvm16HexagonInstrInfo15getNonExtOpcodeERKNS_12MachineInstrE'/>
