{"performing floating point accumulation on a modern fpga in single and double precision": {"filter": "Header Section", "author": ["Tarek Ould Bachir", "Jean-Pierre David"]}, "pipelined hardware architecture for high speed optical flow estimation using fpga": {"filter": "Header Section", "author": ["Seunghun Jin", "Dongkyun Kim", "Duc Dung Nguyen", "Jae Wook Jeon"]}, "fine grained partial runtime reconfiguration on virtex 5 fpgas": {"filter": "Header Section", "author": ["Dirk Koch", "Christian Beckhoff", "Jim Trresen"]}, "acceleration of a dwt based algorithm for short exposure stellar images processing on a hprc platform": {"filter": "Header Section", "author": ["F. Javier Garrigos", "J. Javier Martinez", "Isidro Villo-Perez", "F. Javier Toledo", "Jose Manuel Ferrandez"]}, "interprocedural placement aware configuration prefetching for fpga based systems": {"filter": "Header Section", "author": ["Joon Edward Sim", "Weng-Fai Wong", "Gregor Walla", "Tobias Ziermann", "Jurgen Teich"]}, "combining duplication partial reconfiguration and software for on line error diagnosis and recovery in sram based fpgas": {"filter": "Header Section", "author": ["Anargyros Ilias", "Kyprianos Papadimitriou", "Apostolos Dollas"]}, "increased performace of fpga based color classification system": {"filter": "Header Section", "author": ["Junguk Cho", "Bridget Benson", "Sunsern Cheamanunkul", "Ryan Kastner"]}, "design of a reconfigurable hybrid database system": {"filter": "Header Section", "author": ["Bernd Scheuermann"]}, "fpga circuit synthesis of accelerator data parallel programs": {"filter": "Header Section", "author": ["Barry Bond", "Kerry Hammil", "Lubomir Litchev", "Satnam Singh"]}, "sirc an extensible reconfigurable computing communication api": {"filter": "Manual Removal", "author": ["Ken Eguro"]}, "integrating high level synthesis into mpi": {"filter": "Header Section", "author": ["Andrew W. H. House", "Manuel Saldana", "Paul Chow"]}, "a heterogeneous fpga architecture for support vector machine training": {"filter": "Header Section", "author": ["Markos Papadonikolakis", "Christos-Savvas Bouganis"]}, "a scripting engine for combining design transformations": {"filter": "Header Section", "author": ["Tim Todman", "Qiang Liu", "Wayne Luk", "George A. Constantinides"]}, "blocking lu decomposition for fpgas": {"filter": "Header Section", "author": ["Guiming Wu", "Yong Dou", "Gregory D. Peterson"]}, "a communication aware online task scheduling algorithm for fpga based partially reconfigurable systems": {"filter": "Header Section", "author": ["Yi Lu", "Thomas Marconi", "Koen Bertels", "Georgi Gaydadjiev"]}, "a comparative study on the architecture templates for dynamic nested loops": {"filter": "Header Section", "author": ["Jason Cong", "Yi Zou"]}, "impulse c vs  vhdl for accelerating tomographic reconstruction": {"filter": "Header Section", "author": ["Jimmy Xu", "Nikhil Subramanian", "Adam Alessio", "Scott Hauck"]}, "a design methodology for application partitioning and architecture development of reconfigurable multiprocessor systems on chip": {"filter": "Header Section", "author": ["Diana Gohringer", "Michael Hubner", "Michael Benz", "Jurgen Becker"]}, "a high speed and memory efficient pipeline architecture for packet classification": {"filter": "Header Section", "author": ["Yeim-Kuan Chang", "Yi-Shang Lin", "Cheng-Chien Su"]}}