#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 17 15:24:49 2021
# Process ID: 22478
# Current directory: /home/catalin/Desktop/PC/Lab 3/schelet_lab03
# Command line: vivado
# Log file: /home/catalin/Desktop/PC/Lab 3/schelet_lab03/vivado.log
# Journal file: /home/catalin/Desktop/PC/Lab 3/schelet_lab03/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/catalin/Lab1/Lab1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 7271.387 ; gain = 50.055 ; free physical = 310 ; free virtual = 3678
update_compile_order -fileset sources_1
open_bd_design {/home/catalin/Lab1/Lab1.srcs/sources_1/bd/Lab1/Lab1.bd}
Reading block design file </home/catalin/Lab1/Lab1.srcs/sources_1/bd/Lab1/Lab1.bd>...
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - pAND
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - pOR
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - pXOR
Successfully read diagram <Lab1> from block design file </home/catalin/Lab1/Lab1.srcs/sources_1/bd/Lab1/Lab1.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 17 15:33:23 2021...
