Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  2 13:12:31 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: state_c_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_read_address_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  state_c_reg[1]/CK (DFFR_X1)                           0.0000     0.0000 r
  state_c_reg[1]/Q (DFFR_X1)                            0.6699     0.6699 f
  U546/ZN (NOR3_X1)                                     0.3922     1.0621 r
  U571/ZN (NAND2_X1)                                    0.1382     1.2002 f
  U574/ZN (OAI21_X1)                                    0.3928     1.5931 r
  U585/ZN (NAND2_X1)                                    0.1464     1.7394 f
  U586/ZN (INV_X1)                                      0.1690     1.9084 r
  U587/ZN (NOR2_X1)                                     0.1085     2.0169 f
  U590/ZN (INV_X1)                                      0.1622     2.1791 r
  U902/ZN (OAI21_X1)                                    0.1126     2.2918 f
  U903/ZN (NOR2_X1)                                     0.2386     2.5304 r
  U905/ZN (NAND2_X1)                                    0.1264     2.6568 f
  U908/ZN (NOR2_X1)                                     0.3029     2.9596 r
  U910/ZN (NOR2_X1)                                     0.1163     3.0759 f
  U911/ZN (AOI211_X1)                                   0.5820     3.6579 r
  dut_sram_read_address_reg[5]/D (DFFR_X1)              0.0000     3.6579 r
  data arrival time                                                3.6579

  clock clk (rise edge)                                10.0000    10.0000
  clock network delay (ideal)                           0.0000    10.0000
  clock uncertainty                                    -0.0500     9.9500
  dut_sram_read_address_reg[5]/CK (DFFR_X1)             0.0000     9.9500 r
  library setup time                                   -0.3718     9.5782
  data required time                                               9.5782
  --------------------------------------------------------------------------
  data required time                                               9.5782
  data arrival time                                               -3.6579
  --------------------------------------------------------------------------
  slack (MET)                                                      5.9203


1
