# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../AD9117_VHDLPROJECT.srcs/sources_1/ip/DCLK_125MHz" \
"../../../../AD9117_VHDLPROJECT.srcs/sources_1/ip/DCLK_125MHz/DCLK_125MHz_clk_wiz.v" \
"../../../../AD9117_VHDLPROJECT.srcs/sources_1/ip/DCLK_125MHz/DCLK_125MHz.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
