[Rocket](Readme.md)/[util](https://github.com/freechipsproject/rocket-chip/tree/master/src/main/scala/util)
========================


**********************

+ [Arbiters](util/Arbiters.md)<br>
  Rocket extended arbiters.
+ [AsyncBundle](util/AsyncBundle.md)<br>
  Unified cross clock-domain queue interface.
+ [AsyncQueue](util/AsyncQueue.md)<br>
  An cross clock-domain queue.
+ [BlackBoxRegs](util/BlackBoxRegs.md)<br>
  Asynchronous reset registers.
+ [ClockDivider](util/ClockDivider.md)<br>
  Verilog blackbox of clock divider.
+ [Counters](util/Counters.md)<br>
  Counters.
+ [Crossing](util/Crossing.md)


<br><br><br><p align="right"><sub>[CC-BY](https://creativecommons.org/licenses/by/3.0/), &copy; (2017) [Wei Song](mailto:wsong83@gmail.com), 18/04/2017</sub></p>

