Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Wed May 27 00:19:52 2015
| Host         : Owner-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file smo_rbf_system_wrapper_timing_summary_routed.rpt -rpx smo_rbf_system_wrapper_timing_summary_routed.rpx
| Design       : smo_rbf_system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.085        0.000                      0                30922        0.044        0.000                      0                30922        4.020        0.000                       0                 13744  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.085        0.000                      0                30922        0.044        0.000                      0                30922        4.020        0.000                       0                 13743  
clk_fpga_1                                                                                                                                                     97.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/sv_value_load_2_phi_reg_2227_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.459ns  (logic 0.518ns (5.476%)  route 8.941ns (94.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       1.667     2.961    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_clk
    SLICE_X36Y40         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.518     3.479 r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_CS_fsm_reg[24]/Q
                         net (fo=194, routed)         8.941    12.420    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_sig_bdd_614
    SLICE_X73Y11         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/sv_value_load_2_phi_reg_2227_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       1.556    12.736    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_clk
    SLICE_X73Y11         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/sv_value_load_2_phi_reg_2227_reg[32]/C
                         clock pessimism              0.129    12.864    
                         clock uncertainty           -0.154    12.710    
    SLICE_X73Y11         FDRE (Setup_fdre_C_CE)      -0.205    12.505    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/sv_value_load_2_phi_reg_2227_reg[32]
  -------------------------------------------------------------------
                         required time                         12.505    
                         arrival time                         -12.420    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/sv_value_load_2_phi_reg_2227_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.459ns  (logic 0.518ns (5.476%)  route 8.941ns (94.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       1.667     2.961    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_clk
    SLICE_X36Y40         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.518     3.479 r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_CS_fsm_reg[24]/Q
                         net (fo=194, routed)         8.941    12.420    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_sig_bdd_614
    SLICE_X73Y11         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/sv_value_load_2_phi_reg_2227_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       1.556    12.736    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_clk
    SLICE_X73Y11         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/sv_value_load_2_phi_reg_2227_reg[33]/C
                         clock pessimism              0.129    12.864    
                         clock uncertainty           -0.154    12.710    
    SLICE_X73Y11         FDRE (Setup_fdre_C_CE)      -0.205    12.505    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/sv_value_load_2_phi_reg_2227_reg[33]
  -------------------------------------------------------------------
                         required time                         12.505    
                         arrival time                         -12.420    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 smo_rbf_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_value/gen_write[1].mem_reg_1/DIBDI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.362ns  (logic 1.450ns (15.488%)  route 7.912ns (84.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 12.845 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       1.737     3.031    smo_rbf_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[18])
                                                      1.450     4.481 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[18]
                         net (fo=33, routed)          7.912    12.393    smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_value/s_axi_smo_io_WDATA[18]
    RAMB36_X5Y2          RAMB36E1                                     r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_value/gen_write[1].mem_reg_1/DIBDI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       1.666    12.845    smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_value/ap_clk
    RAMB36_X5Y2          RAMB36E1                                     r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_value/gen_write[1].mem_reg_1/CLKBWRCLK
                         clock pessimism              0.115    12.960    
                         clock uncertainty           -0.154    12.806    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[18])
                                                     -0.241    12.565    smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_value/gen_write[1].mem_reg_1
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -12.393    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 smo_rbf_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_3_value/gen_write[1].mem_reg_0/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 1.450ns (15.499%)  route 7.906ns (84.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 12.845 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       1.737     3.031    smo_rbf_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.450     4.481 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=33, routed)          7.906    12.386    smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_3_value/s_axi_smo_io_WDATA[12]
    RAMB36_X4Y0          RAMB36E1                                     r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_3_value/gen_write[1].mem_reg_0/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       1.666    12.845    smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_3_value/ap_clk
    RAMB36_X4Y0          RAMB36E1                                     r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_3_value/gen_write[1].mem_reg_0/CLKBWRCLK
                         clock pessimism              0.115    12.960    
                         clock uncertainty           -0.154    12.806    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241    12.565    smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_3_value/gen_write[1].mem_reg_0
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -12.386    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 smo_rbf_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_example_2_value/gen_write[1].mem_reg_0/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.329ns  (logic 1.450ns (15.542%)  route 7.879ns (84.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       1.737     3.031    smo_rbf_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.450     4.481 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=33, routed)          7.879    12.360    smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_example_2_value/s_axi_smo_io_WDATA[29]
    RAMB36_X4Y5          RAMB36E1                                     r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_example_2_value/gen_write[1].mem_reg_0/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       1.650    12.829    smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_example_2_value/ap_clk
    RAMB36_X4Y5          RAMB36E1                                     r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_example_2_value/gen_write[1].mem_reg_0/CLKBWRCLK
                         clock pessimism              0.115    12.944    
                         clock uncertainty           -0.154    12.790    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                     -0.241    12.549    smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_example_2_value/gen_write[1].mem_reg_0
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                         -12.360    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/sv_value_load_2_phi_reg_2227_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.358ns  (logic 0.518ns (5.535%)  route 8.840ns (94.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.739 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       1.667     2.961    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_clk
    SLICE_X36Y40         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.518     3.479 r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_CS_fsm_reg[24]/Q
                         net (fo=194, routed)         8.840    12.319    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_sig_bdd_614
    SLICE_X85Y11         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/sv_value_load_2_phi_reg_2227_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       1.559    12.739    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_clk
    SLICE_X85Y11         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/sv_value_load_2_phi_reg_2227_reg[50]/C
                         clock pessimism              0.129    12.867    
                         clock uncertainty           -0.154    12.713    
    SLICE_X85Y11         FDRE (Setup_fdre_C_CE)      -0.205    12.508    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/sv_value_load_2_phi_reg_2227_reg[50]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                         -12.319    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 smo_rbf_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_value/gen_write[1].mem_reg_1/DIBDI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.317ns  (logic 1.450ns (15.563%)  route 7.867ns (84.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 12.845 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       1.737     3.031    smo_rbf_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=36, routed)          7.867    12.348    smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_value/s_axi_smo_io_WDATA[31]
    RAMB36_X5Y2          RAMB36E1                                     r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_value/gen_write[1].mem_reg_1/DIBDI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       1.666    12.845    smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_value/ap_clk
    RAMB36_X5Y2          RAMB36E1                                     r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_value/gen_write[1].mem_reg_1/CLKBWRCLK
                         clock pessimism              0.115    12.960    
                         clock uncertainty           -0.154    12.806    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[31])
                                                     -0.241    12.565    smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_value/gen_write[1].mem_reg_1
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -12.348    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 smo_rbf_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_value/gen_write[1].mem_reg_1/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.273ns  (logic 1.450ns (15.636%)  route 7.823ns (84.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 12.845 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       1.737     3.031    smo_rbf_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=33, routed)          7.823    12.304    smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_value/s_axi_smo_io_WDATA[8]
    RAMB36_X5Y2          RAMB36E1                                     r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_value/gen_write[1].mem_reg_1/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       1.666    12.845    smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_value/ap_clk
    RAMB36_X5Y2          RAMB36E1                                     r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_value/gen_write[1].mem_reg_1/CLKBWRCLK
                         clock pessimism              0.115    12.960    
                         clock uncertainty           -0.154    12.806    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                     -0.241    12.565    smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_value/gen_write[1].mem_reg_1
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -12.304    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 smo_rbf_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_value/gen_write[1].mem_reg_0/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.261ns  (logic 1.450ns (15.657%)  route 7.811ns (84.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 12.841 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       1.737     3.031    smo_rbf_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.481 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=33, routed)          7.811    12.292    smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_value/s_axi_smo_io_WDATA[20]
    RAMB36_X5Y3          RAMB36E1                                     r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_value/gen_write[1].mem_reg_0/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       1.662    12.841    smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_value/ap_clk
    RAMB36_X5Y3          RAMB36E1                                     r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_value/gen_write[1].mem_reg_0/CLKBWRCLK
                         clock pessimism              0.115    12.956    
                         clock uncertainty           -0.154    12.802    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                     -0.241    12.561    smo_rbf_system_i/synth_rbf_top/inst/synth_top_smo_io_s_axi_U/int_sv_2_value/gen_write[1].mem_reg_0
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                         -12.292    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/sv_value_load_2_phi_reg_2227_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.270ns  (logic 0.518ns (5.588%)  route 8.752ns (94.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       1.667     2.961    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_clk
    SLICE_X36Y40         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.518     3.479 r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_CS_fsm_reg[24]/Q
                         net (fo=194, routed)         8.752    12.231    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_sig_bdd_614
    SLICE_X72Y12         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/sv_value_load_2_phi_reg_2227_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       1.555    12.734    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_clk
    SLICE_X72Y12         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/sv_value_load_2_phi_reg_2227_reg[30]/C
                         clock pessimism              0.129    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X72Y12         FDRE (Setup_fdre_C_CE)      -0.205    12.504    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/sv_value_load_2_phi_reg_2227_reg[30]
  -------------------------------------------------------------------
                         required time                         12.504    
                         arrival time                         -12.231    
  -------------------------------------------------------------------
                         slack                                  0.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/tmp_20_reg_1206_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.217%)  route 0.238ns (62.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       0.590     0.925    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X89Y46         FDSE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y46         FDSE (Prop_fdse_C_Q)         0.141     1.066 r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[55]/Q
                         net (fo=1, routed)           0.238     1.304    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/grp_fu_552_p2[55]
    SLICE_X89Y50         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/tmp_20_reg_1206_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       0.854     1.220    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/ap_clk
    SLICE_X89Y50         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/tmp_20_reg_1206_reg[55]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X89Y50         FDRE (Hold_fdre_C_D)         0.070     1.260    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/tmp_20_reg_1206_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl13/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.870%)  route 0.288ns (67.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       0.607     0.943    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/aclk
    SLICE_X91Y52         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDRE (Prop_fdre_C_Q)         0.141     1.084 r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=1, routed)           0.288     1.372    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD
    SLICE_X90Y46         SRL16E                                       r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       0.881     1.247    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/aclk
    SLICE_X90Y46         SRL16E                                       r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl13/CLK
                         clock pessimism             -0.030     1.217    
    SLICE_X90Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.326    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl13
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.468%)  route 0.174ns (51.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       0.659     0.995    smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.174     1.333    smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X30Y98         SRL16E                                       r  smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       0.845     1.211    smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.284    smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dadddsub_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dadddsub_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.247%)  route 0.215ns (56.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       0.554     0.890    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dadddsub_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X50Y36         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dadddsub_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dadddsub_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.215     1.269    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dadddsub_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_4_[5]
    SLICE_X46Y35         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dadddsub_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       0.824     1.190    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dadddsub_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X46Y35         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dadddsub_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y35         FDRE (Hold_fdre_C_D)         0.060     1.215    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dadddsub_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/result_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.967%)  route 0.130ns (48.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       0.558     0.893    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/aclk
    SLICE_X40Y13         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/result_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/result_i_reg[31]/Q
                         net (fo=2, routed)           0.130     1.165    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_XFix_at_Xf/i_pipe/XFix[78]
    SLICE_X38Y13         SRL16E                                       r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       0.824     1.190    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_XFix_at_Xf/i_pipe/aclk
    SLICE_X38Y13         SRL16E                                       r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][31]_srl3/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X38Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.110    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dexp_64ns_64ns_64_18_full_dsp_U4/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][31]_srl3
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][1]_srl12/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.818%)  route 0.262ns (67.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       0.583     0.919    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/aclk
    SLICE_X85Y53         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y53         FDRE (Prop_fdre_C_Q)         0.128     1.047 r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.262     1.309    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/first_q[1]
    SLICE_X86Y46         SRL16E                                       r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][1]_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       0.858     1.224    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/aclk
    SLICE_X86Y46         SRL16E                                       r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][1]_srl12/CLK
                         clock pessimism             -0.030     1.194    
    SLICE_X86Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.250    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][1]_srl12
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/result_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][39]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.636%)  route 0.143ns (50.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       0.608     0.944    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/aclk
    SLICE_X101Y53        FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/result_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y53        FDRE (Prop_fdre_C_Q)         0.141     1.085 r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_shift_to_fixed/result_i_reg[39]/Q
                         net (fo=2, routed)           0.143     1.228    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_XFix_at_Xf/i_pipe/XFix[86]
    SLICE_X102Y53        SRL16E                                       r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][39]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       0.878     1.244    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_XFix_at_Xf/i_pipe/aclk
    SLICE_X102Y53        SRL16E                                       r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][39]_srl3/CLK
                         clock pessimism             -0.264     0.980    
    SLICE_X102Y53        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.163    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][39]_srl3
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][17]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.133%)  route 0.124ns (46.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       0.601     0.936    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/aclk
    SLICE_X97Y26         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y26         FDRE (Prop_fdre_C_Q)         0.141     1.077 r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[63]/Q
                         net (fo=3, routed)           0.124     1.202    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/Q[7]
    SLICE_X96Y26         SRL16E                                       r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][17]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       0.868     1.234    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/aclk
    SLICE_X96Y26         SRL16E                                       r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][17]_srl2/CLK
                         clock pessimism             -0.285     0.950    
    SLICE_X96Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.133    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][17]_srl2
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/reg_936_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/dot_0_i1_reg_817_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.149%)  route 0.260ns (64.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       0.558     0.893    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_clk
    SLICE_X45Y34         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/reg_936_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/reg_936_reg[54]/Q
                         net (fo=5, routed)           0.260     1.295    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/reg_936[54]
    SLICE_X51Y38         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/dot_0_i1_reg_817_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       0.823     1.189    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_clk
    SLICE_X51Y38         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/dot_0_i1_reg_817_reg[54]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X51Y38         FDRE (Hold_fdre_C_D)         0.070     1.224    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/dot_0_i1_reg_817_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/p2_0_i_reg_756_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/p2_reg_2089_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.679%)  route 0.240ns (56.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       0.562     0.897    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_clk
    SLICE_X49Y47         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/p2_0_i_reg_756_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/p2_0_i_reg_756_reg[13]/Q
                         net (fo=4, routed)           0.240     1.278    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/p2_0_i_reg_756[13]
    SLICE_X51Y47         LUT4 (Prop_lut4_I0_O)        0.045     1.323 r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/p2_reg_2089[13]_i_1/O
                         net (fo=1, routed)           0.000     1.323    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/p2_fu_1295_p3[13]
    SLICE_X51Y47         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/p2_reg_2089_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    smo_rbf_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13818, routed)       0.826     1.192    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/ap_clk
    SLICE_X51Y47         FDRE                                         r  smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/p2_reg_2089_reg[13]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X51Y47         FDRE (Hold_fdre_C_D)         0.091     1.248    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/p2_reg_2089_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X3Y7    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dmul_64ns_64ns_64_6_max_dsp_U30/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X2Y5    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyRbf_fu_429/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X1Y14   smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/synth_top_dmul_64ns_64ns_64_6_max_dsp_U56/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y7    smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y16   smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dexp_64ns_64ns_64_18_full_dsp_U32/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y32   smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y43   smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y49   smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y28   smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/z1_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y30   smo_rbf_system_i/synth_rbf_top/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_385/synth_top_dlog_64ns_64ns_64_31_full_dsp_U31/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/z1_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y82  smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y82  smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y82  smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y82  smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y79  smo_rbf_system_i/rst_processing_system7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y85  smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y82  smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y86  smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y84  smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y85  smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86  smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86  smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86  smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87  smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87  smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87  smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86  smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87  smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90  smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92  smo_rbf_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { smo_rbf_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  smo_rbf_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



