

Microchip MPLAB XC8 Assembler V2.10 build 88905656 
                                                                                                           Fri Sep 18 15:27:45 2020


     1                           	processor	18F46K20
     2                           	opt	pw 132
     3                           	psect	config,global,class=CONFIG,delta=1,noexec
     4                           	psect	idloc,global,class=IDLOC,delta=1,noexec
     5                           	psect	const,global,reloc=2,class=CONST,delta=1,noexec
     6                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     7                           	psect	mediumconst,global,reloc=2,class=MEDIUMCONST,delta=1,noexec
     8                           	psect	rbss,global,class=COMRAM,space=1,delta=1,noexec
     9                           	psect	bss,global,class=RAM,space=1,delta=1,noexec
    10                           	psect	rdata,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	irdata,global,reloc=2,class=CODE,delta=1,noexec
    12                           	psect	data,global,class=RAM,space=1,delta=1,noexec
    13                           	psect	idata,global,reloc=2,class=CODE,delta=1,noexec
    14                           	psect	nvrram,global,class=COMRAM,space=1,delta=1,noexec
    15                           	psect	nvbit,global,bit,class=COMRAM,space=1,delta=1,noexec
    16                           	psect	temp,global,ovrld,class=COMRAM,space=1,delta=1,noexec
    17                           	psect	struct,global,ovrld,class=COMRAM,space=1,delta=1,noexec
    18                           	psect	rbit,global,bit,class=COMRAM,space=1,delta=1,noexec
    19                           	psect	bigbss,global,class=BIGRAM,space=1,delta=1,noexec
    20                           	psect	bigdata,global,class=BIGRAM,space=1,delta=1,noexec
    21                           	psect	ibigdata,global,reloc=2,class=CODE,delta=1,noexec
    22                           	psect	farbss,global,reloc=2,class=FARRAM,delta=1,noexec
    23                           	psect	nvFARRAM,global,reloc=2,class=FARRAM,delta=1,noexec
    24                           	psect	fardata,global,reloc=2,class=FARRAM,delta=1,noexec
    25                           	psect	ifardata,global,reloc=2,class=CODE,delta=1,noexec
    26                           	psect	reset_vec,global,reloc=2,class=CODE,delta=1
    27                           	psect	powerup,global,reloc=2,class=CODE,delta=1
    28                           	psect	init,global,reloc=2,class=CODE,delta=1
    29                           	psect	text,global,reloc=2,class=CODE,delta=1
    30                           	psect	clrtext,global,reloc=2,class=CODE,delta=1
    31                           	psect	intcode,global,reloc=2,class=CODE,delta=1
    32                           	psect	intcode_body,global,reloc=2,class=CODE,delta=1
    33                           	psect	intcodelo,global,reloc=2,class=CODE,delta=1
    34                           	psect	intret,global,reloc=2,class=CODE,delta=1
    35                           	psect	intentry,global,reloc=2,class=CODE,delta=1
    36                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1
    37                           	psect	eeprom_data,global,class=EEDATA,delta=1,noexec
    38                           	psect	ramtop,global,class=RAM,delta=1,noexec
    39                           	psect	stack,global,class=STACK,space=2,delta=1,noexec
    40                           	psect	comram,global,class=COMRAM,space=1,delta=1
    41                           	psect	abs1,global,class=ABS1,space=1,delta=1
    42                           	psect	bigram,global,class=BIGRAM,space=1,delta=1
    43                           	psect	ram,global,class=RAM,space=1,delta=1
    44                           	psect	bank0,global,class=BANK0,space=1,delta=1
    45                           	psect	bank1,global,class=BANK1,space=1,delta=1
    46                           	psect	bank2,global,class=BANK2,space=1,delta=1
    47                           	psect	bank3,global,class=BANK3,space=1,delta=1
    48                           	psect	bank4,global,class=BANK4,space=1,delta=1
    49                           	psect	bank5,global,class=BANK5,space=1,delta=1
    50                           	psect	bank6,global,class=BANK6,space=1,delta=1
    51                           	psect	bank7,global,class=BANK7,space=1,delta=1
    52                           	psect	bank8,global,class=BANK8,space=1,delta=1
    53                           	psect	bank9,global,class=BANK9,space=1,delta=1
    54                           	psect	bank10,global,class=BANK10,space=1,delta=1
    55                           	psect	bank11,global,class=BANK11,space=1,delta=1
    56                           	psect	bank12,global,class=BANK12,space=1,delta=1
    57                           	psect	bank13,global,class=BANK13,space=1,delta=1
    58                           	psect	bank14,global,class=BANK14,space=1,delta=1
    59                           	psect	bank15,global,class=BANK15,space=1,delta=1
    60                           	psect	sfr,global,class=SFR,space=1,delta=1
    61                           
    62                           ; Microchip MPLAB XC8 C Compiler V2.10
    63                           ; Copyright (C) 2019 Microchip Technology Inc.
    64                           ; Auto-generated runtime startup code for final link stage.
    65                           ;
    66                           ; Compiler options:
    67                           ;
    68                           ; -q --opt=none --chip=18f46k20 \
    69                           ; -Mdist/default/production/02_MPLAB_X_IDE_LED_Sequence_Source_Code.production.map \
    70                           ; -DXPRJ_default=default -L--defsym=__MPLAB_BUILD=1 --double=32 \
    71                           ; --float=32 --emi=wordwrite --opt=+asmfile --addrqual=ignore -P \
    72                           ; --warn=-3 --asmlist --summary=+psect,+class,+mem,+hex,+file \
    73                           ; --output=+inhx032 --runtime=+clear --runtime=+init --runtime=+keep \
    74                           ; --runtime=-download --runtime=+config --std=c99 \
    75                           ; --output=+elf:multilocs --stack=compiled:auto:auto:auto \
    76                           ; --summary=+xml --summarydir=dist/default/production/memoryfile.xml \
    77                           ; -o02_MPLAB_X_IDE_LED_Sequence_Source_Code.production.elf \
    78                           ; --objdir=dist/default/production --outdir=dist/default/production \
    79                           ; build/default/production/mcc_generated_files/pin_manager.p1 \
    80                           ; build/default/production/mcc_generated_files/mcc.p1 \
    81                           ; build/default/production/mcc_generated_files/device_config.p1 \
    82                           ; build/default/production/main.p1 --errformat=%f:%l:%c: error: (%n) %s \
    83                           ; --warnformat=%f:%l:%c: warning: (%n) %s \
    84                           ; --msgformat=%f:%l:%c: advisory: (%n) %s
    85                           ;
    86  0000                     
    87                           ; Version 2.10
    88                           ; Generated 31/07/2019 GMT
    89                           ; 
    90                           ; Copyright Â© 2019, Microchip Technology Inc. and its subsidiaries ("Microchip")
    91                           ; All rights reserved.
    92                           ; 
    93                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
    94                           ; 
    95                           ; Redistribution and use in source and binary forms, with or without modification, are
    96                           ; permitted provided that the following conditions are met:
    97                           ; 
    98                           ;     1. Redistributions of source code must retain the above copyright notice, this list of
    99                           ;        conditions and the following disclaimer.
   100                           ; 
   101                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this list
   102                           ;        of conditions and the following disclaimer in the documentation and/or other
   103                           ;        materials provided with the distribution.
   104                           ; 
   105                           ;     3. Microchip's name may not be used to endorse or promote products derived from this
   106                           ;        software without specific prior written permission.
   107                           ; 
   108                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
   109                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
   110                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
   111                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
   112                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
   113                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
   114                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
   115                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
   116                           ; 
   117                           ; 
   118                           ; Code-generator required, PIC18F46K20 Definitions
   119                           ; 
   120                           ; SFR Addresses
   121  0000                     
   122                           ; Padding undefined space
   123                           
   124                           ; Config register CONFIG1H @ 0x300001
   125                           ;	Oscillator Selection bits
   126                           ;	FOSC = HS, HS oscillator
   127                           ;	Fail-Safe Clock Monitor Enable bit
   128                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   129                           ;	Internal/External Oscillator Switchover bit
   130                           ;	IESO = OFF, Oscillator Switchover mode disabled
   131                           
   132                           ; Config register CONFIG2L @ 0x300002
   133                           ;	Power-up Timer Enable bit
   134                           ;	PWRT = OFF, PWRT disabled
   135                           ;	Brown-out Reset Enable bits
   136                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   137                           ;	Brown Out Reset Voltage bits
   138                           ;	BORV = 18, VBOR set to 1.8 V nominal
   139                           
   140                           ; Config register CONFIG2H @ 0x300003
   141                           ;	Watchdog Timer Enable bit
   142                           ;	WDTEN = OFF, WDT is controlled by SWDTEN bit of the WDTCON register
   143                           ;	Watchdog Timer Postscale Select bits
   144                           ;	WDTPS = 32768, 1:32768
   145                           
   146                           ; Padding undefined space
   147                           
   148                           ; Config register CONFIG3H @ 0x300005
   149                           ;	CCP2 MUX bit
   150                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   151                           ;	PORTB A/D Enable bit
   152                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   153                           ;	Low-Power Timer1 Oscillator Enable bit
   154                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   155                           ;	HFINTOSC Fast Start-up
   156                           ;	HFOFST = ON, HFINTOSC starts clocking the CPU without waiting for the oscillator to stablize.
   157                           ;	MCLR Pin Enable bit
   158                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   159                           
   160                           ; Config register CONFIG4L @ 0x300006
   161                           ;	Stack Full/Underflow Reset Enable bit
   162                           ;	STVREN = ON, Stack full/underflow will cause Reset
   163                           ;	Single-Supply ICSP Enable bit
   164                           ;	LVP = ON, Single-Supply ICSP enabled
   165                           ;	Extended Instruction Set Enable bit
   166                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mode)
   167                           ;	Background Debugger Enable bit
   168                           ;	DEBUG = OFF, Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins
   169                           
   170                           ; Padding undefined space
   171                           
   172                           ; Config register CONFIG5L @ 0x300008
   173                           ;	Code Protection Block 0
   174                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   175                           ;	Code Protection Block 1
   176                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   177                           ;	Code Protection Block 2
   178                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   179                           ;	Code Protection Block 3
   180                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   181                           
   182                           ; Config register CONFIG5H @ 0x300009
   183                           ;	Boot Block Code Protection bit
   184                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   185                           ;	Data EEPROM Code Protection bit
   186                           ;	CPD = OFF, Data EEPROM not code-protected
   187                           
   188                           ; Config register CONFIG6L @ 0x30000A
   189                           ;	Write Protection Block 0
   190                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   191                           ;	Write Protection Block 1
   192                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   193                           ;	Write Protection Block 2
   194                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   195                           ;	Write Protection Block 3
   196                           ;	WRT3 = OFF, Block 3 (00C000h-00FFFFh) not write-protected
   197                           
   198                           ; Config register CONFIG6H @ 0x30000B
   199                           ;	Configuration Register Write Protection bit
   200                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   201                           ;	Boot Block Write Protection bit
   202                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   203                           ;	Data EEPROM Write Protection bit
   204                           ;	WRTD = OFF, Data EEPROM not write-protected
   205                           
   206                           ; Config register CONFIG7L @ 0x30000C
   207                           ;	Table Read Protection Block 0
   208                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other blocks
   209                           ;	Table Read Protection Block 1
   210                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other blocks
   211                           ;	Table Read Protection Block 2
   212                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks
   213                           ;	Table Read Protection Block 3
   214                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks
   215                           
   216                           ; Config register CONFIG7H @ 0x30000D
   217                           ;	Boot Block Table Read Protection bit
   218                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in other blocks
   219                           
   220                           	psect	config
   221  300000                     	org	0
   222  300000  FF                 	db	255
   223  300001                     	org	1
   224  300001  02                 	db	2
   225  300002                     	org	2
   226  300002  1F                 	db	31
   227  300003                     	org	3
   228  300003  1E                 	db	30
   229  300004                     	org	4
   230  300004  FF                 	db	255
   231  300005                     	org	5
   232  300005  8B                 	db	139
   233  300006                     	org	6
   234  300006  85                 	db	133
   235  300007                     	org	7
   236  300007  FF                 	db	255
   237  300008                     	org	8
   238  300008  0F                 	db	15
   239  300009                     	org	9
   240  300009  C0                 	db	192
   241  30000A                     	org	10
   242  30000A  0F                 	db	15
   243  30000B                     	org	11
   244  30000B  E0                 	db	224
   245  30000C                     	org	12
   246  30000C  0F                 	db	15
   247  30000D                     	org	13
   248  30000D  40                 	db	64
   249                           
   250                           ; Config register IDLOC0 @ 0x200000
   251                           ;	unspecified using default value
   252                           
   253                           ; Config register IDLOC1 @ 0x200001
   254                           ;	unspecified using default value
   255                           
   256                           ; Config register IDLOC2 @ 0x200002
   257                           ;	unspecified using default value
   258                           
   259                           ; Config register IDLOC3 @ 0x200003
   260                           ;	unspecified using default value
   261                           
   262                           ; Config register IDLOC4 @ 0x200004
   263                           ;	unspecified using default value
   264                           
   265                           ; Config register IDLOC5 @ 0x200005
   266                           ;	unspecified using default value
   267                           
   268                           ; Config register IDLOC6 @ 0x200006
   269                           ;	unspecified using default value
   270                           
   271                           ; Config register IDLOC7 @ 0x200007
   272                           ;	unspecified using default value
   273                           
   274                           	psect	idloc
   275  200000                     	org	0
   276  200000  FF                 	db	255
   277  200001                     	org	1
   278  200001  FF                 	db	255
   279  200002                     	org	2
   280  200002  FF                 	db	255
   281  200003                     	org	3
   282  200003  FF                 	db	255
   283  200004                     	org	4
   284  200004  FF                 	db	255
   285  200005                     	org	5
   286  200005  FF                 	db	255
   287  200006                     	org	6
   288  200006  FF                 	db	255
   289  200007                     	org	7
   290  200007  FF                 	db	255
   291                           
   292                           	psect	smallconst
   293  000000                     __smallconst:
   294                           	opt callstack 0
   295                           
   296                           	psect	mediumconst
   297  000000                     __mediumconst:
   298                           	opt callstack 0	; top of RAM usage
   299                           
   300                           	psect	reset_vec
   301  000000                     
   302                           ; No powerup routine
   303                           ; No interrupt routine
   304  0000                     
   305                           ;Initialize the stack pointer (FSR1)
   306  0000                     
   307                           	psect	init
   308  000000                     start:
   309                           	opt callstack 0
   310  000000  EFC9  F07F         	goto	start_initialization	;jump to C runtime clear & initialization
   311                           
   312                           	psect	text
   313  000000                     intlevel0:
   314                           	opt callstack 0
   315  000000                     intlevel1:
   316                           	opt callstack 0
   317  000000                     intlevel2:
   318                           	opt callstack 0
   319  000000                     intlevel3:
   320                           	opt callstack 0
   321                           
   322                           	psect	ramtop
   323  001000                     __ramtop:
   324                           	opt callstack 0
   325                           
   326                           	psect	stack
   327  000000                     ___sp:
   328                           	opt callstack 0
   329  000000                     ___inthi_sp:
   330                           	opt callstack 0
   331  000000                     ___intlo_sp:
   332                           	opt callstack 0
   333                           tosu	equ	0xFFF
   334                           tosh	equ	0xFFE
   335                           tosl	equ	0xFFD
   336                           stkptr	equ	0xFFC
   337                           pclatu	equ	0xFFB
   338                           pclath	equ	0xFFA
   339                           pcl	equ	0xFF9
   340                           tblptru	equ	0xFF8
   341                           tblptrh	equ	0xFF7
   342                           tblptrl	equ	0xFF6
   343                           tablat	equ	0xFF5
   344                           prodh	equ	0xFF4
   345                           prodl	equ	0xFF3
   346                           indf0	equ	0xFEF
   347                           postinc0	equ	0xFEE
   348                           postdec0	equ	0xFED
   349                           preinc0	equ	0xFEC
   350                           plusw0	equ	0xFEB
   351                           fsr0h	equ	0xFEA
   352                           fsr0l	equ	0xFE9
   353                           wreg	equ	0xFE8
   354                           indf1	equ	0xFE7
   355                           postinc1	equ	0xFE6
   356                           postdec1	equ	0xFE5
   357                           preinc1	equ	0xFE4
   358                           plusw1	equ	0xFE3
   359                           fsr1h	equ	0xFE2
   360                           fsr1l	equ	0xFE1
   361                           bsr	equ	0xFE0
   362                           indf2	equ	0xFDF
   363                           postinc2	equ	0xFDE
   364                           postdec2	equ	0xFDD
   365                           preinc2	equ	0xFDC
   366                           plusw2	equ	0xFDB
   367                           fsr2h	equ	0xFDA
   368                           fsr2l	equ	0xFD9
   369                           status	equ	0xFD8


Microchip Technology PIC18 Macro Assembler V2.10 build 88905656 
Symbol Table                                                                                               Fri Sep 18 15:27:45 2020

                __S1 0003                 ___sp 0000                 _main FFAC                 start 0000  
              __HRAM 0000                __LRAM 0001         __mediumconst 0000               stackhi 000F5F  
             stacklo 000060           __accesstop 000060           ___inthi_sp 0000           ___intlo_sp 0000  
            __ramtop 1000  start_initialization FF92          __smallconst 0000             intlevel0 0000  
           intlevel1 0000             intlevel2 0000             intlevel3 0000             reset_vec 0000  
