// Seed: 4132626678
module module_0 ();
  wire id_1, id_2;
  assign module_2.id_6 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd26,
    parameter id_4 = 32'd91
) (
    input uwire id_0,
    input uwire _id_1,
    input wire id_2,
    input supply1 id_3,
    output supply1 _id_4,
    input supply0 id_5,
    input supply0 id_6
);
  wire id_8;
  module_0 modCall_1 ();
  logic [id_1  ==  id_4 : 1] id_9;
  ;
endmodule
module module_2 #(
    parameter id_26 = 32'd79
) (
    input tri id_0,
    output supply1 id_1,
    input wire id_2,
    input uwire id_3,
    output tri0 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output uwire id_8
    , id_28,
    input supply0 id_9,
    output supply1 id_10,
    input wire id_11,
    input supply0 id_12,
    inout tri0 id_13,
    output wor id_14,
    input wire id_15,
    input wire id_16,
    output tri0 id_17,
    input tri0 id_18,
    input tri id_19,
    input wire id_20,
    output supply1 id_21,
    output wand id_22,
    output tri1 id_23,
    input tri id_24,
    input supply0 id_25,
    input wor _id_26
);
  wire id_29;
  wire id_30;
  logic [1 : 1 'b0 *  id_26  ==  1] id_31;
  ;
  module_0 modCall_1 ();
endmodule
