

================================================================
== Vivado HLS Report for 'iiccomm2'
================================================================
* Date:           Wed Aug  8 11:50:02 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        iiccomm2
* Solution:       iiccomm2
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   38|   38|   38|   38|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 

* FSM state operations: 

 <State 1> : 3.50ns
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%iic_V_addr = getelementptr i32* %iic_V, i64 268436552"
ST_1 : Operation 41 [7/7] (3.50ns)   --->   "%iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)" [iiccomm2.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 2> : 3.50ns
ST_2 : Operation 42 [6/7] (3.50ns)   --->   "%iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)" [iiccomm2.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 3.50ns
ST_3 : Operation 43 [5/7] (3.50ns)   --->   "%iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)" [iiccomm2.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 3.50ns
ST_4 : Operation 44 [4/7] (3.50ns)   --->   "%iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)" [iiccomm2.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 3.50ns
ST_5 : Operation 45 [3/7] (3.50ns)   --->   "%iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)" [iiccomm2.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 3.50ns
ST_6 : Operation 46 [2/7] (3.50ns)   --->   "%iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)" [iiccomm2.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 3.50ns
ST_7 : Operation 47 [1/7] (3.50ns)   --->   "%iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)" [iiccomm2.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 3.50ns
ST_8 : Operation 48 [1/1] (3.50ns)   --->   "%iic_V_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %iic_V_addr)" [iiccomm2.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 3.50ns
ST_9 : Operation 49 [1/1] (3.50ns)   --->   "%iic_V_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_V_addr, i32 1)" [iiccomm2.cpp:74]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 3.50ns
ST_10 : Operation 50 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %empty_pirq_outValue_V, i32 %iic_V_addr_read)" [iiccomm2.cpp:71]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 51 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %iic_V_addr, i32 15, i4 -1)" [iiccomm2.cpp:74]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 52 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %full_pirq_outValue_V, i32 15)" [iiccomm2.cpp:76]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%iic_V_addr_1 = getelementptr i32* %iic_V, i64 268436544"
ST_10 : Operation 54 [1/1] (3.50ns)   --->   "%iic_V_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_V_addr_1, i32 1)" [iiccomm2.cpp:82]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 55 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %ctrl_reg_outValue_V, i32 1)" [iiccomm2.cpp:84]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 56 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %tx_fifo_outValue_V, i32 492)" [iiccomm2.cpp:96]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

 <State 11> : 3.50ns
ST_11 : Operation 57 [5/5] (3.50ns)   --->   "%iic_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr)" [iiccomm2.cpp:74]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 58 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %iic_V_addr_1, i32 1, i4 -1)" [iiccomm2.cpp:82]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 12> : 3.50ns
ST_12 : Operation 59 [4/5] (3.50ns)   --->   "%iic_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr)" [iiccomm2.cpp:74]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 60 [5/5] (3.50ns)   --->   "%iic_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_1)" [iiccomm2.cpp:82]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 13> : 3.50ns
ST_13 : Operation 61 [3/5] (3.50ns)   --->   "%iic_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr)" [iiccomm2.cpp:74]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 62 [4/5] (3.50ns)   --->   "%iic_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_1)" [iiccomm2.cpp:82]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 14> : 3.50ns
ST_14 : Operation 63 [2/5] (3.50ns)   --->   "%iic_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr)" [iiccomm2.cpp:74]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 64 [3/5] (3.50ns)   --->   "%iic_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_1)" [iiccomm2.cpp:82]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 15> : 3.50ns
ST_15 : Operation 65 [1/5] (3.50ns)   --->   "%iic_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr)" [iiccomm2.cpp:74]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 66 [2/5] (3.50ns)   --->   "%iic_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_1)" [iiccomm2.cpp:82]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 16> : 3.50ns
ST_16 : Operation 67 [1/5] (3.50ns)   --->   "%iic_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_1)" [iiccomm2.cpp:82]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 3.50ns
ST_17 : Operation 68 [1/1] (0.00ns)   --->   "%iic_V_addr_2 = getelementptr i32* %iic_V, i64 268436545"
ST_17 : Operation 69 [7/7] (3.50ns)   --->   "%iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)" [iiccomm2.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 3.50ns
ST_18 : Operation 70 [6/7] (3.50ns)   --->   "%iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)" [iiccomm2.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 19> : 3.50ns
ST_19 : Operation 71 [5/7] (3.50ns)   --->   "%iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)" [iiccomm2.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 20> : 3.50ns
ST_20 : Operation 72 [4/7] (3.50ns)   --->   "%iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)" [iiccomm2.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 21> : 3.50ns
ST_21 : Operation 73 [3/7] (3.50ns)   --->   "%iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)" [iiccomm2.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 22> : 3.50ns
ST_22 : Operation 74 [2/7] (3.50ns)   --->   "%iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)" [iiccomm2.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 23> : 3.50ns
ST_23 : Operation 75 [1/7] (3.50ns)   --->   "%iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)" [iiccomm2.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 24> : 3.50ns
ST_24 : Operation 76 [1/1] (3.50ns)   --->   "%iic_V_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %iic_V_addr_2)" [iiccomm2.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 77 [1/1] (0.00ns)   --->   "%iic_V_addr_3 = getelementptr i32* %iic_V, i64 268436546"
ST_24 : Operation 78 [1/1] (3.50ns)   --->   "%iic_V_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_V_addr_3, i32 1)" [iiccomm2.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 25> : 3.50ns
ST_25 : Operation 79 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %stat_reg_outValue1_V, i32 %iic_V_addr_2_read)" [iiccomm2.cpp:88]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_25 : Operation 80 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %stat_reg_outValue2_V, i32 %iic_V_addr_2_read)" [iiccomm2.cpp:100]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_25 : Operation 81 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %stat_reg_outValue3_V, i32 %iic_V_addr_2_read)" [iiccomm2.cpp:107]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_25 : Operation 82 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %iic_V_addr_3, i32 493, i4 -1)" [iiccomm2.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 83 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %stat_reg_outValue4_V, i32 %iic_V_addr_2_read)" [iiccomm2.cpp:115]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

 <State 26> : 3.50ns
ST_26 : Operation 84 [5/5] (3.50ns)   --->   "%iic_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_3)" [iiccomm2.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 27> : 3.50ns
ST_27 : Operation 85 [4/5] (3.50ns)   --->   "%iic_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_3)" [iiccomm2.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 28> : 3.50ns
ST_28 : Operation 86 [3/5] (3.50ns)   --->   "%iic_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_3)" [iiccomm2.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 29> : 3.50ns
ST_29 : Operation 87 [2/5] (3.50ns)   --->   "%iic_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_3)" [iiccomm2.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 30> : 3.50ns
ST_30 : Operation 88 [1/5] (3.50ns)   --->   "%iic_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_3)" [iiccomm2.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 31> : 3.50ns
ST_31 : Operation 89 [1/1] (0.00ns)   --->   "%iic_V_addr_4 = getelementptr i32* %iic_V, i64 268436547"
ST_31 : Operation 90 [7/7] (3.50ns)   --->   "%iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)" [iiccomm2.cpp:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 32> : 3.50ns
ST_32 : Operation 91 [6/7] (3.50ns)   --->   "%iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)" [iiccomm2.cpp:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 33> : 3.50ns
ST_33 : Operation 92 [5/7] (3.50ns)   --->   "%iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)" [iiccomm2.cpp:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 34> : 3.50ns
ST_34 : Operation 93 [4/7] (3.50ns)   --->   "%iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)" [iiccomm2.cpp:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 35> : 3.50ns
ST_35 : Operation 94 [3/7] (3.50ns)   --->   "%iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)" [iiccomm2.cpp:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 36> : 3.50ns
ST_36 : Operation 95 [2/7] (3.50ns)   --->   "%iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)" [iiccomm2.cpp:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 37> : 3.50ns
ST_37 : Operation 96 [1/7] (3.50ns)   --->   "%iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)" [iiccomm2.cpp:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 38> : 3.50ns
ST_38 : Operation 97 [1/1] (3.50ns)   --->   "%iic_V_addr_4_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %iic_V_addr_4)" [iiccomm2.cpp:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 39> : 1.00ns
ST_39 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %iic_V), !map !29"
ST_39 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue1_V), !map !35"
ST_39 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue2_V), !map !39"
ST_39 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue3_V), !map !43"
ST_39 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue4_V), !map !47"
ST_39 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %ctrl_reg_outValue_V), !map !51"
ST_39 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %empty_pirq_outValue_V), !map !55"
ST_39 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %full_pirq_outValue_V), !map !59"
ST_39 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tx_fifo_outValue_V), !map !63"
ST_39 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %rx_fifo_outValue_V), !map !67"
ST_39 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @iiccomm2_str) nounwind"
ST_39 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [iiccomm2.cpp:54]
ST_39 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %iic_V, [6 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"
ST_39 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue1_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [iiccomm2.cpp:58]
ST_39 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue2_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [iiccomm2.cpp:59]
ST_39 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue3_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [iiccomm2.cpp:60]
ST_39 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue4_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [iiccomm2.cpp:61]
ST_39 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_pirq_outValue_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [iiccomm2.cpp:62]
ST_39 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %full_pirq_outValue_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [iiccomm2.cpp:63]
ST_39 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rx_fifo_outValue_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [iiccomm2.cpp:64]
ST_39 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tx_fifo_outValue_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [iiccomm2.cpp:65]
ST_39 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %ctrl_reg_outValue_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [iiccomm2.cpp:66]
ST_39 : Operation 120 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %rx_fifo_outValue_V, i32 %iic_V_addr_4_read)" [iiccomm2.cpp:119]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_39 : Operation 121 [1/1] (0.00ns)   --->   "ret void" [iiccomm2.cpp:121]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_V_addr') [33]  (0 ns)
	bus request on port 'iic_V' (iiccomm2.cpp:70) [34]  (3.5 ns)

 <State 2>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic_V' (iiccomm2.cpp:70) [34]  (3.5 ns)

 <State 3>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic_V' (iiccomm2.cpp:70) [34]  (3.5 ns)

 <State 4>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic_V' (iiccomm2.cpp:70) [34]  (3.5 ns)

 <State 5>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic_V' (iiccomm2.cpp:70) [34]  (3.5 ns)

 <State 6>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic_V' (iiccomm2.cpp:70) [34]  (3.5 ns)

 <State 7>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic_V' (iiccomm2.cpp:70) [34]  (3.5 ns)

 <State 8>: 3.5ns
The critical path consists of the following:
	bus read on port 'iic_V' (iiccomm2.cpp:70) [35]  (3.5 ns)

 <State 9>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic_V' (iiccomm2.cpp:74) [37]  (3.5 ns)

 <State 10>: 3.5ns
The critical path consists of the following:
	bus write on port 'iic_V' (iiccomm2.cpp:74) [38]  (3.5 ns)

 <State 11>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic_V' (iiccomm2.cpp:74) [39]  (3.5 ns)

 <State 12>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic_V' (iiccomm2.cpp:74) [39]  (3.5 ns)

 <State 13>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic_V' (iiccomm2.cpp:74) [39]  (3.5 ns)

 <State 14>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic_V' (iiccomm2.cpp:74) [39]  (3.5 ns)

 <State 15>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic_V' (iiccomm2.cpp:74) [39]  (3.5 ns)

 <State 16>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic_V' (iiccomm2.cpp:82) [44]  (3.5 ns)

 <State 17>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_V_addr_2') [46]  (0 ns)
	bus request on port 'iic_V' (iiccomm2.cpp:87) [47]  (3.5 ns)

 <State 18>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic_V' (iiccomm2.cpp:87) [47]  (3.5 ns)

 <State 19>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic_V' (iiccomm2.cpp:87) [47]  (3.5 ns)

 <State 20>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic_V' (iiccomm2.cpp:87) [47]  (3.5 ns)

 <State 21>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic_V' (iiccomm2.cpp:87) [47]  (3.5 ns)

 <State 22>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic_V' (iiccomm2.cpp:87) [47]  (3.5 ns)

 <State 23>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic_V' (iiccomm2.cpp:87) [47]  (3.5 ns)

 <State 24>: 3.5ns
The critical path consists of the following:
	bus read on port 'iic_V' (iiccomm2.cpp:87) [48]  (3.5 ns)

 <State 25>: 3.5ns
The critical path consists of the following:
	bus write on port 'iic_V' (iiccomm2.cpp:110) [55]  (3.5 ns)

 <State 26>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic_V' (iiccomm2.cpp:110) [56]  (3.5 ns)

 <State 27>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic_V' (iiccomm2.cpp:110) [56]  (3.5 ns)

 <State 28>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic_V' (iiccomm2.cpp:110) [56]  (3.5 ns)

 <State 29>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic_V' (iiccomm2.cpp:110) [56]  (3.5 ns)

 <State 30>: 3.5ns
The critical path consists of the following:
	bus access on port 'iic_V' (iiccomm2.cpp:110) [56]  (3.5 ns)

 <State 31>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('iic_V_addr_4') [58]  (0 ns)
	bus request on port 'iic_V' (iiccomm2.cpp:118) [59]  (3.5 ns)

 <State 32>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic_V' (iiccomm2.cpp:118) [59]  (3.5 ns)

 <State 33>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic_V' (iiccomm2.cpp:118) [59]  (3.5 ns)

 <State 34>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic_V' (iiccomm2.cpp:118) [59]  (3.5 ns)

 <State 35>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic_V' (iiccomm2.cpp:118) [59]  (3.5 ns)

 <State 36>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic_V' (iiccomm2.cpp:118) [59]  (3.5 ns)

 <State 37>: 3.5ns
The critical path consists of the following:
	bus request on port 'iic_V' (iiccomm2.cpp:118) [59]  (3.5 ns)

 <State 38>: 3.5ns
The critical path consists of the following:
	bus read on port 'iic_V' (iiccomm2.cpp:118) [60]  (3.5 ns)

 <State 39>: 1ns
The critical path consists of the following:
	s_axi write on port 'rx_fifo_outValue_V' (iiccomm2.cpp:119) [61]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
