{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530510785798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530510785805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 02 13:53:05 2018 " "Processing started: Mon Jul 02 13:53:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530510785805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530510785805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Picture_display -c Picture_display " "Command: quartus_map --read_settings_files=on --write_settings_files=off Picture_display -c Picture_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530510785805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1530510786721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1530510786721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picture_display.v 1 1 " "Found 1 design units, including 1 entities, in source file picture_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Picture_display " "Found entity 1: Picture_display" {  } { { "Picture_display.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/Picture_display.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530510795766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530510795766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_RGB " "Found entity 1: LCD_RGB" {  } { { "LCD_RGB.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/LCD_RGB.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530510795770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530510795770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_RAM " "Found entity 1: LCD_RAM" {  } { { "LCD_RAM.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/LCD_RAM.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530510795771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530510795771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Picture_display " "Elaborating entity \"Picture_display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1530510795857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_RGB LCD_RGB:LCD_RGB_uut " "Elaborating entity \"LCD_RGB\" for hierarchy \"LCD_RGB:LCD_RGB_uut\"" {  } { { "Picture_display.v" "LCD_RGB_uut" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/Picture_display.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530510795943 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 LCD_RGB.v(185) " "Verilog HDL assignment warning at LCD_RGB.v(185): truncated value with size 33 to match size of target (9)" {  } { { "LCD_RGB.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/LCD_RGB.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530510795968 "|Picture_display|LCD_RGB:LCD_RGB_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 LCD_RGB.v(190) " "Verilog HDL assignment warning at LCD_RGB.v(190): truncated value with size 33 to match size of target (9)" {  } { { "LCD_RGB.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/LCD_RGB.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530510795968 "|Picture_display|LCD_RGB:LCD_RGB_uut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_setxy.data_a 0 LCD_RGB.v(50) " "Net \"reg_setxy.data_a\" at LCD_RGB.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "LCD_RGB.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/LCD_RGB.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1530510795994 "|Picture_display|LCD_RGB:LCD_RGB_uut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_setxy.waddr_a 0 LCD_RGB.v(50) " "Net \"reg_setxy.waddr_a\" at LCD_RGB.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "LCD_RGB.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/LCD_RGB.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1530510795994 "|Picture_display|LCD_RGB:LCD_RGB_uut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_init.data_a 0 LCD_RGB.v(51) " "Net \"reg_init.data_a\" at LCD_RGB.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "LCD_RGB.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/LCD_RGB.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1530510795995 "|Picture_display|LCD_RGB:LCD_RGB_uut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_init.waddr_a 0 LCD_RGB.v(51) " "Net \"reg_init.waddr_a\" at LCD_RGB.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "LCD_RGB.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/LCD_RGB.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1530510795995 "|Picture_display|LCD_RGB:LCD_RGB_uut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_setxy.we_a 0 LCD_RGB.v(50) " "Net \"reg_setxy.we_a\" at LCD_RGB.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "LCD_RGB.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/LCD_RGB.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1530510795995 "|Picture_display|LCD_RGB:LCD_RGB_uut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_init.we_a 0 LCD_RGB.v(51) " "Net \"reg_init.we_a\" at LCD_RGB.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "LCD_RGB.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/LCD_RGB.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1530510795995 "|Picture_display|LCD_RGB:LCD_RGB_uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_RAM LCD_RAM:LCD_RAM_uut " "Elaborating entity \"LCD_RAM\" for hierarchy \"LCD_RAM:LCD_RAM_uut\"" {  } { { "Picture_display.v" "LCD_RAM_uut" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/Picture_display.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530510796094 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ram_data\[132\] " "Net \"ram_data\[132\]\" is missing source, defaulting to GND" {  } { { "Picture_display.v" "ram_data\[132\]" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/Picture_display.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530510796217 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1530510796217 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 73 F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/db/Picture_display.ram1_LCD_RGB_4ca4df91.hdl.mif " "Memory depth (128) in the design file differs from memory depth (73) in the Memory Initialization File \"F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/db/Picture_display.ram1_LCD_RGB_4ca4df91.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1530510797243 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/db/Picture_display.ram1_LCD_RGB_4ca4df91.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/db/Picture_display.ram1_LCD_RGB_4ca4df91.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1530510797244 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 11 F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/db/Picture_display.ram0_LCD_RGB_4ca4df91.hdl.mif " "Memory depth (16) in the design file differs from memory depth (11) in the Memory Initialization File \"F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/db/Picture_display.ram0_LCD_RGB_4ca4df91.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1530510797244 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "LCD_RGB:LCD_RGB_uut\|reg_init " "RAM logic \"LCD_RGB:LCD_RGB_uut\|reg_init\" is uninferred because MIF is not supported for the selected family" {  } { { "LCD_RGB.v" "reg_init" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/LCD_RGB.v" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1530510797264 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "LCD_RGB:LCD_RGB_uut\|reg_setxy " "RAM logic \"LCD_RGB:LCD_RGB_uut\|reg_setxy\" is uninferred because MIF is not supported for the selected family" {  } { { "LCD_RGB.v" "reg_setxy" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/LCD_RGB.v" 50 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1530510797264 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1530510797264 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/db/Picture_display.ram1_LCD_RGB_4ca4df91.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/db/Picture_display.ram1_LCD_RGB_4ca4df91.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1530510797264 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1530510803534 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LCD_RGB.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/LCD_RGB.v" 69 -1 0 } } { "LCD_RGB.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/LCD_RGB.v" 53 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1530510803559 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1530510803559 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_bl VCC " "Pin \"lcd_bl\" is stuck at VCC" {  } { { "Picture_display.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB11_Picture_display/Picture_display.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530510803915 "|Picture_display|lcd_bl"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1530510803915 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1530510804012 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530510805994 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1530510806353 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530510806353 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "820 " "Implemented 820 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1530510806561 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1530510806561 ""} { "Info" "ICUT_CUT_TM_LCELLS" "813 " "Implemented 813 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1530510806561 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1530510806561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530510806592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 02 13:53:26 2018 " "Processing ended: Mon Jul 02 13:53:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530510806592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530510806592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530510806592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1530510806592 ""}
