Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[15:43:43.041378] Configured Lic search path (21.01-s002): /uusoc/facility/cad_tools/Cadence/common_license:/uusoc/facility/cad_tools/Mentor/common_license

Version: 21.15-s080_1, built Fri Sep 23 11:57:55 PDT 2022
Options: -files synthesis.tcl 
Date:    Tue Nov 04 15:43:43 2025
Host:    lab1-20.eng.utah.edu (x86_64 w/Linux 4.18.0-553.78.1.el8_10.x86_64) (8cores*16cpus*1physical cpu*Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz 16384KB) (65789896KB)
PID:     2990724
OS:      Red Hat Enterprise Linux release 8.10 (Ootpa)


[15:43:43.197424] Periodic Lic check successful
[15:43:43.197433] Feature usage summary:
[15:43:43.197434] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...Using chipware dir from user defined $CW_DIR environment variable set to /uusoc/facility/cad_tools/Cadence/GENUS211/tools.lnx86/lib/chipware
Using chipware simulation model dir from user defined $CW_DIR_SIM environment variable set to /uusoc/facility/cad_tools/Cadence/GENUS211/tools.lnx86/lib/chipware/sim

Finished loading tool scripts (7 seconds elapsed).

#@ Processing -files option
@genus 1> source synthesis.tcl
#@ Begin verbose source ./synthesis.tcl
@file(synthesis.tcl) 3: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
cpu MHz		: 4600.175
cpu MHz		: 4600.950
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
@file(synthesis.tcl) 8: puts "Hostname : [info hostname]"
Hostname : lab1-20.eng.utah.edu
@file(synthesis.tcl) 15: set DESIGN TopModule
@file(synthesis.tcl) 16: set GEN_EFF medium
@file(synthesis.tcl) 17: set MAP_OPT_EFF high
@file(synthesis.tcl) 18: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(synthesis.tcl) 19: set _OUTPUTS_PATH outputs_${DATE}
@file(synthesis.tcl) 20: set _REPORTS_PATH reports_${DATE}
@file(synthesis.tcl) 21: set _LOG_PATH logs_${DATE}
@file(synthesis.tcl) 23: set_db / .init_lib_search_path {. ./lib} 
  Setting attribute of root '/': 'init_lib_search_path' = . ./lib
@file(synthesis.tcl) 24: set_db / .script_search_path {. <path>} 
  Setting attribute of root '/': 'script_search_path' = . <path>
@file(synthesis.tcl) 25: set_db / .init_hdl_search_path {. ./rtl} 
  Setting attribute of root '/': 'init_hdl_search_path' = . ./rtl
@file(synthesis.tcl) 34: set_db / .information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(synthesis.tcl) 41: read_libs {
  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib \
  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_tt_nldm.lib \
  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib
}

Threads Configured:8
            Reading file '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib'
            Reading file '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_tt_nldm.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sclib_tsmc180_ss' and 'sclib_tsmc180_tt'.
        : This is a common source of delay calculation confusion and should be avoided.
            Reading file '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sclib_tsmc180_ss' and 'sclib_tsmc180_ff'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'sclib_tsmc180_ss_nldm.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sclib_tsmc180_tt_nldm.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.980000, -40.000000) in library 'sclib_tsmc180_ff_nldm.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/AND2X1 and sclib_tsmc180_tt/AND2X1).  Deleting (sclib_tsmc180_tt/AND2X1).
        : Library cell names must be unique.  Any duplicates will be deleted.  Only the first (as determined by the order of libraries) will be retained.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/ANTENNA and sclib_tsmc180_tt/ANTENNA).  Deleting (sclib_tsmc180_tt/ANTENNA).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/BUFX1 and sclib_tsmc180_tt/BUFX1).  Deleting (sclib_tsmc180_tt/BUFX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/DFFQBX1 and sclib_tsmc180_tt/DFFQBX1).  Deleting (sclib_tsmc180_tt/DFFQBX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/DFFQQBX1 and sclib_tsmc180_tt/DFFQQBX1).  Deleting (sclib_tsmc180_tt/DFFQQBX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/DFFQSRX1 and sclib_tsmc180_tt/DFFQSRX1).  Deleting (sclib_tsmc180_tt/DFFQSRX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/DFFQX1 and sclib_tsmc180_tt/DFFQX1).  Deleting (sclib_tsmc180_tt/DFFQX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/INVX1 and sclib_tsmc180_tt/INVX1).  Deleting (sclib_tsmc180_tt/INVX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/INVX16 and sclib_tsmc180_tt/INVX16).  Deleting (sclib_tsmc180_tt/INVX16).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/INVX2 and sclib_tsmc180_tt/INVX2).  Deleting (sclib_tsmc180_tt/INVX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/INVX32 and sclib_tsmc180_tt/INVX32).  Deleting (sclib_tsmc180_tt/INVX32).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/INVX4 and sclib_tsmc180_tt/INVX4).  Deleting (sclib_tsmc180_tt/INVX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/INVX8 and sclib_tsmc180_tt/INVX8).  Deleting (sclib_tsmc180_tt/INVX8).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/MUX2X1 and sclib_tsmc180_tt/MUX2X1).  Deleting (sclib_tsmc180_tt/MUX2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/NAND2X1 and sclib_tsmc180_tt/NAND2X1).  Deleting (sclib_tsmc180_tt/NAND2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/NAND3X1 and sclib_tsmc180_tt/NAND3X1).  Deleting (sclib_tsmc180_tt/NAND3X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/NOR2X1 and sclib_tsmc180_tt/NOR2X1).  Deleting (sclib_tsmc180_tt/NOR2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/OR2X1 and sclib_tsmc180_tt/OR2X1).  Deleting (sclib_tsmc180_tt/OR2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/TIE0 and sclib_tsmc180_tt/TIE0).  Deleting (sclib_tsmc180_tt/TIE0).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/TIE1 and sclib_tsmc180_tt/TIE1).  Deleting (sclib_tsmc180_tt/TIE1).
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-22'.
@file(synthesis.tcl) 46: read_physical -lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

Warning : None of the loaded LEF files have MACRO statements. [PHYS-20]
        : Make sure the LEF file containing MACRO statement was not missed.
        : The LEF file containing the cell specific information was not loaded. The LEF MACRO construct is used to set the physical data on cells in the timing library. It is likely that only the technology LEF file was loaded. Load all the associated LEF files.
@file(synthesis.tcl) 48: set_db / .cap_table_file /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable 

  According to cap_table_file, there are total 6 routing layers [ V(3) / H(3) ]

  Setting attribute of root '/': 'cap_table_file' = /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable
@file(synthesis.tcl) 55: set_db / .lp_insert_clock_gating false
  Setting attribute of root '/': 'lp_insert_clock_gating' = false
@file(synthesis.tcl) 62: read_hdl {
  /home/u1419358/des-project/modelsim/RTL/PC1.v \
  /home/u1419358/des-project/modelsim/RTL/PC2.v \
  /home/u1419358/des-project/modelsim/RTL/left_shift.v \
  /home/u1419358/des-project/modelsim/RTL/expansion.v \
  /home/u1419358/des-project/modelsim/RTL/f_func.v \
  /home/u1419358/des-project/modelsim/RTL/Initial_Permutation.v \
  /home/u1419358/des-project/modelsim/RTL/Final_Permutation.v \
  /home/u1419358/des-project/modelsim/RTL/pbox.v \
  /home/u1419358/des-project/modelsim/RTL/sbox.v \
  /home/u1419358/des-project/modelsim/RTL/sbox_array.v \
  /home/u1419358/des-project/modelsim/RTL/SPI.v \
  /home/u1419358/des-project/modelsim/RTL/key_schedule.v \
  /home/u1419358/des-project/modelsim/RTL/Control_State_Machine.v \
  /home/u1419358/des-project/modelsim/RTL/TopModule.v 
}
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/PC1.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/PC2.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/left_shift.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/expansion.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/f_func.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/Initial_Permutation.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/Final_Permutation.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/pbox.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/sbox.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/sbox_array.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/SPI.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/key_schedule.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/Control_State_Machine.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/TopModule.v'
@file(synthesis.tcl) 78: elaborate $DESIGN
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2X1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Z' in libcell 'XOR2X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'Z' in libcell 'XOR2X1'.
  Libraries have 14 usable logic and 4 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'TopModule' from file '/home/u1419358/des-project/modelsim/RTL/TopModule.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'SPI' from file '/home/u1419358/des-project/modelsim/RTL/SPI.v'.
Info    : Clock signal is not used as a clock in this process or block. [CDFG-365]
        : Signal 'cs_n' in file '/home/u1419358/des-project/modelsim/RTL/SPI.v' on line 47.
Info    : Clock signal is not used as a clock in this process or block. [CDFG-365]
        : Signal 'cs_n' in file '/home/u1419358/des-project/modelsim/RTL/SPI.v' on line 59.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-concat%' in file '/home/u1419358/des-project/modelsim/RTL/SPI.v' on line 42.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-concat%' in file '/home/u1419358/des-project/modelsim/RTL/SPI.v' on line 39.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Control_State_Machine' from file '/home/u1419358/des-project/modelsim/RTL/Control_State_Machine.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Initial_Permutation' from file '/home/u1419358/des-project/modelsim/RTL/Initial_Permutation.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'key_schedule' from file '/home/u1419358/des-project/modelsim/RTL/key_schedule.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'PC1' from file '/home/u1419358/des-project/modelsim/RTL/PC1.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'left_shift' from file '/home/u1419358/des-project/modelsim/RTL/left_shift.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'PC2' from file '/home/u1419358/des-project/modelsim/RTL/PC2.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Feistel_Function' from file '/home/u1419358/des-project/modelsim/RTL/f_func.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Expansion' from file '/home/u1419358/des-project/modelsim/RTL/expansion.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'SBoxArray' from file '/home/u1419358/des-project/modelsim/RTL/sbox_array.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'SBox' from file '/home/u1419358/des-project/modelsim/RTL/sbox.v'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'SBox' in file '/home/u1419358/des-project/modelsim/RTL/sbox.v' on line 173.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Read for variable 'N16459' at line 174 col 29, in Module 'SBox' in file '/home/u1419358/des-project/modelsim/RTL/sbox.v' on line 174.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Read for variable 'N16486' at line 175 col 29, in Module 'SBox' in file '/home/u1419358/des-project/modelsim/RTL/sbox.v' on line 175.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Read for variable 'N16507' at line 176 col 29, in Module 'SBox' in file '/home/u1419358/des-project/modelsim/RTL/sbox.v' on line 176.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Read for variable 'N16528' at line 177 col 29, in Module 'SBox' in file '/home/u1419358/des-project/modelsim/RTL/sbox.v' on line 177.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Read for variable 'N16549' at line 178 col 29, in Module 'SBox' in file '/home/u1419358/des-project/modelsim/RTL/sbox.v' on line 178.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Read for variable 'N16570' at line 179 col 29, in Module 'SBox' in file '/home/u1419358/des-project/modelsim/RTL/sbox.v' on line 179.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Read for variable 'N16591' at line 180 col 29, in Module 'SBox' in file '/home/u1419358/des-project/modelsim/RTL/sbox.v' on line 180.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Read for variable 'N16612' at line 181 col 29, in Module 'SBox' in file '/home/u1419358/des-project/modelsim/RTL/sbox.v' on line 181.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'SBox' in file '/home/u1419358/des-project/modelsim/RTL/sbox.v' on line 174.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'SBox' in file '/home/u1419358/des-project/modelsim/RTL/sbox.v' on line 175.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'SBox' in file '/home/u1419358/des-project/modelsim/RTL/sbox.v' on line 176.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'SBox' in file '/home/u1419358/des-project/modelsim/RTL/sbox.v' on line 177.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'SBox' in file '/home/u1419358/des-project/modelsim/RTL/sbox.v' on line 178.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'SBox' in file '/home/u1419358/des-project/modelsim/RTL/sbox.v' on line 179.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'SBox' in file '/home/u1419358/des-project/modelsim/RTL/sbox.v' on line 180.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'SBox' in file '/home/u1419358/des-project/modelsim/RTL/sbox.v' on line 181.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'SBox' in file '/home/u1419358/des-project/modelsim/RTL/sbox.v' on line 4.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'PBox' from file '/home/u1419358/des-project/modelsim/RTL/pbox.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Final_Permutation' from file '/home/u1419358/des-project/modelsim/RTL/Final_Permutation.v'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'Control_State_Machine' in file '/home/u1419358/des-project/modelsim/RTL/Control_State_Machine.v' on line 71.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'temp_reg' in module 'Control_State_Machine' in file '/home/u1419358/des-project/modelsim/RTL/Control_State_Machine.v' on line 26.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'TopModule' in file '/home/u1419358/des-project/modelsim/RTL/TopModule.v' on line 96.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'TopModule' in file '/home/u1419358/des-project/modelsim/RTL/TopModule.v' on line 96.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[0]' in module 'SPI'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[1]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[2]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[3]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[4]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[5]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[6]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[7]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[8]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[9]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[10]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[11]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[12]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[13]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[14]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[15]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[16]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[17]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[18]' in module 'SPI'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'shreg_out[19]' in module 'SPI'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG2G-622'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'TopModule'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: TopModule, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: TopModule, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(synthesis.tcl) 79: puts "Runtime & Memory after 'read_hdl'"
Runtime & Memory after 'read_hdl'
@file(synthesis.tcl) 80: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:43:47 (Nov04) |  147.3 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:03(00:00:04) | 100.0(100.0) |   15:43:51 (Nov04) |  356.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 84: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'TopModule'

No empty modules in design 'TopModule'

  Done Checking the design.
@file(synthesis.tcl) 90: read_sdc /home/u1419358/des-project/genus/SDC/des.sdc
            Reading file '/home/u1419358/des-project/genus/SDC/des.sdc'
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_ports"                - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(synthesis.tcl) 91: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 1
@file(synthesis.tcl) 96: if {![file exists ${_LOG_PATH}]} {
  file mkdir ${_LOG_PATH}
  puts "Creating directory ${_LOG_PATH}"
}
Creating directory logs_Nov04-15:43:50
@file(synthesis.tcl) 101: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
  puts "Creating directory ${_OUTPUTS_PATH}"
}
Creating directory outputs_Nov04-15:43:50
@file(synthesis.tcl) 106: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory reports_Nov04-15:43:50
@file(synthesis.tcl) 110: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Nov 04 2025  03:43:51 pm
  Module:                 TopModule
  Technology libraries:   sclib_tsmc180_ss 1.0
                          sclib_tsmc180_tt 1.0
                          sclib_tsmc180_ff 1.0
  Operating conditions:   PVT_1P62V_125C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     
(Pin | Source | Reason)                                                         

pin:TopModule/spi_inst/miso_q_reg/clk port:TopModule/cs_n {Unclocked source}
pin:TopModule/spi_inst/miso_q_reg288/clk port:TopModule/sclk {Unclocked source}
{pin:TopModule/spi_inst/bit_cnt_reg[0]/clk} port:TopModule/sclk {Unclocked source}
  ... 261 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:TopModule/spi_inst/miso_q
hnet:TopModule/spi_inst/shreg_out[0]
hnet:TopModule/spi_inst/shreg_out[10]
  ... 62 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:TopModule/cs_n
port:TopModule/mosi
port:TopModule/rst
  ... 1 other warning in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

port:TopModule/miso
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:TopModule/cs_n
port:TopModule/mosi
port:TopModule/rst
  ... 1 other warning in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:TopModule/miso
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                   264
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                      65
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           4
 Outputs without clocked external delays                          1
 Inputs without external driver/transition                        4
 Outputs without external load                                    1
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:        339

@file(synthesis.tcl) 120: if {[llength [all_registers]] > 0} { 
  define_cost_group -name I2C -design $DESIGN
  define_cost_group -name C2O -design $DESIGN
  define_cost_group -name C2C -design $DESIGN
  path_group -from [all_registers] -to [all_registers] -group C2C -name C2C
  path_group -from [all_registers] -to [all_outputs] -group C2O -name C2O
  path_group -from [all_inputs]  -to [all_registers] -group I2C -name I2C
}
@file(synthesis.tcl) 129: define_cost_group -name I2O -design $DESIGN
@file(synthesis.tcl) 130: path_group -from [all_inputs]  -to [all_outputs] -group I2O -name I2O
@file(synthesis.tcl) 131: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] >> $_REPORTS_PATH/${DESIGN}_pretim.rpt
}
        Computing arrivals and requireds.
@file(synthesis.tcl) 148: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(synthesis.tcl) 149: syn_generic
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 386.3 ps std_slew: 31.0 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: TopModule, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 8 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'key_reg_reg[0]', 'key_reg_reg[8]', 'key_reg_reg[16]', 'key_reg_reg[24]', 
'key_reg_reg[32]', 'key_reg_reg[40]', 'key_reg_reg[48]', 'key_reg_reg[56]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'spi_inst/shreg_out_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'spi_inst/shreg_out_reg[0]161'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'spi_inst/shreg_out_reg[1]162'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 3 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'spi_inst/shreg_out_reg[0]', 'spi_inst/shreg_out_reg[0]161', 
'spi_inst/shreg_out_reg[1]162'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 21 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'csm_inst/f_inst/exp_inst', 'csm_inst/f_inst/pbox_inst', 
'csm_inst/fp_inst', 'csm_inst/ip_inst', 'csm_inst/keygen_inst/pc1_inst', 
'csm_inst/keygen_inst/pc2_1', 'csm_inst/keygen_inst/pc2_2', 
'csm_inst/keygen_inst/pc2_3', 'csm_inst/keygen_inst/pc2_4', 
'csm_inst/keygen_inst/pc2_5', 'csm_inst/keygen_inst/pc2_6', 
'csm_inst/keygen_inst/pc2_7', 'csm_inst/keygen_inst/pc2_8', 
'csm_inst/keygen_inst/pc2_9', 'csm_inst/keygen_inst/pc2_10', 
'csm_inst/keygen_inst/pc2_11', 'csm_inst/keygen_inst/pc2_12', 
'csm_inst/keygen_inst/pc2_13', 'csm_inst/keygen_inst/pc2_14', 
'csm_inst/keygen_inst/pc2_15', 'csm_inst/keygen_inst/pc2_16'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'mux_start_encrypt_125_40'.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.337
Via Resistance      : 6.983 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.451790  
M2              V         1.00         0.371113  
M3              H         1.00         0.371113  
M4              V         1.00         0.371113  
M5              H         1.00         0.371113  
M6              V         1.00         0.111178  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'TopModule' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:43:52 (Nov04) |  356.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: TopModule, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.010s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        10.00 | 
------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'csm_inst/keygen_inst'.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: TopModule, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.337
Via Resistance      : 6.983 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.451790  
M2              V         1.00         0.371113  
M3              H         1.00         0.371113  
M4              V         1.00         0.371113  
M5              H         1.00         0.371113  
M6              V         1.00         0.111178  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 4, runtime: 0.011s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.018s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 1, runtime: 0.001s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.003s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: TopModule, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       4 |        11.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         1.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         1.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |        18.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       1 |         1.00 | 
| hlo_identity_transform    |       0 |       0 |         3.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         1.00 | 
| hlo_mux_consolidation     |       0 |       0 |         1.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         1.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 1
mux_cmbsop__4_29 
SOP DEBUG : Module= SBox, Cluster= ctl_4_29, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_4_29.
Number of non-ctl's : 1
mux_cmbsop__4_29 
SOP DEBUG : Module= SBox_1, Cluster= ctl_4_29, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_4_29.
Number of non-ctl's : 1
mux_cmbsop__4_29 
SOP DEBUG : Module= SBox_2, Cluster= ctl_4_29, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_4_29.
Number of non-ctl's : 1
mux_cmbsop__4_29 
SOP DEBUG : Module= SBox_3, Cluster= ctl_4_29, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_4_29.
Number of non-ctl's : 1
mux_cmbsop__4_29 
SOP DEBUG : Module= SBox_4, Cluster= ctl_4_29, ctl= 1, Non-ctl= 1
implTypeToString() API needs to be updated for implementation 105
Selected impl_type 105 (Unknown) for sop cluster ctl_4_29.
Number of non-ctl's : 1
mux_cmbsop__4_29 
SOP DEBUG : Module= SBox_5, Cluster= ctl_4_29, ctl= 1, Non-ctl= 1
implTypeToString() API needs to be updated for implementation 105
Selected impl_type 105 (Unknown) for sop cluster ctl_4_29.
Number of non-ctl's : 1
mux_cmbsop__4_29 
SOP DEBUG : Module= SBox_6, Cluster= ctl_4_29, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_4_29.
Number of non-ctl's : 1
mux_cmbsop__4_29 
SOP DEBUG : Module= SBox_7, Cluster= ctl_4_29, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_4_29.
Number of non-ctl's : 12
g286 g288 g289 g291 g298 g300 g301 g302 g308 mux_transaction_state_96_23 mux_trigger_operation_96_23 mux_trigger_operation_95_314 
SOP DEBUG : Module= TopModule, Cluster= ctl_transaction_state_96_23, ctl= 2, Non-ctl= 12
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_transaction_state_96_23.
              Info: total 19 bmuxes found, 18 are converted to onehot form, and 1 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'TopModule':
          live_trim(7) sop(9) 
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'f_inst' in module 'Control_State_Machine' is ungrouped to improve datapath connectivity.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'TopModule'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 8 
MaxCSA: Successfully built Maximal CSA Expression Expr0
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_45_55...
        Done timing increment_unsigned_45_55.
      Timing increment_unsigned_45_77...
        Done timing increment_unsigned_45_77.
      Timing increment_unsigned_45_99...
        Done timing increment_unsigned_45_99.
      Timing increment_unsigned_45_121...
        Done timing increment_unsigned_45_121.
      Timing increment_unsigned_45_143...
        Done timing increment_unsigned_45_143.
      Timing increment_unsigned_45_165...
        Done timing increment_unsigned_45_165.
      Timing increment_unsigned_45_187...
        Done timing increment_unsigned_45_187.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in Control_State_Machine: area: 226916324404 ,dp = 4 mux = 22 sg = slow         worst_clk_period: -1.0000 
    wns: 41982  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3666311  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in Control_State_Machine: area: 226696401624 ,dp = 2 mux = 22 sg = fast         worst_clk_period: -1.0000 
    wns: 44554  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3822711  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in Control_State_Machine: area: 226696401624 ,dp = 2 mux = 22 sg = very_slow    worst_clk_period: -1.0000 
    wns: 44554  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3822711  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in Control_State_Machine: area: 226696401624 ,dp = 2 mux = 22 sg = very_fast    worst_clk_period: -1.0000 
    wns: 44554  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3822711  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in Control_State_Machine: area: 226696401624 ,dp = 2 mux = 22 sg = very_fast    worst_clk_period: -1.0000 
    wns: 44554  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3822711  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in Control_State_Machine: area: 226696401624 ,dp = 2 mux = 22 sg = very_fast    worst_clk_period: -1.0000 
    wns: 44554  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3822711  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in Control_State_Machine: area: 226696401624 ,dp = 2 mux = 22 sg = very_fast    worst_clk_period: -1.0000 
    wns: 44554  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3822711  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in Control_State_Machine: area: 226696401624 ,dp = 2 mux = 22 sg = very_fast    worst_clk_period: -1.0000 
    wns: 44554  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3822711  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_0_c7 in Control_State_Machine: area: 226696401624 ,dp = 2 mux = 22 sg = very_fast    worst_clk_period: -1.0000 
    wns: 44554  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3822711  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 226696401624.  Fastest config wns;  44554
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area     226916324404       226696401624       226696401624       226696401624       226696401624       226696401624       226696401624       226696401624  
##>            WNS         -4198.20           -4455.40           -4455.40           -4455.40           -4455.40           -4455.40           -4455.40           -4455.40  
##>            TNS          3666311            3822711            3822711            3822711            3822711            3822711            3822711            3822711  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START           226916324404 (      )    -4198.20 (        )       3666311 (        )              
##> rewrite                        START           227576092744 ( +0.29)    -5105.60 ( -907.40)       4273139 (  606828)              (a,ar) Expr0_from --> Expr0_to
##>                                  END           228763675756 ( +0.52)    -5105.60 (   +0.00)       4273067 (     -72)           0  
##>                                  END           226916324404 ( +0.00)    -4198.20 (   +0.00)       3666311 (       0)           0  
##>createMaxCarrySave              START           226916324404 ( +0.00)    -4198.20 (   +0.00)       3666311 (       0)              
##> datapath_rewrite_one_def       START           226916324404 ( +0.00)    -4198.20 (   +0.00)       3666311 (       0)              
##>                                  END           226916324404 ( +0.00)    -4198.20 (   +0.00)       3666311 (       0)           0  
##> speculate_in_gdef              START           226916324404 ( +0.00)    -4198.20 (   +0.00)       3666311 (       0)              
##>  pre_speculate_mux_merge       START           226916324404 ( +0.00)    -4198.20 (   +0.00)       3666311 (       0)              
##>                                  END           226916324404 ( +0.00)    -4198.20 (   +0.00)       3666311 (       0)           0  
##>                                  END           226916324404 ( +0.00)    -4198.20 (   +0.00)       3666311 (       0)           0  
##> csa_opto                       START           226916324404 ( +0.00)    -4198.20 (   +0.00)       3666311 (       0)              
##>                                  END           226960308960 ( +0.02)    -4198.20 (   +0.00)       3666877 (     566)           0  
##>                                  END           226960308960 ( +0.02)    -4198.20 (   +0.00)       3666877 (     566)           0  
##>canonicalize_by_names           START           226960308960 ( +0.00)    -4198.20 (   +0.00)       3666877 (       0)              
##>                                  END           226960308960 ( +0.00)    -4198.20 (   +0.00)       3666877 (       0)           0  
##>datapath_rewrite_post_csa_one_  START           226960308960 ( +0.00)    -4198.20 (   +0.00)       3666877 (       0)              
##>                                  END           226960308960 ( +0.00)    -4198.20 (   +0.00)       3666877 (       0)           0  
##>datapath_csa_factoring_one_gde  START           226960308960 ( +0.00)    -4198.20 (   +0.00)       3666877 (       0)              
##>                                  END           226960308960 ( +0.00)    -4198.20 (   +0.00)       3666877 (       0)           0  
##>dpopt_share_one_def             START           226960308960 ( +0.00)    -4198.20 (   +0.00)       3666877 (       0)              
##>                                  END           226960308960 ( +0.00)    -4198.20 (   +0.00)       3666877 (       0)           0  
##>datapath_rewrite_post_share     START           226960308960 ( +0.00)    -4198.20 (   +0.00)       3666877 (       0)              
##>                                  END           226960308960 ( +0.00)    -4198.20 (   +0.00)       3666877 (       0)           0  
##>dp_combine_const_mult_with_com  START           226960308960 ( +0.00)    -4198.20 (   +0.00)       3666877 (       0)              
##>                                  END           226960308960 ( +0.00)    -4198.20 (   +0.00)       3666877 (       0)           0  
##>speculate_in_gdef               START           226960308960 ( +0.00)    -4198.20 (   +0.00)       3666877 (       0)              
##> pre_speculate_mux_merge        START           226960308960 ( +0.00)    -4198.20 (   +0.00)       3666877 (       0)              
##>                                  END           226960308960 ( +0.00)    -4198.20 (   +0.00)       3666877 (       0)           0  
##>                                  END           226960308960 ( +0.00)    -4198.20 (   +0.00)       3666877 (       0)           0  
##>dp_operator_level_decompositio  START           226960308960 ( +0.00)    -4198.20 (   +0.00)       3666877 (       0)              
##>                                  END           226960308960 ( +0.00)    -4198.20 (   +0.00)       3666877 (       0)           0  
##>selective_flatten_dp_config     START           226960308960 ( +0.00)    -4198.20 (   +0.00)       3666877 (       0)              
##>                                  END           226960308960 ( +0.00)    -4455.40 ( -257.20)       3823277 (  156400)           0  
##>createMaxCarrySave              START           226960308960 ( +0.00)    -4455.40 (   +0.00)       3823277 (       0)              
##> datapath_rewrite_one_def       START           226960308960 ( +0.00)    -4455.40 (   +0.00)       3823277 (       0)              
##>  fast_cse_elim                 START           226960308960 ( +0.00)    -4455.40 (   +0.00)       3823277 (       0)              
##>                                  END           226960308960 ( +0.00)    -4455.40 (   +0.00)       3823277 (       0)           0  
##>  fast_cse_elim                 START           226960308960 ( +0.00)    -4455.40 (   +0.00)       3823277 (       0)              
##>                                  END           226960308960 ( +0.00)    -4455.40 (   +0.00)       3823277 (       0)           0  
##>                                  END           226960308960 ( +0.00)    -4455.40 (   +0.00)       3823277 (       0)           0  
##> speculate_in_gdef              START           226960308960 ( +0.00)    -4455.40 (   +0.00)       3823277 (       0)              
##>  pre_speculate_mux_merge       START           226960308960 ( +0.00)    -4455.40 (   +0.00)       3823277 (       0)              
##>                                  END           226960308960 ( +0.00)    -4455.40 (   +0.00)       3823277 (       0)           0  
##>                                  END           226960308960 ( +0.00)    -4455.40 (   +0.00)       3823277 (       0)           0  
##> csa_opto                       START           226960308960 ( +0.00)    -4455.40 (   +0.00)       3823277 (       0)              
##>                                  END           226960308960 ( +0.00)    -4455.40 (   +0.00)       3823277 (       0)           0  
##>                                  END           226960308960 ( +0.00)    -4455.40 (   +0.00)       3823277 (       0)           0  
##>context_based_simplify          START           226784370736 ( -0.08)    -4455.40 (   +0.00)       3822711 (    -566)              
##>                                  END           226696401624 ( -0.04)    -4455.40 (   +0.00)       3822711 (       0)           0  
##>group_csa_final_adder_dp        START           226696401624 ( +0.00)    -4455.40 (   +0.00)       3822711 (       0)              
##>                                  END           226696401624 ( +0.00)    -4455.40 (   +0.00)       3822711 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START           226696401624 ( +0.00)    -4455.40 (   +0.00)       3822711 (       0)              
##>                                  END           226696401624 ( +0.00)    -4455.40 (   +0.00)       3822711 (       0)           0  
##>speculate_in_gdef               START           226696401624 ( +0.00)    -4455.40 (   +0.00)       3822711 (       0)              
##> pre_speculate_mux_merge        START           226696401624 ( +0.00)    -4455.40 (   +0.00)       3822711 (       0)              
##>                                  END           226696401624 ( +0.00)    -4455.40 (   +0.00)       3822711 (       0)           0  
##>                                  END           226696401624 ( +0.00)    -4455.40 (   +0.00)       3822711 (       0)           0  
##>create_score                    START           226696401624 ( +0.00)    -4455.40 (   +0.00)       3822711 (       0)              
##>                                  END           226696401624 ( +0.00)    -4455.40 (   +0.00)       3822711 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_10_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 14 
MaxCSA: Successfully built Maximal CSA Expression Expr1
      Timing increment_unsigned_190...
        Done timing increment_unsigned_190.
      Timing increment_unsigned_192_194...
        Done timing increment_unsigned_192_194.
      Timing increment_unsigned_192_199...
        Done timing increment_unsigned_192_199.
      Timing increment_unsigned_192_204...
        Done timing increment_unsigned_192_204.
      Timing increment_unsigned_192_209...
        Done timing increment_unsigned_192_209.
      Timing increment_unsigned_192_214...
        Done timing increment_unsigned_192_214.
      Timing increment_unsigned_192_219...
        Done timing increment_unsigned_192_219.
      Timing increment_unsigned_192_224...
        Done timing increment_unsigned_192_224.
CDN_DP_region_10_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_10_0_c0 in SPI: area: 1671413128 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_10_0_c1 in SPI: area: 1187583012 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_10_0_c2 in SPI: area: 1187583012 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_10_0_c3 in SPI: area: 1187583012 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_10_0_c4 in SPI: area: 1187583012 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_10_0_c5 in SPI: area: 1187583012 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_10_0_c6 in SPI: area: 1187583012 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_10_0_c7 in SPI: area: 1187583012 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_10_0_c7 in SPI: area: 1187583012 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 1187583012.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_10_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1671413128         1187583012         1187583012         1187583012         1187583012         1187583012         1187583012         1187583012  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_10_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             1671413128 (      )    214748364.70 (        )             0 (        )              
##> rewrite                        START             3034934364 (+81.58)    214748364.70 (   +0.00)             0 (       0)              (a,ar) Expr1_from --> Expr1_to
##>                                  END             5849945948 (+92.75)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1671413128 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1671413128 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1671413128 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1671413128 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1671413128 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1583444016 ( -5.26)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1583444016 ( -5.26)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1583444016 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             1407505792 (-11.11)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1187583012 (-15.62)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             1187583012 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1187583012 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             1187583012 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1187583012 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START             1187583012 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1187583012 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_10_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_10_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'TopModule'.
      Removing temporary intermediate hierarchies under TopModule
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: TopModule, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: TopModule, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'TopModule'.
              Optimizing muxes in design 'Control_State_Machine'.
              Post blast muxes in design 'TopModule'.
              Post blast muxes in design 'Control_State_Machine'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: TopModule, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.154s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |       154.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                                       Message Text                                         |
---------------------------------------------------------------------------------------------------------------------------
| CDFG-365   |Info    |    2 |Clock signal is not used as a clock in this process or block.                               |
| CDFG-472   |Warning |    3 |Unreachable statements for case item.                                                       |
| CDFG-508   |Warning |    1 |Removing unused register.                                                                   |
|            |        |      |Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve |
|            |        |      | the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a   |
|            |        |      | pragma in the RTL.                                                                         |
| CDFG-738   |Info    |    1 |Common subexpression eliminated.                                                            |
| CDFG-739   |Info    |    1 |Common subexpression kept.                                                                  |
| CDFG-769   |Info    |    2 |Identified sum-of-products logic to be optimized during syn_generic.                        |
| CDFG-771   |Info    |    8 |Replaced logic with a constant value.                                                       |
| CDFG-893   |Info    |    8 |Optimized the MUX created for array read / write or variable shifter.                       |
| CDFG2G-622 |Warning |   65 |Signal or variable has multiple drivers.                                                    |
|            |        |      |This may cause simulation mismatches between the original and synthesized designs.          |
| CWD-19     |Info    |   31 |An implementation was inferred.                                                             |
| DPOPT-1    |Info    |    1 |Optimizing datapath logic.                                                                  |
| DPOPT-2    |Info    |    1 |Done optimizing datapath logic.                                                             |
| DPOPT-3    |Info    |    2 |Implementing datapath configurations.                                                       |
| DPOPT-4    |Info    |    2 |Done implementing datapath configurations.                                                  |
| DPOPT-6    |Info    |    1 |Pre-processed datapath logic.                                                               |
| ELAB-1     |Info    |    1 |Elaborating Design.                                                                         |
| ELAB-2     |Info    |   13 |Elaborating Subdesign.                                                                      |
| ELAB-3     |Info    |    1 |Done Elaborating Design.                                                                    |
| GLO-12     |Info    |    3 |Replacing a flip-flop with a logic constant 0.                                              |
|            |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' |
|            |        |      | or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete  |
|            |        |      | list of deleted sequential with command 'report sequential -deleted'                       |
|            |        |      | (on Reason 'constant0').                                                                   |
| GLO-32     |Info    |    2 |Deleting sequential instances not driving any primary outputs.                              |
|            |        |      |Optimizations such as constant propagation or redundancy removal could change the           |
|            |        |      | connections so an instance does not drive any primary outputs anymore. To see the list of  |
|            |        |      | deleted sequential, set the 'information_level' attribute to 2 or above. If the message is |
|            |        |      | truncated set the message attribute 'truncate' to false to see the complete list.          |
| GLO-34     |Info    |    3 |Deleting instances not driving any primary outputs.                                         |
|            |        |      |Optimizations such as constant propagation or redundancy removal could change the           |
|            |        |      | connections so a hierarchical instance does not drive any primary outputs anymore. To see  |
|            |        |      | the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or  |
|            |        |      | above. If the message is truncated set the message attribute 'truncate' to false to see    |
|            |        |      | the complete list. To prevent this optimization, set the 'delete_unloaded_insts'           |
|            |        |      | root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.            |
| GLO-51     |Info    |    1 |Hierarchical instance automatically ungrouped.                                              |
|            |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing    |
|            |        |      | optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to      |
|            |        |      | 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of |
|            |        |      | instances or modules to 'false'.                                                           |
| LBR-9      |Warning |    6 |Library cell has no output pins defined.                                                    |
|            |        |      |Add the missing output pin(s)                                                               |
|            |        |      | , then reload the library. Else the library cell will be marked as timing model i.e.       |
|            |        |      | unusable. Timing_model means that the cell does not have any defined function. If there is |
|            |        |      | no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will   |
|            |        |      | be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it    |
|            |        |      | will not be picked up from the library for synthesis. If you query the attribute           |
|            |        |      | 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note:  |
|            |        |      | The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus    |
|            |        |      | will depend upon the output function defined in the pin group (output pin)                 |
|            |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.         |
| LBR-22     |Warning |   42 |Multiply-defined library cell.                                                              |
|            |        |      |Library cell names must be unique.  Any duplicates will be deleted.  Only the first         |
|            |        |      | (as determined by the order of libraries) will be retained.                                |
| LBR-38     |Warning |    2 |Libraries have inconsistent nominal operating conditions. In the Liberty library, there are |
|            |        |      | attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, |
|            |        |      | if the respective values of the 2 given .libs differ.                                      |
|            |        |      |This is a common source of delay calculation confusion and should be avoided.               |
| LBR-162    |Info    |    3 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                     |
|            |        |      |Setting the 'timing_sense' to non_unate.                                                    |
| LBR-412    |Info    |    3 |Created nominal operating condition.                                                        |
|            |        |      |The nominal operating condition is represented, either by the nominal PVT values specified  |
|            |        |      | in the library source (via nom_process,nom_voltage and nom_temperature respectively)       |
|            |        |      | , or by the default PVT values (1.0,1.0,1.0).                                              |
| LBR-785    |Info    |   42 |Stored shadowed libcells.                                                                   |
|            |        |      |Before deleting duplicate libcells, their names are stored.                                 |
| PHYS-20    |Warning |    1 |None of the loaded LEF files have MACRO statements.                                         |
|            |        |      |The LEF file containing the cell specific information was not loaded. The LEF MACRO         |
|            |        |      | construct is used to set the physical data on cells in the timing library. It is likely    |
|            |        |      | that only the technology LEF file was loaded. Load all the associated LEF files.           |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.                                                |
| SYNTH-1    |Info    |    1 |Synthesizing.                                                                               |
| TIM-1000   |Info    |    1 |Multimode clock gating check is disabled.                                                   |
---------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.337
Via Resistance      : 6.983 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.451790  
M2              V         1.00         0.371113  
M3              H         1.00         0.371113  
M4              V         1.00         0.371113  
M5              H         1.00         0.371113  
M6              V         1.00         0.111178  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Mapper: Libraries have:
	domain _default_: 14 combo usable cells and 4 sequential usable cells
      Mapping 'TopModule'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sbox1' in module 'SBoxArray' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sbox8' in module 'SBoxArray' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sbox7' in module 'SBoxArray' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sbox6' in module 'SBoxArray' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sbox5' in module 'SBoxArray' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sbox4' in module 'SBoxArray' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sbox3' in module 'SBoxArray' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sbox2' in module 'SBoxArray' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'f_inst_sbox_inst' in module 'Control_State_Machine' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'spi_inst' in module 'TopModule' would be automatically ungrouped.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) TopModule...
          Done structuring (delay-based) TopModule
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 16 CPUs usable)
          Structuring (delay-based) Control_State_Machine...
            Starting partial collapsing (xors only) Control_State_Machine
            Finished partial collapsing.
            Starting partial collapsing  Control_State_Machine
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) Control_State_Machine
        Mapping component Control_State_Machine...
          Structuring (delay-based) cb_oseq_323...
            Starting partial collapsing (xors only) cb_oseq_323
            Finished partial collapsing.
            Starting partial collapsing  cb_oseq_323
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq_323
        Mapping component cb_oseq_323...
          Structuring (delay-based) logic partition in TopModule...
          Done structuring (delay-based) logic partition in TopModule
        Mapping logic partition in TopModule...
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------------------------------------------------
|   Id   |Sev  |Count |                                           Message Text                                            |
---------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info |    2 |A datapath component has been ungrouped.                                                           |
| GLO-51 |Info |   10 |Hierarchical instance automatically ungrouped.                                                     |
|        |     |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing           |
|        |     |      | optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You |
|        |     |      | can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or       |
|        |     |      | modules to 'false'.                                                                               |
---------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'C2C' target slack: -4355 ps
Target path end-point (Pin: csm_inst/right_reg_reg[25]/d)

           Pin                       Type          Fanout  Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock clk)                <<<  launch                                0 R 
csm_inst
  round_counter_reg[3]/clk                                                
  round_counter_reg[3]/q   (u)  unmapped_d_flop       125 475.0           
  g50292/in_1                                                             
  g50292/z                 (u)  unmapped_complex2      11  41.8           
  g49900/in_0                                                             
  g49900/z                 (u)  unmapped_complex2       2   7.6           
  g49076/in_1                                                             
  g49076/z                 (u)  unmapped_nand2          1   3.8           
  g48995/in_1                                                             
  g48995/z                 (u)  unmapped_complex2       2   7.6           
  g48332/in_1                                                             
  g48332/z                 (u)  unmapped_nand2          1   3.8           
  g48187/in_0                                                             
  g48187/z                 (u)  unmapped_complex2       1   3.8           
  g47972/in_1                                                             
  g47972/z                 (u)  unmapped_complex2       1   3.8           
  g47900/in_0                                                             
  g47900/z                 (u)  unmapped_nand2          1   3.8           
  g47811/in_1                                                             
  g47811/z                 (u)  unmapped_complex2       2   7.6           
  g47708/in_1                                                             
  g47708/z                 (u)  unmapped_complex2       1   3.8           
  g47709/in_1                                                             
  g47709/z                 (u)  unmapped_nand2         14  53.2           
  g47627/in_0                                                             
  g47627/z                 (u)  unmapped_or2            6  22.8           
  g47447/in_0                                                             
  g47447/z                 (u)  unmapped_nand2          1   3.8           
  g47132/in_1                                                             
  g47132/z                 (u)  unmapped_nand2          1   3.8           
  g47063/in_1                                                             
  g47063/z                 (u)  unmapped_complex2       1   3.8           
  g46687/in_1                                                             
  g46687/z                 (u)  unmapped_nand2          1   3.8           
  g46575/in_1                                                             
  g46575/z                 (u)  unmapped_complex2       1   3.8           
  g46491/in_1                                                             
  g46491/z                 (u)  unmapped_complex2       2   7.6           
  g46398/in_1                                                             
  g46398/z                 (u)  unmapped_or2            1   3.8           
  g46381/in_0                                                             
  g46381/z                 (u)  unmapped_or2            1   3.8           
  g46316/in_1                                                             
  g46316/z                 (u)  unmapped_nand2          1   3.8           
  g46276/in_1                                                             
  g46276/z                 (u)  unmapped_or2            1   3.8           
  right_reg_reg[25]/d      <<<  unmapped_d_flop                           
  right_reg_reg[25]/clk         setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                     capture                            1000 R 
--------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : csm_inst/round_counter_reg[3]/clk
End-point    : csm_inst/right_reg_reg[25]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -4355ps.
 
          Performing post-condense optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'csm_inst' in module 'TopModule' would be automatically ungrouped.
          There are 1 hierarchical instances automatically ungrouped.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   596        100.0
Excluded from State Retention     596        100.0
    - Will not convert            596        100.0
      - Preserved                   0          0.0
      - Power intent excluded     596        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 85, CPU_Time 84.69094700000001
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:43:52 (Nov04) |  356.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:30) |  00:01:24(00:01:25) | 100.0(100.0) |   15:45:17 (Nov04) |  747.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:43:52 (Nov04) |  356.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:30) |  00:01:24(00:01:25) | 100.0(100.0) |   15:45:17 (Nov04) |  747.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:45:17 (Nov04) |  747.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -      3628    528386       356
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      5333    150009       747
##>G:Misc                              85
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       85
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'TopModule' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(synthesis.tcl) 150: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(synthesis.tcl) 151: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:43:47 (Nov04) |  147.3 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:03(00:00:04) |   3.4(  4.4) |   15:43:51 (Nov04) |  356.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:30) |  00:01:25(00:01:26) |  96.6( 95.6) |   15:45:17 (Nov04) |  747.2 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 152: report_dp > $_REPORTS_PATH/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
        Computing net loads.
@file(synthesis.tcl) 153: write_snapshot -outdir $_REPORTS_PATH -tag generic
%# Begin write_snapshot (11/04 15:45:17, mem=1602.60M)
%# Begin qos_stats (11/04 15:45:17, mem=1638.44M)
        Computing arrivals and requireds.
%# End qos_stats (11/04 15:45:17, total cpu=01:00:01, real=01:00:00, peak res=747.20M, current mem=1638.44M)


Working Directory = /home/u1419358/des-project/genus
QoS Summary for TopModule
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                    -5,310
  R2R (ps):                    -5,310
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                    -463,177
  R2R (ps):                  -463,177
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                    331
Cell Area:                    150,015
Total Cell Area:              150,015
Leaf Instances:                 5,333
Total Instances:                5,333
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:01:32
Real Runtime (h:m:s):        00:01:30
CPU  Elapsed (h:m:s):        00:01:36
Real Elapsed (h:m:s):        00:01:32
Memory (MB):                  1638.44
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:01:31
Total Memory (MB):     1640.44
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design design:TopModule should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Did not find power models when running power analysis on a generic netlist. [PA-17]
        : Design design:TopModule has no power models available.
        : The power analysis results on a generic netlist are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : TopModule
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  18%  37%  56%  75% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'reports_Nov04-15:43:50/generic_TopModule.db' for 'TopModule' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:01, real = 00:01).
%# End write_snapshot (11/04 15:45:18, total cpu=01:00:01, real=01:00:01, peak res=747.20M, current mem=1640.44M)
@file(synthesis.tcl) 154: report_summary -directory $_REPORTS_PATH


Working Directory = /home/u1419358/des-project/genus
QoS Summary for TopModule
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                    -5,310
  R2R (ps):                    -5,310
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                    -463,177
  R2R (ps):                  -463,177
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                    331
Cell Area:                    150,015
Total Cell Area:              150,015
Leaf Instances:                 5,333
Total Instances:                5,333
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:01:32
Real Runtime (h:m:s):        00:01:30
CPU  Elapsed (h:m:s):        00:01:36
Real Elapsed (h:m:s):        00:01:32
Memory (MB):                  1638.44
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:01:31
Total Memory (MB):     1640.44
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(synthesis.tcl) 165: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(synthesis.tcl) 166: syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 386.3 ps std_slew: 31.0 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.337
Via Resistance      : 6.983 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.451790  
M2              V         1.00         0.371113  
M3              H         1.00         0.371113  
M4              V         1.00         0.371113  
M5              H         1.00         0.371113  
M6              V         1.00         0.111178  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'TopModule' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 14 combo usable cells and 4 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:43:52 (Nov04) |  356.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:30) |  00:01:24(00:01:25) |  98.9( 98.8) |   15:45:17 (Nov04) |  747.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:45:17 (Nov04) |  747.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:31) |  00:00:00(00:00:01) |   1.1(  1.2) |   15:45:18 (Nov04) |  747.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:43:52 (Nov04) |  356.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:30) |  00:01:24(00:01:25) |  98.9( 98.8) |   15:45:17 (Nov04) |  747.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:45:17 (Nov04) |  747.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:31) |  00:00:00(00:00:01) |   1.1(  1.2) |   15:45:18 (Nov04) |  747.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:45:18 (Nov04) |  747.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.337
Via Resistance      : 6.983 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.451790  
M2              V         1.00         0.371113  
M3              H         1.00         0.371113  
M4              V         1.00         0.371113  
M5              H         1.00         0.371113  
M6              V         1.00         0.111178  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Mapper: Libraries have:
	domain _default_: 14 combo usable cells and 4 sequential usable cells
      Mapping 'TopModule'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) TopModule...
          Done structuring (delay-based) TopModule
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 16 CPUs usable)
          Structuring (delay-based) cb_oseq_325...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq_325
        Mapping component cb_oseq_325...
          Structuring (delay-based) logic partition in TopModule...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in TopModule
        Mapping logic partition in TopModule...
          Structuring (delay-based) cb_seq...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
 
Global mapping target info
==========================
Cost Group 'C2C' target slack: -4055 ps
Target path end-point (Pin: csm_inst_right_reg_reg[0]/d)

               Pin                            Type          Fanout  Load Arrival   
                                                                    (fF)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)                         <<<  launch                                0 R 
cb_seqi
  csm_inst_round_counter_reg[3]/clk                                                
  csm_inst_round_counter_reg[3]/q   (u)  unmapped_d_flop       125 475.0           
  csm_inst_g85531/in_1                                                             
  csm_inst_g85531/z                 (u)  unmapped_complex2      12  45.6           
  g115830/in_1                                                                     
  g115830/z                         (u)  unmapped_complex2       2   7.6           
  g115718/in_1                                                                     
  g115718/z                         (u)  unmapped_nand2          1   3.8           
  g114653/in_1                                                                     
  g114653/z                         (u)  unmapped_complex2       2   7.6           
  g114054/in_1                                                                     
  g114054/z                         (u)  unmapped_nand2          1   3.8           
  g113728/in_0                                                                     
  g113728/z                         (u)  unmapped_complex2       1   3.8           
  g113664/in_1                                                                     
  g113664/z                         (u)  unmapped_complex2       1   3.8           
  g113545/in_1                                                                     
  g113545/z                         (u)  unmapped_nand2          1   3.8           
  g113469/in_1                                                                     
  g113469/z                         (u)  unmapped_complex2       2   7.6           
  g113400/in_0                                                                     
  g113400/z                         (u)  unmapped_complex2       1   3.8           
  g113401/in_1                                                                     
  g113401/z                         (u)  unmapped_nand2         15  57.0           
  g113222/in_0                                                                     
  g113222/z                         (u)  unmapped_or2            6  22.8           
  g112987/in_0                                                                     
  g112987/z                         (u)  unmapped_complex2       1   3.8           
  g112711/in_0                                                                     
  g112711/z                         (u)  unmapped_or2            1   3.8           
  g112677/in_1                                                                     
  g112677/z                         (u)  unmapped_nand2          2   7.6           
  g112437/in_0                                                                     
  g112437/z                         (u)  unmapped_complex2       1   3.8           
  g112247/in_1                                                                     
  g112247/z                         (u)  unmapped_complex2       1   3.8           
  g112144/in_1                                                                     
  g112144/z                         (u)  unmapped_complex2       1   3.8           
  g112040/in_1                                                                     
  g112040/z                         (u)  unmapped_complex2       1   3.8           
  g111945/in_0                                                                     
  g111945/z                         (u)  unmapped_complex2       1   3.8           
  g111928/in_1                                                                     
  g111928/z                         (u)  unmapped_or2            1   3.8           
  csm_inst_right_reg_reg[0]/d       <<<  unmapped_d_flop                           
  csm_inst_right_reg_reg[0]/clk          setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                              capture                            1000 R 
-----------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : cb_seqi/csm_inst_round_counter_reg[3]/clk
End-point    : cb_seqi/csm_inst_right_reg_reg[0]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -4055ps.
 
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 16 CPUs usable)
          Restructuring (delay-based) logic partition in TopModule...
          Done restructuring (delay-based) logic partition in TopModule
        Optimizing logic partition in TopModule...
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) cb_oseq_325...
          Done restructuring (delay-based) cb_oseq_325
        Optimizing component cb_oseq_325...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
               Pin                        Type     Fanout  Load Slew Delay Arrival   
                                                           (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock clk)                              launch                                  0 R 
cb_seqi
  csm_inst_round_counter_reg[3]/CLK                                0    +0       0 R 
  csm_inst_round_counter_reg[3]/Q        DFFQSRX1       1  10.0  243  +336     336 R 
  g144012/A                                                             +0     336   
  g144012/Z                              INVX4          2  22.2  148  +143     479 F 
  g144011/A                                                             +0     479   
  g144011/Z                              INVX8          2  36.6  122  +114     593 R 
  g144010/A                                                             +0     593   
  g144010/Z                              INVX8          2  46.2  125  +114     707 F 
  g143993/A                                                             +0     708   
  g143993/Z                              INVX16        21 116.8  163  +136     843 R 
  g143377/A                                                             +0     843   
  g143377/Z                              NAND2X1        3  14.8  287  +199    1042 F 
  g142896/B                                                             +0    1042   
  g142896/Z                              NAND2X1        3  14.9  388  +332    1375 R 
  g142676/A                                                             +0    1375   
  g142676/Z                              NAND2X1        1   6.7  193  +167    1542 F 
  g141708/B                                                             +0    1542   
  g141708/Z                              NAND2X1        1   6.8  214  +201    1742 R 
  g141362/A                                                             +0    1743   
  g141362/Z                              NAND2X1        1   6.7  153  +137    1880 F 
  g140870/B                                                             +0    1880   
  g140870/Z                              AND2X1         1   7.2  130  +221    2102 F 
  g140722/A                                                             +0    2102   
  g140722/Z                              NAND3X1        1   6.8  271  +173    2275 R 
  g140540/A                                                             +0    2275   
  g140540/Z                              NAND2X1        1   7.2  173  +153    2428 F 
  g140490/A                                                             +0    2428   
  g140490/Z                              NAND3X1        1   8.3  304  +206    2634 R 
  g140372/S                                                             +0    2634   
  g140372/Z                              MUX2X1         1  10.0  142  +315    2948 F 
  g140327/A                                                             +0    2948   
  g140327/Z                              INVX4          4  30.0  177  +150    3098 R 
  g140318/A                                                             +0    3098   
  g140318/Z                              INVX8          3  16.6   82   +82    3180 F 
  g140317/A                                                             +0    3180   
  g140317/Z                              INVX2          1   6.7   94   +84    3264 R 
  g139783/B                                                             +0    3265   
  g139783/Z                              AND2X1         3  15.4  354  +290    3555 R 
  g139298/A                                                             +0    3555   
  g139298/Z                              AND2X1         1   7.1  181  +213    3767 R 
  g139097/A                                                             +0    3768   
  g139097/Z                              OR2X1          1   6.8  174  +240    4008 R 
  g138927/A                                                             +0    4008   
  g138927/Z                              NAND2X1        1   6.8  146  +130    4138 F 
  g138752/A                                                             +0    4138   
  g138752/Z                              NAND2X1        1   7.2  220  +170    4308 R 
  g138629/B                                                             +0    4308   
  g138629/Z                              NOR2X1         1   7.1  168  +158    4466 F 
  g138560/B                                                             +0    4466   
  g138560/Z                              NAND3X1        2  11.4  370  +272    4738 R 
  g138516/A                                                             +0    4738   
  g138516/Z                              NAND2X1        1   7.1  195  +169    4908 F 
  g138474/B                                                             +0    4908   
  g138474/Z                              NAND3X1        1   6.4  262  +220    5128 R 
  csm_inst_right_reg_reg[25]/D      <<<  DFFQSRX1                       +0    5128   
  csm_inst_right_reg_reg[25]/CLK         setup                     0  +344    5472 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                              capture                              1000 R 
-------------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :   -4472ps (TIMING VIOLATION)
Start-point  : cb_seqi/csm_inst_round_counter_reg[3]/CLK
End-point    : cb_seqi/csm_inst_right_reg_reg[25]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               180221    -4472 
            Worst cost_group: C2C, WNS: -4472.3
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[25]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           C2C             -4055    -4472      -8%     1000 

 
Global incremental target info
==============================
Cost Group 'C2C' target slack: -4471 ps
Target path end-point (Pin: csm_inst_right_reg_reg[25]/D (DFFQSRX1/D))

               Pin                        Type     Fanout  Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock clk)                         <<<  launch                       0 R 
cb_seqi
  csm_inst_round_counter_reg[3]/CLK                                       
  csm_inst_round_counter_reg[3]/Q        DFFQSRX1       1  10.0           
  g144012/A                                                               
  g144012/Z                              INVX4          2  22.2           
  g144011/A                                                               
  g144011/Z                              INVX8          2  36.6           
  g144010/A                                                               
  g144010/Z                              INVX8          2  46.2           
  g143993/A                                                               
  g143993/Z                              INVX16        21 116.8           
  g143377/A                                                               
  g143377/Z                              NAND2X1        3  14.8           
  g142896/B                                                               
  g142896/Z                              NAND2X1        3  14.9           
  g142676/A                                                               
  g142676/Z                              NAND2X1        1   6.7           
  g141708/B                                                               
  g141708/Z                              NAND2X1        1   6.8           
  g141362/A                                                               
  g141362/Z                              NAND2X1        1   6.7           
  g140870/B                                                               
  g140870/Z                              AND2X1         1   7.2           
  g140722/A                                                               
  g140722/Z                              NAND3X1        1   6.8           
  g140540/A                                                               
  g140540/Z                              NAND2X1        1   7.2           
  g140490/A                                                               
  g140490/Z                              NAND3X1        1   8.3           
  g140372/S                                                               
  g140372/Z                              MUX2X1         1  10.0           
  g140327/A                                                               
  g140327/Z                              INVX4          4  30.0           
  g140318/A                                                               
  g140318/Z                              INVX8          3  16.6           
  g140317/A                                                               
  g140317/Z                              INVX2          1   6.7           
  g139783/B                                                               
  g139783/Z                              AND2X1         3  15.4           
  g139298/A                                                               
  g139298/Z                              AND2X1         1   7.1           
  g139097/A                                                               
  g139097/Z                              OR2X1          1   6.8           
  g138927/A                                                               
  g138927/Z                              NAND2X1        1   6.8           
  g138752/A                                                               
  g138752/Z                              NAND2X1        1   7.2           
  g138629/B                                                               
  g138629/Z                              NOR2X1         1   7.1           
  g138560/B                                                               
  g138560/Z                              NAND3X1        2  11.4           
  g138516/A                                                               
  g138516/Z                              NAND2X1        1   7.1           
  g138474/B                                                               
  g138474/Z                              NAND3X1        1   6.4           
  csm_inst_right_reg_reg[25]/D      <<<  DFFQSRX1                         
  csm_inst_right_reg_reg[25]/CLK         setup                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                              capture                   1000 R 
--------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : cb_seqi/csm_inst_round_counter_reg[3]/CLK
End-point    : cb_seqi/csm_inst_right_reg_reg[25]/D

The global mapper estimates a slack for this path of -4471ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
               Pin                        Type     Fanout  Load Slew Delay Arrival   
                                                           (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock clk)                              launch                                  0 R 
cb_seqi
  csm_inst_round_counter_reg[3]/CLK                                0    +0       0 R 
  csm_inst_round_counter_reg[3]/Q        DFFQSRX1       1  10.0  243  +336     336 R 
  g144012/A                                                             +0     336   
  g144012/Z                              INVX4          1  24.4  156  +150     486 F 
  g144011/A                                                             +0     486   
  g144011/Z                              INVX16         5  68.2  116  +110     597 R 
  g143976/A                                                             +0     597   
  g143976/Z                              INVX32         7 119.7   90   +88     685 F 
  g143975/A                                                             +0     685   
  g143975/Z                              INVX32        14 103.8   84   +79     764 R 
  g143971/A                                                             +0     764   
  g143971/Z                              INVX32         5  41.9   48   +52     816 F 
  g143970/A                                                             +0     816   
  g143970/Z                              INVX16        12  61.7   92   +72     889 R 
  g143590/A                                                             +0     889   
  g143590/Z                              NAND2X1        2  10.5  191  +142    1030 F 
  g143239/B                                                             +0    1030   
  g143239/Z                              NAND2X1        4  19.1  472  +349    1380 R 
  g141982/A                                                             +0    1380   
  g141982/Z                              NAND2X1        1   6.8  209  +176    1556 F 
  g141647/A                                                             +0    1556   
  g141647/Z                              NAND2X1        2  11.0  300  +237    1793 R 
  g141178/A                                                             +0    1793   
  g141178/Z                              NAND2X1        1   6.8  174  +153    1946 F 
  g140847/A                                                             +0    1946   
  g140847/Z                              AND2X1         1   7.2  130  +202    2149 F 
  g140688/A                                                             +0    2149   
  g140688/Z                              NAND3X1        1   6.8  271  +173    2322 R 
  g140519/A                                                             +0    2322   
  g140519/Z                              NAND2X1        1   7.2  173  +153    2475 F 
  g140493/A                                                             +0    2475   
  g140493/Z                              NAND3X1        1   8.3  304  +206    2681 R 
  g140364/S                                                             +0    2681   
  g140364/Z                              MUX2X1         1  10.0  142  +315    2996 F 
  g140237/A                                                             +0    2996   
  g140237/Z                              INVX4          3  22.7  144  +128    3124 R 
  g140231/A                                                             +0    3124   
  g140231/Z                              BUFX1          5  25.0  557  +392    3516 R 
  g140229/A                                                             +0    3516   
  g140229/Z                              INVX2          2  11.6  215  +192    3708 F 
  g139172/A                                                             +0    3708   
  g139172/Z                              OR2X1          1   6.7  128  +225    3932 F 
  g138978/B                                                             +0    3932   
  g138978/Z                              NAND2X1        1   7.2  220  +183    4116 R 
  g138935/A                                                             +0    4116   
  g138935/Z                              NAND3X1        1   6.7  163  +138    4254 F 
  g138741/B                                                             +0    4254   
  g138741/Z                              AND2X1         1   7.1  129  +224    4478 F 
  g138560/B                                                             +0    4478   
  g138560/Z                              NAND3X1        2  11.4  370  +259    4737 R 
  g138516/A                                                             +0    4737   
  g138516/Z                              NAND2X1        1   7.1  195  +169    4906 F 
  g138474/B                                                             +0    4906   
  g138474/Z                              NAND3X1        1   6.4  262  +220    5126 R 
  csm_inst_right_reg_reg[25]/D      <<<  DFFQSRX1                       +0    5126   
  csm_inst_right_reg_reg[25]/CLK         setup                     0  +344    5470 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                              capture                              1000 R 
-------------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :   -4470ps (TIMING VIOLATION)
Start-point  : cb_seqi/csm_inst_round_counter_reg[3]/CLK
End-point    : cb_seqi/csm_inst_right_reg_reg[25]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                                       Message Text                                         |
---------------------------------------------------------------------------------------------------------------------------
| GLO-51     |Info    |    1 |Hierarchical instance automatically ungrouped.                                              |
|            |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing    |
|            |        |      | optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to      |
|            |        |      | 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of |
|            |        |      | instances or modules to 'false'.                                                           |
| PA-7       |Info    |    6 |Resetting power analysis results.                                                           |
|            |        |      |All computed switching activities are removed.                                              |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.                                                |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information will not be available in the report.       |
|            |        |      |You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate)        |
|            |        |      | to enable filename, column, and line number tracking in the datapath report.               |
| SYNTH-2    |Info    |    1 |Done synthesizing.                                                                          |
| SYNTH-4    |Info    |    1 |Mapping.                                                                                    |
---------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              164152    -4470 
            Worst cost_group: C2C, WNS: -4470.5
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[25]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           C2C             -4471    -4470      +0%     1000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   596        100.0
Excluded from State Retention     596        100.0
    - Will not convert            596        100.0
      - Preserved                   0          0.0
      - Power intent excluded     596        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'MAP-32' truncated to length 4096 from 8998
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Relaxed some design requirements on sequential instances to run synthesis successfully. [MAP-32]
        : One or more of the following design requirements relaxed on 127 sequential instance(s): map_prefer_non_inverted_clock_line.
Synthesis requirements have been relaxed on the following sequential instance(s):
'spi_inst_shreg_out_reg[2]163 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[3]164 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[4]165 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[5]166 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[6]167 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[7]168 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[8]169 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[9]170 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[10]171 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[11]172 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[12]173 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[13]174 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[14]175 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[15]176 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[16]177 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[17]178 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[18]179 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[19]180 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[20]181 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[21]182 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[22]183 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[23]184 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[24]185 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[25]186 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[26]187 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[27]188 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[28]189 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[29]190 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[30]191 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[31]192 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[32]193 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[33]194 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[34]195 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[35]196 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[36]197 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[37]198 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[38]199 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[39]200 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[40]201 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[41]202 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[42]203 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[43]204 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[44]205 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[45]206 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[46]207 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[47]208 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[48]209 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[49]210 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[50]211 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[51]212 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[52]213 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[53]214 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[54]215 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[55]216 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[56]217 (map_prefer_non_inverted_clock_l
        : To see the list of relaxed sequential instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Information related to mapping of instance spi_inst_shreg_out_reg[2]163
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[2]163 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[3]164
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[3]164 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[4]165
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[4]165 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[5]166
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[5]166 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[6]167
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[6]167 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[7]168
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[7]168 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[8]169
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[8]169 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[9]170
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[9]170 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[10]171
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[10]171 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[11]172
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[11]172 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[12]173
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[12]173 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[13]174
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[13]174 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[14]175
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[14]175 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[15]176
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[15]176 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[16]177
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[16]177 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[17]178
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[17]178 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[18]179
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[18]179 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[19]180
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[19]180 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[20]181
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[20]181 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[21]182
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[21]182 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[22]183
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[22]183 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[23]184
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[23]184 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[24]185
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[24]185 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[25]186
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[25]186 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[26]187
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[26]187 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[27]188
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[27]188 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[28]189
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[28]189 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[29]190
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[29]190 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[30]191
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[30]191 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[31]192
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[31]192 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[32]193
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[32]193 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[33]194
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[33]194 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[34]195
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[34]195 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[35]196
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[35]196 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[36]197
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[36]197 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[37]198
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[37]198 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[38]199
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[38]199 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[39]200
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[39]200 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[40]201
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[40]201 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[41]202
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[41]202 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[42]203
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[42]203 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[43]204
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[43]204 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[44]205
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[44]205 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[45]206
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[45]206 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[46]207
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[46]207 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[47]208
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[47]208 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[48]209
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[48]209 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[49]210
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[49]210 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[50]211
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[50]211 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[51]212
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[51]212 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[52]213
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[52]213 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[53]214
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[53]214 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[54]215
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[54]215 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[55]216
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[55]216 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[56]217
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[56]217 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[57]218
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[57]218 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[58]219
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[58]219 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[59]220
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[59]220 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[60]221
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[60]221 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[61]222
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[61]222 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[62]223
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[62]223 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[63]224
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[63]224 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[11]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[11] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[62]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[62] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_miso_q_reg
Synthesis requirements have been relaxed on this instance spi_inst_miso_q_reg (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[1]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[1] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[2]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[2] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[58]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[58] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[3]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[3] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[4]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[4] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[5]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[5] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[54]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[54] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[6]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[6] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[7]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[7] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[8]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[8] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[9]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[9] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[10]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[10] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_miso_q_reg288
Synthesis requirements have been relaxed on this instance spi_inst_miso_q_reg288 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[12]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[12] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[46]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[46] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[13]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[13] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[14]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[14] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[15]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[15] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[42]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[42] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[16]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[16] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[17]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[17] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[18]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[18] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[38]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[38] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[19]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[19] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[20]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[20] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[21]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[21] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[22]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[22] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[23]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[23] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[24]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[24] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[25]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[25] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[26]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[26] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[27]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[27] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[28]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[28] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[29]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[29] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[30]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[30] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[31]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[31] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[32]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[32] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[33]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[33] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[34]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[34] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[35]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[35] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[36]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[36] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[37]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[37] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[39]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[39] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[40]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[40] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[41]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[41] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[43]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[43] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[44]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[44] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[45]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[45] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[47]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[47] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[49]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[49] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[50]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[50] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[51]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[51] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[52]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[52] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[53]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[53] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[55]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[55] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[56]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[56] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[57]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[57] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[59]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[59] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[60]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[60] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[61]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[61] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[48]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[48] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[63]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[63] (map_prefer_non_inverted_clock_line)

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 45, CPU_Time 45.21565300000002
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:43:52 (Nov04) |  356.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:30) |  00:01:24(00:01:25) |  64.7( 64.9) |   15:45:17 (Nov04) |  747.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:45:17 (Nov04) |  747.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:31) |  00:00:00(00:00:01) |   0.7(  0.8) |   15:45:18 (Nov04) |  747.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:45:18 (Nov04) |  747.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:02:16) |  00:00:45(00:00:45) |  34.6( 34.4) |   15:46:03 (Nov04) |  724.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/TopModule/fv_map.fv.json' for netlist 'fv/TopModule/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/TopModule/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:43:52 (Nov04) |  356.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:30) |  00:01:24(00:01:25) |  64.2( 64.4) |   15:45:17 (Nov04) |  747.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:45:17 (Nov04) |  747.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:31) |  00:00:00(00:00:01) |   0.7(  0.8) |   15:45:18 (Nov04) |  747.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:45:18 (Nov04) |  747.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:02:16) |  00:00:45(00:00:45) |  34.3( 34.1) |   15:46:03 (Nov04) |  724.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:18(00:02:17) |  00:00:01(00:00:01) |   0.8(  0.8) |   15:46:04 (Nov04) |  724.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.03394900000000689
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:43:52 (Nov04) |  356.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:30) |  00:01:24(00:01:25) |  64.3( 64.4) |   15:45:17 (Nov04) |  747.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:45:17 (Nov04) |  747.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:31) |  00:00:00(00:00:01) |   0.7(  0.8) |   15:45:18 (Nov04) |  747.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:45:18 (Nov04) |  747.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:02:16) |  00:00:45(00:00:45) |  34.3( 34.1) |   15:46:03 (Nov04) |  724.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:18(00:02:17) |  00:00:01(00:00:01) |   0.8(  0.8) |   15:46:04 (Nov04) |  724.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:18(00:02:17) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:46:04 (Nov04) |  724.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:TopModule ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:43:52 (Nov04) |  356.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:30) |  00:01:24(00:01:25) |  64.3( 64.4) |   15:45:17 (Nov04) |  747.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:45:17 (Nov04) |  747.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:31) |  00:00:00(00:00:01) |   0.7(  0.8) |   15:45:18 (Nov04) |  747.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:45:18 (Nov04) |  747.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:02:16) |  00:00:45(00:00:45) |  34.3( 34.1) |   15:46:03 (Nov04) |  724.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:18(00:02:17) |  00:00:01(00:00:01) |   0.8(  0.8) |   15:46:04 (Nov04) |  724.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:18(00:02:17) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:46:04 (Nov04) |  724.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:18(00:02:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:46:04 (Nov04) |  724.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                164149    -4470   -441044         0        0
            Worst cost_group: C2C, WNS: -4470.5
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[25]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               164149    -4470   -441044         0        0
            Worst cost_group: C2C, WNS: -4470.5
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[25]/D
 incr_delay               164540    -4395   -440513         0        0
            Worst cost_group: C2C, WNS: -4395.3
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[25]/D
 incr_delay               164547    -4393   -440441         0        0
            Worst cost_group: C2C, WNS: -4393.5
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       262  (       48 /       48 )  0.14
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        75  (        0 /        0 )  0.00
    plc_st_fence        75  (        0 /        0 )  0.00
        plc_star        75  (        0 /        0 )  0.00
      plc_laf_st        75  (        0 /        0 )  0.00
 plc_laf_st_fence        75  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        80  (        3 /        3 )  0.09
   plc_laf_lo_st        76  (        0 /        0 )  0.00
       plc_lo_st        76  (        0 /        0 )  0.00
        mb_split        76  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                 164547    -4393   -440441         0        0
            Worst cost_group: C2C, WNS: -4393.5
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[0]/D
 incr_tns                 164639    -4379   -425758         0        0
            Worst cost_group: C2C, WNS: -4379.0
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[18]/D
 incr_tns                 164639    -4379   -425758         0        0
            Worst cost_group: C2C, WNS: -4379.0
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[18]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz      1558  (       87 /      145 )  0.39
   plc_laf_lo_st      1471  (        0 /        0 )  0.00
       plc_lo_st      1471  (        0 /        0 )  0.00
            fopt      1471  (        0 /        0 )  0.08
       crit_dnsz      1798  (      125 /      282 )  1.26
             dup      1346  (        1 /        2 )  0.15
        setup_dn      1345  (        0 /        0 )  0.00
        mb_split      1345  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 3, CPU_Time 1.9586039999999798
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:43:52 (Nov04) |  356.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:30) |  00:01:24(00:01:25) |  63.3( 63.0) |   15:45:17 (Nov04) |  747.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:45:17 (Nov04) |  747.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:31) |  00:00:00(00:00:01) |   0.7(  0.7) |   15:45:18 (Nov04) |  747.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:45:18 (Nov04) |  747.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:02:16) |  00:00:45(00:00:45) |  33.8( 33.3) |   15:46:03 (Nov04) |  724.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:18(00:02:17) |  00:00:01(00:00:01) |   0.7(  0.7) |   15:46:04 (Nov04) |  724.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:18(00:02:17) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:46:04 (Nov04) |  724.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:18(00:02:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:46:04 (Nov04) |  724.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:20(00:02:20) |  00:00:01(00:00:03) |   1.5(  2.2) |   15:46:07 (Nov04) |  724.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:43:52 (Nov04) |  356.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:30) |  00:01:24(00:01:25) |  63.3( 63.0) |   15:45:17 (Nov04) |  747.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:45:17 (Nov04) |  747.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:31) |  00:00:00(00:00:01) |   0.7(  0.7) |   15:45:18 (Nov04) |  747.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:32(00:01:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:45:18 (Nov04) |  747.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:02:16) |  00:00:45(00:00:45) |  33.8( 33.3) |   15:46:03 (Nov04) |  724.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:18(00:02:17) |  00:00:01(00:00:01) |   0.7(  0.7) |   15:46:04 (Nov04) |  724.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:18(00:02:17) |  00:00:00(00:00:00) |  -0.0(  0.0) |   15:46:04 (Nov04) |  724.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:18(00:02:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:46:04 (Nov04) |  724.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:20(00:02:20) |  00:00:01(00:00:03) |   1.5(  2.2) |   15:46:07 (Nov04) |  724.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:20(00:02:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:46:07 (Nov04) |  724.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      5333    150009       747
##>M:Pre Cleanup                        0         -         -      5333    150009       747
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -      4910    120603       724
##>M:Const Prop                         0     -4470    440999      4910    120603       724
##>M:Cleanup                            3     -4379    425758      4928    120981       724
##>M:MBCI                               0         -         -      4928    120981       724
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              45
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       49
##>========================================================================================
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'MAP-32' truncated to length 4096 from 8998
Info    : Relaxed some design requirements on sequential instances to run synthesis successfully. [MAP-32]
        : One or more of the following design requirements relaxed on 127 sequential instance(s): map_prefer_non_inverted_clock_line.
Synthesis requirements have been relaxed on the following sequential instance(s):
'spi_inst_shreg_out_reg[2]163 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[3]164 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[4]165 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[5]166 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[6]167 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[7]168 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[8]169 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[9]170 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[10]171 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[11]172 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[12]173 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[13]174 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[14]175 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[15]176 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[16]177 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[17]178 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[18]179 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[19]180 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[20]181 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[21]182 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[22]183 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[23]184 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[24]185 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[25]186 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[26]187 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[27]188 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[28]189 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[29]190 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[30]191 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[31]192 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[32]193 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[33]194 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[34]195 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[35]196 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[36]197 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[37]198 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[38]199 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[39]200 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[40]201 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[41]202 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[42]203 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[43]204 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[44]205 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[45]206 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[46]207 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[47]208 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[48]209 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[49]210 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[50]211 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[51]212 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[52]213 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[53]214 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[54]215 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[55]216 (map_prefer_non_inverted_clock_line)', 
'spi_inst_shreg_out_reg[56]217 (map_prefer_non_inverted_clock_l
Information related to mapping of instance spi_inst_shreg_out_reg[2]163
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[2]163 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[3]164
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[3]164 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[4]165
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[4]165 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[5]166
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[5]166 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[6]167
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[6]167 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[7]168
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[7]168 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[8]169
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[8]169 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[9]170
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[9]170 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[10]171
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[10]171 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[11]172
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[11]172 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[12]173
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[12]173 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[13]174
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[13]174 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[14]175
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[14]175 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[15]176
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[15]176 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[16]177
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[16]177 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[17]178
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[17]178 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[18]179
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[18]179 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[19]180
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[19]180 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[20]181
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[20]181 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[21]182
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[21]182 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[22]183
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[22]183 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[23]184
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[23]184 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[24]185
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[24]185 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[25]186
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[25]186 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[26]187
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[26]187 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[27]188
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[27]188 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[28]189
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[28]189 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[29]190
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[29]190 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[30]191
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[30]191 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[31]192
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[31]192 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[32]193
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[32]193 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[33]194
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[33]194 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[34]195
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[34]195 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[35]196
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[35]196 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[36]197
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[36]197 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[37]198
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[37]198 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[38]199
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[38]199 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[39]200
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[39]200 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[40]201
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[40]201 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[41]202
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[41]202 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[42]203
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[42]203 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[43]204
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[43]204 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[44]205
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[44]205 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[45]206
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[45]206 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[46]207
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[46]207 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[47]208
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[47]208 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[48]209
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[48]209 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[49]210
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[49]210 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[50]211
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[50]211 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[51]212
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[51]212 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[52]213
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[52]213 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[53]214
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[53]214 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[54]215
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[54]215 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[55]216
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[55]216 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[56]217
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[56]217 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[57]218
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[57]218 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[58]219
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[58]219 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[59]220
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[59]220 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[60]221
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[60]221 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[61]222
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[61]222 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[62]223
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[62]223 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[63]224
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[63]224 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[11]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[11] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[62]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[62] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_miso_q_reg
Synthesis requirements have been relaxed on this instance spi_inst_miso_q_reg (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[1]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[1] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[2]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[2] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[58]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[58] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[3]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[3] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[4]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[4] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[5]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[5] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[54]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[54] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[6]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[6] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[7]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[7] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[8]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[8] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[9]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[9] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[10]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[10] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_miso_q_reg288
Synthesis requirements have been relaxed on this instance spi_inst_miso_q_reg288 (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[12]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[12] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[46]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[46] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[13]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[13] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[14]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[14] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[15]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[15] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[42]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[42] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[16]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[16] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[17]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[17] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[18]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[18] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[38]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[38] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[19]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[19] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[20]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[20] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[21]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[21] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[22]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[22] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[23]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[23] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[24]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[24] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[25]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[25] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[26]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[26] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[27]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[27] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[28]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[28] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[29]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[29] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[30]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[30] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[31]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[31] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[32]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[32] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[33]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[33] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[34]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[34] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[35]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[35] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[36]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[36] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[37]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[37] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[39]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[39] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[40]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[40] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[41]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[41] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[43]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[43] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[44]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[44] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[45]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[45] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[47]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[47] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[49]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[49] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[50]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[50] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[51]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[51] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[52]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[52] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[53]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[53] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[55]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[55] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[56]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[56] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[57]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[57] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[59]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[59] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[60]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[60] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[61]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[61] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[48]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[48] (map_prefer_non_inverted_clock_line)

Information related to mapping of instance spi_inst_shreg_out_reg[63]
Synthesis requirements have been relaxed on this instance spi_inst_shreg_out_reg[63] (map_prefer_non_inverted_clock_line)

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'TopModule'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(synthesis.tcl) 167: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(synthesis.tcl) 168: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:43:47 (Nov04) |  147.3 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:03(00:00:04) |   2.2(  2.9) |   15:43:51 (Nov04) |  356.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:30) |  00:01:25(00:01:26) |  62.2( 61.4) |   15:45:17 (Nov04) |  747.2 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:20(00:02:20) |  00:00:49(00:00:50) |  35.6( 35.7) |   15:46:07 (Nov04) |  724.3 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 169: write_snapshot -outdir $_REPORTS_PATH -tag map
%# Begin write_snapshot (11/04 15:46:07, mem=1640.34M)
%# Begin qos_stats (11/04 15:46:07, mem=1640.34M)
        Computing arrivals and requireds.
%# End qos_stats (11/04 15:46:07, total cpu=01:00:00, real=01:00:00, peak res=747.20M, current mem=1640.34M)


Working Directory = /home/u1419358/des-project/genus
QoS Summary for TopModule
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                    -5,310          -4,379
  R2R (ps):                    -5,310          -4,379
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                    -463,177        -425,758
  R2R (ps):                  -463,177        -425,758
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                    331             331
Cell Area:                    150,015         164,639
Total Cell Area:              150,015         164,639
Leaf Instances:                 5,333           4,928
Total Instances:                5,333           4,928
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:01:32        00:00:57
Real Runtime (h:m:s):        00:01:30        00:00:50
CPU  Elapsed (h:m:s):        00:01:36        00:02:32
Real Elapsed (h:m:s):        00:01:32        00:02:22
Memory (MB):                  1638.44         1640.34
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:02:20
Total Memory (MB):     1642.35
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : TopModule
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  20%  40%  79% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'reports_Nov04-15:43:50/map_TopModule.db' for 'TopModule' (command execution time mm:ss cpu = 00:00, real = 00:01).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:01).
%# End write_snapshot (11/04 15:46:08, total cpu=01:00:01, real=01:00:01, peak res=747.20M, current mem=1642.35M)
@file(synthesis.tcl) 170: report_summary -directory $_REPORTS_PATH


Working Directory = /home/u1419358/des-project/genus
QoS Summary for TopModule
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                    -5,310          -4,379
  R2R (ps):                    -5,310          -4,379
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                    -463,177        -425,758
  R2R (ps):                  -463,177        -425,758
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                    331             331
Cell Area:                    150,015         164,639
Total Cell Area:              150,015         164,639
Leaf Instances:                 5,333           4,928
Total Instances:                5,333           4,928
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:01:32        00:00:57
Real Runtime (h:m:s):        00:01:30        00:00:50
CPU  Elapsed (h:m:s):        00:01:36        00:02:32
Real Elapsed (h:m:s):        00:01:32        00:02:22
Memory (MB):                  1638.44         1640.34
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:02:21
Total Memory (MB):     1642.35
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(synthesis.tcl) 171: report_dp > $_REPORTS_PATH/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(synthesis.tcl) 174: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_map.rpt
}
@file(synthesis.tcl) 179: write_do_lec -revised_design fv_map -logfile ${_LOG_PATH}/rtl2intermediate.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Nov04-15:43:50/rtl2intermediate.lec.do'.
        : Alias mapping flow is enabled.
@file(synthesis.tcl) 191: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(synthesis.tcl) 192: syn_opt
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.337
Via Resistance      : 6.983 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.451790  
M2              V         1.00         0.371113  
M3              H         1.00         0.371113  
M4              V         1.00         0.371113  
M5              H         1.00         0.371113  
M6              V         1.00         0.111178  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'TopModule' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                164639    -4379   -425758         0        0
            Worst cost_group: C2C, WNS: -4379.0
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[18]/D
-------------------------------------------------------------------------------
 const_prop               164639    -4379   -425758         0        0
            Worst cost_group: C2C, WNS: -4379.0
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[18]/D
 simp_cc_inputs           164518    -4379   -425708         0        0
            Worst cost_group: C2C, WNS: -4379.0
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[18]/D
-------------------------------------------------------------------------------
 hi_fo_buf                164518    -4379   -425708         0        0
            Worst cost_group: C2C, WNS: -4379.0
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[18]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               164518    -4379   -425708         0        0
            Worst cost_group: C2C, WNS: -4379.0
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[18]/D
 incr_delay               166568    -4332   -425337         0        0
            Worst cost_group: C2C, WNS: -4332.3
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[25]/D
 incr_delay               168019    -4307   -424925         0        0
            Worst cost_group: C2C, WNS: -4307.6
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[2]/D
 incr_delay               169156    -4289   -424451         0        0
            Worst cost_group: C2C, WNS: -4289.5
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[31]/D
 incr_delay               171244    -4263   -425719         0        0
            Worst cost_group: C2C, WNS: -4263.5
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[1]/D
 incr_delay               171348    -4261   -425645         0        0
            Worst cost_group: C2C, WNS: -4261.3
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[16]/D
 incr_delay               171949    -4252   -425480         0        0
            Worst cost_group: C2C, WNS: -4252.6
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[16]/D
 incr_delay               172010    -4249   -425297         0        0
            Worst cost_group: C2C, WNS: -4249.5
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[6]/D
 incr_delay               172057    -4248   -425188         0        0
            Worst cost_group: C2C, WNS: -4248.0
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[18]/D
 incr_delay               172272    -4246   -425172         0        0
            Worst cost_group: C2C, WNS: -4246.4
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[3]/D
 incr_delay               172302    -4245   -425174         0        0
            Worst cost_group: C2C, WNS: -4245.9
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[1]/D
 incr_delay               172376    -4244   -425079         0        0
            Worst cost_group: C2C, WNS: -4244.6
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[19]/D
 incr_delay               172432    -4238   -424866         0        0
            Worst cost_group: C2C, WNS: -4238.0
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[16]/D
 incr_delay               172582    -4235   -424830         0        0
            Worst cost_group: C2C, WNS: -4235.8
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[16]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       647  (       54 /       62 )  0.43
       crit_upsz       717  (       44 /       45 )  0.22
       crit_slew       471  (        9 /       10 )  0.12
        setup_dn       391  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       391  (        0 /        0 )  0.00
    plc_st_fence       391  (        0 /        0 )  0.00
        plc_star       391  (        0 /        0 )  0.00
      plc_laf_st       391  (        0 /        0 )  0.00
 plc_laf_st_fence       391  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       391  (        0 /        0 )  0.00
       plc_lo_st       391  (        0 /        0 )  0.00
            fopt       399  (        1 /        1 )  0.41
       crit_swap       403  (        8 /        8 )  0.07
       mux2_swap       366  (        0 /        0 )  0.04
       crit_dnsz      1059  (       66 /       69 )  0.71
       load_swap       366  (        0 /        0 )  0.29
            fopt       509  (       39 /       47 )  0.75
        setup_dn       388  (        0 /        0 )  0.00
       load_isol      1530  (      188 /      188 )  2.62
       load_isol       405  (        1 /        1 )  0.37
        move_for       689  (       25 /       25 )  0.48
        move_for       376  (        0 /        0 )  0.14
          rem_bi       376  (        0 /        8 )  0.17
         offload       376  (        0 /        0 )  0.18
          rem_bi       381  (        1 /       43 )  0.68
         offload       378  (        0 /        0 )  0.72
           phase       378  (        0 /        0 )  0.00
        in_phase       378  (        0 /        0 )  0.00
       merge_bit       675  (        9 /       10 )  0.08
     merge_idrvr       475  (        0 /        0 )  0.00
     merge_iload       475  (        0 /        0 )  0.00
    merge_idload       517  (        4 /        7 )  0.07
      merge_drvr       454  (        0 /        8 )  0.05
      merge_load       454  (        0 /        6 )  0.04
          decomp       439  (        6 /        6 )  0.15
        p_decomp       399  (        0 /        0 )  0.00
        levelize       399  (        0 /       12 )  0.04
        mb_split       399  (        0 /        0 )  0.00
             dup       466  (       24 /       27 )  0.33
      mux_retime       426  (        2 /       18 )  0.04
         buf2inv       408  (        0 /        0 )  0.00
             exp       235  (        4 /       50 )  0.23
       gate_deco        92  (        0 /        0 )  0.16
       gcomp_tim       215  (       15 /       16 )  0.42
  inv_pair_2_buf       421  (        0 /        0 )  0.01

 incr_delay               172594    -4235   -424828         0        0
            Worst cost_group: C2C, WNS: -4235.4
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[18]/D
 incr_delay               172666    -4233   -424771         0        0
            Worst cost_group: C2C, WNS: -4233.2
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[8]/D
 incr_delay               172724    -4232   -424715         0        0
            Worst cost_group: C2C, WNS: -4232.8
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[31]/D
 incr_delay               172893    -4231   -424684         0        0
            Worst cost_group: C2C, WNS: -4231.1
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[20]/D
 incr_delay               174708    -4196   -424205         0        0
            Worst cost_group: C2C, WNS: -4196.6
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[25]/D
 incr_delay               174753    -4196   -424203         0        0
            Worst cost_group: C2C, WNS: -4196.6
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[25]/D
 incr_delay               175817    -4174   -423616         0        0
            Worst cost_group: C2C, WNS: -4174.2
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[1]/D
 incr_delay               175812    -4172   -423500         0        0
            Worst cost_group: C2C, WNS: -4172.4
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[25]/D
 incr_delay               175978    -4168   -423462         0        0
            Worst cost_group: C2C, WNS: -4168.3
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[25]/D
 incr_delay               176126    -4165   -423326         0        0
            Worst cost_group: C2C, WNS: -4165.0
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[19]/D
 incr_delay               176164    -4164   -423306         0        0
            Worst cost_group: C2C, WNS: -4164.9
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[23]/D
 incr_delay               176318    -4164   -423282         0        0
            Worst cost_group: C2C, WNS: -4164.1
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[16]/D
 incr_delay               176561    -4161   -429014         0        0
            Worst cost_group: C2C, WNS: -4161.8
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[1]/D
 incr_delay               176539    -4160   -429006         0        0
            Worst cost_group: C2C, WNS: -4160.2
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[1]/D
 incr_delay               176725    -4159   -428939         0        0
            Worst cost_group: C2C, WNS: -4159.2
            Path: csm_inst_round_counter_reg[0]/CLK -->
                    csm_inst_right_reg_reg[30]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        39  (        5 /       36 )  3.79
        crr_glob        66  (        1 /        5 )  0.20
         crr_200       118  (       29 /      114 )  2.16
        crr_glob       185  (       28 /       29 )  0.16
         crr_300        51  (        5 /       49 )  1.69
        crr_glob        96  (        5 /        5 )  0.06
         crr_400        48  (        9 /       45 )  2.13
        crr_glob       106  (        9 /        9 )  0.09
         crr_111       482  (      179 /      479 )  18.49
        crr_glob       964  (      152 /      179 )  1.55
         crr_210        59  (       10 /       57 )  2.55
        crr_glob        96  (        7 /       10 )  0.15
         crr_110       147  (       32 /      144 )  3.30
        crr_glob       204  (       19 /       32 )  0.31
         crr_101       343  (      123 /      334 )  5.54
        crr_glob       584  (      114 /      123 )  0.62
         crr_201        26  (        0 /       24 )  0.76
        crr_glob        53  (        0 /        0 )  0.03
         crr_211        76  (       15 /       73 )  5.16
        crr_glob       126  (       12 /       15 )  0.23
        crit_msz       114  (        3 /        3 )  0.06
       crit_upsz       102  (        5 /        5 )  0.03
       crit_slew        55  (        0 /        0 )  0.01
        setup_dn       107  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        55  (        0 /        0 )  0.00
    plc_st_fence        55  (        0 /        0 )  0.00
        plc_star        55  (        0 /        0 )  0.00
      plc_laf_st        55  (        0 /        0 )  0.00
 plc_laf_st_fence        55  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        55  (        0 /        0 )  0.00
            fopt       117  (        3 /        4 )  0.15
       crit_swap        55  (        0 /        0 )  0.01
       mux2_swap        55  (        0 /        0 )  0.00
       crit_dnsz       104  (        3 /        3 )  0.06
       load_swap        59  (        1 /        1 )  0.04
            fopt       117  (        3 /        4 )  0.15
        setup_dn       107  (        0 /        0 )  0.00
       load_isol       202  (        8 /        8 )  0.25
       load_isol       202  (        8 /        8 )  0.25
        move_for       125  (        1 /        2 )  0.09
        move_for       125  (        1 /        2 )  0.09
          rem_bi       108  (        0 /       11 )  0.17
         offload       108  (        0 /        0 )  0.17
          rem_bi       108  (        0 /       11 )  0.17
         offload       108  (        0 /        0 )  0.17
       merge_bit       128  (        2 /        2 )  0.02
     merge_idrvr        78  (        0 /        0 )  0.00
     merge_iload        78  (        0 /        0 )  0.00
    merge_idload        78  (        0 /        0 )  0.00
      merge_drvr        78  (        0 /        1 )  0.01
      merge_load        78  (        0 /        1 )  0.01
           phase        78  (        0 /        0 )  0.00
          decomp        90  (        2 /        2 )  0.03
        p_decomp        77  (        0 /        0 )  0.00
        levelize        77  (        0 /        3 )  0.01
        mb_split        77  (        0 /        0 )  0.00
        in_phase        77  (        0 /        0 )  0.00
             dup        66  (        3 /        3 )  0.04
      mux_retime        55  (        0 /        1 )  0.00
         buf2inv        55  (        0 /        0 )  0.00
             exp        46  (        1 /       11 )  0.07
       gate_deco        22  (        0 /        0 )  0.04
       gcomp_tim        28  (        0 /        0 )  0.04
  inv_pair_2_buf        56  (        0 /        0 )  0.00
 init_drc                 176725    -4159   -428939         0        0
            Worst cost_group: C2C, WNS: -4159.2
            Path: csm_inst_round_counter_reg[0]/CLK -->
                    csm_inst_right_reg_reg[30]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 176725    -4159   -428939         0        0
            Worst cost_group: C2C, WNS: -4159.2
            Path: csm_inst_round_counter_reg[0]/CLK -->
                    csm_inst_right_reg_reg[30]/D
 incr_tns                 176086    -4146   -397415         0      167
            Worst cost_group: C2C, WNS: -4146.4
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[9]/D
 incr_tns                 176086    -4146   -397415         0      167
            Worst cost_group: C2C, WNS: -4146.4
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[9]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt      2002  (        2 /        3 )  0.32
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz      2000  (       61 /      193 )  1.06
       crit_upsz      1939  (       87 /      141 )  0.44
   plc_laf_lo_st      1852  (        0 /        0 )  0.00
       plc_lo_st      1852  (        0 /        0 )  0.00
       crit_swap      1852  (        4 /       56 )  0.37
       mux2_swap      1848  (        0 /        0 )  0.36
       crit_dnsz      2036  (      123 /      266 )  1.41
       load_swap      1725  (        0 /      107 )  0.94
            fopt      1725  (       16 /       40 )  0.60
        setup_dn      1709  (        0 /        0 )  0.00
       load_isol      1709  (        5 /       16 )  2.60
       load_isol      1704  (        0 /       10 )  0.89
        move_for      1704  (       15 /       36 )  0.51
        move_for      1689  (        4 /       13 )  0.23
          rem_bi      1685  (        3 /        4 )  0.11
         offload      1682  (        0 /        2 )  0.30
          rem_bi      1682  (       14 /       21 )  0.45
         offload      1668  (        1 /       14 )  1.40
       merge_bit      1730  (       29 /       42 )  0.13
     merge_idrvr      1642  (        0 /        0 )  0.00
     merge_iload      1642  (        0 /        0 )  0.01
    merge_idload      1642  (        3 /        5 )  0.08
      merge_drvr      1639  (        3 /        6 )  0.10
      merge_load      1636  (        3 /        8 )  0.09
           phase      1633  (        0 /        0 )  0.00
          decomp      1633  (        0 /        2 )  0.85
        p_decomp      1633  (        0 /        0 )  0.00
        levelize      1633  (        6 /        8 )  0.06
        mb_split      1627  (        0 /        0 )  0.01
             dup      1627  (        5 /        9 )  0.39
      mux_retime      1622  (        2 /       49 )  0.09
       crr_local      1621  (       67 /      151 )  12.59
         buf2inv      1554  (        0 /        0 )  0.00

 init_area                176086    -4146   -397415         0      167
            Worst cost_group: C2C, WNS: -4146.4
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[9]/D
 undup                    175763    -4146   -397420         0      167
            Worst cost_group: C2C, WNS: -4146.4
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[9]/D
 rem_buf                  173830    -4145   -397435         0      167
            Worst cost_group: C2C, WNS: -4145.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[9]/D
 rem_inv                  171861    -4145   -397435         0      167
            Worst cost_group: C2C, WNS: -4145.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[9]/D
 merge_bi                 170941    -4143   -397621         0      167
            Worst cost_group: C2C, WNS: -4143.8
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[1]/D
 merge_bi                 170710    -4143   -397605         0      167
            Worst cost_group: C2C, WNS: -4143.8
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[1]/D
 io_phase                 170250    -4143   -397607         0      167
            Worst cost_group: C2C, WNS: -4143.8
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[1]/D
 gate_comp                169547    -4143   -397587         0      167
            Worst cost_group: C2C, WNS: -4143.8
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[1]/D
 glob_area                169521    -4143   -397580         0      167
            Worst cost_group: C2C, WNS: -4143.3
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[25]/D
 area_down                169405    -4143   -397558         0      167
            Worst cost_group: C2C, WNS: -4143.3
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[25]/D
 rem_buf                  169180    -4143   -397568         0      167
            Worst cost_group: C2C, WNS: -4143.3
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[25]/D
 rem_inv                  168954    -4143   -397560         0      167
            Worst cost_group: C2C, WNS: -4143.3
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[25]/D
 merge_bi                 168863    -4142   -397559         0      167
            Worst cost_group: C2C, WNS: -4142.5
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[3]/D
 merge_bi                 168855    -4142   -397559         0      167
            Worst cost_group: C2C, WNS: -4142.5
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[3]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        55  (       13 /       39 )  0.16
         rem_buf       180  (      105 /      147 )  0.32
         rem_inv       483  (      118 /      196 )  0.82
        merge_bi       158  (       84 /      128 )  0.38
      rem_inv_qb        88  (        0 /        0 )  0.00
    seq_res_area        10  (        0 /        6 )  2.31
        io_phase       277  (       31 /       62 )  0.39
       gate_comp       206  (       41 /       72 )  0.74
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        35  (        8 /       35 )  0.38
       area_down       120  (       24 /       51 )  0.60
      size_n_buf         0  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        75  (       12 /       41 )  0.16
         rem_inv       280  (       14 /       44 )  0.37
        merge_bi        64  (        8 /       38 )  0.17
      rem_inv_qb        82  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               168855    -4142   -397559         0      167
            Worst cost_group: C2C, WNS: -4142.5
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[3]/D
 incr_delay               169230    -4138   -424849         0      167
            Worst cost_group: C2C, WNS: -4138.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[25]/D
 incr_delay               169535    -4131   -424754         0      167
            Worst cost_group: C2C, WNS: -4131.4
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[16]/D
 incr_delay               169578    -4130   -424710         0      167
            Worst cost_group: C2C, WNS: -4130.5
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[16]/D
 incr_delay               169890    -4128   -424661         0      167
            Worst cost_group: C2C, WNS: -4128.8
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[16]/D
 incr_delay               170176    -4125   -426201         0      167
            Worst cost_group: C2C, WNS: -4125.4
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[16]/D
 incr_delay               170716    -4113   -426056         0      167
            Worst cost_group: C2C, WNS: -4113.5
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[3]/D
 incr_delay               171951    -4105   -425992         0      167
            Worst cost_group: C2C, WNS: -4105.3
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[22]/D
 incr_delay               171985    -4105   -425992         0      167
            Worst cost_group: C2C, WNS: -4105.2
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[3]/D
 incr_delay               171968    -4103   -425975         0      167
            Worst cost_group: C2C, WNS: -4103.5
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[16]/D
 incr_delay               172162    -4100   -425911         0      167
            Worst cost_group: C2C, WNS: -4100.9
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[3]/D
 incr_delay               172167    -4100   -425882         0      167
            Worst cost_group: C2C, WNS: -4100.2
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[3]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        60  (       11 /       58 )  5.77
        crr_glob        98  (        7 /       11 )  0.28
         crr_200       150  (       35 /      147 )  3.23
        crr_glob       236  (       34 /       35 )  0.27
         crr_300        19  (        2 /       17 )  0.47
        crr_glob        52  (        0 /        2 )  0.03
         crr_400        31  (        3 /       29 )  1.40
        crr_glob        75  (        3 /        3 )  0.06
         crr_111       111  (       28 /      109 )  4.42
        crr_glob       149  (       18 /       28 )  0.31
         crr_210        73  (       19 /       70 )  2.93
        crr_glob       126  (       13 /       19 )  0.27
         crr_110        51  (        3 /       47 )  1.27
        crr_glob        55  (        0 /        3 )  0.08
         crr_101       189  (       47 /      184 )  3.21
        crr_glob       261  (       37 /       47 )  0.33
         crr_201        23  (        1 /       21 )  0.53
        crr_glob        54  (        0 /        1 )  0.03
         crr_211        23  (        2 /       21 )  1.25
        crr_glob        54  (        0 /        2 )  0.06
        crit_msz        64  (        2 /        2 )  0.03
       crit_upsz        54  (        0 /        0 )  0.03
       crit_slew        54  (        0 /        0 )  0.01
        setup_dn       108  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        54  (        0 /        0 )  0.00
    plc_st_fence        54  (        0 /        0 )  0.00
        plc_star        54  (        0 /        0 )  0.00
      plc_laf_st        54  (        0 /        0 )  0.00
 plc_laf_st_fence        54  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        54  (        0 /        0 )  0.00
            fopt       152  (        9 /        9 )  0.19
       crit_swap        54  (        0 /        0 )  0.00
       mux2_swap        54  (        0 /        0 )  0.01
       crit_dnsz       164  (        7 /        7 )  0.11
       load_swap        54  (        0 /        0 )  0.05
            fopt       152  (        9 /        9 )  0.19
        setup_dn       108  (        0 /        0 )  0.00
       load_isol       296  (       15 /       15 )  0.40
       load_isol       296  (       15 /       15 )  0.40
        move_for       186  (        2 /        2 )  0.10
        move_for       186  (        2 /        2 )  0.10
          rem_bi       146  (        0 /        8 )  0.14
         offload       146  (        0 /        0 )  0.15
          rem_bi       146  (        0 /        8 )  0.14
         offload       146  (        0 /        0 )  0.15
       merge_bit        79  (        1 /        1 )  0.01
     merge_idrvr        50  (        0 /        0 )  0.00
     merge_iload        50  (        0 /        0 )  0.00
    merge_idload        70  (        1 /        1 )  0.01
      merge_drvr        50  (        0 /        0 )  0.00
      merge_load        50  (        0 /        0 )  0.00
           phase        50  (        0 /        0 )  0.00
          decomp        61  (        1 /        1 )  0.02
        p_decomp        53  (        0 /        0 )  0.00
        levelize        53  (        0 /        1 )  0.00
        mb_split        53  (        0 /        0 )  0.00
        in_phase        53  (        0 /        0 )  0.00
             dup        69  (        4 /        4 )  0.06
      mux_retime        54  (        0 /        2 )  0.00
         buf2inv        54  (        0 /        0 )  0.00
             exp        30  (        2 /        2 )  0.00
       gate_deco        20  (        0 /        0 )  0.04
       gcomp_tim        36  (        3 /        5 )  0.08
  inv_pair_2_buf        54  (        0 /        0 )  0.00
 init_drc                 172167    -4100   -425882         0      167
            Worst cost_group: C2C, WNS: -4100.2
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[3]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00

 incr_max_cap             172167    -4100   -425879         0      167
            Worst cost_group: C2C, WNS: -4100.2
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[3]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         4  (        0 /        0 )  0.00
        plc_star         4  (        0 /        0 )  0.00
        drc_bufs         8  (        0 /        0 )  0.16
        drc_fopt         4  (        0 /        0 )  0.03
        drc_bufb         4  (        0 /        0 )  0.00
      simple_buf         4  (        0 /        0 )  0.01
             dup         4  (        0 /        0 )  0.01
       crit_dnsz         3  (        1 /        1 )  0.01
       crit_upsz         3  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 172167    -4100   -425879         0      167
            Worst cost_group: C2C, WNS: -4100.2
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[3]/D
 incr_tns                 171743    -4094   -395890         0      167
            Worst cost_group: C2C, WNS: -4094.1
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[3]/D
 incr_tns                 171743    -4094   -395890         0      167
            Worst cost_group: C2C, WNS: -4094.1
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[3]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       816  (        0 /        2 )  0.15
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       816  (       33 /      125 )  0.63
       crit_upsz       783  (       42 /       97 )  0.59
   plc_laf_lo_st       741  (        0 /        0 )  0.00
       plc_lo_st       741  (        0 /        0 )  0.00
       crit_swap       741  (        1 /       30 )  0.21
       mux2_swap       740  (        0 /        0 )  0.07
       crit_dnsz      1188  (       45 /      128 )  0.89
       load_swap       695  (        0 /       60 )  0.58
            fopt       695  (        5 /       19 )  0.30
        setup_dn       690  (        0 /        0 )  0.00
       load_isol       690  (        0 /        3 )  1.28
       load_isol       690  (        0 /        2 )  0.56
        move_for       690  (       13 /       24 )  0.37
        move_for       677  (        1 /        7 )  0.15
          rem_bi       676  (        1 /        3 )  0.08
         offload       675  (        0 /        2 )  0.21
          rem_bi       675  (        6 /       13 )  0.24
         offload       669  (        0 /       11 )  0.68
       merge_bit       703  (       11 /       20 )  0.07
     merge_idrvr       660  (        0 /        0 )  0.00
     merge_iload       660  (        0 /        0 )  0.00
    merge_idload       660  (        1 /        4 )  0.07
      merge_drvr       659  (        0 /        2 )  0.03
      merge_load       659  (        0 /        3 )  0.04
           phase       659  (        0 /        0 )  0.00
          decomp       659  (        1 /        1 )  0.19
        p_decomp       658  (        0 /        0 )  0.00
        levelize       658  (        0 /        3 )  0.03
        mb_split       658  (        0 /        0 )  0.00
             dup       658  (        1 /       11 )  0.25
      mux_retime       657  (        0 /       21 )  0.04
       crr_local       657  (       40 /      140 )  7.42
         buf2inv       617  (        0 /        0 )  0.00

 init_area                171743    -4094   -395890         0      167
            Worst cost_group: C2C, WNS: -4094.1
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[3]/D
 undup                    171598    -4094   -395884         0      167
            Worst cost_group: C2C, WNS: -4094.1
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[3]/D
 rem_buf                  171092    -4094   -395908         0      167
            Worst cost_group: C2C, WNS: -4094.1
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[3]/D
 rem_inv                  170675    -4093   -395900         0      167
            Worst cost_group: C2C, WNS: -4093.5
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[15]/D
 merge_bi                 170402    -4093   -395888         0      167
            Worst cost_group: C2C, WNS: -4093.5
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[15]/D
 merge_bi                 170387    -4093   -395888         0      167
            Worst cost_group: C2C, WNS: -4093.5
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[15]/D
 io_phase                 170243    -4093   -395885         0      167
            Worst cost_group: C2C, WNS: -4093.5
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[15]/D
 gate_comp                169949    -4093   -395881         0      167
            Worst cost_group: C2C, WNS: -4093.5
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[15]/D
 area_down                169852    -4093   -395918         0      167
            Worst cost_group: C2C, WNS: -4093.1
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[22]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        55  (        6 /       24 )  0.15
         rem_buf        87  (       27 /       52 )  0.15
         rem_inv       320  (       25 /       63 )  0.44
        merge_bi        82  (       22 /       48 )  0.19
      rem_inv_qb        84  (        0 /        0 )  0.00
        io_phase       249  (       10 /       31 )  0.32
       gate_comp       177  (       17 /       50 )  0.69
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        30  (        0 /       30 )  0.38
       area_down       114  (       14 /       37 )  0.56
      size_n_buf         0  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               169852    -4093   -395918         0      167
            Worst cost_group: C2C, WNS: -4093.1
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[22]/D
 incr_delay               169921    -4090   -395900         0      167
            Worst cost_group: C2C, WNS: -4090.9
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[30]/D
 incr_delay               169932    -4089   -395886         0      167
            Worst cost_group: C2C, WNS: -4089.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[22]/D
 incr_delay               170195    -4086   -395847         0      167
            Worst cost_group: C2C, WNS: -4086.0
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[30]/D
 incr_delay               170247    -4084   -395826         0      167
            Worst cost_group: C2C, WNS: -4084.9
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[15]/D
 incr_delay               170319    -4082   -395809         0      167
            Worst cost_group: C2C, WNS: -4082.7
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[3]/D
 incr_delay               170319    -4082   -395809         0      167
            Worst cost_group: C2C, WNS: -4082.6
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[3]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       226  (        4 /        7 )  0.12
       crit_upsz       280  (        9 /        9 )  0.20
       crit_slew       191  (        0 /        0 )  0.02
        setup_dn       191  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       191  (        0 /        0 )  0.00
    plc_st_fence       191  (        0 /        0 )  0.00
        plc_star       191  (        0 /        0 )  0.00
      plc_laf_st       191  (        0 /        0 )  0.00
 plc_laf_st_fence       191  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       191  (        0 /        0 )  0.00
       plc_lo_st       191  (        0 /        0 )  0.00
            fopt       191  (        0 /        0 )  0.19
       crit_swap       191  (        0 /        0 )  0.02
       mux2_swap       191  (        0 /        0 )  0.02
       crit_dnsz       384  (        1 /        1 )  0.24
       load_swap       189  (        0 /        0 )  0.17
            fopt       189  (        0 /        0 )  0.22
        setup_dn       189  (        0 /        0 )  0.00
       load_isol       271  (       15 /       15 )  0.56
       load_isol       208  (        1 /        1 )  0.28
        move_for       381  (       10 /       10 )  0.24
        move_for       193  (        0 /        0 )  0.08
          rem_bi       193  (        0 /        6 )  0.12
         offload       193  (        0 /        0 )  0.11
          rem_bi       193  (        0 /       26 )  0.47
         offload       193  (        0 /        0 )  0.45
           phase       193  (        0 /        0 )  0.00
        in_phase       193  (        0 /        0 )  0.00
       merge_bit       220  (        0 /        0 )  0.03
     merge_idrvr       193  (        0 /        0 )  0.00
     merge_iload       193  (        0 /        0 )  0.00
    merge_idload       193  (        0 /        1 )  0.01
      merge_drvr       193  (        0 /        2 )  0.01
      merge_load       193  (        0 /        2 )  0.01
          decomp       193  (        0 /        0 )  0.07
        p_decomp       193  (        0 /        0 )  0.00
        levelize       193  (        0 /        4 )  0.02
        mb_split       193  (        0 /        0 )  0.00
             dup       223  (        4 /        4 )  0.15
      mux_retime       201  (        0 /       10 )  0.02
         buf2inv       201  (        0 /        0 )  0.00
             exp        97  (        1 /       23 )  0.13
       gate_deco        58  (        0 /        0 )  0.11
       gcomp_tim        94  (        1 /        1 )  0.15
  inv_pair_2_buf       200  (        0 /        0 )  0.00

 init_drc                 170319    -4082   -395809         0      167
            Worst cost_group: C2C, WNS: -4082.6
            Path: csm_inst_round_counter_reg[3]/CLK -->
                    csm_inst_right_reg_reg[3]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         3  (        0 /        0 )  0.00
        plc_star         3  (        0 /        0 )  0.00
        drc_bufs         6  (        0 /        0 )  0.12
        drc_fopt         3  (        0 /        0 )  0.02
        drc_bufb         3  (        0 /        0 )  0.00
      simple_buf         3  (        0 /        0 )  0.00
             dup         3  (        0 /        0 )  0.01
       crit_dnsz         2  (        0 /        0 )  0.00
       crit_upsz         3  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                                       Message Text                                         |
---------------------------------------------------------------------------------------------------------------------------
| CFM-1      |Info    |    2 |Wrote dofile.                                                                               |
| CFM-5      |Info    |    1 |Wrote formal verification information.                                                      |
| CPI-506    |Warning |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded.            |
| MAP-32     |Info    |    2 |Relaxed some design requirements on sequential instances to run synthesis successfully.     |
|            |        |      |To see the list of relaxed sequential instances, set the 'information_level' attribute to 2 |
|            |        |      | or above. If the message is truncated set the message attribute 'truncate' to false to see |
|            |        |      | the complete list.                                                                         |
| MESG-6     |Warning |    2 |Message truncated because it exceeds the maximum length of 4096 characters.                 |
|            |        |      |By default messages are limited to 4096 characters. All characters after the 4096 character |
|            |        |      | limit are truncated. To remove this limit, set the message attribute 'truncate' to         |
|            |        |      | 'false'. However, this may dramatically increase the size of the log file.                 |
| PA-7       |Info    |    4 |Resetting power analysis results.                                                           |
|            |        |      |All computed switching activities are removed.                                              |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information will not be available in the report.       |
|            |        |      |You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate)        |
|            |        |      | to enable filename, column, and line number tracking in the datapath report.               |
| SYNTH-5    |Info    |    1 |Done mapping.                                                                               |
| SYNTH-7    |Info    |    1 |Incrementally optimizing.                                                                   |
---------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'TopModule'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(synthesis.tcl) 193: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt
%# Begin write_snapshot (11/04 15:48:33, mem=1604.33M)
%# Begin qos_stats (11/04 15:48:33, mem=1640.16M)
        Computing arrivals and requireds.
%# End qos_stats (11/04 15:48:33, total cpu=01:00:00, real=01:00:00, peak res=747.20M, current mem=1640.16M)


Working Directory = /home/u1419358/des-project/genus
QoS Summary for TopModule
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                    -5,310          -4,379          -4,083
  R2R (ps):                    -5,310          -4,379          -4,083
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                    -463,177        -425,758        -395,809
  R2R (ps):                  -463,177        -425,758        -395,809
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                    331             331             331
Cell Area:                    150,015         164,639         170,319
Total Cell Area:              150,015         164,639         170,319
Leaf Instances:                 5,333           4,928           5,128
Total Instances:                5,333           4,928           5,128
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:01:32        00:00:57        00:02:25
Real Runtime (h:m:s):        00:01:30        00:00:50        00:02:26
CPU  Elapsed (h:m:s):        00:01:36        00:02:32        00:04:57
Real Elapsed (h:m:s):        00:01:32        00:02:22        00:04:48
Memory (MB):                  1638.44         1640.34         1640.16
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:04:46
Total Memory (MB):     1642.17
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : TopModule
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  21%  41%  60%  80% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'reports_Nov04-15:43:50/syn_opt_TopModule.db' for 'TopModule' (command execution time mm:ss cpu = 00:00, real = 00:01).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:01).
%# End write_snapshot (11/04 15:48:34, total cpu=01:00:00, real=01:00:01, peak res=747.20M, current mem=1642.17M)
@file(synthesis.tcl) 194: report_summary -directory $_REPORTS_PATH


Working Directory = /home/u1419358/des-project/genus
QoS Summary for TopModule
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                    -5,310          -4,379          -4,083
  R2R (ps):                    -5,310          -4,379          -4,083
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                    -463,177        -425,758        -395,809
  R2R (ps):                  -463,177        -425,758        -395,809
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                    331             331             331
Cell Area:                    150,015         164,639         170,319
Total Cell Area:              150,015         164,639         170,319
Leaf Instances:                 5,333           4,928           5,128
Total Instances:                5,333           4,928           5,128
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:01:32        00:00:57        00:02:25
Real Runtime (h:m:s):        00:01:30        00:00:50        00:02:26
CPU  Elapsed (h:m:s):        00:01:36        00:02:32        00:04:57
Real Elapsed (h:m:s):        00:01:32        00:02:22        00:04:48
Memory (MB):                  1638.44         1640.34         1640.16
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:04:47
Total Memory (MB):     1642.17
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(synthesis.tcl) 196: puts "Runtime & Memory after 'syn_opt'"
Runtime & Memory after 'syn_opt'
@file(synthesis.tcl) 197: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:43:47 (Nov04) |  147.3 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:03(00:00:04) |   1.1(  1.4) |   15:43:51 (Nov04) |  356.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:30) |  00:01:25(00:01:26) |  30.3( 30.0) |   15:45:17 (Nov04) |  747.2 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:20(00:02:20) |  00:00:49(00:00:50) |  17.4( 17.4) |   15:46:07 (Nov04) |  724.3 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:45(00:04:47) |  00:02:25(00:02:27) |  51.3( 51.2) |   15:48:34 (Nov04) |  719.4 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 199: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_opt.rpt
}
@file(synthesis.tcl) 211: report_dp > $_REPORTS_PATH/${DESIGN}_datapath_incr.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(synthesis.tcl) 212: report_messages > $_REPORTS_PATH/${DESIGN}_messages.rpt
@file(synthesis.tcl) 213: write_snapshot -outdir $_REPORTS_PATH -tag final
%# Begin write_snapshot (11/04 15:48:34, mem=1642.17M)
%# Begin qos_stats (11/04 15:48:34, mem=1642.17M)
        Computing arrivals and requireds.
%# End qos_stats (11/04 15:48:34, total cpu=01:00:00, real=01:00:00, peak res=747.20M, current mem=1642.17M)


Working Directory = /home/u1419358/des-project/genus
QoS Summary for TopModule
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                    -5,310          -4,379          -4,083          -4,083
  R2R (ps):                    -5,310          -4,379          -4,083          -4,083
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                    -463,177        -425,758        -395,809        -395,809
  R2R (ps):                  -463,177        -425,758        -395,809        -395,809
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                    331             331             331             331
Cell Area:                    150,015         164,639         170,319         170,319
Total Cell Area:              150,015         164,639         170,319         170,319
Leaf Instances:                 5,333           4,928           5,128           5,128
Total Instances:                5,333           4,928           5,128           5,128
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:01:32        00:00:57        00:02:25        00:00:01
Real Runtime (h:m:s):        00:01:30        00:00:50        00:02:26        00:00:01
CPU  Elapsed (h:m:s):        00:01:36        00:02:32        00:04:57        00:04:58
Real Elapsed (h:m:s):        00:01:32        00:02:22        00:04:48        00:04:49
Memory (MB):                  1638.44         1640.34         1640.16         1642.17
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:04:47
Total Memory (MB):     1642.17
Executable Version:    21.15-s080_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : TopModule
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  21%  41%  60%  80% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'reports_Nov04-15:43:50/final_TopModule.db' for 'TopModule' (command execution time mm:ss cpu = 00:00, real = 00:01).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:01).
%# End write_snapshot (11/04 15:48:35, total cpu=01:00:00, real=01:00:01, peak res=747.20M, current mem=1642.17M)
@file(synthesis.tcl) 214: report_summary -directory $_REPORTS_PATH


Working Directory = /home/u1419358/des-project/genus
QoS Summary for TopModule
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                    -5,310          -4,379          -4,083          -4,083
  R2R (ps):                    -5,310          -4,379          -4,083          -4,083
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                    -463,177        -425,758        -395,809        -395,809
  R2R (ps):                  -463,177        -425,758        -395,809        -395,809
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                    331             331             331             331
Cell Area:                    150,015         164,639         170,319         170,319
Total Cell Area:              150,015         164,639         170,319         170,319
Leaf Instances:                 5,333           4,928           5,128           5,128
Total Instances:                5,333           4,928           5,128           5,128
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:01:32        00:00:57        00:02:25        00:00:01
Real Runtime (h:m:s):        00:01:30        00:00:50        00:02:26        00:00:01
CPU  Elapsed (h:m:s):        00:01:36        00:02:32        00:04:57        00:04:58
Real Elapsed (h:m:s):        00:01:32        00:02:22        00:04:48        00:04:49
Memory (MB):                  1638.44         1640.34         1640.16         1642.17
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:04:48
Total Memory (MB):     1642.17
Executable Version:    21.15-s080_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(synthesis.tcl) 215: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_m.v
@file(synthesis.tcl) 217: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_m.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(synthesis.tcl) 218: report_power > $_REPORTS_PATH/${DESIGN}_power.rpt
Warning: Library 'sclib_tsmc180_ff' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'sclib_tsmc180_ff' in domain '-1'
Warning: Library 'sclib_tsmc180_ss' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'sclib_tsmc180_ss' in domain '-1'
Warning: Library 'sclib_tsmc180_tt' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'sclib_tsmc180_tt' in domain '-1'
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : TopModule
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  19%  39%  60%  80% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: reports_Nov04-15:43:50/TopModule_power.rpt
@file(synthesis.tcl) 226: write_do_lec -golden_design fv_map -revised_design ${_OUTPUTS_PATH}/${DESIGN}_m.v -logfile  ${_LOG_PATH}/intermediate2final.lec.log > ${_OUTPUTS_PATH}/intermediate2final.lec.do
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/TopModule/TopModule_mv.fv.json' for netlist 'outputs_Nov04-15:43:50/TopModule_m.v'.
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Nov04-15:43:50/intermediate2final.lec.do'.
        : Alias mapping flow is enabled.
@file(synthesis.tcl) 230: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(synthesis.tcl) 231: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:43:47 (Nov04) |  147.3 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:04) |  00:00:03(00:00:04) |   1.1(  1.4) |   15:43:51 (Nov04) |  356.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:31(00:01:30) |  00:01:25(00:01:26) |  30.1( 29.8) |   15:45:17 (Nov04) |  747.2 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:20(00:02:20) |  00:00:49(00:00:50) |  17.2( 17.3) |   15:46:07 (Nov04) |  724.3 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:45(00:04:47) |  00:02:25(00:02:27) |  51.0( 50.9) |   15:48:34 (Nov04) |  719.4 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:47(00:04:49) |  00:00:01(00:00:02) |   0.7(  0.7) |   15:48:36 (Nov04) |  719.4 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 232: puts "============================"
============================
@file(synthesis.tcl) 233: puts "Synthesis Finished ........."
Synthesis Finished .........
@file(synthesis.tcl) 234: puts "============================"
============================
@file(synthesis.tcl) 236: file copy [get_db / .stdout_log] ${_LOG_PATH}/.
#@ End verbose source ./synthesis.tcl
WARNING: This version of the tool is 1138 days old.
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
