# Design_Digital_Systems_2
Verification of RTL modules by using SystemVerilog
