-makelib xcelium_lib/xbip_utils_v3_0_10 \
  "../../../ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_utils_v2_0_6 \
  "../../../ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_pipe_v3_0_6 \
  "../../../ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_wrapper_v3_0_4 \
  "../../../ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_addsub_v3_0_6 \
  "../../../ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_multadd_v3_0_6 \
  "../../../ipstatic/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_bram18k_v3_0_6 \
  "../../../ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/mult_gen_v12_0_17 \
  "../../../ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/floating_point_v7_1_12 \
  "../../../ipstatic/hdl/floating_point_v7_1_rfs.vhd" \
-endlib
-makelib xcelium_lib/floating_point_v7_1_12 \
  "../../../ipstatic/hdl/floating_point_v7_1_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../ipstatic/hdl/verilog/mlp_dance3_bias_0.v" \
  "../../../ipstatic/hdl/verilog/mlp_dance3_calculate.v" \
  "../../../ipstatic/hdl/verilog/mlp_dance3_fadd_32ns_32ns_32_5_full_dsp_1.v" \
  "../../../ipstatic/hdl/verilog/mlp_dance3_fcmp_32ns_32ns_1_2_no_dsp_1.v" \
  "../../../ipstatic/hdl/verilog/mlp_dance3_flow_control_loop_pipe_sequential_init.v" \
  "../../../ipstatic/hdl/verilog/mlp_dance3_fmul_32ns_32ns_32_4_max_dsp_1.v" \
  "../../../ipstatic/hdl/verilog/mlp_dance3_hls_deadlock_idx0_monitor.v" \
  "../../../ipstatic/hdl/verilog/mlp_dance3_input.v" \
  "../../../ipstatic/hdl/verilog/mlp_dance3_mac_muladd_4ns_7ns_7ns_10_4_1.v" \
  "../../../ipstatic/hdl/verilog/mlp_dance3_mlp_dance3_Pipeline_layer0.v" \
  "../../../ipstatic/hdl/verilog/mlp_dance3_mlp_dance3_Pipeline_layer1.v" \
  "../../../ipstatic/hdl/verilog/mlp_dance3_mlp_dance3_Pipeline_layer1_bias_1.v" \
  "../../../ipstatic/hdl/verilog/mlp_dance3_mlp_dance3_Pipeline_loadbias0.v" \
  "../../../ipstatic/hdl/verilog/mlp_dance3_mlp_dance3_Pipeline_loadweights0_VITIS_LOOP_46_2.v" \
  "../../../ipstatic/hdl/verilog/mlp_dance3_mlp_dance3_Pipeline_loadweights1_VITIS_LOOP_52_3.v" \
  "../../../ipstatic/hdl/verilog/mlp_dance3_mlp_dance3_Pipeline_output.v" \
  "../../../ipstatic/hdl/verilog/mlp_dance3_mlp_dance3_Pipeline_retrieve_inputs.v" \
  "../../../ipstatic/hdl/verilog/mlp_dance3_mul_3ns_8ns_10_1_1.v" \
  "../../../ipstatic/hdl/verilog/mlp_dance3_mux_32_32_1_1.v" \
  "../../../ipstatic/hdl/verilog/mlp_dance3_regslice_both.v" \
  "../../../ipstatic/hdl/verilog/mlp_dance3_weights_0.v" \
  "../../../ipstatic/hdl/verilog/mlp_dance3.v" \
  "../../../ipstatic/hdl/ip/mlp_dance3_fadd_32ns_32ns_32_5_full_dsp_1_ip.v" \
  "../../../ipstatic/hdl/ip/mlp_dance3_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v" \
  "../../../ipstatic/hdl/ip/mlp_dance3_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" \
  "../../../../project_2.gen/sources_1/ip/mlp_dance3_sol3/sim/mlp_dance3_sol3.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

