// Seed: 768210975
module module_0 (
    input id_0,
    output reg id_1,
    input reg id_2
);
  always @(posedge id_0) id_1 <= id_2;
endmodule
