@P:  Worst Slack : 7.834
@P:  Complex_Mult_test_sd|PCLK - Estimated Frequency : 461.7 MHz
@P:  Complex_Mult_test_sd|PCLK - Requested Frequency : 100.0 MHz
@P:  Complex_Mult_test_sd|PCLK - Estimated Period : 2.166
@P:  Complex_Mult_test_sd|PCLK - Requested Period : 10.000
@P:  Complex_Mult_test_sd|PCLK - Slack : 7.834
@P: Complex_Mult_test_sd Part : m2s010tq144std
@P: Complex_Mult_test_sd Register bits  : 16 
@P: Complex_Mult_test_sd DSP Blocks  : 2
@P: Complex_Mult_test_sd I/O primitives : 20
@P:  CPU Time : 0h:00m:03s
