# This file was generated by the YaTool build system (https://github.com/yandex/yatool),
# from a source YaTool build configuration provided in ya.make files.
#
# If the repository supports both CMake and ya build configurations, please modify both of them.
#
# If only CMake build configuration is supported then modify only CMake files and note that only
# simple modifications are allowed like adding source-files to targets or adding simple properties
# like target_include_directories. These modifications will be ported to original ya.make files
# by maintainers. Any complex modifications which can't be easily ported back to the ya build
# system may be rejected.
#
# Please refer to the build instructions in the repository for more information about manual
# changes in this file.

get_built_tool_path(
  TOOL_llvm-tblgen_bin
  TOOL_llvm-tblgen_dependency
  contrib/libs/llvm18/utils/TableGen
  llvm-tblgen
)

add_library(libs-llvm18-include STATIC)

set_property(TARGET libs-llvm18-include PROPERTY LINKER_LANGUAGE CXX)

target_link_libraries(libs-llvm18-include PUBLIC
  contrib-libs-cxxsupp
  contrib-libs-llvm18
)

target_sources(libs-llvm18-include PRIVATE
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/ExecutionEngine/JITLink/COFFOptions.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/ExecutionEngine/JITLink/COFFOptions.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenAsmMatcher.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenAsmMatcher.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenAsmWriter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenAsmWriter.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenAsmWriter1.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenAsmWriter1.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenCallingConv.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenCallingConv.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenDAGISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenDAGISel.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenDisassemblerTables.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenExegesis.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenExegesis.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenFastISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenFastISel.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenGlobalISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenGlobalISel.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenInstrInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenInstrInfo.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenMCPseudoLowering.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenO0PreLegalizeGICombiner.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenO0PreLegalizeGICombiner.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenPostLegalizeGICombiner.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenPostLegalizeGICombiner.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenPreLegalizeGICombiner.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenPreLegalizeGICombiner.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenRegisterBank.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenRegisterBank.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenRegisterInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenRegisterInfo.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenSubtargetInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenSubtargetInfo.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenSystemOperands.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenSystemOperands.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenAsmMatcher.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenAsmMatcher.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenAsmWriter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenAsmWriter.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenCallingConv.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenCallingConv.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenDAGISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenDAGISel.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenDisassemblerTables.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenDisassemblerTables.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenFastISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenFastISel.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenGlobalISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenGlobalISel.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenInstrInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenInstrInfo.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenMCCodeEmitter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenMCCodeEmitter.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenMCPseudoLowering.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenMCPseudoLowering.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenRegisterBank.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenRegisterBank.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenRegisterInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenRegisterInfo.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenSubtargetInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenSubtargetInfo.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenSystemRegister.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenSystemRegister.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenAsmMatcher.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenAsmMatcher.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenAsmWriter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenAsmWriter.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenCallingConv.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenCallingConv.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenDAGISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenDAGISel.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenDisassemblerTables.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenDisassemblerTables.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenGlobalISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenGlobalISel.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenInstrInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenInstrInfo.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenMCCodeEmitter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenMCCodeEmitter.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenRegisterBank.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenRegisterBank.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenRegisterInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenRegisterInfo.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenSubtargetInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenSubtargetInfo.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenAsmMatcher.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenAsmMatcher.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenAsmWriter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenAsmWriter.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenDAGISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenDAGISel.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenDisassemblerTables.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenDisassemblerTables.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenInstrInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenInstrInfo.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenMCCodeEmitter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenMCCodeEmitter.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenMCPseudoLowering.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenMCPseudoLowering.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenRegisterInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenRegisterInfo.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenSubtargetInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenSubtargetInfo.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenAsmWriter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenAsmWriter.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenDAGISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenDAGISel.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenInstrInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenAsmMatcher.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenAsmMatcher.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenAsmWriter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenAsmWriter.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenCallingConv.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenCallingConv.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenDAGISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenDAGISel.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenDisassemblerTables.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenDisassemblerTables.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenExegesis.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenExegesis.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenFastISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenFastISel.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenGlobalISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenGlobalISel.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenInstrInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenInstrInfo.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenMCCodeEmitter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenMCCodeEmitter.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenRegisterBank.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenRegisterBank.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenRegisterInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenRegisterInfo.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenSubtargetInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenSubtargetInfo.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenAsmMatcher.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenAsmMatcher.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenAsmWriter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenAsmWriter.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenDAGISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenDAGISel.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenDisassemblerTables.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenDisassemblerTables.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenFastISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenFastISel.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenInstrInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenInstrInfo.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenMCCodeEmitter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenMCCodeEmitter.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenRegisterInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenRegisterInfo.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenSubtargetInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenSubtargetInfo.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenAsmMatcher.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenAsmMatcher.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenAsmWriter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenAsmWriter.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenAsmWriter1.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenAsmWriter1.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenCallingConv.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenCallingConv.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenCompressEVEXTables.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenCompressEVEXTables.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenDAGISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenDAGISel.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenDisassemblerTables.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenDisassemblerTables.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenExegesis.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenExegesis.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenFastISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenFastISel.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenFoldTables.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenFoldTables.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenGlobalISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenGlobalISel.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenInstrInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenInstrInfo.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenMnemonicTables.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenMnemonicTables.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenRegisterBank.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenRegisterBank.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenRegisterInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenRegisterInfo.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenSubtargetInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenSubtargetInfo.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/ToolDrivers/llvm-dlltool/Options.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/ToolDrivers/llvm-dlltool/Options.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/ToolDrivers/llvm-lib/Options.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/ToolDrivers/llvm-lib/Options.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/dsymutil/Options.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/dsymutil/Options.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-cvtres/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-cvtres/Opts.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-cxxfilt/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-cxxfilt/Opts.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-dwp/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-dwp/Opts.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-gsymutil/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-gsymutil/Opts.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-ifs/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-ifs/Opts.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-libtool-darwin/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-libtool-darwin/Opts.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-lipo/LipoOpts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-lipo/LipoOpts.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-ml/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-ml/Opts.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-mt/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-mt/Opts.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-nm/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-nm/Opts.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/BitcodeStripOpts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/BitcodeStripOpts.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/InstallNameToolOpts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/InstallNameToolOpts.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/ObjcopyOpts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/ObjcopyOpts.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/StripOpts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/StripOpts.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objdump/ObjdumpOpts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objdump/ObjdumpOpts.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objdump/OtoolOpts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objdump/OtoolOpts.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-rc/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-rc/Opts.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-rc/WindresOpts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-rc/WindresOpts.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-readobj/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-readobj/Opts.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-size/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-size/Opts.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-strings/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-strings/Opts.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-symbolizer/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-symbolizer/Opts.inc.d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/sancov/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/sancov/Opts.inc.d
)


add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/ExecutionEngine/JITLink/COFFOptions.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/ExecutionEngine/JITLink/COFFOptions.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/ExecutionEngine/JITLink/COFFOptions.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/ExecutionEngine/JITLink
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/ExecutionEngine/JITLink/COFFOptions.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/ExecutionEngine/JITLink/COFFOptions.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/ExecutionEngine/JITLink/COFFOptions.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenAsmMatcher.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenAsmMatcher.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64CallingConvention.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrGISel.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SMEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SVEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA510.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA53.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA64FX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1B.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedCyclone.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkor.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkorDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryoDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredExynos.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredNeoverse.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedTSV110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX2T99.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX3T110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SystemOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SMEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SVEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-asm-matcher
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenAsmMatcher.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenAsmMatcher.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenAsmWriter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenAsmWriter.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64CallingConvention.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrGISel.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SMEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SVEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA510.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA53.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA64FX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1B.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedCyclone.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkor.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkorDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryoDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredExynos.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredNeoverse.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedTSV110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX2T99.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX3T110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SystemOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SMEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SVEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-asm-writer
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenAsmWriter.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenAsmWriter.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenAsmWriter1.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenAsmWriter1.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64CallingConvention.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrGISel.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SMEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SVEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA510.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA53.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA64FX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1B.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedCyclone.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkor.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkorDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryoDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredExynos.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredNeoverse.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedTSV110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX2T99.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX3T110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SystemOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SMEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SVEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-asm-writer
  -asmwriternum=1
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenAsmWriter1.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenAsmWriter1.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenCallingConv.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenCallingConv.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64CallingConvention.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrGISel.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SMEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SVEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA510.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA53.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA64FX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1B.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedCyclone.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkor.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkorDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryoDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredExynos.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredNeoverse.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedTSV110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX2T99.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX3T110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SystemOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SMEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SVEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-callingconv
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenCallingConv.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenCallingConv.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenDAGISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenDAGISel.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64CallingConvention.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrGISel.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SMEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SVEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA510.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA53.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA64FX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1B.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedCyclone.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkor.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkorDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryoDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredExynos.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredNeoverse.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedTSV110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX2T99.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX3T110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SystemOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SMEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SVEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-dag-isel
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  -omit-comments
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenDAGISel.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenDAGISel.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenDisassemblerTables.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64CallingConvention.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrGISel.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SMEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SVEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA510.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA53.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA64FX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1B.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedCyclone.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkor.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkorDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryoDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredExynos.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredNeoverse.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedTSV110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX2T99.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX3T110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SystemOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SMEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SVEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-disassembler
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenDisassemblerTables.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenDisassemblerTables.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenExegesis.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenExegesis.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64CallingConvention.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrGISel.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SMEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SVEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA510.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA53.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA64FX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1B.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedCyclone.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkor.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkorDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryoDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredExynos.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredNeoverse.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedTSV110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX2T99.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX3T110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SystemOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SMEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SVEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-exegesis
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenExegesis.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenExegesis.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenFastISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenFastISel.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64CallingConvention.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrGISel.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SMEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SVEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA510.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA53.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA64FX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1B.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedCyclone.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkor.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkorDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryoDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredExynos.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredNeoverse.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedTSV110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX2T99.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX3T110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SystemOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SMEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SVEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-fast-isel
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenFastISel.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenFastISel.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenGlobalISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenGlobalISel.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64CallingConvention.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrGISel.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SMEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SVEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA510.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA53.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA64FX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1B.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedCyclone.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkor.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkorDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryoDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredExynos.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredNeoverse.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedTSV110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX2T99.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX3T110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SystemOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SMEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SVEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-global-isel
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenGlobalISel.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenGlobalISel.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenInstrInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenInstrInfo.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64CallingConvention.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrGISel.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SMEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SVEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA510.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA53.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA64FX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1B.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedCyclone.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkor.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkorDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryoDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredExynos.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredNeoverse.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedTSV110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX2T99.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX3T110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SystemOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SMEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SVEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-instr-info
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenInstrInfo.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenInstrInfo.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64CallingConvention.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrGISel.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SMEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SVEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA510.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA53.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA64FX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1B.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedCyclone.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkor.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkorDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryoDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredExynos.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredNeoverse.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedTSV110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX2T99.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX3T110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SystemOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SMEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SVEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-emitter
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenMCPseudoLowering.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64CallingConvention.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrGISel.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SMEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SVEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA510.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA53.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA64FX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1B.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedCyclone.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkor.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkorDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryoDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredExynos.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredNeoverse.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedTSV110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX2T99.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX3T110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SystemOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SMEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SVEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-pseudo-lowering
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenMCPseudoLowering.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenMCPseudoLowering.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenO0PreLegalizeGICombiner.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenO0PreLegalizeGICombiner.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64CallingConvention.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrGISel.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SMEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SVEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA510.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA53.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA64FX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1B.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedCyclone.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkor.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkorDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryoDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredExynos.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredNeoverse.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedTSV110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX2T99.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX3T110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SystemOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SMEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SVEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-global-isel-combiner
  -combiners=AArch64O0PreLegalizerCombiner
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenO0PreLegalizeGICombiner.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenO0PreLegalizeGICombiner.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenPostLegalizeGICombiner.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenPostLegalizeGICombiner.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64CallingConvention.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrGISel.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SMEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SVEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA510.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA53.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA64FX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1B.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedCyclone.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkor.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkorDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryoDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredExynos.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredNeoverse.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedTSV110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX2T99.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX3T110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SystemOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SMEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SVEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-global-isel-combiner
  -combiners=AArch64PostLegalizerCombiner
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenPostLegalizeGICombiner.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenPostLegalizeGICombiner.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64CallingConvention.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrGISel.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SMEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SVEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA510.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA53.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA64FX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1B.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedCyclone.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkor.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkorDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryoDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredExynos.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredNeoverse.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedTSV110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX2T99.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX3T110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SystemOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SMEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SVEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-global-isel-combiner
  -combiners=AArch64PostLegalizerLowering
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenPreLegalizeGICombiner.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenPreLegalizeGICombiner.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64CallingConvention.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrGISel.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SMEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SVEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA510.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA53.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA64FX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1B.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedCyclone.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkor.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkorDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryoDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredExynos.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredNeoverse.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedTSV110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX2T99.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX3T110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SystemOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SMEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SVEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-global-isel-combiner
  -combiners=AArch64PreLegalizerCombiner
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenPreLegalizeGICombiner.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenPreLegalizeGICombiner.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenRegisterBank.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenRegisterBank.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64CallingConvention.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrGISel.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SMEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SVEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA510.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA53.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA64FX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1B.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedCyclone.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkor.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkorDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryoDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredExynos.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredNeoverse.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedTSV110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX2T99.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX3T110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SystemOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SMEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SVEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-register-bank
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenRegisterBank.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenRegisterBank.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenRegisterInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenRegisterInfo.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64CallingConvention.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrGISel.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SMEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SVEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA510.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA53.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA64FX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1B.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedCyclone.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkor.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkorDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryoDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredExynos.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredNeoverse.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedTSV110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX2T99.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX3T110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SystemOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SMEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SVEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-register-info
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenRegisterInfo.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenRegisterInfo.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenSubtargetInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenSubtargetInfo.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64CallingConvention.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrGISel.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SMEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SVEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA510.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA53.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA64FX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1B.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedCyclone.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkor.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkorDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryoDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredExynos.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredNeoverse.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedTSV110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX2T99.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX3T110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SystemOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SMEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SVEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-subtarget
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenSubtargetInfo.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenSubtargetInfo.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenSystemOperands.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenSystemOperands.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64CallingConvention.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrGISel.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SMEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SVEInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA510.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA53.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedA64FX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedAmpere1B.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedCyclone.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedExynosM5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkor.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedFalkorDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedKryoDetails.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseN2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedNeoverseV2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredExynos.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredNeoverse.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedTSV110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX2T99.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SchedThunderX3T110.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64SystemOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SMEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/SVEInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Combine.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-searchable-tables
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenSystemOperands.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/AArch64/AArch64GenSystemOperands.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenAsmMatcher.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenAsmMatcher.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrCDE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrMVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrNEON.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrVFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM85.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleR52.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleSwift.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleV6.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSystemRegister.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-asm-matcher
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenAsmMatcher.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenAsmMatcher.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenAsmWriter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenAsmWriter.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrCDE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrMVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrNEON.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrVFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM85.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleR52.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleSwift.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleV6.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSystemRegister.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-asm-writer
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenAsmWriter.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenAsmWriter.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenCallingConv.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenCallingConv.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrCDE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrMVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrNEON.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrVFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM85.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleR52.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleSwift.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleV6.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSystemRegister.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-callingconv
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenCallingConv.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenCallingConv.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenDAGISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenDAGISel.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrCDE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrMVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrNEON.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrVFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM85.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleR52.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleSwift.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleV6.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSystemRegister.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-dag-isel
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  -omit-comments
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenDAGISel.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenDAGISel.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenDisassemblerTables.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenDisassemblerTables.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrCDE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrMVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrNEON.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrVFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM85.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleR52.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleSwift.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleV6.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSystemRegister.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-disassembler
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenDisassemblerTables.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenDisassemblerTables.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenFastISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenFastISel.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrCDE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrMVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrNEON.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrVFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM85.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleR52.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleSwift.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleV6.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSystemRegister.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-fast-isel
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenFastISel.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenFastISel.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenGlobalISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenGlobalISel.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrCDE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrMVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrNEON.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrVFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM85.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleR52.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleSwift.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleV6.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSystemRegister.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-global-isel
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenGlobalISel.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenGlobalISel.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenInstrInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenInstrInfo.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrCDE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrMVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrNEON.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrVFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM85.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleR52.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleSwift.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleV6.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSystemRegister.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-instr-info
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenInstrInfo.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenInstrInfo.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenMCCodeEmitter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenMCCodeEmitter.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrCDE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrMVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrNEON.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrVFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM85.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleR52.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleSwift.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleV6.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSystemRegister.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-emitter
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenMCCodeEmitter.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenMCCodeEmitter.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenMCPseudoLowering.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenMCPseudoLowering.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrCDE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrMVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrNEON.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrVFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM85.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleR52.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleSwift.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleV6.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSystemRegister.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-pseudo-lowering
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenMCPseudoLowering.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenMCPseudoLowering.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenRegisterBank.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenRegisterBank.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrCDE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrMVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrNEON.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrVFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM85.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleR52.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleSwift.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleV6.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSystemRegister.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-register-bank
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenRegisterBank.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenRegisterBank.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenRegisterInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenRegisterInfo.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrCDE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrMVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrNEON.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrVFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM85.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleR52.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleSwift.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleV6.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSystemRegister.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-register-info
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenRegisterInfo.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenRegisterInfo.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenSubtargetInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenSubtargetInfo.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrCDE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrMVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrNEON.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrVFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM85.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleR52.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleSwift.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleV6.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSystemRegister.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-subtarget
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenSubtargetInfo.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenSubtargetInfo.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenSystemRegister.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenSystemRegister.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrCDE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrMVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrNEON.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrThumb2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMInstrVFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA57WriteRes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleA9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM55.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleM85.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleR52.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleSwift.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMScheduleV6.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMSystemRegister.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/TableGen/SearchableTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-searchable-tables
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARM.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenSystemRegister.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/ARM/ARMGenSystemRegister.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenAsmMatcher.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenAsmMatcher.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/GISel/BPFRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-asm-matcher
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPF.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenAsmMatcher.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenAsmMatcher.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenAsmWriter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenAsmWriter.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/GISel/BPFRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-asm-writer
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPF.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenAsmWriter.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenAsmWriter.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenCallingConv.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenCallingConv.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/GISel/BPFRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-callingconv
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPF.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenCallingConv.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenCallingConv.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenDAGISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenDAGISel.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/GISel/BPFRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-dag-isel
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  -omit-comments
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPF.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenDAGISel.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenDAGISel.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenDisassemblerTables.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenDisassemblerTables.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/GISel/BPFRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-disassembler
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPF.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenDisassemblerTables.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenDisassemblerTables.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenGlobalISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenGlobalISel.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/GISel/BPFRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-global-isel
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPF.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenGlobalISel.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenGlobalISel.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenInstrInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenInstrInfo.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/GISel/BPFRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-instr-info
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPF.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenInstrInfo.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenInstrInfo.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenMCCodeEmitter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenMCCodeEmitter.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/GISel/BPFRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-emitter
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPF.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenMCCodeEmitter.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenMCCodeEmitter.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenRegisterBank.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenRegisterBank.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/GISel/BPFRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-register-bank
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPF.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenRegisterBank.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenRegisterBank.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenRegisterInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenRegisterInfo.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/GISel/BPFRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-register-info
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPF.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenRegisterInfo.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenRegisterInfo.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenSubtargetInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenSubtargetInfo.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/GISel/BPFRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-subtarget
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPF.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenSubtargetInfo.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/BPF/BPFGenSubtargetInfo.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenAsmMatcher.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenAsmMatcher.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloat32InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloat64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloatInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLASXInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLASXInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLBTInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLBTInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLSXInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLSXInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLVZInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-asm-matcher
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArch.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenAsmMatcher.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenAsmMatcher.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenAsmWriter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenAsmWriter.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloat32InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloat64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloatInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLASXInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLASXInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLBTInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLBTInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLSXInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLSXInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLVZInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-asm-writer
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArch.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenAsmWriter.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenAsmWriter.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenDAGISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenDAGISel.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloat32InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloat64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloatInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLASXInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLASXInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLBTInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLBTInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLSXInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLSXInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLVZInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-dag-isel
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  -omit-comments
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArch.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenDAGISel.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenDAGISel.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenDisassemblerTables.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenDisassemblerTables.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloat32InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloat64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloatInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLASXInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLASXInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLBTInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLBTInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLSXInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLSXInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLVZInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-disassembler
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArch.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenDisassemblerTables.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenDisassemblerTables.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenInstrInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenInstrInfo.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloat32InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloat64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloatInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLASXInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLASXInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLBTInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLBTInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLSXInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLSXInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLVZInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-instr-info
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArch.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenInstrInfo.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenInstrInfo.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenMCCodeEmitter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenMCCodeEmitter.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloat32InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloat64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloatInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLASXInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLASXInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLBTInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLBTInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLSXInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLSXInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLVZInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-emitter
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArch.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenMCCodeEmitter.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenMCCodeEmitter.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenMCPseudoLowering.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenMCPseudoLowering.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloat32InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloat64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloatInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLASXInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLASXInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLBTInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLBTInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLSXInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLSXInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLVZInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-pseudo-lowering
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArch.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenMCPseudoLowering.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenMCPseudoLowering.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenRegisterInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenRegisterInfo.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloat32InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloat64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloatInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLASXInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLASXInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLBTInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLBTInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLSXInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLSXInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLVZInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-register-info
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArch.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenRegisterInfo.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenRegisterInfo.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenSubtargetInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenSubtargetInfo.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloat32InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloat64InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchFloatInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLASXInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLASXInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLBTInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLBTInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLSXInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLSXInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchLVZInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-subtarget
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArch.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenSubtargetInfo.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/LoongArch/LoongArchGenSubtargetInfo.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenAsmWriter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenAsmWriter.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXIntrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-asm-writer
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTX.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenAsmWriter.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenAsmWriter.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenDAGISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenDAGISel.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXIntrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-dag-isel
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  -omit-comments
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTX.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenDAGISel.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenDAGISel.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenInstrInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXIntrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-instr-info
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTX.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenInstrInfo.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXIntrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-register-info
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTX.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXIntrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-subtarget
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTX.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenAsmMatcher.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenAsmMatcher.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/GISel/PPCRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P10InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P9InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstr64Bit.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrAltivec.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrDFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFuture.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFutureMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrHTM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrSPE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrVSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoDMR.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule440.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleA2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500mc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE5500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4Plus.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-asm-matcher
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenAsmMatcher.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenAsmMatcher.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenAsmWriter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenAsmWriter.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/GISel/PPCRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P10InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P9InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstr64Bit.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrAltivec.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrDFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFuture.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFutureMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrHTM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrSPE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrVSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoDMR.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule440.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleA2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500mc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE5500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4Plus.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-asm-writer
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenAsmWriter.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenAsmWriter.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenCallingConv.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenCallingConv.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/GISel/PPCRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P10InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P9InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstr64Bit.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrAltivec.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrDFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFuture.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFutureMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrHTM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrSPE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrVSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoDMR.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule440.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleA2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500mc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE5500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4Plus.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-callingconv
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenCallingConv.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenCallingConv.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenDAGISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenDAGISel.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/GISel/PPCRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P10InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P9InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstr64Bit.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrAltivec.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrDFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFuture.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFutureMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrHTM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrSPE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrVSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoDMR.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule440.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleA2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500mc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE5500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4Plus.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-dag-isel
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  -omit-comments
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenDAGISel.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenDAGISel.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenDisassemblerTables.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenDisassemblerTables.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/GISel/PPCRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P10InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P9InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstr64Bit.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrAltivec.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrDFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFuture.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFutureMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrHTM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrSPE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrVSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoDMR.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule440.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleA2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500mc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE5500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4Plus.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-disassembler
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenDisassemblerTables.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenDisassemblerTables.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenExegesis.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenExegesis.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/GISel/PPCRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P10InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P9InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstr64Bit.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrAltivec.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrDFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFuture.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFutureMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrHTM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrSPE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrVSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoDMR.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule440.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleA2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500mc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE5500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4Plus.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-exegesis
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenExegesis.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenExegesis.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenFastISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenFastISel.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/GISel/PPCRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P10InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P9InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstr64Bit.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrAltivec.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrDFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFuture.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFutureMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrHTM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrSPE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrVSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoDMR.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule440.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleA2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500mc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE5500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4Plus.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-fast-isel
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenFastISel.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenFastISel.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenGlobalISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenGlobalISel.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/GISel/PPCRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P10InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P9InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstr64Bit.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrAltivec.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrDFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFuture.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFutureMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrHTM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrSPE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrVSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoDMR.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule440.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleA2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500mc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE5500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4Plus.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-global-isel
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenGlobalISel.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenGlobalISel.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenInstrInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenInstrInfo.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/GISel/PPCRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P10InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P9InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstr64Bit.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrAltivec.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrDFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFuture.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFutureMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrHTM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrSPE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrVSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoDMR.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule440.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleA2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500mc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE5500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4Plus.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-instr-info
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenInstrInfo.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenInstrInfo.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenMCCodeEmitter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenMCCodeEmitter.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/GISel/PPCRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P10InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P9InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstr64Bit.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrAltivec.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrDFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFuture.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFutureMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrHTM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrSPE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrVSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoDMR.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule440.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleA2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500mc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE5500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4Plus.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-emitter
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenMCCodeEmitter.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenMCCodeEmitter.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenRegisterBank.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenRegisterBank.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/GISel/PPCRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P10InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P9InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstr64Bit.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrAltivec.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrDFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFuture.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFutureMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrHTM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrSPE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrVSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoDMR.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule440.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleA2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500mc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE5500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4Plus.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-register-bank
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenRegisterBank.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenRegisterBank.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenRegisterInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenRegisterInfo.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/GISel/PPCRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P10InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P9InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstr64Bit.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrAltivec.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrDFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFuture.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFutureMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrHTM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrSPE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrVSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoDMR.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule440.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleA2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500mc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE5500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4Plus.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-register-info
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenRegisterInfo.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenRegisterInfo.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenSubtargetInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenSubtargetInfo.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/GISel/PPCRegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P10InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/P9InstrResources.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstr64Bit.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrAltivec.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrDFP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFuture.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrFutureMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrHTM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrSPE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCInstrVSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoDMR.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCRegisterInfoMMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCSchedule440.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleA2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE500mc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleE5500.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG4Plus.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleG5.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP10.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP7.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP8.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCScheduleP9.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-subtarget
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPC.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenSubtargetInfo.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/PowerPC/PPCGenSubtargetInfo.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenAsmMatcher.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenAsmMatcher.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrBulkMemory.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrCall.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrFloat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrInteger.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrMemory.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrRef.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-asm-matcher
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssembly.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenAsmMatcher.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenAsmMatcher.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenAsmWriter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenAsmWriter.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrBulkMemory.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrCall.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrFloat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrInteger.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrMemory.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrRef.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-asm-writer
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssembly.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenAsmWriter.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenAsmWriter.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenDAGISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenDAGISel.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrBulkMemory.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrCall.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrFloat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrInteger.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrMemory.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrRef.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-dag-isel
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  -omit-comments
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssembly.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenDAGISel.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenDAGISel.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenDisassemblerTables.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenDisassemblerTables.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrBulkMemory.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrCall.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrFloat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrInteger.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrMemory.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrRef.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-disassembler
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssembly.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenDisassemblerTables.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenDisassemblerTables.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenFastISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenFastISel.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrBulkMemory.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrCall.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrFloat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrInteger.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrMemory.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrRef.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-fast-isel
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssembly.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenFastISel.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenFastISel.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenInstrInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenInstrInfo.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrBulkMemory.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrCall.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrFloat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrInteger.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrMemory.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrRef.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-instr-info
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssembly.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenInstrInfo.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenInstrInfo.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenMCCodeEmitter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenMCCodeEmitter.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrBulkMemory.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrCall.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrFloat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrInteger.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrMemory.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrRef.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-emitter
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssembly.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenMCCodeEmitter.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenMCCodeEmitter.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenRegisterInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenRegisterInfo.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrBulkMemory.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrCall.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrFloat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrInteger.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrMemory.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrRef.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-register-info
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssembly.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenRegisterInfo.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenRegisterInfo.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenSubtargetInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenSubtargetInfo.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrAtomics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrBulkMemory.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrCall.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrFloat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrInteger.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrMemory.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrRef.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyInstrTable.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyRegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-subtarget
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssembly.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenSubtargetInfo.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/WebAssembly/WebAssemblyGenSubtargetInfo.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenAsmMatcher.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenAsmMatcher.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86CallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Instr3DNow.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAVX512.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrArithmetic.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAsmAlias.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCMovSetCC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrExtension.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFPStack.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragments.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragmentsSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrKL.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMisc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrRAOINT.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSGX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSNP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSSE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrShiftRotate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSystem.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTBM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTDX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrUtils.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVecCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrXOP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedAlderlakeP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedBroadwell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedHaswell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedIceLake.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSandyBridge.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSapphireRapids.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeClient.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeServer.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleAtom.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBdVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBtVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleSLM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-asm-matcher
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenAsmMatcher.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenAsmMatcher.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenAsmWriter.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenAsmWriter.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86CallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Instr3DNow.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAVX512.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrArithmetic.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAsmAlias.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCMovSetCC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrExtension.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFPStack.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragments.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragmentsSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrKL.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMisc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrRAOINT.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSGX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSNP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSSE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrShiftRotate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSystem.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTBM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTDX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrUtils.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVecCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrXOP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedAlderlakeP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedBroadwell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedHaswell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedIceLake.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSandyBridge.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSapphireRapids.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeClient.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeServer.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleAtom.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBdVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBtVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleSLM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-asm-writer
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenAsmWriter.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenAsmWriter.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenAsmWriter1.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenAsmWriter1.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86CallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Instr3DNow.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAVX512.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrArithmetic.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAsmAlias.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCMovSetCC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrExtension.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFPStack.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragments.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragmentsSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrKL.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMisc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrRAOINT.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSGX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSNP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSSE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrShiftRotate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSystem.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTBM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTDX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrUtils.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVecCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrXOP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedAlderlakeP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedBroadwell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedHaswell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedIceLake.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSandyBridge.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSapphireRapids.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeClient.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeServer.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleAtom.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBdVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBtVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleSLM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-asm-writer
  -asmwriternum=1
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenAsmWriter1.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenAsmWriter1.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenCallingConv.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenCallingConv.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86CallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Instr3DNow.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAVX512.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrArithmetic.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAsmAlias.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCMovSetCC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrExtension.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFPStack.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragments.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragmentsSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrKL.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMisc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrRAOINT.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSGX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSNP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSSE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrShiftRotate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSystem.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTBM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTDX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrUtils.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVecCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrXOP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedAlderlakeP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedBroadwell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedHaswell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedIceLake.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSandyBridge.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSapphireRapids.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeClient.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeServer.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleAtom.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBdVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBtVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleSLM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-callingconv
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenCallingConv.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenCallingConv.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenCompressEVEXTables.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenCompressEVEXTables.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86CallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Instr3DNow.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAVX512.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrArithmetic.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAsmAlias.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCMovSetCC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrExtension.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFPStack.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragments.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragmentsSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrKL.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMisc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrRAOINT.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSGX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSNP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSSE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrShiftRotate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSystem.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTBM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTDX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrUtils.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVecCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrXOP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedAlderlakeP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedBroadwell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedHaswell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedIceLake.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSandyBridge.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSapphireRapids.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeClient.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeServer.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleAtom.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBdVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBtVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleSLM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-x86-compress-evex-tables
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenCompressEVEXTables.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenCompressEVEXTables.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenDAGISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenDAGISel.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86CallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Instr3DNow.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAVX512.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrArithmetic.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAsmAlias.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCMovSetCC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrExtension.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFPStack.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragments.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragmentsSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrKL.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMisc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrRAOINT.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSGX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSNP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSSE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrShiftRotate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSystem.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTBM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTDX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrUtils.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVecCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrXOP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedAlderlakeP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedBroadwell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedHaswell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedIceLake.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSandyBridge.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSapphireRapids.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeClient.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeServer.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleAtom.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBdVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBtVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleSLM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-dag-isel
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  -omit-comments
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenDAGISel.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenDAGISel.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenDisassemblerTables.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenDisassemblerTables.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86CallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Instr3DNow.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAVX512.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrArithmetic.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAsmAlias.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCMovSetCC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrExtension.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFPStack.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragments.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragmentsSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrKL.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMisc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrRAOINT.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSGX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSNP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSSE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrShiftRotate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSystem.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTBM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTDX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrUtils.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVecCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrXOP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedAlderlakeP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedBroadwell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedHaswell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedIceLake.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSandyBridge.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSapphireRapids.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeClient.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeServer.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleAtom.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBdVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBtVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleSLM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-disassembler
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenDisassemblerTables.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenDisassemblerTables.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenExegesis.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenExegesis.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86CallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Instr3DNow.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAVX512.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrArithmetic.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAsmAlias.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCMovSetCC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrExtension.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFPStack.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragments.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragmentsSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrKL.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMisc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrRAOINT.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSGX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSNP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSSE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrShiftRotate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSystem.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTBM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTDX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrUtils.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVecCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrXOP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedAlderlakeP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedBroadwell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedHaswell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedIceLake.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSandyBridge.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSapphireRapids.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeClient.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeServer.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleAtom.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBdVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBtVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleSLM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-exegesis
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenExegesis.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenExegesis.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenFastISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenFastISel.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86CallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Instr3DNow.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAVX512.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrArithmetic.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAsmAlias.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCMovSetCC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrExtension.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFPStack.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragments.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragmentsSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrKL.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMisc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrRAOINT.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSGX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSNP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSSE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrShiftRotate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSystem.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTBM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTDX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrUtils.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVecCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrXOP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedAlderlakeP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedBroadwell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedHaswell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedIceLake.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSandyBridge.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSapphireRapids.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeClient.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeServer.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleAtom.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBdVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBtVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleSLM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-fast-isel
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenFastISel.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenFastISel.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenFoldTables.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenFoldTables.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86CallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Instr3DNow.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAVX512.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrArithmetic.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAsmAlias.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCMovSetCC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrExtension.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFPStack.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragments.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragmentsSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrKL.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMisc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrRAOINT.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSGX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSNP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSSE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrShiftRotate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSystem.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTBM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTDX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrUtils.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVecCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrXOP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedAlderlakeP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedBroadwell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedHaswell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedIceLake.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSandyBridge.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSapphireRapids.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeClient.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeServer.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleAtom.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBdVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBtVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleSLM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-x86-fold-tables
  -asmwriternum=1
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenFoldTables.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenFoldTables.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenGlobalISel.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenGlobalISel.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86CallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Instr3DNow.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAVX512.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrArithmetic.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAsmAlias.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCMovSetCC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrExtension.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFPStack.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragments.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragmentsSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrKL.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMisc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrRAOINT.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSGX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSNP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSSE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrShiftRotate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSystem.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTBM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTDX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrUtils.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVecCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrXOP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedAlderlakeP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedBroadwell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedHaswell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedIceLake.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSandyBridge.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSapphireRapids.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeClient.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeServer.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleAtom.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBdVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBtVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleSLM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-global-isel
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenGlobalISel.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenGlobalISel.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenInstrInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenInstrInfo.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86CallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Instr3DNow.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAVX512.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrArithmetic.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAsmAlias.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCMovSetCC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrExtension.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFPStack.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragments.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragmentsSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrKL.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMisc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrRAOINT.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSGX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSNP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSSE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrShiftRotate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSystem.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTBM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTDX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrUtils.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVecCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrXOP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedAlderlakeP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedBroadwell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedHaswell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedIceLake.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSandyBridge.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSapphireRapids.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeClient.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeServer.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleAtom.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBdVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBtVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleSLM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-instr-info
  -instr-info-expand-mi-operand-info=0
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenInstrInfo.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenInstrInfo.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenMnemonicTables.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenMnemonicTables.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86CallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Instr3DNow.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAVX512.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrArithmetic.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAsmAlias.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCMovSetCC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrExtension.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFPStack.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragments.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragmentsSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrKL.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMisc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrRAOINT.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSGX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSNP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSSE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrShiftRotate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSystem.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTBM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTDX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrUtils.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVecCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrXOP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedAlderlakeP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedBroadwell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedHaswell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedIceLake.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSandyBridge.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSapphireRapids.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeClient.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeServer.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleAtom.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBdVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBtVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleSLM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-x86-mnemonic-tables
  -asmwriternum=1
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenMnemonicTables.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenMnemonicTables.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenRegisterBank.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenRegisterBank.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86CallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Instr3DNow.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAVX512.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrArithmetic.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAsmAlias.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCMovSetCC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrExtension.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFPStack.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragments.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragmentsSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrKL.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMisc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrRAOINT.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSGX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSNP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSSE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrShiftRotate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSystem.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTBM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTDX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrUtils.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVecCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrXOP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedAlderlakeP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedBroadwell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedHaswell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedIceLake.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSandyBridge.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSapphireRapids.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeClient.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeServer.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleAtom.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBdVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBtVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleSLM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-register-bank
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenRegisterBank.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenRegisterBank.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenRegisterInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenRegisterInfo.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86CallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Instr3DNow.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAVX512.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrArithmetic.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAsmAlias.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCMovSetCC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrExtension.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFPStack.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragments.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragmentsSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrKL.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMisc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrRAOINT.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSGX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSNP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSSE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrShiftRotate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSystem.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTBM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTDX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrUtils.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVecCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrXOP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedAlderlakeP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedBroadwell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedHaswell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedIceLake.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSandyBridge.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSapphireRapids.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeClient.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeServer.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleAtom.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBdVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBtVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleSLM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-register-info
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenRegisterInfo.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenRegisterInfo.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenSubtargetInfo.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenSubtargetInfo.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86CallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Instr3DNow.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAVX512.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrArithmetic.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrAsmAlias.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCMovSetCC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrControl.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrExtension.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFMA.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFPStack.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFormats.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragments.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrFragmentsSIMD.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrKL.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrMisc.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrOperands.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrRAOINT.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSGX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSNP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSSE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrShiftRotate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrSystem.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTBM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTDX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrTSX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrUtils.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVMX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrVecCompiler.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86InstrXOP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86PfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterBanks.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86RegisterInfo.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedAlderlakeP.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedBroadwell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedHaswell.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedIceLake.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedPredicates.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSandyBridge.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSapphireRapids.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeClient.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86SchedSkylakeServer.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86Schedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleAtom.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBdVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleBtVer2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleSLM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver1.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver2.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver3.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86ScheduleZnver4.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/SDNodeProperties.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/CodeGen/ValueTypes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/Intrinsics.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAArch64.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsAMDGPU.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsARM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsBPF.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsDirectX.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagon.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsHexagonDep.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsLoongArch.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsMips.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsNVVM.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsPowerPC.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXCV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXTHead.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsRISCVXsf.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSPIRV.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsSystemZ.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVE.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsVEVL.gen.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsWebAssembly.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsX86.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/IR/IntrinsicsXCore.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GenericOpcodes.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/RegisterBank.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/GlobalISel/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/Target.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetCallingConv.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetInstrPredicate.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetItinerary.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetPfmCounters.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSchedule.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Target/TargetSelectionDAG.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-subtarget
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/Target/X86/X86.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenSubtargetInfo.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/Target/X86/X86GenSubtargetInfo.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/ToolDrivers/llvm-dlltool/Options.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/ToolDrivers/llvm-dlltool/Options.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/ToolDrivers/llvm-dlltool/Options.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/ToolDrivers/llvm-dlltool
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/ToolDrivers/llvm-dlltool/Options.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/ToolDrivers/llvm-dlltool/Options.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/ToolDrivers/llvm-dlltool/Options.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/ToolDrivers/llvm-lib/Options.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/ToolDrivers/llvm-lib/Options.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/ToolDrivers/llvm-lib/Options.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/ToolDrivers/llvm-lib
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/lib/ToolDrivers/llvm-lib/Options.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/ToolDrivers/llvm-lib/Options.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/lib/ToolDrivers/llvm-lib/Options.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/dsymutil/Options.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/dsymutil/Options.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/dsymutil/Options.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/dsymutil
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/dsymutil/Options.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/dsymutil/Options.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/dsymutil/Options.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-cvtres/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-cvtres/Opts.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-cvtres/Opts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-cvtres
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-cvtres/Opts.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-cvtres/Opts.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-cvtres/Opts.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-cxxfilt/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-cxxfilt/Opts.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-cxxfilt/Opts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-cxxfilt
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-cxxfilt/Opts.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-cxxfilt/Opts.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-cxxfilt/Opts.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-dwp/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-dwp/Opts.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-dwp/Opts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-dwp
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-dwp/Opts.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-dwp/Opts.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-dwp/Opts.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-gsymutil/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-gsymutil/Opts.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-gsymutil/Opts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-gsymutil
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-gsymutil/Opts.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-gsymutil/Opts.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-gsymutil/Opts.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-ifs/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-ifs/Opts.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-ifs/Opts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-ifs
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-ifs/Opts.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-ifs/Opts.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-ifs/Opts.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-libtool-darwin/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-libtool-darwin/Opts.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-libtool-darwin/Opts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-libtool-darwin
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-libtool-darwin/Opts.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-libtool-darwin/Opts.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-libtool-darwin/Opts.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-lipo/LipoOpts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-lipo/LipoOpts.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-lipo/LipoOpts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-lipo
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-lipo/LipoOpts.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-lipo/LipoOpts.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-lipo/LipoOpts.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-ml/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-ml/Opts.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-ml/Opts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-ml
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-ml/Opts.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-ml/Opts.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-ml/Opts.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-mt/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-mt/Opts.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-mt/Opts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-mt
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-mt/Opts.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-mt/Opts.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-mt/Opts.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-nm/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-nm/Opts.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-nm/Opts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-nm
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-nm/Opts.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-nm/Opts.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-nm/Opts.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/BitcodeStripOpts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/BitcodeStripOpts.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/BitcodeStripOpts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-objcopy
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/BitcodeStripOpts.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/BitcodeStripOpts.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/BitcodeStripOpts.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/InstallNameToolOpts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/InstallNameToolOpts.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/InstallNameToolOpts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-objcopy
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/InstallNameToolOpts.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/InstallNameToolOpts.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/InstallNameToolOpts.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/ObjcopyOpts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/ObjcopyOpts.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/CommonOpts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/ObjcopyOpts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-objcopy
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/ObjcopyOpts.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/ObjcopyOpts.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/ObjcopyOpts.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/StripOpts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/StripOpts.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/CommonOpts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/StripOpts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-objcopy
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/StripOpts.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/StripOpts.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objcopy/StripOpts.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objdump/ObjdumpOpts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objdump/ObjdumpOpts.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-objdump/ObjdumpOpts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-objdump
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-objdump/ObjdumpOpts.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objdump/ObjdumpOpts.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objdump/ObjdumpOpts.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objdump/OtoolOpts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objdump/OtoolOpts.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-objdump/OtoolOpts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-objdump
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-objdump/OtoolOpts.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objdump/OtoolOpts.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-objdump/OtoolOpts.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-rc/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-rc/Opts.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-rc/Opts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-rc
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-rc/Opts.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-rc/Opts.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-rc/Opts.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-rc/WindresOpts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-rc/WindresOpts.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-rc/WindresOpts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-rc
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-rc/WindresOpts.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-rc/WindresOpts.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-rc/WindresOpts.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-readobj/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-readobj/Opts.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-readobj/Opts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-readobj
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-readobj/Opts.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-readobj/Opts.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-readobj/Opts.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-size/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-size/Opts.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-size/Opts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-size
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-size/Opts.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-size/Opts.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-size/Opts.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-strings/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-strings/Opts.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-strings/Opts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-strings
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-strings/Opts.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-strings/Opts.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-strings/Opts.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-symbolizer/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-symbolizer/Opts.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-symbolizer/Opts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-symbolizer
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/llvm-symbolizer/Opts.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-symbolizer/Opts.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/llvm-symbolizer/Opts.inc.d
)

add_custom_command(
  OUTPUT
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/sancov/Opts.inc
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/sancov/Opts.inc.d
  DEPENDS
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/sancov/Opts.td
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include/llvm/Option/OptParser.td
  ${TOOL_llvm-tblgen_bin}
  WORKING_DIRECTORY
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18
  COMMAND
  ${TOOL_llvm-tblgen_bin}
  -gen-opt-parser-defs
  -I
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/sancov
  -Iinclude
  -I${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/include
  ${PROJECT_SOURCE_DIR}/contrib/libs/llvm18/tools/sancov/Opts.td
  --write-if-changed
  -o
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/sancov/Opts.inc
  -d
  ${PROJECT_BINARY_DIR}/contrib/libs/llvm18/tools/sancov/Opts.inc.d
)


if(NOT CMAKE_CROSSCOMPILING)
  add_dependencies(libs-llvm18-include
    llvm-tblgen
  )
endif()
