\hypertarget{union__hw__ftm__mode}{}\section{\+\_\+hw\+\_\+ftm\+\_\+mode Union Reference}
\label{union__hw__ftm__mode}\index{\+\_\+hw\+\_\+ftm\+\_\+mode@{\+\_\+hw\+\_\+ftm\+\_\+mode}}


H\+W\+\_\+\+F\+T\+M\+\_\+\+M\+O\+DE -\/ Features Mode Selection (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+ftm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__ftm__mode_1_1__hw__ftm__mode__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+mode\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__ftm__mode_ab5a52eab15ae38bcdd95523627e2ac4c}{}\label{union__hw__ftm__mode_ab5a52eab15ae38bcdd95523627e2ac4c}

\item 
struct \hyperlink{struct__hw__ftm__mode_1_1__hw__ftm__mode__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+mode\+::\+\_\+hw\+\_\+ftm\+\_\+mode\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__ftm__mode_a48f1ab4dea0a44ffa739c3e233c27265}{}\label{union__hw__ftm__mode_a48f1ab4dea0a44ffa739c3e233c27265}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+F\+T\+M\+\_\+\+M\+O\+DE -\/ Features Mode Selection (RW) 

Reset value\+: 0x00000004U

This register contains the global enable bit for F\+T\+M-\/specific features and the control bits used to configure\+: Fault control mode and interrupt Capture Test mode P\+WM synchronization Write protection Channel output initialization These controls relate to all channels within this module. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+ftm.\+h\end{DoxyCompactItemize}
