## soc_upf.cfg for MTLS-M SOC (was MTPLP)
## -------------------------------------------------------------------------
## Power Switch port names have to match the process.
## All ports need to be parameterized for SoC to provide process specific names
## IP's also need to pick specific names that match with IP synthesis
## TBD: RF UPF also have similar variables used. Using a different name to differentiate
## Might want to combine the names to be consistent
## All RF cells also have a power switch embedded inside them
## -------------------------------------------------------------------------
set SOC_SUPPLY_PORT vccprim_core
set AON_SUPPLY_PORT vnnaon
set SOC_GROUND_PORT vss
set SOC_SRAM_PORT   vccsram_1p0

##set PS_CELL                  "HDR27XSTSICWD1BWP240H11P57PDSVT"
##set PS_CELL                  "HDR14XDTDICWD1BWP240H11P57PDSVT"
#set PS_CELL                  "HDRN14XDTDICWD1BWP240H11P57CPDSVT"
#set PS_CELL_UNGATED_IN       "TVDD"
#set PS_CELL_GATED_OUT        "VDD"
##set PS_CELL_ENABLE           "NSLEEPIN"
#set PS_CELL_ENABLE          "NSLEEPIN1"
##set PS_CELL_ACK             "NSLEEPOUT"
#set PS_CELL_ACK             "NSLEEPOUT1"
##set PS_CELL_ENABLE1          "NSLEEPIN1"
##set PS_CELL_ENABLE2          "NSLEEPIN2"
##set PS_CELL_ACK1             "NSLEEPOUT1"
##set PS_CELL_ACK2             "NSLEEPOUT2"

set PS_CELL                  "HDRN14XDTDICWD1BWP240H11P57CPDSVT"
set PS_CELL_UNGATED_IN       "TVDD"
set PS_CELL_GATED_OUT        "VDD"
set PS_CELL_ENABLE1          "SLEEPIN1"
set PS_CELL_ENABLE2          "SLEEPIN2"
set PS_CELL_ACK1             "SLEEPOUT1"
set PS_CELL_ACK2             "SLEEPOUT2"
set PS_CELL_ENABLE           $PS_CELL_ENABLE1
set PS_CELL_ACK              $PS_CELL_ACK1

## -------------------------------------------------------------------------
## SoC level shifter threshold value
## -------------------------------------------------------------------------
set LS_HIGH_TO_LOW_THRESHOLD 0.01
set LS_LOW_TO_HIGH_THRESHOLD 0.01
set LS_BOTH_THRESHOLD        0.01


## -------------------------------------------------------------------------
## SoC to re-map retention cells as required
## IP's can choose to get the retention cell list from SoC and map for DC runs
## Not relevant for VCS-NLP/Spyglass-LP runs
## -------------------------------------------------------------------------
#set SOC_RETENTION_CELL_MAP            "RSDFRPQHDCWD* RSDFSNQHDCWD* RSDFSRPQHDCWD* RSNBSPDFQHDCWD* RSNBSPSDFQHDCWD* RSVNBSPDFCNQHDCWD* RSVNBSPDFSNQHDCWD* RSVNBSPSDFCNQHDCWD* RSVNBSPSDFSNQHDCWD*"
set SOC_RETENTION_CELL_MAP            "RLHCNQHDCWD* RLHQHDCWD* RLHSCNQHDCWD* RLHSNQHDCWD*  RSNBSPDFQHDCWD* RSNBSPSDFQHDCWD* RSVNBSPSDFSCNQHDCWD* RSVNBSPDFCNQHDCWD* RSVNBSPDFSNQHDCWD* RSVNBSPSDFCNQHDCWD* RSVNBSPSDFSNQHDCWD*"

set SOC_DOUBLESYNC_RETENTION_CELL_MAP "RSNBSPSDFSYNC2QHDCWD* RSVNBSPSDFSYNC2CNQHDCWD* RSVNBSPSDFSYNC2SNQHDCWD*"

## -------------------------------------------------------------------------
## SoC to re-map isolation cell mapping as required
## Latch isolation cell is not mapped as it is not allowed
## Dual pin cells - Use in GATED domain
## -------------------------------------------------------------------------
#set SOC_ISOLATION_CELL_LOCATION parent
#set SOC_ISOLATION_CELL_LOCATION self
set SOC_ISOLATION_CELL_LOCATION parent
set AON_INP_ISO_CELL_LOC self

#set FW_AND_CELL              "ISOCLSRCIWD*"
set FW_AND_CELL              "ISOICLSRCIWD*"

set FW_OR_CELL               "ISOCHSRCIWD*"

#set FW_CLOCK_CELL            "TBD"
#set FW_CLOCK_CELL            "ISOCLSRCIWD*"
set FW_CLOCK_CELL            "CKISOICLSRCIWD*"

set FW_CLK_OR_CELL           $FW_OR_CELL

#set FW_LATCH_CELL            ""
#set FW_LATCH_AON_CELL        "ISOLNQ*"
#set FW_LATCH_CELL            $FW_LATCH_AON_CELL

## -------------------------------------------------------------------------
## Single pin cells - Use in AON domain
## -------------------------------------------------------------------------
#set FW_AND_AON_CELL          "ISOICLSNKCWD*"
#set FW_OR_AON_CELL           "ISOCHSNKCWD*"
##set FW_CLOCK_AON_CELL        "TBD"
#set FW_CLOCK_AON_CELL        "ISOCLSNKCWD*"
##set FW_LATCH_AON_CELL        "ISOLNQ*"

set FW_AND_AON_CELL          "ISOICLSNKCWD*"
set FW_OR_AON_CELL           "ISOCHSNKCWD*"
## placeholder - need to map to clock AND cell and create another entry for OR cell
set FW_CLOCK_AON_CELL        "CKISOICLSNKCWD*"
set FW_LATCH_AON_CELL        "ISOLNQ*"
set FW_LATCH_CELL            $FW_LATCH_AON_CELL

set FW_CLK_AND_CELL          $FW_AND_CELL
set FW_AND_CLK_D_CELL        $FW_AND_CELL
set FW_CLOCK_PW_AND_CELL     $FW_AND_CLK_D_CELL
set FW_OR_CLK_D_CELL         $FW_OR_CELL

## -------------------------------------------------------------------------
## SoC to re-map level shifter cells as required
## Level shifters need to be mapped different for RTC and DSW
## TBD
## -------------------------------------------------------------------------
# set LS_LH_AND_S_CELL    "TBD"
# set LS_LH_AND_D_CELL    "LVLLHCLSNKCWRBD*"
# set LS_HL_AND_S_CELL    "TBD"
# set LS_HL_AND_D_CELL    "LVLHLVLSNKCWD*"
# 
# set LS_LH_OR_S_CELL     "LVLLHCHSRCCWRBD*"
# set LS_LH_OR_D_CELL     "LVLLHCHSNKCWRBD*"
# set LS_HL_OR_S_CELL     "TBD"
# set LS_HL_OR_D_CELL     "LVLHLCHSNKCWD*"
# 
# set LS_LH_BUF_S_CELL    "LVLLHBUFFSRCCWD*"
# set LS_LH_BUF_D_CELL    "LVLLHBUFFSNKCWD*"
# set LS_HL_BUF_S_CELL    "TBD"
# set LS_HL_BUF_D_CELL    "LVLHLBUFFSNKCWD*"
# set LS_LH_CLK_S_CELL    "TBD"
# set LS_LH_CLK_D_CELL    "TBD"
# set LS_HL_CLK_S_CELL    "TBD"
# set LS_HL_CLK_D_CELL    "TBD"

## -------------------------------------------------------------------------
## Enable Level Shifters
## -------------------------------------------------------------------------
set LS_LH_AND_S_CELL    "NA"
set LS_LH_AND_D_CELL    "LVLLHCLSNKCWRBD*"
set LS_HL_AND_S_CELL    "NA"
set LS_HL_AND_D_CELL    "LVLHLCLSNKCWD*"
set LS_LH_OR_S_CELL     "LVLLHCHSRCCWRBD*"
set LS_LH_OR_D_CELL     "LVLLHCHSNKCWRBD*"
set LS_HL_OR_S_CELL     "NA"
set LS_HL_OR_D_CELL     "LVLHLCHSNKCWD*"

## -------------------------------------------------------------------------
## Pure Level Shifters
## -------------------------------------------------------------------------
set LS_LH_BUF_S_CELL    "LVLLHBUFFSRCCWD*"
set LS_LH_BUF_D_CELL    "LVLLHBUFFSNKCWD*"
set LS_HL_BUF_S_CELL    "NA"
set LS_HL_BUF_D_CELL    "LVLHLBUFFSNKCWD*"
set LS_LH_CLK_S_CELL    "NA"
set LS_LH_CLK_D_CELL    "NA"
set LS_HL_CLK_S_CELL    "NA"
set LS_HL_CLK_D_CELL    "NA"

## -------------------------------------------------------------------------
## Set the voltage values of power domains in use for IP
## These values could change per SoC project
## NOTE: The voltage values could be changed by SoC.
## SoC will use these variables to change the voltages, if required
## -------------------------------------------------------------------------
set SOC_SUPPLY_NOM   "0.675"
set GND_SUPPLY_NOM        "0.0"
