{
  "module_name": "mediatek,mt6795-resets.h",
  "hash_id": "6fcc41eefd5897e2f4273d68c90fbdb4ff7a6d67796cd04841f5a5b40e8d96b3",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/mediatek,mt6795-resets.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_RESET_CONTROLLER_MT6795\n#define _DT_BINDINGS_RESET_CONTROLLER_MT6795\n\n \n#define MT6795_INFRA_RST0_SCPSYS_RST\t\t0\n#define MT6795_INFRA_RST0_PMIC_WRAP_RST\t\t1\n#define MT6795_INFRA_RST1_MIPI_DSI_RST\t\t2\n#define MT6795_INFRA_RST1_MIPI_CSI_RST\t\t3\n#define MT6795_INFRA_RST1_MM_IOMMU_RST\t\t4\n\n \n#define MT6795_MMSYS_SW0_RST_B_SMI_COMMON\t0\n#define MT6795_MMSYS_SW0_RST_B_SMI_LARB\t\t1\n#define MT6795_MMSYS_SW0_RST_B_CAM_MDP\t\t2\n#define MT6795_MMSYS_SW0_RST_B_MDP_RDMA0\t3\n#define MT6795_MMSYS_SW0_RST_B_MDP_RDMA1\t4\n#define MT6795_MMSYS_SW0_RST_B_MDP_RSZ0\t\t5\n#define MT6795_MMSYS_SW0_RST_B_MDP_RSZ1\t\t6\n#define MT6795_MMSYS_SW0_RST_B_MDP_RSZ2\t\t7\n#define MT6795_MMSYS_SW0_RST_B_MDP_TDSHP0\t8\n#define MT6795_MMSYS_SW0_RST_B_MDP_TDSHP1\t9\n#define MT6795_MMSYS_SW0_RST_B_MDP_WDMA\t\t10\n#define MT6795_MMSYS_SW0_RST_B_MDP_WROT0\t11\n#define MT6795_MMSYS_SW0_RST_B_MDP_WROT1\t12\n#define MT6795_MMSYS_SW0_RST_B_MDP_CROP\t\t13\n\n \n#define MT6795_PERI_NFI_SW_RST\t\t\t0\n#define MT6795_PERI_THERM_SW_RST\t\t1\n#define MT6795_PERI_MSDC1_SW_RST\t\t2\n\n \n#define MT6795_TOPRGU_INFRA_SW_RST\t\t0\n#define MT6795_TOPRGU_MM_SW_RST\t\t\t1\n#define MT6795_TOPRGU_MFG_SW_RST\t\t2\n#define MT6795_TOPRGU_VENC_SW_RST\t\t3\n#define MT6795_TOPRGU_VDEC_SW_RST\t\t4\n#define MT6795_TOPRGU_IMG_SW_RST\t\t5\n#define MT6795_TOPRGU_DDRPHY_SW_RST\t\t6\n#define MT6795_TOPRGU_MD_SW_RST\t\t\t7\n#define MT6795_TOPRGU_INFRA_AO_SW_RST\t\t8\n#define MT6795_TOPRGU_MD_LITE_SW_RST\t\t9\n#define MT6795_TOPRGU_APMIXED_SW_RST\t\t10\n#define MT6795_TOPRGU_PWRAP_SPI_CTL_RST\t\t11\n#define MT6795_TOPRGU_SW_RST_NUM\t\t12\n\n#endif   \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}