set_min_delay 4.0 -from and1 -to port* -ignore_clock_latency -probe -reset_path
