#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Dec  4 15:05:51 2023
# Process ID: 16136
# Current directory: C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17564 C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectEC\CMPEN331_FinalProjectEC.xpr
# Log file: C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/vivado.log
# Journal file: C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC\vivado.jou
# Running On: TANNERKLEINTOP, OS: Windows, CPU Frequency: 3200 MHz, CPU Physical cores: 1, Host memory: 8584 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2963.633 ; gain = 372.184
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3012.383 ; gain = 0.934
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3012.383 ; gain = 13.473
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TestBench/Datapath/IF_InstructionMemory/instOut}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3018.535 ; gain = 4.551
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TestBench/Datapath/WB_wbMux}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 3036.742 ; gain = 1.555
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TestBench/Datapath}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 4012.340 ; gain = 12.520
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 4012.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 4012.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4012.340 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4012.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 4012.340 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/TestBench/Datapath/WB_wbMux}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 4012.340 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/TestBench/Datapath/WB_wbMux}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 4012.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4012.340 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4012.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 4012.340 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/TestBench/Datapath/WB_wbMux}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 4012.340 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/TestBench/Datapath/ID_ControlUnit/m2reg}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 4012.340 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/TestBench/Datapath/ID_ControlUnit/op}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/TestBench/Datapath/ID_ControlUnit/func}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/TestBench/Datapath/IF_InstructionMemory/instOut}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 4012.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4012.340 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4012.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 4012.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 4111.871 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 4146.578 ; gain = 25.793
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 4146.578 ; gain = 0.000
git commit
invalid command name "git"
git
invalid command name "git"
