$date
	Wed May 25 01:20:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module arith_tb $end
$var wire 1 ! g $end
$var wire 1 " f $end
$var wire 1 # e $end
$var wire 1 $ d $end
$var wire 1 % c $end
$var wire 1 & b $end
$var wire 1 ' a $end
$var reg 1 ( b0 $end
$var reg 1 ) b1 $end
$var reg 1 * b2 $end
$var reg 1 + b3 $end
$scope module n1 $end
$var wire 1 ( A $end
$var wire 1 ) B $end
$var wire 1 * C $end
$var wire 1 + D $end
$var wire 1 ' a $end
$var wire 1 & b $end
$var wire 1 % c $end
$var wire 1 $ d $end
$var wire 1 # e $end
$var wire 1 " f $end
$var wire 1 ! g $end
$var wire 1 , h $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z,
0+
0*
0)
0(
1'
1&
1%
1$
1#
1"
0!
$end
#5
0"
0'
0$
0#
1(
#10
1'
0%
1$
1!
1#
1)
0(
#15
0#
1%
1(
#20
0'
0$
1"
1&
1%
1*
0)
0(
#25
0&
1'
1$
1(
#30
1#
0&
1"
1!
1'
1$
1)
0(
#35
0$
0#
0!
0"
1&
1(
#40
1$
1"
1!
0&
1#
1+
0*
0)
0(
#45
0'
0#
1&
1(
#50
0$
1#
1'
1)
0(
#55
0&
1$
1(
#60
0%
0!
1$
1'
1*
0)
0(
#65
0'
0"
1%
1!
1&
1(
#70
1'
0%
1!
1"
0&
1)
0(
#75
0$
1(
#95
