// Seed: 115005222
module module_0 (
    input wor id_0,
    input wire id_1,
    input tri1 id_2,
    input wire id_3,
    output tri0 id_4,
    input wire id_5,
    output tri0 id_6,
    output tri1 id_7,
    input supply0 id_8,
    output wand id_9
);
  module_2 modCall_1 (
      id_2,
      id_2
  );
  assign id_7 = id_5;
  genvar id_11;
  xnor primCall (id_6, id_2, id_0, id_8, id_3, id_1, id_5);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    output wor   id_2,
    input  tri   id_3
);
  assign id_2 = id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_2,
      id_0,
      id_3,
      id_0
  );
endmodule
module module_2 (
    input supply0 id_0,
    input wand id_1
);
  assign id_3 = 1;
  wire id_4;
  wire id_5;
  assign module_0.type_2 = 0;
  always #1;
endmodule
