---
layout: default
title: Data Memory
parent: Memory Hierarchy
nav_order: 2
---

# Data Memory

---

![Data Memory](../images/memory_hierarchy/dmem/dmem.png)

Inputs‌ ‌to‌ ‌Data‌ ‌Memory‌ ‌from‌ ‌Data‌ ‌Cache‌ ‌are,‌ ‌

- ADDRESS[27:0]‌ ‌
- WRITE_DATA[127:0]‌ ‌
- READ‌ ‌
- WRITE‌ ‌

Outputs‌ ‌from‌ ‌Data‌ ‌Cache‌ ‌to‌ ‌CPU‌ ‌are,‌ ‌

- READ_DATA[127:0]‌ ‌
- BUSYWAIT‌ ‌

![Memory Layout](../images/memory_hierarchy/dmem/dmem_layout.png)
