Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,111
design__inferred_latch__count,0
design__instance__count,636
design__instance__area,7731.16
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00010113714961335063
power__switching__total,0.000022582942619919777
power__leakage__total,0.000001371582470710564
power__total,0.0001250916684512049
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2626610669976316
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26344802085531804
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1128240866000629
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.262069817709145
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.112824
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.531885
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.27934330639303073
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2800413036283533
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6255674488817222
timing__setup__ws__corner:nom_slow_1p08V_125C,8.310033785197819
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.625567
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.844736
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26906513889612077
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2698036592729882
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2995551669281427
timing__setup__ws__corner:nom_typ_1p20V_25C,10.989082843623196
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.299555
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.925308
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2626610669976316
clock__skew__worst_setup,0.26344802085531804
timing__hold__ws,0.1128240866000629
timing__setup__ws,8.310033785197819
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112824
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.844736
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,636
design__instance__area__stdcell,7731.16
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.267131
design__instance__utilization__stdcell,0.267131
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,25
design__instance__area__class:inverter,137.894
design__instance__count__class:sequential_cell,32
design__instance__area__class:sequential_cell,1509.58
design__instance__count__class:multi_input_combinational_cell,466
design__instance__area__class:multi_input_combinational_cell,4712
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,102
design__instance__area__class:timing_repair_buffer,1275.52
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,11994.6
design__violations,0
design__instance__count__class:clock_buffer,9
design__instance__area__class:clock_buffer,81.648
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,48
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,687
route__net__special,2
route__drc_errors__iter:0,335
route__wirelength__iter:0,13529
route__drc_errors__iter:1,183
route__wirelength__iter:1,13366
route__drc_errors__iter:2,193
route__wirelength__iter:2,13358
route__drc_errors__iter:3,76
route__wirelength__iter:3,13264
route__drc_errors__iter:4,19
route__wirelength__iter:4,13246
route__drc_errors__iter:5,1
route__wirelength__iter:5,13249
route__drc_errors__iter:6,0
route__wirelength__iter:6,13253
route__drc_errors,0
route__wirelength,13253
route__vias,3978
route__vias__singlecut,3978
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,257.525
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,27
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,27
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,27
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,27
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000067324
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000670308
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000129196
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000670308
design_powergrid__voltage__worst,0.00000670308
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000067324
design_powergrid__drop__worst__net:VPWR,0.0000067324
design_powergrid__voltage__worst__net:VGND,0.00000670308
design_powergrid__drop__worst__net:VGND,0.00000670308
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000145999999999999999745971430986646311112053808756172657012939453125
ir__drop__worst,0.000006729999999999999938976764923825868436324526555836200714111328125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
