Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mbeDadda_mult_wRegs
Version: Z-2007.03-SP1
Date   : Mon Dec 31 02:53:31 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: y_reg_in/Q_reg[5]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: p_reg_out/Q_reg[14]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mbeDadda_mult_wRegs
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  y_reg_in/Q_reg[5]/CK (DFFR_X1)                          0.00       0.00 r
  y_reg_in/Q_reg[5]/QN (DFFR_X1)                          0.06       0.06 f
  y_reg_in/U15/ZN (INV_X1)                                0.04       0.10 r
  y_reg_in/Q[5] (reg_N24_1)                               0.00       0.10 r
  recoding_block_3/y_tri[0] (r4mbePP_preprocessing_n_bit24_3)
                                                          0.00       0.10 r
  recoding_block_3/U4/ZN (XNOR2_X1)                       0.07       0.17 r
  recoding_block_3/MUX_X/sel (mux2_n_bit25_7)             0.00       0.17 r
  recoding_block_3/MUX_X/U2/Z (BUF_X2)                    0.06       0.23 r
  recoding_block_3/MUX_X/U19/Z (MUX2_X1)                  0.08       0.32 f
  recoding_block_3/MUX_X/o[15] (mux2_n_bit25_7)           0.00       0.32 f
  recoding_block_3/MUX_0/i1[15] (mux2_n_bit25_6)          0.00       0.32 f
  recoding_block_3/MUX_0/U13/ZN (NAND2_X1)                0.03       0.35 r
  recoding_block_3/MUX_0/U14/ZN (NAND2_X1)                0.03       0.37 f
  recoding_block_3/MUX_0/o[15] (mux2_n_bit25_6)           0.00       0.37 f
  recoding_block_3/x_absY[15] (r4mbePP_preprocessing_n_bit24_3)
                                                          0.00       0.37 f
  bitwiseInverterX_3/dataIn[15] (bitwiseInv_n_bit25_3)
                                                          0.00       0.37 f
  bitwiseInverterX_3/U24/ZN (XNOR2_X1)                    0.06       0.43 f
  bitwiseInverterX_3/dataOut[15] (bitwiseInv_n_bit25_3)
                                                          0.00       0.43 f
  lv4_c21_FA_1/i0 (fullAdder_189)                         0.00       0.43 f
  lv4_c21_FA_1/HA_0/i0 (halfAdder_379)                    0.00       0.43 f
  lv4_c21_FA_1/HA_0/U4/Z (XOR2_X1)                        0.08       0.51 f
  lv4_c21_FA_1/HA_0/s (halfAdder_379)                     0.00       0.51 f
  lv4_c21_FA_1/HA_1/i1 (halfAdder_378)                    0.00       0.51 f
  lv4_c21_FA_1/HA_1/U2/ZN (AND2_X1)                       0.04       0.55 f
  lv4_c21_FA_1/HA_1/co (halfAdder_378)                    0.00       0.55 f
  lv4_c21_FA_1/U1/ZN (OR2_X2)                             0.05       0.61 f
  lv4_c21_FA_1/co (fullAdder_189)                         0.00       0.61 f
  lv3_c22_FA_0/i1 (fullAdder_146)                         0.00       0.61 f
  lv3_c22_FA_0/HA_0/i1 (halfAdder_293)                    0.00       0.61 f
  lv3_c22_FA_0/HA_0/U3/Z (XOR2_X1)                        0.08       0.69 f
  lv3_c22_FA_0/HA_0/s (halfAdder_293)                     0.00       0.69 f
  lv3_c22_FA_0/HA_1/i1 (halfAdder_292)                    0.00       0.69 f
  lv3_c22_FA_0/HA_1/U1/ZN (AND2_X1)                       0.04       0.73 f
  lv3_c22_FA_0/HA_1/co (halfAdder_292)                    0.00       0.73 f
  lv3_c22_FA_0/U1/ZN (OR2_X2)                             0.06       0.78 f
  lv3_c22_FA_0/co (fullAdder_146)                         0.00       0.78 f
  lv2_c23_FA_0/i0 (fullAdder_91)                          0.00       0.78 f
  lv2_c23_FA_0/HA_0/i0 (halfAdder_183)                    0.00       0.78 f
  lv2_c23_FA_0/HA_0/U2/ZN (NAND2_X1)                      0.03       0.81 r
  lv2_c23_FA_0/HA_0/U4/ZN (NAND2_X1)                      0.03       0.84 f
  lv2_c23_FA_0/HA_0/s (halfAdder_183)                     0.00       0.84 f
  lv2_c23_FA_0/HA_1/i1 (halfAdder_182)                    0.00       0.84 f
  lv2_c23_FA_0/HA_1/U3/ZN (AND2_X1)                       0.04       0.88 f
  lv2_c23_FA_0/HA_1/co (halfAdder_182)                    0.00       0.88 f
  lv2_c23_FA_0/U1/ZN (OR2_X2)                             0.05       0.93 f
  lv2_c23_FA_0/co (fullAdder_91)                          0.00       0.93 f
  lv1_c24_FA_0/i0 (fullAdder_48)                          0.00       0.93 f
  lv1_c24_FA_0/HA_0/i0 (halfAdder_97)                     0.00       0.93 f
  lv1_c24_FA_0/HA_0/U3/Z (XOR2_X1)                        0.07       1.01 f
  lv1_c24_FA_0/HA_0/s (halfAdder_97)                      0.00       1.01 f
  lv1_c24_FA_0/HA_1/i1 (halfAdder_96)                     0.00       1.01 f
  lv1_c24_FA_0/HA_1/U6/ZN (AND2_X1)                       0.04       1.05 f
  lv1_c24_FA_0/HA_1/co (halfAdder_96)                     0.00       1.05 f
  lv1_c24_FA_0/U1/ZN (OR2_X2)                             0.05       1.11 f
  lv1_c24_FA_0/co (fullAdder_48)                          0.00       1.11 f
  lv0_c25_FA_0/i0 (fullAdder_19)                          0.00       1.11 f
  lv0_c25_FA_0/HA_0/i0 (halfAdder_39)                     0.00       1.11 f
  lv0_c25_FA_0/HA_0/U2/Z (XOR2_X1)                        0.07       1.18 f
  lv0_c25_FA_0/HA_0/s (halfAdder_39)                      0.00       1.18 f
  lv0_c25_FA_0/HA_1/i1 (halfAdder_38)                     0.00       1.18 f
  lv0_c25_FA_0/HA_1/U2/ZN (AND2_X1)                       0.04       1.22 f
  lv0_c25_FA_0/HA_1/co (halfAdder_38)                     0.00       1.22 f
  lv0_c25_FA_0/U1/ZN (OR2_X2)                             0.06       1.27 f
  lv0_c25_FA_0/co (fullAdder_19)                          0.00       1.27 f
  add_3588/A[12] (mbeDadda_mult_wRegs_DW01_add_0)         0.00       1.27 f
  add_3588/U490/ZN (NOR2_X1)                              0.05       1.33 r
  add_3588/U555/ZN (OAI21_X1)                             0.04       1.36 f
  add_3588/U563/ZN (AOI21_X1)                             0.06       1.42 r
  add_3588/U556/ZN (OAI21_X1)                             0.04       1.46 f
  add_3588/U342/ZN (AOI21_X1)                             0.07       1.53 r
  add_3588/U592/ZN (OAI21_X1)                             0.04       1.57 f
  add_3588/U585/ZN (XNOR2_X1)                             0.06       1.63 f
  add_3588/SUM[22] (mbeDadda_mult_wRegs_DW01_add_0)       0.00       1.63 f
  p_reg_out/D[14] (reg_N24_0)                             0.00       1.63 f
  p_reg_out/U24/ZN (NAND2_X1)                             0.03       1.66 r
  p_reg_out/U25/ZN (NAND2_X1)                             0.02       1.68 f
  p_reg_out/Q_reg[14]/D (DFFR_X1)                         0.01       1.69 f
  data arrival time                                                  1.69

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  p_reg_out/Q_reg[14]/CK (DFFR_X1)                        0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.80


1
