# FIFO-DV
Using SystemVerilog to build a FIFO module and verify it.
