
*** Running vivado
    with args -log Loading_file_controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Loading_file_controller.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Loading_file_controller.tcl -notrace
Command: synth_design -top Loading_file_controller -part xcu200-fsgd2104-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11790
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2148.629 ; gain = 0.000 ; free physical = 33591 ; free virtual = 48037
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Loading_file_controller' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'JTAG_init_parser' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v:23]
	Parameter INIT bound to: 3'b001 
	Parameter JTAG_SETUP bound to: 3'b010 
	Parameter JTAG_DONE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v:88]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v:117]
INFO: [Synth 8-6155] done synthesizing module 'JTAG_init_parser' (1#1) [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v:23]
INFO: [Synth 8-6157] synthesizing module 'SPI_load_file' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:23]
	Parameter INIT bound to: 4'b0001 
	Parameter SPI_EN_QPI bound to: 4'b0010 
	Parameter SPI_IDLE bound to: 4'b0011 
	Parameter SPI_LOAD_ADDR_0 bound to: 4'b0100 
	Parameter SPI_LOAD_DATA bound to: 4'b0101 
	Parameter RESET_CSN bound to: 4'b0110 
	Parameter SPI_LOAD_ADDR_1 bound to: 4'b0111 
	Parameter LOAD_DONE bound to: 4'b1000 
WARNING: [Synth 8-567] referenced signal 'sck_zero' should be on the sensitivity list [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:132]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:186]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:255]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:321]
INFO: [Synth 8-6155] done synthesizing module 'SPI_load_file' (2#1) [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:27]
	Parameter BIT_PERIOD bound to: 1280 - type: integer 
	Parameter WAIT_NEG_RX bound to: 4'b0001 
	Parameter WAIT_15_CYCLE bound to: 4'b0010 
	Parameter STORE_CHAR bound to: 4'b0011 
	Parameter WAIT_31_CYCLE bound to: 4'b0100 
	Parameter DONE bound to: 4'b0101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:82]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:158]
INFO: [Synth 8-6155] done synthesizing module 'uart' (3#1) [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Loading_file_controller' (4#1) [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2148.629 ; gain = 0.000 ; free physical = 33688 ; free virtual = 48134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2148.629 ; gain = 0.000 ; free physical = 33685 ; free virtual = 48131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu200-fsgd2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2156.484 ; gain = 7.855 ; free physical = 33685 ; free virtual = 48131
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PRES_STATE_reg' in module 'JTAG_init_parser'
INFO: [Synth 8-802] inferred FSM for state register 'PRES_STATE_reg' in module 'uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    INIT |                              001 |                              001
              JTAG_SETUP |                              010 |                              010
               JTAG_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'PRES_STATE_reg' in module 'JTAG_init_parser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             WAIT_NEG_RX |                              000 |                             0001
           WAIT_15_CYCLE |                              001 |                             0010
              STORE_CHAR |                              010 |                             0011
           WAIT_31_CYCLE |                              011 |                             0100
                    DONE |                              100 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PRES_STATE_reg' using encoding 'sequential' in module 'uart'
WARNING: [Synth 8-327] inferring latch for variable 'k_reg' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:85]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2156.484 ; gain = 7.855 ; free physical = 33642 ; free virtual = 48089
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   9 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 29    
	   4 Input    1 Bit        Muxes := 6     
	   9 Input    1 Bit        Muxes := 11    
	  10 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2774.492 ; gain = 625.863 ; free physical = 32779 ; free virtual = 47229
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2774.492 ; gain = 625.863 ; free physical = 32778 ; free virtual = 47229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2782.500 ; gain = 633.871 ; free physical = 32777 ; free virtual = 47228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2782.500 ; gain = 633.871 ; free physical = 32778 ; free virtual = 47228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2782.500 ; gain = 633.871 ; free physical = 32778 ; free virtual = 47228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2782.500 ; gain = 633.871 ; free physical = 32778 ; free virtual = 47228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2782.500 ; gain = 633.871 ; free physical = 32778 ; free virtual = 47228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2782.500 ; gain = 633.871 ; free physical = 32778 ; free virtual = 47228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2782.500 ; gain = 633.871 ; free physical = 32778 ; free virtual = 47228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY8 |    46|
|3     |LUT1   |    11|
|4     |LUT2   |   279|
|5     |LUT3   |    14|
|6     |LUT4   |    65|
|7     |LUT5   |    20|
|8     |LUT6   |   145|
|9     |MUXF7  |     5|
|10    |FDCE   |     8|
|11    |FDPE   |     2|
|12    |FDRE   |   158|
|13    |LD     |    32|
|14    |IBUF   |    75|
|15    |OBUF   |    26|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |   889|
|2     |  jtag_i |JTAG_init_parser |   100|
|3     |  spi_i  |SPI_load_file    |   520|
|4     |  uart_i |uart             |   165|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2782.500 ; gain = 633.871 ; free physical = 32778 ; free virtual = 47228
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2782.500 ; gain = 633.871 ; free physical = 32779 ; free virtual = 47229
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2782.508 ; gain = 633.871 ; free physical = 32779 ; free virtual = 47229
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.438 ; gain = 0.000 ; free physical = 32835 ; free virtual = 47286
INFO: [Netlist 29-17] Analyzing 161 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.121 ; gain = 0.000 ; free physical = 32755 ; free virtual = 47206
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 110 instances were transformed.
  BUFG => BUFGCE: 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 75 instances
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2925.121 ; gain = 776.641 ; free physical = 32896 ; free virtual = 47347
INFO: [Common 17-1381] The checkpoint '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.runs/synth_1/Loading_file_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Loading_file_controller_utilization_synth.rpt -pb Loading_file_controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  3 17:37:15 2021...
