#ifndef __LINUX_STM_SOC_H
#define __LINUX_STM_SOC_H

#include <linux/lirc.h>

#ifdef CONFIG_CPU_SUBTYPE_STB7100

#define ST40_LMISYS_REGS_BASE	0x0F000000
#define ST40_LMIVID_REGS_BASE	0x17000000

#ifdef __LITTLE_ENDIAN__

#define ST40_LMI_SDRA0(n)	(ST40_LMI##n##_REGS_BASE + 0x000030)
#define ST40_LMI_SDRA1(n)	(ST40_LMI##n##_REGS_BASE + 0x000038)

#else

#define ST40_LMI_SDRA0(n)	(ST40_LMI##n##_REGS_BASE + 0x000034)
#define ST40_LMI_SDRA1(n)	(ST40_LMI##n##_REGS_BASE + 0x00003C)

#endif  /* __XXX_ENDIAN__ */
#endif	/* CONFIG_CPU_SUBTYPE_STB7100 */

/* This is the private platform data for the ssc driver */
struct ssc_pio_t {
	struct {
		unsigned char pio_port;
		unsigned char pio_pin;
	} pio[3]; /* clk, in, out */
	int clk_unidir;
	struct stpio_pin* clk;
	struct stpio_pin* sdout;
	struct stpio_pin* sdin;
	/* chip-select for SPI bus (struct spi_device *spi) -> (void *)*/
	void (*chipselect)(void *spi, int is_on);
};

#define SSC_I2C_CAPABILITY  0x00
#define SSC_SPI_CAPABILITY  0x01
#define SSC_UNCONFIGURED    0x02
#define SSC_I2C_CLK_UNIDIR  0x04

#define SSC_BITS_SIZE       0x03
/*
 *   This macro could be used to build the capability field
 *   of struct plat_ssc_data for each SoC
 */
#define ssc_capability(idx_ssc, cap)  \
	(((cap) & \
	 (SSC_I2C_CAPABILITY | SSC_SPI_CAPABILITY |\
	  SSC_UNCONFIGURED | SSC_I2C_CLK_UNIDIR)) \
	  << ((idx_ssc)*SSC_BITS_SIZE))

#define ssc0_has(cap)  ssc_capability(0,cap)
#define ssc1_has(cap)  ssc_capability(1,cap)
#define ssc2_has(cap)  ssc_capability(2,cap)
#define ssc3_has(cap)  ssc_capability(3,cap)
#define ssc4_has(cap)  ssc_capability(4,cap)
#define ssc5_has(cap)  ssc_capability(5,cap)
#define ssc6_has(cap)  ssc_capability(6,cap)
#define ssc7_has(cap)  ssc_capability(7,cap)
#define ssc8_has(cap)  ssc_capability(8,cap)
#define ssc9_has(cap)  ssc_capability(9,cap)

/* Set pio[x].pio_port to SSC_NO_PIO for hard wired SSC's */
#define SSC_NO_PIO	0xff

struct plat_ssc_data {
	unsigned short		capability;	/* bitmask on the ssc capability */
	unsigned long		routing;
	/* chip-select for SPI bus (struct spi_device *spi) -> (void *)*/
	void (*spi_chipselects[])(void *spi, int is_on);
};

#ifdef CONFIG_CPU_SUBTYPE_STX5197
/* SSC0 routine depends on whether port configured for SPI or I2C */

#define SSC1_QAM_SCLT_SDAT	(0<<1)
#define SSC1_QPSK		(1<<1)
#endif

#ifdef CONFIG_CPU_SUBTYPE_STX7105
#define SSC_SCLK_SHIFT(n)	(0+(n*6))
#define SSC_MTSR_SHIFT(n)	(2+(n*6))
#define SSC_MRST_SHIFT(n)	(4+(n*6))

#define SSC2_SCLK_PIO3_4	(0 << SSC_SCLK_SHIFT(2))
#define SSC2_SCLK_PIO12_0	(2 << SSC_SCLK_SHIFT(2))
#define SSC2_SCLK_PIO13_4	(3 << SSC_SCLK_SHIFT(2))

#define SSC2_MTSR_PIO3_5	(0 << SSC_MTSR_SHIFT(2))
#define SSC2_MTSR_PIO12_1	(1 << SSC_MTSR_SHIFT(2))
#define SSC2_MTSR_PIO13_5	(2 << SSC_MTSR_SHIFT(2))

#define SSC2_MRST_PIO2_0	(0 << SSC_MRST_SHIFT(2))
#define SSC2_MRST_PIO3_5	(1 << SSC_MRST_SHIFT(2))
#define SSC2_MRST_PIO12_1	(2 << SSC_MRST_SHIFT(2))
#define SSC2_MRST_PIO13_5	(3 << SSC_MRST_SHIFT(2))

#define SSC3_SCLK_PIO3_6	(0 << SSC_SCLK_SHIFT(3))
#define SSC3_SCLK_PIO13_2	(1 << SSC_SCLK_SHIFT(3))
#define SSC3_SCLK_PIO13_6	(2 << SSC_SCLK_SHIFT(3))

#define SSC3_MTSR_PIO3_7	(0 << SSC_MTSR_SHIFT(3))
#define SSC3_MTSR_PIO13_3	(1 << SSC_MTSR_SHIFT(3))
#define SSC3_MTSR_PIO13_7	(2 << SSC_MTSR_SHIFT(3))

#define SSC3_MRST_PIO2_1	(0 << SSC_MRST_SHIFT(3))
#define SSC3_MRST_PIO3_7	(1 << SSC_MRST_SHIFT(3))
#define SSC3_MRST_PIO13_3	(2 << SSC_MRST_SHIFT(3))
#define SSC3_MRST_PIO13_7	(3 << SSC_MRST_SHIFT(3))
#endif

#define SPI_LINE_SHIFT		0x0
#define SPI_LINE_MASK		0x7
#define SPI_BANK_SHIFT		0x3
#define SPI_BANK_MASK		0xff
#define spi_get_bank(address)  (((address) >> SPI_BANK_SHIFT) & SPI_BANK_MASK)
#define spi_get_line(address)  (((address) >> SPI_LINE_SHIFT) & SPI_LINE_MASK)
#define spi_set_cs(bank, line) ((((bank) & SPI_BANK_MASK) << SPI_BANK_SHIFT) | \
				 (((line) & SPI_LINE_MASK) << SPI_LINE_SHIFT))
/* each spi bus is able to manage 'all' the pios as chip selector
   therefore each master must have 8(pioline)x20(piobank)
   20 pio banks is enough for our boards
   SPI_NO_CHIPSELECT to specify SPI device with no CS (ie CS tied to 'active')
*/
#define SPI_NO_CHIPSELECT	(spi_set_cs(19, 7) + 1)


/* Private data for the SATA driver */
struct plat_sata_data {
	unsigned long phy_init;
	unsigned long pc_glue_logic_init;
	unsigned int only_32bit;
};

/* Private data for the PWM driver */
struct plat_stm_pwm_data {
	unsigned long flags;
	unsigned long routing;
	unsigned long pwmclkdiv;	/* PWM clock prescaler modulo */
};

#define PLAT_STM_PWM_OUT0	(1<<0)
#define PLAT_STM_PWM_OUT1	(1<<1)

#ifdef CONFIG_CPU_SUBTYPE_STX7105
#define PWM_OUT0_PIO4_4		(0 << 0)
#define PWM_OUT0_PIO13_0	(1 << 0)
#define PWM_OUT1_PIO4_5		(0 << 1)
#define PWM_OUT1_PIO13_1	(1 << 1)
#endif

/* This is the private platform data for the lirc driver */
#define LIRC_PIO_ON		0x08	/* PIO pin available */
#define LIRC_IR_RX		0x04	/* IR RX PIO line available */
#define LIRC_IR_TX		0x02	/* IR TX PIOs lines available */
#define LIRC_UHF_RX		0x01	/* UHF RX PIO line available */

struct lirc_pio {
	unsigned int bank;
	unsigned int pin;
	unsigned int dir;
	char pinof;
        struct stpio_pin* pinaddr;
};

struct plat_lirc_data {
	unsigned int irbclock;		/* IRB block clock (set to 0 for auto) */
	unsigned int irbclkdiv;		/* IRB block clock divisor (set to 0 for auto) */
	unsigned int irbperiodmult;	/* manual setting period multiplier */
	unsigned int irbperioddiv;	/* manual setting period divisor */
	unsigned int irbontimemult;	/* manual setting pulse period multiplier */
	unsigned int irbontimediv;	/* manual setting pulse period divisor */
	unsigned int irbrxmaxperiod;	/* maximum rx period in uS */
	unsigned int irbversion;	/* IRB version type (1,2 or 3) */
	unsigned int sysclkdiv;		/* factor to divide system bus clock by */
	unsigned int rxpolarity;        /* flag to set gpio rx polarity (usually set to 1) */
	unsigned int subcarrwidth;      /* Subcarrier width in percent - this is used to */
					/* make the subcarrier waveform square after passing */
					/* through the 555-based threshold detector on ST boards */
	struct lirc_pio *pio_pin_arr;	/* PIO pin settings for driver */
	unsigned int num_pio_pins;
	lirc_scd_t *scd_info;		/* SCD settings */
};

/* Private data for the STM on-board ethernet driver */
struct plat_stmmacenet_data {
	int bus_id;
	int pbl;
	int has_gmac;
	void (*fix_mac_speed)(void *priv, unsigned int speed);
	void (*hw_setup)(void);

	void *bsp_priv;
};

struct plat_stmmacphy_data {
	int bus_id;
	int phy_addr;
	unsigned int phy_mask;
	int interface;
	int (*phy_reset)(void *priv);
	void *priv;
};

struct plat_usb_data {
	unsigned long ahb2stbus_wrapper_glue_base;
	unsigned long ahb2stbus_protocol_base;
	unsigned long flags;
	int initialised;
	int port_number;
};

#define USB_FLAGS_STRAP_8BIT			(1<<0)
#define USB_FLAGS_STRAP_16BIT			(2<<0)
#define USB_FLAGS_STRAP_PLL			(1<<2)
#define USB_FLAGS_OPC_MSGSIZE_CHUNKSIZE		(1<<3)
#define USB_FLAGS_STBUS_CONFIG_THRESHOLD128	(1<<4)
#define USB_FLAGS_STBUS_CONFIG_THRESHOLD256	(2<<4)

/**
 * struct usb_init_data - initialisation data for a USB port
 * @oc_en: enable OC detection (0 or 1)
 * @oc_actlow: whether OC detection is active low (0 or 1)
 * @oc_pinsel: use alternate pin for OC detection (0 or 1)
 * @pwr_en: enable power enable (0 or 1)
 * @pwr_pinsel: use alternate pin for power enable (0 or 1)
 */
struct usb_init_data {
	char oc_en;
	char oc_actlow;
	int oc_pinsel;
	char pwr_en;
	int pwr_pinsel;
};

#ifdef CONFIG_CPU_SUBTYPE_STX7105
#define USB0_OC_PIO4_4		(0<<0)
#define USB0_OC_PIO12_5		(1<<0)
#define USB0_PWR_PIO4_5		(0<<1)
#define USB0_PWR_PIO12_6	(1<<1)

#define USB1_OC_PIO4_6		(0<<0)
#define USB1_OC_PIO14_6		(1<<0)
#define USB1_PWR_PIO4_7		(0<<1)
#define USB1_PWR_PIO14_7	(1<<1)
#endif

struct stasc_uart_data {
	unsigned char pio_port;
	unsigned char pio_pin[4]; /* Tx, Rx, CTS, RTS */
	unsigned char flags;
};

#define STASC_FLAG_NORTSCTS	1

extern int stasc_console_device;
extern struct platform_device *stasc_configured_devices[];
extern unsigned int stasc_configured_devices_count;

#ifdef CONFIG_CPU_SUBTYPE_STX7141
#define ASC1_MCARD		0
#define ASC1_PIO10		2

#define ASC2_PIO1		0
#define ASC2_PIO6		4
#endif

struct plat_sysconf_data {
	int sys_device_offset;
	int sys_sta_offset;
	int sys_cfg_offset;
};

/* NAND configuration data */
struct nand_config_data {
	unsigned int emi_bank;			/* EMI Bank#			*/
	unsigned int emi_withinbankoffset;	/* Offset within EMI Bank	*/
	void *emi_timing_data;			/* Timing data for EMI config   */
	void *mtd_parts;			/* MTD partition table		*/
	unsigned int chip_delay;		/* Read busy time for NAND chip */
	int nr_parts;				/* Number of partitions		*/
	int rbn_port;				/*  # : 'nand_RBn' PIO port #   */
						/* -1 : if unconnected		*/
	int rbn_pin;			        /*      'nand_RBn' PIO pin      */
						/* (assumes shared RBn signal   */
						/*  for multiple chips)		*/
};

void stx5197_early_device_init(void);
void stx5197_configure_asc(const int *ascs, int num_ascs, int console);
void stx5197_configure_usb(void);
void stx5197_configure_ethernet(int rmii, int ext_clk, int phy_bus);
void stx5197_configure_ssc(struct plat_ssc_data *data);
void stx5197_configure_pwm(struct plat_stm_pwm_data *data);

void stx7100_early_device_init(void);
void stb7100_configure_asc(const int *ascs, int num_ascs, int console);
void sysconf_early_init(struct platform_device *pdev);
void stpio_early_init(struct platform_device *pdev, int num_pdevs, int irq);

void stx7100_configure_sata(void);
void stx7100_configure_pwm(struct plat_stm_pwm_data *data);
void stx7100_configure_ssc(struct plat_ssc_data *data);
void stx7100_configure_usb(void);
void stx7100_configure_ethernet(int rmii_mode, int ext_clk, int phy_bus);
void stx7100_configure_lirc(lirc_scd_t *scd, unsigned *pios_on, int npios);
void stx7100_configure_pata(int bank, int pc_mode, int irq);

void stx7105_configure_sata(void);
void stx7105_early_device_init(void);
void stx7105_configure_tsin(unsigned int port);
void stx7105_configure_asc(const int *ascs, int num_ascs, int console);
void stx7105_configure_pwm(struct plat_stm_pwm_data *data);
void stx7105_configure_ssc(struct plat_ssc_data *data);
void stx7105_configure_usb(int port, struct usb_init_data *data);
void stx7105_configure_ethernet(int reverse_mii, int rmii_mode, int mode,
				int ext_mdio, int ext_clk, int phy_bus);
void stx7105_configure_nand(struct nand_config_data *data);
void stx7105_configure_lirc(lirc_scd_t *scd, unsigned *pios_on, int npios);
void stx7105_configure_pata(int bank, int pc_mode, int irq);
void stx7105_configure_audio_pins(int pcmout, int spdif, int pcmin);

void stx7111_early_device_init(void);
void stx7111_configure_asc(const int *ascs, int num_ascs, int console);
void stx7111_configure_pwm(struct plat_stm_pwm_data *data);
void stx7111_configure_ssc(struct plat_ssc_data *data);
void stx7111_configure_usb(int inv_enable);
void stx7111_configure_ethernet(int en_mii, int sel, int ext_clk, int phy_bus);
void stx7111_configure_nand(struct nand_config_data *data);
void stx7111_configure_lirc(lirc_scd_t *scd);

void stx7141_early_device_init(void);
void stx7141_configure_asc(const int *ascs, int num_ascs, int console);
void stx7141_configure_pwm(struct plat_stm_pwm_data *data);
void stx7141_configure_ssc(struct plat_ssc_data *data);
void stx7141_configure_usb(int port);
void stx7141_configure_ethernet(int port, int reverse_mii, int mode,
				int phy_bus);
void stx7141_configure_audio_pins(int pcmout1, int pcmout2, int spdif,
		int pcmin1, int pcmint2);
void stx7141_configure_lirc(lirc_scd_t *scd);

void stx7200_early_device_init(void);
void stx7200_configure_asc(const int *ascs, int num_ascs, int console);
void stx7200_configure_pwm(struct plat_stm_pwm_data *data);
void stx7200_configure_ssc(struct plat_ssc_data *data);
void stx7200_configure_usb(int port);
void stx7200_configure_sata(unsigned int port);
void stx7200_configure_ethernet(int mac, int rmii_mode, int ext_clk,
				int phy_bus);
void stx7200_configure_lirc(lirc_scd_t *scd);
void stx7200_configure_nand(struct nand_config_data *data);
void stx7200_configure_pata(int bank, int pc_mode, int irq);

void stm_sata_miphy_init(void);

#endif /* __LINUX_ST_SOC_H */
