{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "2729@dc2.eng.fsu.edu " "Can't contact license server \"2729@dc2.eng.fsu.edu\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1461115952939 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461115952954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461115952954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 21:32:22 2016 " "Processing started: Tue Apr 19 21:32:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461115952954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461115952954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off firzol -c firzol " "Command: quartus_map --read_settings_files=on --write_settings_files=off firzol -c firzol" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461115952954 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1461115953193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float_pkg_c.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file float_pkg_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 float_pkg " "Found design unit 1: float_pkg" {  } { { "float_pkg_c.vhdl" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/float_pkg_c.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461115953641 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 float_pkg-body " "Found design unit 2: float_pkg-body" {  } { { "float_pkg_c.vhdl" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/float_pkg_c.vhdl" 1006 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461115953641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461115953641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fixed_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg " "Found design unit 1: fixed_pkg" {  } { { "fixed_pkg.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/fixed_pkg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461115953657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "fixed_pkg.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/fixed_pkg.vhd" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461115953657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461115953657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_float_types_c.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file fixed_float_types_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types " "Found design unit 1: fixed_float_types" {  } { { "fixed_float_types_c.vhdl" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/fixed_float_types_c.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461115953657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461115953657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firzol.vhd 3 1 " "Found 3 design units, including 1 entities, in source file firzol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_bit_int " "Found design unit 1: n_bit_int" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461115953657 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 firzol-fpga " "Found design unit 2: firzol-fpga" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461115953657 ""} { "Info" "ISGN_ENTITY_NAME" "1 firzol " "Found entity 1: firzol" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461115953657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461115953657 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "firzol " "Elaborating entity \"firzol\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461115953726 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg.vhd(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg.vhd(1470): subtype or type has null range" {  } { { "fixed_pkg.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/fixed_pkg.vhd" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1461115953726 "|firzol"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg.vhd(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg.vhd(1471): subtype or type has null range" {  } { { "fixed_pkg.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/fixed_pkg.vhd" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1461115953726 "|firzol"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg.vhd(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg.vhd(1472): subtype or type has null range" {  } { { "fixed_pkg.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/fixed_pkg.vhd" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1461115953726 "|firzol"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "float_pkg_c.vhdl(1021) " "VHDL Subtype or Type Declaration warning at float_pkg_c.vhdl(1021): subtype or type has null range" {  } { { "float_pkg_c.vhdl" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/float_pkg_c.vhdl" 1021 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1461115953726 "|firzol"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "float_pkg_c.vhdl(1022) " "VHDL Subtype or Type Declaration warning at float_pkg_c.vhdl(1022): subtype or type has null range" {  } { { "float_pkg_c.vhdl" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/float_pkg_c.vhdl" 1022 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1461115953726 "|firzol"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_out firzol.vhd(93) " "Verilog HDL or VHDL warning at firzol.vhd(93): object \"d_out\" assigned a value but never read" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1461115953726 "|firzol"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_ar_out firzol.vhd(95) " "Verilog HDL or VHDL warning at firzol.vhd(95): object \"x_ar_out\" assigned a value but never read" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1461115953726 "|firzol"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "g:/thedevelopmentkitquartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115954858 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1461115954858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "g:/thedevelopmentkitquartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115954885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461115954885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461115954885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461115954885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461115954885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461115954885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461115954885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461115954885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461115954885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461115954885 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "g:/thedevelopmentkitquartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1461115954885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_b3t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_b3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_b3t " "Found entity 1: mult_b3t" {  } { { "db/mult_b3t.tdf" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/db/mult_b3t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461115954981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461115954981 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:L_current\[0\] \\St:L_current\[0\]~_emulated \\St:L_current\[0\]~1 " "Register \"\\St:L_current\[0\]\" is converted into an equivalent circuit using register \"\\St:L_current\[0\]~_emulated\" and latch \"\\St:L_current\[0\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:L_current[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:L_current\[1\] \\St:L_current\[1\]~_emulated \\St:L_current\[1\]~1 " "Register \"\\St:L_current\[1\]\" is converted into an equivalent circuit using register \"\\St:L_current\[1\]~_emulated\" and latch \"\\St:L_current\[1\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:L_current[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:L_current\[2\] \\St:L_current\[2\]~_emulated \\St:L_current\[2\]~1 " "Register \"\\St:L_current\[2\]\" is converted into an equivalent circuit using register \"\\St:L_current\[2\]~_emulated\" and latch \"\\St:L_current\[2\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:L_current[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[1\]\[0\] c_ar\[1\]\[0\]~_emulated c_ar\[1\]\[0\]~1 " "Register \"c_ar\[1\]\[0\]\" is converted into an equivalent circuit using register \"c_ar\[1\]\[0\]~_emulated\" and latch \"c_ar\[1\]\[0\]~1\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[2\]\[0\] c_ar\[2\]\[0\]~_emulated c_ar\[2\]\[0\]~5 " "Register \"c_ar\[2\]\[0\]\" is converted into an equivalent circuit using register \"c_ar\[2\]\[0\]~_emulated\" and latch \"c_ar\[2\]\[0\]~5\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[0\]\[0\] c_ar\[0\]\[0\]~_emulated c_ar\[0\]\[0\]~9 " "Register \"c_ar\[0\]\[0\]\" is converted into an equivalent circuit using register \"c_ar\[0\]\[0\]~_emulated\" and latch \"c_ar\[0\]\[0\]~9\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[3\]\[0\] c_ar\[3\]\[0\]~_emulated c_ar\[3\]\[0\]~13 " "Register \"c_ar\[3\]\[0\]\" is converted into an equivalent circuit using register \"c_ar\[3\]\[0\]~_emulated\" and latch \"c_ar\[3\]\[0\]~13\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[5\]\[0\] c_ar\[5\]\[0\]~_emulated c_ar\[5\]\[0\]~17 " "Register \"c_ar\[5\]\[0\]\" is converted into an equivalent circuit using register \"c_ar\[5\]\[0\]~_emulated\" and latch \"c_ar\[5\]\[0\]~17\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[4\]\[0\] c_ar\[4\]\[0\]~_emulated c_ar\[4\]\[0\]~21 " "Register \"c_ar\[4\]\[0\]\" is converted into an equivalent circuit using register \"c_ar\[4\]\[0\]~_emulated\" and latch \"c_ar\[4\]\[0\]~21\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[6\]\[0\] c_ar\[6\]\[0\]~_emulated c_ar\[6\]\[0\]~25 " "Register \"c_ar\[6\]\[0\]\" is converted into an equivalent circuit using register \"c_ar\[6\]\[0\]~_emulated\" and latch \"c_ar\[6\]\[0\]~25\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[6][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[5\]\[1\] c_ar\[5\]\[1\]~_emulated c_ar\[5\]\[1\]~29 " "Register \"c_ar\[5\]\[1\]\" is converted into an equivalent circuit using register \"c_ar\[5\]\[1\]~_emulated\" and latch \"c_ar\[5\]\[1\]~29\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[5][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[2\]\[1\] c_ar\[2\]\[1\]~_emulated c_ar\[2\]\[1\]~33 " "Register \"c_ar\[2\]\[1\]\" is converted into an equivalent circuit using register \"c_ar\[2\]\[1\]~_emulated\" and latch \"c_ar\[2\]\[1\]~33\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[1\]\[1\] c_ar\[1\]\[1\]~_emulated c_ar\[1\]\[1\]~37 " "Register \"c_ar\[1\]\[1\]\" is converted into an equivalent circuit using register \"c_ar\[1\]\[1\]~_emulated\" and latch \"c_ar\[1\]\[1\]~37\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[0\]\[1\] c_ar\[0\]\[1\]~_emulated c_ar\[0\]\[1\]~41 " "Register \"c_ar\[0\]\[1\]\" is converted into an equivalent circuit using register \"c_ar\[0\]\[1\]~_emulated\" and latch \"c_ar\[0\]\[1\]~41\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[3\]\[1\] c_ar\[3\]\[1\]~_emulated c_ar\[3\]\[1\]~45 " "Register \"c_ar\[3\]\[1\]\" is converted into an equivalent circuit using register \"c_ar\[3\]\[1\]~_emulated\" and latch \"c_ar\[3\]\[1\]~45\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[4\]\[1\] c_ar\[4\]\[1\]~_emulated c_ar\[4\]\[1\]~49 " "Register \"c_ar\[4\]\[1\]\" is converted into an equivalent circuit using register \"c_ar\[4\]\[1\]~_emulated\" and latch \"c_ar\[4\]\[1\]~49\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[4][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[6\]\[1\] c_ar\[6\]\[1\]~_emulated c_ar\[6\]\[1\]~53 " "Register \"c_ar\[6\]\[1\]\" is converted into an equivalent circuit using register \"c_ar\[6\]\[1\]~_emulated\" and latch \"c_ar\[6\]\[1\]~53\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[6][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[1\]\[2\] c_ar\[1\]\[2\]~_emulated c_ar\[1\]\[2\]~57 " "Register \"c_ar\[1\]\[2\]\" is converted into an equivalent circuit using register \"c_ar\[1\]\[2\]~_emulated\" and latch \"c_ar\[1\]\[2\]~57\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[2\]\[2\] c_ar\[2\]\[2\]~_emulated c_ar\[2\]\[2\]~61 " "Register \"c_ar\[2\]\[2\]\" is converted into an equivalent circuit using register \"c_ar\[2\]\[2\]~_emulated\" and latch \"c_ar\[2\]\[2\]~61\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[0\]\[2\] c_ar\[0\]\[2\]~_emulated c_ar\[0\]\[2\]~65 " "Register \"c_ar\[0\]\[2\]\" is converted into an equivalent circuit using register \"c_ar\[0\]\[2\]~_emulated\" and latch \"c_ar\[0\]\[2\]~65\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[3\]\[2\] c_ar\[3\]\[2\]~_emulated c_ar\[3\]\[2\]~69 " "Register \"c_ar\[3\]\[2\]\" is converted into an equivalent circuit using register \"c_ar\[3\]\[2\]~_emulated\" and latch \"c_ar\[3\]\[2\]~69\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[5\]\[2\] c_ar\[5\]\[2\]~_emulated c_ar\[5\]\[2\]~73 " "Register \"c_ar\[5\]\[2\]\" is converted into an equivalent circuit using register \"c_ar\[5\]\[2\]~_emulated\" and latch \"c_ar\[5\]\[2\]~73\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[5][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[4\]\[2\] c_ar\[4\]\[2\]~_emulated c_ar\[4\]\[2\]~77 " "Register \"c_ar\[4\]\[2\]\" is converted into an equivalent circuit using register \"c_ar\[4\]\[2\]~_emulated\" and latch \"c_ar\[4\]\[2\]~77\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[4][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[6\]\[2\] c_ar\[6\]\[2\]~_emulated c_ar\[6\]\[2\]~81 " "Register \"c_ar\[6\]\[2\]\" is converted into an equivalent circuit using register \"c_ar\[6\]\[2\]~_emulated\" and latch \"c_ar\[6\]\[2\]~81\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[6][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[5\]\[3\] c_ar\[5\]\[3\]~_emulated c_ar\[5\]\[3\]~85 " "Register \"c_ar\[5\]\[3\]\" is converted into an equivalent circuit using register \"c_ar\[5\]\[3\]~_emulated\" and latch \"c_ar\[5\]\[3\]~85\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[5][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[2\]\[3\] c_ar\[2\]\[3\]~_emulated c_ar\[2\]\[3\]~89 " "Register \"c_ar\[2\]\[3\]\" is converted into an equivalent circuit using register \"c_ar\[2\]\[3\]~_emulated\" and latch \"c_ar\[2\]\[3\]~89\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[1\]\[3\] c_ar\[1\]\[3\]~_emulated c_ar\[1\]\[3\]~93 " "Register \"c_ar\[1\]\[3\]\" is converted into an equivalent circuit using register \"c_ar\[1\]\[3\]~_emulated\" and latch \"c_ar\[1\]\[3\]~93\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[0\]\[3\] c_ar\[0\]\[3\]~_emulated c_ar\[0\]\[3\]~97 " "Register \"c_ar\[0\]\[3\]\" is converted into an equivalent circuit using register \"c_ar\[0\]\[3\]~_emulated\" and latch \"c_ar\[0\]\[3\]~97\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[3\]\[3\] c_ar\[3\]\[3\]~_emulated c_ar\[3\]\[3\]~101 " "Register \"c_ar\[3\]\[3\]\" is converted into an equivalent circuit using register \"c_ar\[3\]\[3\]~_emulated\" and latch \"c_ar\[3\]\[3\]~101\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[4\]\[3\] c_ar\[4\]\[3\]~_emulated c_ar\[4\]\[3\]~105 " "Register \"c_ar\[4\]\[3\]\" is converted into an equivalent circuit using register \"c_ar\[4\]\[3\]~_emulated\" and latch \"c_ar\[4\]\[3\]~105\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[4][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[6\]\[3\] c_ar\[6\]\[3\]~_emulated c_ar\[6\]\[3\]~109 " "Register \"c_ar\[6\]\[3\]\" is converted into an equivalent circuit using register \"c_ar\[6\]\[3\]~_emulated\" and latch \"c_ar\[6\]\[3\]~109\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[6][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[1\]\[4\] c_ar\[1\]\[4\]~_emulated c_ar\[1\]\[4\]~113 " "Register \"c_ar\[1\]\[4\]\" is converted into an equivalent circuit using register \"c_ar\[1\]\[4\]~_emulated\" and latch \"c_ar\[1\]\[4\]~113\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[2\]\[4\] c_ar\[2\]\[4\]~_emulated c_ar\[2\]\[4\]~117 " "Register \"c_ar\[2\]\[4\]\" is converted into an equivalent circuit using register \"c_ar\[2\]\[4\]~_emulated\" and latch \"c_ar\[2\]\[4\]~117\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[0\]\[4\] c_ar\[0\]\[4\]~_emulated c_ar\[0\]\[4\]~121 " "Register \"c_ar\[0\]\[4\]\" is converted into an equivalent circuit using register \"c_ar\[0\]\[4\]~_emulated\" and latch \"c_ar\[0\]\[4\]~121\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[3\]\[4\] c_ar\[3\]\[4\]~_emulated c_ar\[3\]\[4\]~125 " "Register \"c_ar\[3\]\[4\]\" is converted into an equivalent circuit using register \"c_ar\[3\]\[4\]~_emulated\" and latch \"c_ar\[3\]\[4\]~125\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[5\]\[4\] c_ar\[5\]\[4\]~_emulated c_ar\[5\]\[4\]~129 " "Register \"c_ar\[5\]\[4\]\" is converted into an equivalent circuit using register \"c_ar\[5\]\[4\]~_emulated\" and latch \"c_ar\[5\]\[4\]~129\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[5][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[4\]\[4\] c_ar\[4\]\[4\]~_emulated c_ar\[4\]\[4\]~133 " "Register \"c_ar\[4\]\[4\]\" is converted into an equivalent circuit using register \"c_ar\[4\]\[4\]~_emulated\" and latch \"c_ar\[4\]\[4\]~133\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[4][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[6\]\[4\] c_ar\[6\]\[4\]~_emulated c_ar\[6\]\[4\]~137 " "Register \"c_ar\[6\]\[4\]\" is converted into an equivalent circuit using register \"c_ar\[6\]\[4\]~_emulated\" and latch \"c_ar\[6\]\[4\]~137\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[6][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[5\]\[5\] c_ar\[5\]\[5\]~_emulated c_ar\[5\]\[5\]~141 " "Register \"c_ar\[5\]\[5\]\" is converted into an equivalent circuit using register \"c_ar\[5\]\[5\]~_emulated\" and latch \"c_ar\[5\]\[5\]~141\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[5][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[2\]\[5\] c_ar\[2\]\[5\]~_emulated c_ar\[2\]\[5\]~145 " "Register \"c_ar\[2\]\[5\]\" is converted into an equivalent circuit using register \"c_ar\[2\]\[5\]~_emulated\" and latch \"c_ar\[2\]\[5\]~145\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[1\]\[5\] c_ar\[1\]\[5\]~_emulated c_ar\[1\]\[5\]~149 " "Register \"c_ar\[1\]\[5\]\" is converted into an equivalent circuit using register \"c_ar\[1\]\[5\]~_emulated\" and latch \"c_ar\[1\]\[5\]~149\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[0\]\[5\] c_ar\[0\]\[5\]~_emulated c_ar\[0\]\[5\]~153 " "Register \"c_ar\[0\]\[5\]\" is converted into an equivalent circuit using register \"c_ar\[0\]\[5\]~_emulated\" and latch \"c_ar\[0\]\[5\]~153\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[3\]\[5\] c_ar\[3\]\[5\]~_emulated c_ar\[3\]\[5\]~157 " "Register \"c_ar\[3\]\[5\]\" is converted into an equivalent circuit using register \"c_ar\[3\]\[5\]~_emulated\" and latch \"c_ar\[3\]\[5\]~157\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[4\]\[5\] c_ar\[4\]\[5\]~_emulated c_ar\[4\]\[5\]~161 " "Register \"c_ar\[4\]\[5\]\" is converted into an equivalent circuit using register \"c_ar\[4\]\[5\]~_emulated\" and latch \"c_ar\[4\]\[5\]~161\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[4][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[6\]\[5\] c_ar\[6\]\[5\]~_emulated c_ar\[6\]\[5\]~165 " "Register \"c_ar\[6\]\[5\]\" is converted into an equivalent circuit using register \"c_ar\[6\]\[5\]~_emulated\" and latch \"c_ar\[6\]\[5\]~165\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[6][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[1\]\[6\] c_ar\[1\]\[6\]~_emulated c_ar\[1\]\[6\]~169 " "Register \"c_ar\[1\]\[6\]\" is converted into an equivalent circuit using register \"c_ar\[1\]\[6\]~_emulated\" and latch \"c_ar\[1\]\[6\]~169\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[2\]\[6\] c_ar\[2\]\[6\]~_emulated c_ar\[2\]\[6\]~173 " "Register \"c_ar\[2\]\[6\]\" is converted into an equivalent circuit using register \"c_ar\[2\]\[6\]~_emulated\" and latch \"c_ar\[2\]\[6\]~173\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[0\]\[6\] c_ar\[0\]\[6\]~_emulated c_ar\[0\]\[6\]~177 " "Register \"c_ar\[0\]\[6\]\" is converted into an equivalent circuit using register \"c_ar\[0\]\[6\]~_emulated\" and latch \"c_ar\[0\]\[6\]~177\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[3\]\[6\] c_ar\[3\]\[6\]~_emulated c_ar\[3\]\[6\]~181 " "Register \"c_ar\[3\]\[6\]\" is converted into an equivalent circuit using register \"c_ar\[3\]\[6\]~_emulated\" and latch \"c_ar\[3\]\[6\]~181\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[5\]\[6\] c_ar\[5\]\[6\]~_emulated c_ar\[5\]\[6\]~185 " "Register \"c_ar\[5\]\[6\]\" is converted into an equivalent circuit using register \"c_ar\[5\]\[6\]~_emulated\" and latch \"c_ar\[5\]\[6\]~185\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[5][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[4\]\[6\] c_ar\[4\]\[6\]~_emulated c_ar\[4\]\[6\]~189 " "Register \"c_ar\[4\]\[6\]\" is converted into an equivalent circuit using register \"c_ar\[4\]\[6\]~_emulated\" and latch \"c_ar\[4\]\[6\]~189\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[4][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[6\]\[6\] c_ar\[6\]\[6\]~_emulated c_ar\[6\]\[6\]~193 " "Register \"c_ar\[6\]\[6\]\" is converted into an equivalent circuit using register \"c_ar\[6\]\[6\]~_emulated\" and latch \"c_ar\[6\]\[6\]~193\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[6][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[5\]\[7\] c_ar\[5\]\[7\]~_emulated c_ar\[5\]\[7\]~197 " "Register \"c_ar\[5\]\[7\]\" is converted into an equivalent circuit using register \"c_ar\[5\]\[7\]~_emulated\" and latch \"c_ar\[5\]\[7\]~197\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[5][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[2\]\[7\] c_ar\[2\]\[7\]~_emulated c_ar\[2\]\[7\]~201 " "Register \"c_ar\[2\]\[7\]\" is converted into an equivalent circuit using register \"c_ar\[2\]\[7\]~_emulated\" and latch \"c_ar\[2\]\[7\]~201\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[1\]\[7\] c_ar\[1\]\[7\]~_emulated c_ar\[1\]\[7\]~205 " "Register \"c_ar\[1\]\[7\]\" is converted into an equivalent circuit using register \"c_ar\[1\]\[7\]~_emulated\" and latch \"c_ar\[1\]\[7\]~205\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[0\]\[7\] c_ar\[0\]\[7\]~_emulated c_ar\[0\]\[7\]~209 " "Register \"c_ar\[0\]\[7\]\" is converted into an equivalent circuit using register \"c_ar\[0\]\[7\]~_emulated\" and latch \"c_ar\[0\]\[7\]~209\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[3\]\[7\] c_ar\[3\]\[7\]~_emulated c_ar\[3\]\[7\]~213 " "Register \"c_ar\[3\]\[7\]\" is converted into an equivalent circuit using register \"c_ar\[3\]\[7\]~_emulated\" and latch \"c_ar\[3\]\[7\]~213\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[4\]\[7\] c_ar\[4\]\[7\]~_emulated c_ar\[4\]\[7\]~217 " "Register \"c_ar\[4\]\[7\]\" is converted into an equivalent circuit using register \"c_ar\[4\]\[7\]~_emulated\" and latch \"c_ar\[4\]\[7\]~217\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[4][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[6\]\[7\] c_ar\[6\]\[7\]~_emulated c_ar\[6\]\[7\]~221 " "Register \"c_ar\[6\]\[7\]\" is converted into an equivalent circuit using register \"c_ar\[6\]\[7\]~_emulated\" and latch \"c_ar\[6\]\[7\]~221\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[6][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[1\]\[8\] c_ar\[1\]\[8\]~_emulated c_ar\[1\]\[8\]~225 " "Register \"c_ar\[1\]\[8\]\" is converted into an equivalent circuit using register \"c_ar\[1\]\[8\]~_emulated\" and latch \"c_ar\[1\]\[8\]~225\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[2\]\[8\] c_ar\[2\]\[8\]~_emulated c_ar\[2\]\[8\]~229 " "Register \"c_ar\[2\]\[8\]\" is converted into an equivalent circuit using register \"c_ar\[2\]\[8\]~_emulated\" and latch \"c_ar\[2\]\[8\]~229\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[0\]\[8\] c_ar\[0\]\[8\]~_emulated c_ar\[0\]\[8\]~233 " "Register \"c_ar\[0\]\[8\]\" is converted into an equivalent circuit using register \"c_ar\[0\]\[8\]~_emulated\" and latch \"c_ar\[0\]\[8\]~233\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[3\]\[8\] c_ar\[3\]\[8\]~_emulated c_ar\[3\]\[8\]~237 " "Register \"c_ar\[3\]\[8\]\" is converted into an equivalent circuit using register \"c_ar\[3\]\[8\]~_emulated\" and latch \"c_ar\[3\]\[8\]~237\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[5\]\[8\] c_ar\[5\]\[8\]~_emulated c_ar\[5\]\[8\]~241 " "Register \"c_ar\[5\]\[8\]\" is converted into an equivalent circuit using register \"c_ar\[5\]\[8\]~_emulated\" and latch \"c_ar\[5\]\[8\]~241\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[5][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[4\]\[8\] c_ar\[4\]\[8\]~_emulated c_ar\[4\]\[8\]~245 " "Register \"c_ar\[4\]\[8\]\" is converted into an equivalent circuit using register \"c_ar\[4\]\[8\]~_emulated\" and latch \"c_ar\[4\]\[8\]~245\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[4][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "c_ar\[6\]\[8\] c_ar\[6\]\[8\]~_emulated c_ar\[6\]\[8\]~249 " "Register \"c_ar\[6\]\[8\]\" is converted into an equivalent circuit using register \"c_ar\[6\]\[8\]~_emulated\" and latch \"c_ar\[6\]\[8\]~249\"" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|c_ar[6][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[5\]\[0\] \\St:x_ar\[5\]\[0\]~_emulated \\St:x_ar\[5\]\[0\]~1 " "Register \"\\St:x_ar\[5\]\[0\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[5\]\[0\]~_emulated\" and latch \"\\St:x_ar\[5\]\[0\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[2\]\[0\] \\St:x_ar\[2\]\[0\]~_emulated \\St:x_ar\[2\]\[0\]~1 " "Register \"\\St:x_ar\[2\]\[0\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[2\]\[0\]~_emulated\" and latch \"\\St:x_ar\[2\]\[0\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[1\]\[0\] \\St:x_ar\[1\]\[0\]~_emulated \\St:x_ar\[1\]\[0\]~1 " "Register \"\\St:x_ar\[1\]\[0\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[1\]\[0\]~_emulated\" and latch \"\\St:x_ar\[1\]\[0\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[0\]\[0\] \\St:x_ar\[0\]\[0\]~_emulated \\St:x_ar\[0\]\[0\]~1 " "Register \"\\St:x_ar\[0\]\[0\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[0\]\[0\]~_emulated\" and latch \"\\St:x_ar\[0\]\[0\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[3\]\[0\] \\St:x_ar\[3\]\[0\]~_emulated \\St:x_ar\[3\]\[0\]~1 " "Register \"\\St:x_ar\[3\]\[0\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[3\]\[0\]~_emulated\" and latch \"\\St:x_ar\[3\]\[0\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[4\]\[0\] \\St:x_ar\[4\]\[0\]~_emulated \\St:x_ar\[4\]\[0\]~1 " "Register \"\\St:x_ar\[4\]\[0\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[4\]\[0\]~_emulated\" and latch \"\\St:x_ar\[4\]\[0\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[6\]\[0\] \\St:x_ar\[6\]\[0\]~_emulated \\St:x_ar\[6\]\[0\]~1 " "Register \"\\St:x_ar\[6\]\[0\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[6\]\[0\]~_emulated\" and latch \"\\St:x_ar\[6\]\[0\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[6][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[1\]\[1\] \\St:x_ar\[1\]\[1\]~_emulated \\St:x_ar\[1\]\[1\]~1 " "Register \"\\St:x_ar\[1\]\[1\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[1\]\[1\]~_emulated\" and latch \"\\St:x_ar\[1\]\[1\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[2\]\[1\] \\St:x_ar\[2\]\[1\]~_emulated \\St:x_ar\[2\]\[1\]~1 " "Register \"\\St:x_ar\[2\]\[1\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[2\]\[1\]~_emulated\" and latch \"\\St:x_ar\[2\]\[1\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[0\]\[1\] \\St:x_ar\[0\]\[1\]~_emulated \\St:x_ar\[0\]\[1\]~1 " "Register \"\\St:x_ar\[0\]\[1\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[0\]\[1\]~_emulated\" and latch \"\\St:x_ar\[0\]\[1\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[3\]\[1\] \\St:x_ar\[3\]\[1\]~_emulated \\St:x_ar\[3\]\[1\]~1 " "Register \"\\St:x_ar\[3\]\[1\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[3\]\[1\]~_emulated\" and latch \"\\St:x_ar\[3\]\[1\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[5\]\[1\] \\St:x_ar\[5\]\[1\]~_emulated \\St:x_ar\[5\]\[1\]~1 " "Register \"\\St:x_ar\[5\]\[1\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[5\]\[1\]~_emulated\" and latch \"\\St:x_ar\[5\]\[1\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[5][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[4\]\[1\] \\St:x_ar\[4\]\[1\]~_emulated \\St:x_ar\[4\]\[1\]~1 " "Register \"\\St:x_ar\[4\]\[1\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[4\]\[1\]~_emulated\" and latch \"\\St:x_ar\[4\]\[1\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[4][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[6\]\[1\] \\St:x_ar\[6\]\[1\]~_emulated \\St:x_ar\[6\]\[1\]~1 " "Register \"\\St:x_ar\[6\]\[1\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[6\]\[1\]~_emulated\" and latch \"\\St:x_ar\[6\]\[1\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[6][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[5\]\[2\] \\St:x_ar\[5\]\[2\]~_emulated \\St:x_ar\[5\]\[2\]~1 " "Register \"\\St:x_ar\[5\]\[2\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[5\]\[2\]~_emulated\" and latch \"\\St:x_ar\[5\]\[2\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[5][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[2\]\[2\] \\St:x_ar\[2\]\[2\]~_emulated \\St:x_ar\[2\]\[2\]~1 " "Register \"\\St:x_ar\[2\]\[2\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[2\]\[2\]~_emulated\" and latch \"\\St:x_ar\[2\]\[2\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[1\]\[2\] \\St:x_ar\[1\]\[2\]~_emulated \\St:x_ar\[1\]\[2\]~1 " "Register \"\\St:x_ar\[1\]\[2\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[1\]\[2\]~_emulated\" and latch \"\\St:x_ar\[1\]\[2\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[0\]\[2\] \\St:x_ar\[0\]\[2\]~_emulated \\St:x_ar\[0\]\[2\]~1 " "Register \"\\St:x_ar\[0\]\[2\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[0\]\[2\]~_emulated\" and latch \"\\St:x_ar\[0\]\[2\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[3\]\[2\] \\St:x_ar\[3\]\[2\]~_emulated \\St:x_ar\[3\]\[2\]~1 " "Register \"\\St:x_ar\[3\]\[2\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[3\]\[2\]~_emulated\" and latch \"\\St:x_ar\[3\]\[2\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[4\]\[2\] \\St:x_ar\[4\]\[2\]~_emulated \\St:x_ar\[4\]\[2\]~1 " "Register \"\\St:x_ar\[4\]\[2\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[4\]\[2\]~_emulated\" and latch \"\\St:x_ar\[4\]\[2\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[4][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[6\]\[2\] \\St:x_ar\[6\]\[2\]~_emulated \\St:x_ar\[6\]\[2\]~1 " "Register \"\\St:x_ar\[6\]\[2\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[6\]\[2\]~_emulated\" and latch \"\\St:x_ar\[6\]\[2\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[6][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[1\]\[3\] \\St:x_ar\[1\]\[3\]~_emulated \\St:x_ar\[1\]\[3\]~1 " "Register \"\\St:x_ar\[1\]\[3\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[1\]\[3\]~_emulated\" and latch \"\\St:x_ar\[1\]\[3\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[2\]\[3\] \\St:x_ar\[2\]\[3\]~_emulated \\St:x_ar\[2\]\[3\]~1 " "Register \"\\St:x_ar\[2\]\[3\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[2\]\[3\]~_emulated\" and latch \"\\St:x_ar\[2\]\[3\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[0\]\[3\] \\St:x_ar\[0\]\[3\]~_emulated \\St:x_ar\[0\]\[3\]~1 " "Register \"\\St:x_ar\[0\]\[3\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[0\]\[3\]~_emulated\" and latch \"\\St:x_ar\[0\]\[3\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[3\]\[3\] \\St:x_ar\[3\]\[3\]~_emulated \\St:x_ar\[3\]\[3\]~1 " "Register \"\\St:x_ar\[3\]\[3\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[3\]\[3\]~_emulated\" and latch \"\\St:x_ar\[3\]\[3\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[5\]\[3\] \\St:x_ar\[5\]\[3\]~_emulated \\St:x_ar\[5\]\[3\]~1 " "Register \"\\St:x_ar\[5\]\[3\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[5\]\[3\]~_emulated\" and latch \"\\St:x_ar\[5\]\[3\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[5][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[4\]\[3\] \\St:x_ar\[4\]\[3\]~_emulated \\St:x_ar\[4\]\[3\]~1 " "Register \"\\St:x_ar\[4\]\[3\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[4\]\[3\]~_emulated\" and latch \"\\St:x_ar\[4\]\[3\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[4][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[6\]\[3\] \\St:x_ar\[6\]\[3\]~_emulated \\St:x_ar\[6\]\[3\]~1 " "Register \"\\St:x_ar\[6\]\[3\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[6\]\[3\]~_emulated\" and latch \"\\St:x_ar\[6\]\[3\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[6][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[5\]\[4\] \\St:x_ar\[5\]\[4\]~_emulated \\St:x_ar\[5\]\[4\]~1 " "Register \"\\St:x_ar\[5\]\[4\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[5\]\[4\]~_emulated\" and latch \"\\St:x_ar\[5\]\[4\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[5][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[2\]\[4\] \\St:x_ar\[2\]\[4\]~_emulated \\St:x_ar\[2\]\[4\]~1 " "Register \"\\St:x_ar\[2\]\[4\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[2\]\[4\]~_emulated\" and latch \"\\St:x_ar\[2\]\[4\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[1\]\[4\] \\St:x_ar\[1\]\[4\]~_emulated \\St:x_ar\[1\]\[4\]~1 " "Register \"\\St:x_ar\[1\]\[4\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[1\]\[4\]~_emulated\" and latch \"\\St:x_ar\[1\]\[4\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[0\]\[4\] \\St:x_ar\[0\]\[4\]~_emulated \\St:x_ar\[0\]\[4\]~1 " "Register \"\\St:x_ar\[0\]\[4\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[0\]\[4\]~_emulated\" and latch \"\\St:x_ar\[0\]\[4\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[3\]\[4\] \\St:x_ar\[3\]\[4\]~_emulated \\St:x_ar\[3\]\[4\]~1 " "Register \"\\St:x_ar\[3\]\[4\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[3\]\[4\]~_emulated\" and latch \"\\St:x_ar\[3\]\[4\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[4\]\[4\] \\St:x_ar\[4\]\[4\]~_emulated \\St:x_ar\[4\]\[4\]~1 " "Register \"\\St:x_ar\[4\]\[4\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[4\]\[4\]~_emulated\" and latch \"\\St:x_ar\[4\]\[4\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[4][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[6\]\[4\] \\St:x_ar\[6\]\[4\]~_emulated \\St:x_ar\[6\]\[4\]~1 " "Register \"\\St:x_ar\[6\]\[4\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[6\]\[4\]~_emulated\" and latch \"\\St:x_ar\[6\]\[4\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[6][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[1\]\[5\] \\St:x_ar\[1\]\[5\]~_emulated \\St:x_ar\[1\]\[5\]~1 " "Register \"\\St:x_ar\[1\]\[5\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[1\]\[5\]~_emulated\" and latch \"\\St:x_ar\[1\]\[5\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[2\]\[5\] \\St:x_ar\[2\]\[5\]~_emulated \\St:x_ar\[2\]\[5\]~1 " "Register \"\\St:x_ar\[2\]\[5\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[2\]\[5\]~_emulated\" and latch \"\\St:x_ar\[2\]\[5\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[0\]\[5\] \\St:x_ar\[0\]\[5\]~_emulated \\St:x_ar\[0\]\[5\]~1 " "Register \"\\St:x_ar\[0\]\[5\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[0\]\[5\]~_emulated\" and latch \"\\St:x_ar\[0\]\[5\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[3\]\[5\] \\St:x_ar\[3\]\[5\]~_emulated \\St:x_ar\[3\]\[5\]~1 " "Register \"\\St:x_ar\[3\]\[5\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[3\]\[5\]~_emulated\" and latch \"\\St:x_ar\[3\]\[5\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[5\]\[5\] \\St:x_ar\[5\]\[5\]~_emulated \\St:x_ar\[5\]\[5\]~1 " "Register \"\\St:x_ar\[5\]\[5\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[5\]\[5\]~_emulated\" and latch \"\\St:x_ar\[5\]\[5\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[5][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[4\]\[5\] \\St:x_ar\[4\]\[5\]~_emulated \\St:x_ar\[4\]\[5\]~1 " "Register \"\\St:x_ar\[4\]\[5\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[4\]\[5\]~_emulated\" and latch \"\\St:x_ar\[4\]\[5\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[4][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[6\]\[5\] \\St:x_ar\[6\]\[5\]~_emulated \\St:x_ar\[6\]\[5\]~1 " "Register \"\\St:x_ar\[6\]\[5\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[6\]\[5\]~_emulated\" and latch \"\\St:x_ar\[6\]\[5\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[6][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[5\]\[6\] \\St:x_ar\[5\]\[6\]~_emulated \\St:x_ar\[5\]\[6\]~1 " "Register \"\\St:x_ar\[5\]\[6\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[5\]\[6\]~_emulated\" and latch \"\\St:x_ar\[5\]\[6\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[5][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[2\]\[6\] \\St:x_ar\[2\]\[6\]~_emulated \\St:x_ar\[2\]\[6\]~1 " "Register \"\\St:x_ar\[2\]\[6\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[2\]\[6\]~_emulated\" and latch \"\\St:x_ar\[2\]\[6\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[1\]\[6\] \\St:x_ar\[1\]\[6\]~_emulated \\St:x_ar\[1\]\[6\]~1 " "Register \"\\St:x_ar\[1\]\[6\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[1\]\[6\]~_emulated\" and latch \"\\St:x_ar\[1\]\[6\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[0\]\[6\] \\St:x_ar\[0\]\[6\]~_emulated \\St:x_ar\[0\]\[6\]~1 " "Register \"\\St:x_ar\[0\]\[6\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[0\]\[6\]~_emulated\" and latch \"\\St:x_ar\[0\]\[6\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[3\]\[6\] \\St:x_ar\[3\]\[6\]~_emulated \\St:x_ar\[3\]\[6\]~1 " "Register \"\\St:x_ar\[3\]\[6\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[3\]\[6\]~_emulated\" and latch \"\\St:x_ar\[3\]\[6\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[4\]\[6\] \\St:x_ar\[4\]\[6\]~_emulated \\St:x_ar\[4\]\[6\]~1 " "Register \"\\St:x_ar\[4\]\[6\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[4\]\[6\]~_emulated\" and latch \"\\St:x_ar\[4\]\[6\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[4][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[6\]\[6\] \\St:x_ar\[6\]\[6\]~_emulated \\St:x_ar\[6\]\[6\]~1 " "Register \"\\St:x_ar\[6\]\[6\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[6\]\[6\]~_emulated\" and latch \"\\St:x_ar\[6\]\[6\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[6][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[2\]\[7\] \\St:x_ar\[2\]\[7\]~_emulated \\St:x_ar\[2\]\[7\]~1 " "Register \"\\St:x_ar\[2\]\[7\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[2\]\[7\]~_emulated\" and latch \"\\St:x_ar\[2\]\[7\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[1\]\[7\] \\St:x_ar\[1\]\[7\]~_emulated \\St:x_ar\[1\]\[7\]~1 " "Register \"\\St:x_ar\[1\]\[7\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[1\]\[7\]~_emulated\" and latch \"\\St:x_ar\[1\]\[7\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[0\]\[7\] \\St:x_ar\[0\]\[7\]~_emulated \\St:x_ar\[0\]\[7\]~1 " "Register \"\\St:x_ar\[0\]\[7\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[0\]\[7\]~_emulated\" and latch \"\\St:x_ar\[0\]\[7\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[3\]\[7\] \\St:x_ar\[3\]\[7\]~_emulated \\St:x_ar\[3\]\[7\]~1 " "Register \"\\St:x_ar\[3\]\[7\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[3\]\[7\]~_emulated\" and latch \"\\St:x_ar\[3\]\[7\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[5\]\[7\] \\St:x_ar\[5\]\[7\]~_emulated \\St:x_ar\[5\]\[7\]~1 " "Register \"\\St:x_ar\[5\]\[7\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[5\]\[7\]~_emulated\" and latch \"\\St:x_ar\[5\]\[7\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[5][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[4\]\[7\] \\St:x_ar\[4\]\[7\]~_emulated \\St:x_ar\[4\]\[7\]~1 " "Register \"\\St:x_ar\[4\]\[7\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[4\]\[7\]~_emulated\" and latch \"\\St:x_ar\[4\]\[7\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[4][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[6\]\[7\] \\St:x_ar\[6\]\[7\]~_emulated \\St:x_ar\[6\]\[7\]~1 " "Register \"\\St:x_ar\[6\]\[7\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[6\]\[7\]~_emulated\" and latch \"\\St:x_ar\[6\]\[7\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[6][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[5\]\[8\] \\St:x_ar\[5\]\[8\]~_emulated \\St:x_ar\[5\]\[8\]~1 " "Register \"\\St:x_ar\[5\]\[8\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[5\]\[8\]~_emulated\" and latch \"\\St:x_ar\[5\]\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[5][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[2\]\[8\] \\St:x_ar\[2\]\[8\]~_emulated \\St:x_ar\[2\]\[8\]~1 " "Register \"\\St:x_ar\[2\]\[8\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[2\]\[8\]~_emulated\" and latch \"\\St:x_ar\[2\]\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[1\]\[8\] \\St:x_ar\[1\]\[8\]~_emulated \\St:x_ar\[1\]\[8\]~1 " "Register \"\\St:x_ar\[1\]\[8\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[1\]\[8\]~_emulated\" and latch \"\\St:x_ar\[1\]\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[0\]\[8\] \\St:x_ar\[0\]\[8\]~_emulated \\St:x_ar\[0\]\[8\]~1 " "Register \"\\St:x_ar\[0\]\[8\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[0\]\[8\]~_emulated\" and latch \"\\St:x_ar\[0\]\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[3\]\[8\] \\St:x_ar\[3\]\[8\]~_emulated \\St:x_ar\[3\]\[8\]~1 " "Register \"\\St:x_ar\[3\]\[8\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[3\]\[8\]~_emulated\" and latch \"\\St:x_ar\[3\]\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[4\]\[8\] \\St:x_ar\[4\]\[8\]~_emulated \\St:x_ar\[4\]\[8\]~1 " "Register \"\\St:x_ar\[4\]\[8\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[4\]\[8\]~_emulated\" and latch \"\\St:x_ar\[4\]\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[4][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_ar\[6\]\[8\] \\St:x_ar\[6\]\[8\]~_emulated \\St:x_ar\[6\]\[8\]~1 " "Register \"\\St:x_ar\[6\]\[8\]\" is converted into an equivalent circuit using register \"\\St:x_ar\[6\]\[8\]~_emulated\" and latch \"\\St:x_ar\[6\]\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_ar[6][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_count_ini\[1\] \\St:x_count_ini\[1\]~_emulated \\St:x_count_ini\[1\]~1 " "Register \"\\St:x_count_ini\[1\]\" is converted into an equivalent circuit using register \"\\St:x_count_ini\[1\]~_emulated\" and latch \"\\St:x_count_ini\[1\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_count_ini[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_count_ini\[0\] \\St:x_count_ini\[0\]~_emulated \\St:x_count_ini\[0\]~1 " "Register \"\\St:x_count_ini\[0\]\" is converted into an equivalent circuit using register \"\\St:x_count_ini\[0\]~_emulated\" and latch \"\\St:x_count_ini\[0\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_count_ini[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_count_ini\[2\] \\St:x_count_ini\[2\]~_emulated \\St:x_count_ini\[2\]~1 " "Register \"\\St:x_count_ini\[2\]\" is converted into an equivalent circuit using register \"\\St:x_count_ini\[2\]~_emulated\" and latch \"\\St:x_count_ini\[2\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_count_ini[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\St:x_count_ini\[3\] \\St:x_count_ini\[3\]~_emulated \\St:x_count_ini\[3\]~1 " "Register \"\\St:x_count_ini\[3\]\" is converted into an equivalent circuit using register \"\\St:x_count_ini\[3\]~_emulated\" and latch \"\\St:x_count_ini\[3\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1461115955590 "|firzol|St:x_count_ini[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1461115955590 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1461115959944 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461115960282 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115960282 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1572 " "Implemented 1572 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461115960499 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461115960499 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1527 " "Implemented 1527 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461115960499 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1461115960499 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461115960499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 143 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 143 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "553 " "Peak virtual memory: 553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461115960530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 21:32:40 2016 " "Processing ended: Tue Apr 19 21:32:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461115960530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461115960530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461115960530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461115960530 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "2729@dc2.eng.fsu.edu " "Can't contact license server \"2729@dc2.eng.fsu.edu\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1461115971445 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461115971645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461115971645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 21:32:41 2016 " "Processing started: Tue Apr 19 21:32:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461115971645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1461115971645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off firzol -c firzol " "Command: quartus_fit --read_settings_files=off --write_settings_files=off firzol -c firzol" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1461115971645 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1461115971698 ""}
{ "Info" "0" "" "Project  = firzol" {  } {  } 0 0 "Project  = firzol" 0 0 "Fitter" 0 0 1461115971698 ""}
{ "Info" "0" "" "Revision = firzol" {  } {  } 0 0 "Revision = firzol" 0 0 "Fitter" 0 0 1461115971698 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1461115971766 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "firzol EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"firzol\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1461115971767 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461115971830 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461115971830 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461115971830 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1461115971968 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1461115971984 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461115972485 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461115972485 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461115972485 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461115972485 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461115972485 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461115972485 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461115972485 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461115972485 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1461115972485 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1461115972485 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 2126 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461115972485 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 2128 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461115972485 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 2130 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461115972485 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 2132 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461115972485 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 2134 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1461115972485 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1461115972485 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1461115972485 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "44 44 " "No exact pin location assignment(s) for 44 pins of 44 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[0\] " "Pin y_out\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[0] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 80 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[1\] " "Pin y_out\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[1] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 80 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[2\] " "Pin y_out\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[2] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 80 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[3\] " "Pin y_out\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[3] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 80 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[4\] " "Pin y_out\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[4] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 80 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[5\] " "Pin y_out\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[5] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 80 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[6\] " "Pin y_out\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[6] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 80 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[7\] " "Pin y_out\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[7] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 80 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[8\] " "Pin y_out\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[8] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 80 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[9\] " "Pin y_out\[9\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[9] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 80 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[10\] " "Pin y_out\[10\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[10] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 80 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[11\] " "Pin y_out\[11\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[11] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 80 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[12\] " "Pin y_out\[12\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[12] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 80 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[13\] " "Pin y_out\[13\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[13] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 80 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[14\] " "Pin y_out\[14\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[14] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 80 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[15\] " "Pin y_out\[15\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[15] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 80 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[16\] " "Pin y_out\[16\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[16] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 80 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[17\] " "Pin y_out\[17\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[17] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 80 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_out\[18\] " "Pin y_out\[18\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { y_out[18] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 80 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { clk } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 73 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L_in\[2\] " "Pin L_in\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { L_in[2] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 77 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L_in\[1\] " "Pin L_in\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { L_in[1] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 77 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L_in\[0\] " "Pin L_in\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { L_in[0] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 77 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { reset } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 74 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Load_x " "Pin Load_x not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { Load_x } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 75 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Load_x } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Load_c " "Pin Load_c not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { Load_c } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 76 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Load_c } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_in\[0\] " "Pin c_in\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { c_in[0] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 79 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_in\[1\] " "Pin c_in\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { c_in[1] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 79 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_in\[2\] " "Pin c_in\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { c_in[2] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 79 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_in\[3\] " "Pin c_in\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { c_in[3] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 79 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_in\[4\] " "Pin c_in\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { c_in[4] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 79 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_in\[5\] " "Pin c_in\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { c_in[5] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 79 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_in\[6\] " "Pin c_in\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { c_in[6] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 79 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_in\[7\] " "Pin c_in\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { c_in[7] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 79 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_in\[8\] " "Pin c_in\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { c_in[8] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 79 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_in\[0\] " "Pin x_in\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { x_in[0] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 78 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_in\[1\] " "Pin x_in\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { x_in[1] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 78 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_in\[2\] " "Pin x_in\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { x_in[2] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 78 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_in\[3\] " "Pin x_in\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { x_in[3] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 78 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_in\[4\] " "Pin x_in\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { x_in[4] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 78 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_in\[5\] " "Pin x_in\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { x_in[5] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 78 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_in\[6\] " "Pin x_in\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { x_in[6] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 78 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_in\[7\] " "Pin x_in\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { x_in[7] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 78 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_in\[8\] " "Pin x_in\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { x_in[8] } } } { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 78 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1461115974212 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1461115974212 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "133 " "TimeQuest Timing Analyzer is analyzing 133 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1461115974648 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "firzol.sdc " "Synopsys Design Constraints File file not found: 'firzol.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1461115974650 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1461115974650 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[0\]~2\|combout " "Node \"c_ar\[1\]\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974655 ""} { "Warning" "WSTA_SCC_NODE" "St~2\|dataa " "Node \"St~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974655 ""} { "Warning" "WSTA_SCC_NODE" "St~2\|combout " "Node \"St~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974655 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[0\]~2\|datad " "Node \"c_ar\[1\]\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974655 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974655 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[0\]~6\|combout " "Node \"c_ar\[2\]\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974655 ""} { "Warning" "WSTA_SCC_NODE" "St~3\|dataa " "Node \"St~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974655 ""} { "Warning" "WSTA_SCC_NODE" "St~3\|combout " "Node \"St~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974655 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[0\]~6\|datad " "Node \"c_ar\[2\]\[0\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974655 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974655 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[0\]~10\|combout " "Node \"c_ar\[0\]\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974655 ""} { "Warning" "WSTA_SCC_NODE" "St~4\|dataa " "Node \"St~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974655 ""} { "Warning" "WSTA_SCC_NODE" "St~4\|combout " "Node \"St~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974655 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[0\]~10\|datad " "Node \"c_ar\[0\]\[0\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974655 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974655 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[0\]~14\|combout " "Node \"c_ar\[3\]\[0\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974656 ""} { "Warning" "WSTA_SCC_NODE" "St~5\|dataa " "Node \"St~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974656 ""} { "Warning" "WSTA_SCC_NODE" "St~5\|combout " "Node \"St~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974656 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[0\]~14\|datad " "Node \"c_ar\[3\]\[0\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974656 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974656 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[0\]~18\|combout " "Node \"c_ar\[5\]\[0\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974656 ""} { "Warning" "WSTA_SCC_NODE" "St~6\|dataa " "Node \"St~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974656 ""} { "Warning" "WSTA_SCC_NODE" "St~6\|combout " "Node \"St~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974656 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[0\]~18\|datad " "Node \"c_ar\[5\]\[0\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974656 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974656 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[0\]~22\|combout " "Node \"c_ar\[4\]\[0\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974656 ""} { "Warning" "WSTA_SCC_NODE" "St~7\|dataa " "Node \"St~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974656 ""} { "Warning" "WSTA_SCC_NODE" "St~7\|combout " "Node \"St~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974656 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[0\]~22\|datad " "Node \"c_ar\[4\]\[0\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974656 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974656 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[0\]~26\|combout " "Node \"c_ar\[6\]\[0\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974656 ""} { "Warning" "WSTA_SCC_NODE" "St~8\|dataa " "Node \"St~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974656 ""} { "Warning" "WSTA_SCC_NODE" "St~8\|combout " "Node \"St~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974656 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[0\]~26\|datad " "Node \"c_ar\[6\]\[0\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974656 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974656 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[1\]~30\|combout " "Node \"c_ar\[5\]\[1\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974657 ""} { "Warning" "WSTA_SCC_NODE" "St~9\|dataa " "Node \"St~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974657 ""} { "Warning" "WSTA_SCC_NODE" "St~9\|combout " "Node \"St~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974657 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[1\]~30\|datad " "Node \"c_ar\[5\]\[1\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974657 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974657 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[1\]~34\|combout " "Node \"c_ar\[2\]\[1\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974657 ""} { "Warning" "WSTA_SCC_NODE" "St~10\|dataa " "Node \"St~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974657 ""} { "Warning" "WSTA_SCC_NODE" "St~10\|combout " "Node \"St~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974657 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[1\]~34\|datad " "Node \"c_ar\[2\]\[1\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974657 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974657 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[1\]~38\|combout " "Node \"c_ar\[1\]\[1\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974657 ""} { "Warning" "WSTA_SCC_NODE" "St~11\|dataa " "Node \"St~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974657 ""} { "Warning" "WSTA_SCC_NODE" "St~11\|combout " "Node \"St~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974657 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[1\]~38\|datad " "Node \"c_ar\[1\]\[1\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974657 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974657 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[1\]~42\|combout " "Node \"c_ar\[0\]\[1\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974657 ""} { "Warning" "WSTA_SCC_NODE" "St~12\|dataa " "Node \"St~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974657 ""} { "Warning" "WSTA_SCC_NODE" "St~12\|combout " "Node \"St~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974657 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[1\]~42\|datad " "Node \"c_ar\[0\]\[1\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974657 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974657 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[1\]~46\|combout " "Node \"c_ar\[3\]\[1\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974658 ""} { "Warning" "WSTA_SCC_NODE" "St~13\|dataa " "Node \"St~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974658 ""} { "Warning" "WSTA_SCC_NODE" "St~13\|combout " "Node \"St~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974658 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[1\]~46\|datad " "Node \"c_ar\[3\]\[1\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974658 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974658 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[1\]~50\|combout " "Node \"c_ar\[4\]\[1\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974658 ""} { "Warning" "WSTA_SCC_NODE" "St~14\|dataa " "Node \"St~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974658 ""} { "Warning" "WSTA_SCC_NODE" "St~14\|combout " "Node \"St~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974658 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[1\]~50\|datad " "Node \"c_ar\[4\]\[1\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974658 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974658 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[1\]~54\|combout " "Node \"c_ar\[6\]\[1\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974658 ""} { "Warning" "WSTA_SCC_NODE" "St~15\|dataa " "Node \"St~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974658 ""} { "Warning" "WSTA_SCC_NODE" "St~15\|combout " "Node \"St~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974658 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[1\]~54\|datad " "Node \"c_ar\[6\]\[1\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974658 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974658 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[2\]~58\|combout " "Node \"c_ar\[1\]\[2\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974659 ""} { "Warning" "WSTA_SCC_NODE" "St~16\|dataa " "Node \"St~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974659 ""} { "Warning" "WSTA_SCC_NODE" "St~16\|combout " "Node \"St~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974659 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[2\]~58\|datad " "Node \"c_ar\[1\]\[2\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974659 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974659 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[2\]~62\|combout " "Node \"c_ar\[2\]\[2\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974659 ""} { "Warning" "WSTA_SCC_NODE" "St~17\|dataa " "Node \"St~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974659 ""} { "Warning" "WSTA_SCC_NODE" "St~17\|combout " "Node \"St~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974659 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[2\]~62\|datad " "Node \"c_ar\[2\]\[2\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974659 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974659 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[2\]~66\|combout " "Node \"c_ar\[0\]\[2\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974659 ""} { "Warning" "WSTA_SCC_NODE" "St~18\|dataa " "Node \"St~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974659 ""} { "Warning" "WSTA_SCC_NODE" "St~18\|combout " "Node \"St~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974659 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[2\]~66\|datad " "Node \"c_ar\[0\]\[2\]~66\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974659 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974659 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[2\]~70\|combout " "Node \"c_ar\[3\]\[2\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974659 ""} { "Warning" "WSTA_SCC_NODE" "St~19\|dataa " "Node \"St~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974659 ""} { "Warning" "WSTA_SCC_NODE" "St~19\|combout " "Node \"St~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974659 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[2\]~70\|datad " "Node \"c_ar\[3\]\[2\]~70\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974659 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974659 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[2\]~74\|combout " "Node \"c_ar\[5\]\[2\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974660 ""} { "Warning" "WSTA_SCC_NODE" "St~20\|dataa " "Node \"St~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974660 ""} { "Warning" "WSTA_SCC_NODE" "St~20\|combout " "Node \"St~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974660 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[2\]~74\|datad " "Node \"c_ar\[5\]\[2\]~74\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974660 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974660 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[2\]~78\|combout " "Node \"c_ar\[4\]\[2\]~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974660 ""} { "Warning" "WSTA_SCC_NODE" "St~21\|dataa " "Node \"St~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974660 ""} { "Warning" "WSTA_SCC_NODE" "St~21\|combout " "Node \"St~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974660 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[2\]~78\|datad " "Node \"c_ar\[4\]\[2\]~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974660 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974660 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[2\]~82\|combout " "Node \"c_ar\[6\]\[2\]~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974660 ""} { "Warning" "WSTA_SCC_NODE" "St~22\|dataa " "Node \"St~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974660 ""} { "Warning" "WSTA_SCC_NODE" "St~22\|combout " "Node \"St~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974660 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[2\]~82\|datad " "Node \"c_ar\[6\]\[2\]~82\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974660 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974660 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[3\]~86\|combout " "Node \"c_ar\[5\]\[3\]~86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974660 ""} { "Warning" "WSTA_SCC_NODE" "St~23\|dataa " "Node \"St~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974660 ""} { "Warning" "WSTA_SCC_NODE" "St~23\|combout " "Node \"St~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974660 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[3\]~86\|datad " "Node \"c_ar\[5\]\[3\]~86\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974660 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974660 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[3\]~90\|combout " "Node \"c_ar\[2\]\[3\]~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974661 ""} { "Warning" "WSTA_SCC_NODE" "St~24\|dataa " "Node \"St~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974661 ""} { "Warning" "WSTA_SCC_NODE" "St~24\|combout " "Node \"St~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974661 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[3\]~90\|datad " "Node \"c_ar\[2\]\[3\]~90\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974661 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974661 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[3\]~94\|combout " "Node \"c_ar\[1\]\[3\]~94\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974661 ""} { "Warning" "WSTA_SCC_NODE" "St~25\|dataa " "Node \"St~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974661 ""} { "Warning" "WSTA_SCC_NODE" "St~25\|combout " "Node \"St~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974661 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[3\]~94\|datad " "Node \"c_ar\[1\]\[3\]~94\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974661 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974661 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[3\]~98\|combout " "Node \"c_ar\[0\]\[3\]~98\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974661 ""} { "Warning" "WSTA_SCC_NODE" "St~26\|dataa " "Node \"St~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974661 ""} { "Warning" "WSTA_SCC_NODE" "St~26\|combout " "Node \"St~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974661 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[3\]~98\|datad " "Node \"c_ar\[0\]\[3\]~98\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974661 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974661 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[3\]~102\|combout " "Node \"c_ar\[3\]\[3\]~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974661 ""} { "Warning" "WSTA_SCC_NODE" "St~27\|dataa " "Node \"St~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974661 ""} { "Warning" "WSTA_SCC_NODE" "St~27\|combout " "Node \"St~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974661 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[3\]~102\|datad " "Node \"c_ar\[3\]\[3\]~102\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974661 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974661 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[3\]~106\|combout " "Node \"c_ar\[4\]\[3\]~106\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974662 ""} { "Warning" "WSTA_SCC_NODE" "St~28\|dataa " "Node \"St~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974662 ""} { "Warning" "WSTA_SCC_NODE" "St~28\|combout " "Node \"St~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974662 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[3\]~106\|datad " "Node \"c_ar\[4\]\[3\]~106\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974662 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974662 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[3\]~110\|combout " "Node \"c_ar\[6\]\[3\]~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974662 ""} { "Warning" "WSTA_SCC_NODE" "St~29\|dataa " "Node \"St~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974662 ""} { "Warning" "WSTA_SCC_NODE" "St~29\|combout " "Node \"St~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974662 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[3\]~110\|datad " "Node \"c_ar\[6\]\[3\]~110\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974662 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974662 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[4\]~114\|combout " "Node \"c_ar\[1\]\[4\]~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974662 ""} { "Warning" "WSTA_SCC_NODE" "St~30\|dataa " "Node \"St~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974662 ""} { "Warning" "WSTA_SCC_NODE" "St~30\|combout " "Node \"St~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974662 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[4\]~114\|datad " "Node \"c_ar\[1\]\[4\]~114\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974662 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974662 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[4\]~118\|combout " "Node \"c_ar\[2\]\[4\]~118\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974663 ""} { "Warning" "WSTA_SCC_NODE" "St~31\|dataa " "Node \"St~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974663 ""} { "Warning" "WSTA_SCC_NODE" "St~31\|combout " "Node \"St~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974663 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[4\]~118\|datad " "Node \"c_ar\[2\]\[4\]~118\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974663 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974663 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[4\]~122\|combout " "Node \"c_ar\[0\]\[4\]~122\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974663 ""} { "Warning" "WSTA_SCC_NODE" "St~32\|dataa " "Node \"St~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974663 ""} { "Warning" "WSTA_SCC_NODE" "St~32\|combout " "Node \"St~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974663 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[4\]~122\|datad " "Node \"c_ar\[0\]\[4\]~122\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974663 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974663 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[4\]~126\|combout " "Node \"c_ar\[3\]\[4\]~126\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974663 ""} { "Warning" "WSTA_SCC_NODE" "St~33\|dataa " "Node \"St~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974663 ""} { "Warning" "WSTA_SCC_NODE" "St~33\|combout " "Node \"St~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974663 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[4\]~126\|datad " "Node \"c_ar\[3\]\[4\]~126\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974663 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974663 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[4\]~130\|combout " "Node \"c_ar\[5\]\[4\]~130\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974663 ""} { "Warning" "WSTA_SCC_NODE" "St~34\|dataa " "Node \"St~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974663 ""} { "Warning" "WSTA_SCC_NODE" "St~34\|combout " "Node \"St~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974663 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[4\]~130\|datad " "Node \"c_ar\[5\]\[4\]~130\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974663 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974663 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[4\]~134\|combout " "Node \"c_ar\[4\]\[4\]~134\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974664 ""} { "Warning" "WSTA_SCC_NODE" "St~35\|dataa " "Node \"St~35\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974664 ""} { "Warning" "WSTA_SCC_NODE" "St~35\|combout " "Node \"St~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974664 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[4\]~134\|datad " "Node \"c_ar\[4\]\[4\]~134\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974664 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974664 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[4\]~138\|combout " "Node \"c_ar\[6\]\[4\]~138\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974664 ""} { "Warning" "WSTA_SCC_NODE" "St~36\|dataa " "Node \"St~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974664 ""} { "Warning" "WSTA_SCC_NODE" "St~36\|combout " "Node \"St~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974664 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[4\]~138\|datad " "Node \"c_ar\[6\]\[4\]~138\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974664 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974664 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[5\]~142\|combout " "Node \"c_ar\[5\]\[5\]~142\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974664 ""} { "Warning" "WSTA_SCC_NODE" "St~37\|dataa " "Node \"St~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974664 ""} { "Warning" "WSTA_SCC_NODE" "St~37\|combout " "Node \"St~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974664 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[5\]~142\|datad " "Node \"c_ar\[5\]\[5\]~142\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974664 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974664 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[5\]~146\|combout " "Node \"c_ar\[2\]\[5\]~146\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974664 ""} { "Warning" "WSTA_SCC_NODE" "St~38\|dataa " "Node \"St~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974664 ""} { "Warning" "WSTA_SCC_NODE" "St~38\|combout " "Node \"St~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974664 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[5\]~146\|datad " "Node \"c_ar\[2\]\[5\]~146\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974664 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974664 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[5\]~150\|combout " "Node \"c_ar\[1\]\[5\]~150\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974665 ""} { "Warning" "WSTA_SCC_NODE" "St~39\|dataa " "Node \"St~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974665 ""} { "Warning" "WSTA_SCC_NODE" "St~39\|combout " "Node \"St~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974665 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[5\]~150\|datad " "Node \"c_ar\[1\]\[5\]~150\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974665 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974665 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[5\]~154\|combout " "Node \"c_ar\[0\]\[5\]~154\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974665 ""} { "Warning" "WSTA_SCC_NODE" "St~40\|dataa " "Node \"St~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974665 ""} { "Warning" "WSTA_SCC_NODE" "St~40\|combout " "Node \"St~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974665 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[5\]~154\|datad " "Node \"c_ar\[0\]\[5\]~154\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974665 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974665 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[5\]~158\|combout " "Node \"c_ar\[3\]\[5\]~158\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974665 ""} { "Warning" "WSTA_SCC_NODE" "St~41\|dataa " "Node \"St~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974665 ""} { "Warning" "WSTA_SCC_NODE" "St~41\|combout " "Node \"St~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974665 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[5\]~158\|datad " "Node \"c_ar\[3\]\[5\]~158\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974665 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974665 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[5\]~162\|combout " "Node \"c_ar\[4\]\[5\]~162\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974665 ""} { "Warning" "WSTA_SCC_NODE" "St~42\|dataa " "Node \"St~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974665 ""} { "Warning" "WSTA_SCC_NODE" "St~42\|combout " "Node \"St~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974665 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[5\]~162\|datad " "Node \"c_ar\[4\]\[5\]~162\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974665 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974665 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[5\]~166\|combout " "Node \"c_ar\[6\]\[5\]~166\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974666 ""} { "Warning" "WSTA_SCC_NODE" "St~43\|dataa " "Node \"St~43\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974666 ""} { "Warning" "WSTA_SCC_NODE" "St~43\|combout " "Node \"St~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974666 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[5\]~166\|datad " "Node \"c_ar\[6\]\[5\]~166\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974666 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974666 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[6\]~170\|combout " "Node \"c_ar\[1\]\[6\]~170\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974666 ""} { "Warning" "WSTA_SCC_NODE" "St~44\|dataa " "Node \"St~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974666 ""} { "Warning" "WSTA_SCC_NODE" "St~44\|combout " "Node \"St~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974666 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[6\]~170\|datad " "Node \"c_ar\[1\]\[6\]~170\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974666 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974666 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[6\]~174\|combout " "Node \"c_ar\[2\]\[6\]~174\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974666 ""} { "Warning" "WSTA_SCC_NODE" "St~45\|dataa " "Node \"St~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974666 ""} { "Warning" "WSTA_SCC_NODE" "St~45\|combout " "Node \"St~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974666 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[6\]~174\|datad " "Node \"c_ar\[2\]\[6\]~174\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974666 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974666 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[6\]~178\|combout " "Node \"c_ar\[0\]\[6\]~178\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974666 ""} { "Warning" "WSTA_SCC_NODE" "St~46\|dataa " "Node \"St~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974666 ""} { "Warning" "WSTA_SCC_NODE" "St~46\|combout " "Node \"St~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974666 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[6\]~178\|datad " "Node \"c_ar\[0\]\[6\]~178\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974666 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974666 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[6\]~182\|combout " "Node \"c_ar\[3\]\[6\]~182\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974667 ""} { "Warning" "WSTA_SCC_NODE" "St~47\|dataa " "Node \"St~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974667 ""} { "Warning" "WSTA_SCC_NODE" "St~47\|combout " "Node \"St~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974667 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[6\]~182\|datad " "Node \"c_ar\[3\]\[6\]~182\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974667 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974667 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[6\]~186\|combout " "Node \"c_ar\[5\]\[6\]~186\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974667 ""} { "Warning" "WSTA_SCC_NODE" "St~48\|dataa " "Node \"St~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974667 ""} { "Warning" "WSTA_SCC_NODE" "St~48\|combout " "Node \"St~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974667 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[6\]~186\|datad " "Node \"c_ar\[5\]\[6\]~186\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974667 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974667 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[6\]~190\|combout " "Node \"c_ar\[4\]\[6\]~190\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974667 ""} { "Warning" "WSTA_SCC_NODE" "St~49\|dataa " "Node \"St~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974667 ""} { "Warning" "WSTA_SCC_NODE" "St~49\|combout " "Node \"St~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974667 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[6\]~190\|datad " "Node \"c_ar\[4\]\[6\]~190\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974667 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974667 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[6\]~194\|combout " "Node \"c_ar\[6\]\[6\]~194\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974667 ""} { "Warning" "WSTA_SCC_NODE" "St~50\|dataa " "Node \"St~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974667 ""} { "Warning" "WSTA_SCC_NODE" "St~50\|combout " "Node \"St~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974667 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[6\]~194\|datad " "Node \"c_ar\[6\]\[6\]~194\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974667 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974667 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[7\]~198\|combout " "Node \"c_ar\[5\]\[7\]~198\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974668 ""} { "Warning" "WSTA_SCC_NODE" "St~51\|dataa " "Node \"St~51\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974668 ""} { "Warning" "WSTA_SCC_NODE" "St~51\|combout " "Node \"St~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974668 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[7\]~198\|datad " "Node \"c_ar\[5\]\[7\]~198\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974668 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974668 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[7\]~202\|combout " "Node \"c_ar\[2\]\[7\]~202\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974668 ""} { "Warning" "WSTA_SCC_NODE" "St~52\|dataa " "Node \"St~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974668 ""} { "Warning" "WSTA_SCC_NODE" "St~52\|combout " "Node \"St~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974668 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[7\]~202\|datad " "Node \"c_ar\[2\]\[7\]~202\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974668 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974668 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[7\]~206\|combout " "Node \"c_ar\[1\]\[7\]~206\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974668 ""} { "Warning" "WSTA_SCC_NODE" "St~53\|dataa " "Node \"St~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974668 ""} { "Warning" "WSTA_SCC_NODE" "St~53\|combout " "Node \"St~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974668 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[7\]~206\|datad " "Node \"c_ar\[1\]\[7\]~206\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974668 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974668 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[7\]~210\|combout " "Node \"c_ar\[0\]\[7\]~210\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974669 ""} { "Warning" "WSTA_SCC_NODE" "St~54\|dataa " "Node \"St~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974669 ""} { "Warning" "WSTA_SCC_NODE" "St~54\|combout " "Node \"St~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974669 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[7\]~210\|datad " "Node \"c_ar\[0\]\[7\]~210\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974669 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974669 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[7\]~214\|combout " "Node \"c_ar\[3\]\[7\]~214\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974669 ""} { "Warning" "WSTA_SCC_NODE" "St~55\|dataa " "Node \"St~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974669 ""} { "Warning" "WSTA_SCC_NODE" "St~55\|combout " "Node \"St~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974669 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[7\]~214\|datad " "Node \"c_ar\[3\]\[7\]~214\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974669 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974669 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[7\]~218\|combout " "Node \"c_ar\[4\]\[7\]~218\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974669 ""} { "Warning" "WSTA_SCC_NODE" "St~56\|dataa " "Node \"St~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974669 ""} { "Warning" "WSTA_SCC_NODE" "St~56\|combout " "Node \"St~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974669 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[7\]~218\|datad " "Node \"c_ar\[4\]\[7\]~218\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974669 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974669 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[7\]~222\|combout " "Node \"c_ar\[6\]\[7\]~222\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974669 ""} { "Warning" "WSTA_SCC_NODE" "St~57\|dataa " "Node \"St~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974669 ""} { "Warning" "WSTA_SCC_NODE" "St~57\|combout " "Node \"St~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974669 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[7\]~222\|datad " "Node \"c_ar\[6\]\[7\]~222\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974669 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974669 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[8\]~226\|combout " "Node \"c_ar\[1\]\[8\]~226\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974670 ""} { "Warning" "WSTA_SCC_NODE" "St~58\|dataa " "Node \"St~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974670 ""} { "Warning" "WSTA_SCC_NODE" "St~58\|combout " "Node \"St~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974670 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[8\]~226\|datad " "Node \"c_ar\[1\]\[8\]~226\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974670 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974670 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[8\]~230\|combout " "Node \"c_ar\[2\]\[8\]~230\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974670 ""} { "Warning" "WSTA_SCC_NODE" "St~59\|dataa " "Node \"St~59\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974670 ""} { "Warning" "WSTA_SCC_NODE" "St~59\|combout " "Node \"St~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974670 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[8\]~230\|datad " "Node \"c_ar\[2\]\[8\]~230\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974670 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974670 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[8\]~234\|combout " "Node \"c_ar\[0\]\[8\]~234\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974670 ""} { "Warning" "WSTA_SCC_NODE" "St~60\|dataa " "Node \"St~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974670 ""} { "Warning" "WSTA_SCC_NODE" "St~60\|combout " "Node \"St~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974670 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[8\]~234\|datad " "Node \"c_ar\[0\]\[8\]~234\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974670 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974670 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[8\]~238\|combout " "Node \"c_ar\[3\]\[8\]~238\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974670 ""} { "Warning" "WSTA_SCC_NODE" "St~61\|dataa " "Node \"St~61\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974670 ""} { "Warning" "WSTA_SCC_NODE" "St~61\|combout " "Node \"St~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974670 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[8\]~238\|datad " "Node \"c_ar\[3\]\[8\]~238\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974670 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974670 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[8\]~242\|combout " "Node \"c_ar\[5\]\[8\]~242\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974671 ""} { "Warning" "WSTA_SCC_NODE" "St~62\|dataa " "Node \"St~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974671 ""} { "Warning" "WSTA_SCC_NODE" "St~62\|combout " "Node \"St~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974671 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[8\]~242\|datad " "Node \"c_ar\[5\]\[8\]~242\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974671 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974671 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[8\]~246\|combout " "Node \"c_ar\[4\]\[8\]~246\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974671 ""} { "Warning" "WSTA_SCC_NODE" "St~63\|dataa " "Node \"St~63\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974671 ""} { "Warning" "WSTA_SCC_NODE" "St~63\|combout " "Node \"St~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974671 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[8\]~246\|datad " "Node \"c_ar\[4\]\[8\]~246\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974671 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974671 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[8\]~250\|combout " "Node \"c_ar\[6\]\[8\]~250\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974671 ""} { "Warning" "WSTA_SCC_NODE" "St~64\|dataa " "Node \"St~64\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974671 ""} { "Warning" "WSTA_SCC_NODE" "St~64\|combout " "Node \"St~64\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974671 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[8\]~250\|datad " "Node \"c_ar\[6\]\[8\]~250\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974671 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974671 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[0\]~2\|combout " "Node \"\\St:x_ar\[5\]\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974671 ""} { "Warning" "WSTA_SCC_NODE" "St~68\|dataa " "Node \"St~68\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974671 ""} { "Warning" "WSTA_SCC_NODE" "St~68\|combout " "Node \"St~68\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974671 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[0\]~2\|datad " "Node \"\\St:x_ar\[5\]\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974671 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974671 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[0\]~2\|combout " "Node \"\\St:x_ar\[2\]\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974672 ""} { "Warning" "WSTA_SCC_NODE" "St~69\|dataa " "Node \"St~69\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974672 ""} { "Warning" "WSTA_SCC_NODE" "St~69\|combout " "Node \"St~69\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974672 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[0\]~2\|datad " "Node \"\\St:x_ar\[2\]\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974672 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974672 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[0\]~2\|combout " "Node \"\\St:x_ar\[1\]\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974672 ""} { "Warning" "WSTA_SCC_NODE" "St~70\|dataa " "Node \"St~70\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974672 ""} { "Warning" "WSTA_SCC_NODE" "St~70\|combout " "Node \"St~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974672 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[0\]~2\|datad " "Node \"\\St:x_ar\[1\]\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974672 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974672 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[0\]~2\|combout " "Node \"\\St:x_ar\[0\]\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974672 ""} { "Warning" "WSTA_SCC_NODE" "St~71\|dataa " "Node \"St~71\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974672 ""} { "Warning" "WSTA_SCC_NODE" "St~71\|combout " "Node \"St~71\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974672 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[0\]~2\|datad " "Node \"\\St:x_ar\[0\]\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974672 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974672 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[0\]~2\|combout " "Node \"\\St:x_ar\[3\]\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974672 ""} { "Warning" "WSTA_SCC_NODE" "St~72\|dataa " "Node \"St~72\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974672 ""} { "Warning" "WSTA_SCC_NODE" "St~72\|combout " "Node \"St~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974672 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[0\]~2\|datad " "Node \"\\St:x_ar\[3\]\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974672 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974672 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[0\]~2\|combout " "Node \"\\St:x_ar\[4\]\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974673 ""} { "Warning" "WSTA_SCC_NODE" "St~73\|dataa " "Node \"St~73\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974673 ""} { "Warning" "WSTA_SCC_NODE" "St~73\|combout " "Node \"St~73\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974673 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[0\]~2\|datad " "Node \"\\St:x_ar\[4\]\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974673 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974673 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[0\]~2\|combout " "Node \"\\St:x_ar\[6\]\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974673 ""} { "Warning" "WSTA_SCC_NODE" "St~74\|dataa " "Node \"St~74\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974673 ""} { "Warning" "WSTA_SCC_NODE" "St~74\|combout " "Node \"St~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974673 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[0\]~2\|datad " "Node \"\\St:x_ar\[6\]\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974673 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974673 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[1\]~2\|combout " "Node \"\\St:x_ar\[1\]\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974673 ""} { "Warning" "WSTA_SCC_NODE" "St~75\|dataa " "Node \"St~75\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974673 ""} { "Warning" "WSTA_SCC_NODE" "St~75\|combout " "Node \"St~75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974673 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[1\]~2\|datad " "Node \"\\St:x_ar\[1\]\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974673 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974673 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[1\]~2\|combout " "Node \"\\St:x_ar\[2\]\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974673 ""} { "Warning" "WSTA_SCC_NODE" "St~76\|dataa " "Node \"St~76\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974673 ""} { "Warning" "WSTA_SCC_NODE" "St~76\|combout " "Node \"St~76\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974673 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[1\]~2\|datad " "Node \"\\St:x_ar\[2\]\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974673 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974673 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[1\]~2\|combout " "Node \"\\St:x_ar\[0\]\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974674 ""} { "Warning" "WSTA_SCC_NODE" "St~77\|dataa " "Node \"St~77\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974674 ""} { "Warning" "WSTA_SCC_NODE" "St~77\|combout " "Node \"St~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974674 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[1\]~2\|datad " "Node \"\\St:x_ar\[0\]\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974674 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974674 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[1\]~2\|combout " "Node \"\\St:x_ar\[3\]\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974674 ""} { "Warning" "WSTA_SCC_NODE" "St~78\|dataa " "Node \"St~78\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974674 ""} { "Warning" "WSTA_SCC_NODE" "St~78\|combout " "Node \"St~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974674 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[1\]~2\|datad " "Node \"\\St:x_ar\[3\]\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974674 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974674 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[1\]~2\|combout " "Node \"\\St:x_ar\[5\]\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974674 ""} { "Warning" "WSTA_SCC_NODE" "St~79\|dataa " "Node \"St~79\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974674 ""} { "Warning" "WSTA_SCC_NODE" "St~79\|combout " "Node \"St~79\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974674 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[1\]~2\|datad " "Node \"\\St:x_ar\[5\]\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974674 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974674 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[1\]~2\|combout " "Node \"\\St:x_ar\[4\]\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974674 ""} { "Warning" "WSTA_SCC_NODE" "St~80\|dataa " "Node \"St~80\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974674 ""} { "Warning" "WSTA_SCC_NODE" "St~80\|combout " "Node \"St~80\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974674 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[1\]~2\|datad " "Node \"\\St:x_ar\[4\]\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974674 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974674 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[1\]~2\|combout " "Node \"\\St:x_ar\[6\]\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974675 ""} { "Warning" "WSTA_SCC_NODE" "St~81\|dataa " "Node \"St~81\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974675 ""} { "Warning" "WSTA_SCC_NODE" "St~81\|combout " "Node \"St~81\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974675 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[1\]~2\|datad " "Node \"\\St:x_ar\[6\]\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974675 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974675 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[2\]~2\|combout " "Node \"\\St:x_ar\[5\]\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974675 ""} { "Warning" "WSTA_SCC_NODE" "St~82\|dataa " "Node \"St~82\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974675 ""} { "Warning" "WSTA_SCC_NODE" "St~82\|combout " "Node \"St~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974675 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[2\]~2\|datad " "Node \"\\St:x_ar\[5\]\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974675 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974675 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[2\]~2\|combout " "Node \"\\St:x_ar\[2\]\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974675 ""} { "Warning" "WSTA_SCC_NODE" "St~83\|dataa " "Node \"St~83\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974675 ""} { "Warning" "WSTA_SCC_NODE" "St~83\|combout " "Node \"St~83\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974675 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[2\]~2\|datad " "Node \"\\St:x_ar\[2\]\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974675 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974675 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[2\]~2\|combout " "Node \"\\St:x_ar\[1\]\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974675 ""} { "Warning" "WSTA_SCC_NODE" "St~84\|dataa " "Node \"St~84\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974675 ""} { "Warning" "WSTA_SCC_NODE" "St~84\|combout " "Node \"St~84\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974675 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[2\]~2\|datad " "Node \"\\St:x_ar\[1\]\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974675 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974675 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[2\]~2\|combout " "Node \"\\St:x_ar\[0\]\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974676 ""} { "Warning" "WSTA_SCC_NODE" "St~85\|dataa " "Node \"St~85\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974676 ""} { "Warning" "WSTA_SCC_NODE" "St~85\|combout " "Node \"St~85\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974676 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[2\]~2\|datad " "Node \"\\St:x_ar\[0\]\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974676 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974676 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[2\]~2\|combout " "Node \"\\St:x_ar\[3\]\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974676 ""} { "Warning" "WSTA_SCC_NODE" "St~86\|dataa " "Node \"St~86\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974676 ""} { "Warning" "WSTA_SCC_NODE" "St~86\|combout " "Node \"St~86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974676 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[2\]~2\|datad " "Node \"\\St:x_ar\[3\]\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974676 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974676 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[2\]~2\|combout " "Node \"\\St:x_ar\[4\]\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974676 ""} { "Warning" "WSTA_SCC_NODE" "St~87\|dataa " "Node \"St~87\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974676 ""} { "Warning" "WSTA_SCC_NODE" "St~87\|combout " "Node \"St~87\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974676 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[2\]~2\|datad " "Node \"\\St:x_ar\[4\]\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974676 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974676 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[2\]~2\|combout " "Node \"\\St:x_ar\[6\]\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974676 ""} { "Warning" "WSTA_SCC_NODE" "St~88\|dataa " "Node \"St~88\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974676 ""} { "Warning" "WSTA_SCC_NODE" "St~88\|combout " "Node \"St~88\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974676 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[2\]~2\|datad " "Node \"\\St:x_ar\[6\]\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974676 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974676 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[3\]~2\|combout " "Node \"\\St:x_ar\[1\]\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974677 ""} { "Warning" "WSTA_SCC_NODE" "St~89\|dataa " "Node \"St~89\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974677 ""} { "Warning" "WSTA_SCC_NODE" "St~89\|combout " "Node \"St~89\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974677 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[3\]~2\|datad " "Node \"\\St:x_ar\[1\]\[3\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974677 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974677 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[3\]~2\|combout " "Node \"\\St:x_ar\[2\]\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974677 ""} { "Warning" "WSTA_SCC_NODE" "St~90\|dataa " "Node \"St~90\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974677 ""} { "Warning" "WSTA_SCC_NODE" "St~90\|combout " "Node \"St~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974677 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[3\]~2\|datad " "Node \"\\St:x_ar\[2\]\[3\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974677 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974677 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[3\]~2\|combout " "Node \"\\St:x_ar\[0\]\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974677 ""} { "Warning" "WSTA_SCC_NODE" "St~91\|dataa " "Node \"St~91\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974677 ""} { "Warning" "WSTA_SCC_NODE" "St~91\|combout " "Node \"St~91\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974677 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[3\]~2\|datad " "Node \"\\St:x_ar\[0\]\[3\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974677 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974677 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[3\]~2\|combout " "Node \"\\St:x_ar\[3\]\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974677 ""} { "Warning" "WSTA_SCC_NODE" "St~92\|dataa " "Node \"St~92\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974677 ""} { "Warning" "WSTA_SCC_NODE" "St~92\|combout " "Node \"St~92\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974677 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[3\]~2\|datad " "Node \"\\St:x_ar\[3\]\[3\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974677 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974677 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[3\]~2\|combout " "Node \"\\St:x_ar\[5\]\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974678 ""} { "Warning" "WSTA_SCC_NODE" "St~93\|dataa " "Node \"St~93\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974678 ""} { "Warning" "WSTA_SCC_NODE" "St~93\|combout " "Node \"St~93\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974678 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[3\]~2\|datad " "Node \"\\St:x_ar\[5\]\[3\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974678 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974678 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[3\]~2\|combout " "Node \"\\St:x_ar\[4\]\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974678 ""} { "Warning" "WSTA_SCC_NODE" "St~94\|dataa " "Node \"St~94\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974678 ""} { "Warning" "WSTA_SCC_NODE" "St~94\|combout " "Node \"St~94\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974678 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[3\]~2\|datad " "Node \"\\St:x_ar\[4\]\[3\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974678 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974678 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[3\]~2\|combout " "Node \"\\St:x_ar\[6\]\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974678 ""} { "Warning" "WSTA_SCC_NODE" "St~95\|dataa " "Node \"St~95\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974678 ""} { "Warning" "WSTA_SCC_NODE" "St~95\|combout " "Node \"St~95\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974678 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[3\]~2\|datad " "Node \"\\St:x_ar\[6\]\[3\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974678 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974678 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[4\]~2\|combout " "Node \"\\St:x_ar\[5\]\[4\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974678 ""} { "Warning" "WSTA_SCC_NODE" "St~96\|dataa " "Node \"St~96\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974678 ""} { "Warning" "WSTA_SCC_NODE" "St~96\|combout " "Node \"St~96\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974678 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[4\]~2\|datad " "Node \"\\St:x_ar\[5\]\[4\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974678 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974678 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[4\]~2\|combout " "Node \"\\St:x_ar\[2\]\[4\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974679 ""} { "Warning" "WSTA_SCC_NODE" "St~97\|dataa " "Node \"St~97\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974679 ""} { "Warning" "WSTA_SCC_NODE" "St~97\|combout " "Node \"St~97\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974679 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[4\]~2\|datad " "Node \"\\St:x_ar\[2\]\[4\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974679 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974679 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[4\]~2\|combout " "Node \"\\St:x_ar\[1\]\[4\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974679 ""} { "Warning" "WSTA_SCC_NODE" "St~98\|dataa " "Node \"St~98\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974679 ""} { "Warning" "WSTA_SCC_NODE" "St~98\|combout " "Node \"St~98\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974679 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[4\]~2\|datad " "Node \"\\St:x_ar\[1\]\[4\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974679 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974679 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[4\]~2\|combout " "Node \"\\St:x_ar\[0\]\[4\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974679 ""} { "Warning" "WSTA_SCC_NODE" "St~99\|dataa " "Node \"St~99\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974679 ""} { "Warning" "WSTA_SCC_NODE" "St~99\|combout " "Node \"St~99\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974679 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[4\]~2\|datad " "Node \"\\St:x_ar\[0\]\[4\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974679 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974679 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[4\]~2\|combout " "Node \"\\St:x_ar\[3\]\[4\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974679 ""} { "Warning" "WSTA_SCC_NODE" "St~100\|dataa " "Node \"St~100\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974679 ""} { "Warning" "WSTA_SCC_NODE" "St~100\|combout " "Node \"St~100\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974679 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[4\]~2\|datad " "Node \"\\St:x_ar\[3\]\[4\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974679 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974679 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[4\]~2\|combout " "Node \"\\St:x_ar\[4\]\[4\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974680 ""} { "Warning" "WSTA_SCC_NODE" "St~101\|dataa " "Node \"St~101\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974680 ""} { "Warning" "WSTA_SCC_NODE" "St~101\|combout " "Node \"St~101\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974680 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[4\]~2\|datad " "Node \"\\St:x_ar\[4\]\[4\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974680 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974680 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[4\]~2\|combout " "Node \"\\St:x_ar\[6\]\[4\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974680 ""} { "Warning" "WSTA_SCC_NODE" "St~102\|dataa " "Node \"St~102\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974680 ""} { "Warning" "WSTA_SCC_NODE" "St~102\|combout " "Node \"St~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974680 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[4\]~2\|datad " "Node \"\\St:x_ar\[6\]\[4\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974680 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974680 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[5\]~2\|combout " "Node \"\\St:x_ar\[1\]\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974680 ""} { "Warning" "WSTA_SCC_NODE" "St~103\|dataa " "Node \"St~103\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974680 ""} { "Warning" "WSTA_SCC_NODE" "St~103\|combout " "Node \"St~103\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974680 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[5\]~2\|datad " "Node \"\\St:x_ar\[1\]\[5\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974680 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974680 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[5\]~2\|combout " "Node \"\\St:x_ar\[2\]\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974680 ""} { "Warning" "WSTA_SCC_NODE" "St~104\|dataa " "Node \"St~104\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974680 ""} { "Warning" "WSTA_SCC_NODE" "St~104\|combout " "Node \"St~104\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974680 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[5\]~2\|datad " "Node \"\\St:x_ar\[2\]\[5\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974680 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974680 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[5\]~2\|combout " "Node \"\\St:x_ar\[0\]\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974681 ""} { "Warning" "WSTA_SCC_NODE" "St~105\|dataa " "Node \"St~105\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974681 ""} { "Warning" "WSTA_SCC_NODE" "St~105\|combout " "Node \"St~105\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974681 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[5\]~2\|datad " "Node \"\\St:x_ar\[0\]\[5\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974681 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974681 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[5\]~2\|combout " "Node \"\\St:x_ar\[3\]\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974681 ""} { "Warning" "WSTA_SCC_NODE" "St~106\|dataa " "Node \"St~106\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974681 ""} { "Warning" "WSTA_SCC_NODE" "St~106\|combout " "Node \"St~106\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974681 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[5\]~2\|datad " "Node \"\\St:x_ar\[3\]\[5\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974681 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974681 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[5\]~2\|combout " "Node \"\\St:x_ar\[5\]\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974681 ""} { "Warning" "WSTA_SCC_NODE" "St~107\|dataa " "Node \"St~107\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974681 ""} { "Warning" "WSTA_SCC_NODE" "St~107\|combout " "Node \"St~107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974681 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[5\]~2\|datad " "Node \"\\St:x_ar\[5\]\[5\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974681 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974681 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[5\]~2\|combout " "Node \"\\St:x_ar\[4\]\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974681 ""} { "Warning" "WSTA_SCC_NODE" "St~108\|dataa " "Node \"St~108\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974681 ""} { "Warning" "WSTA_SCC_NODE" "St~108\|combout " "Node \"St~108\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974681 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[5\]~2\|datad " "Node \"\\St:x_ar\[4\]\[5\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974681 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974681 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[5\]~2\|combout " "Node \"\\St:x_ar\[6\]\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974682 ""} { "Warning" "WSTA_SCC_NODE" "St~109\|dataa " "Node \"St~109\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974682 ""} { "Warning" "WSTA_SCC_NODE" "St~109\|combout " "Node \"St~109\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974682 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[5\]~2\|datad " "Node \"\\St:x_ar\[6\]\[5\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974682 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974682 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[6\]~2\|combout " "Node \"\\St:x_ar\[5\]\[6\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974682 ""} { "Warning" "WSTA_SCC_NODE" "St~110\|dataa " "Node \"St~110\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974682 ""} { "Warning" "WSTA_SCC_NODE" "St~110\|combout " "Node \"St~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974682 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[6\]~2\|datad " "Node \"\\St:x_ar\[5\]\[6\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974682 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974682 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[6\]~2\|combout " "Node \"\\St:x_ar\[2\]\[6\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974682 ""} { "Warning" "WSTA_SCC_NODE" "St~111\|dataa " "Node \"St~111\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974682 ""} { "Warning" "WSTA_SCC_NODE" "St~111\|combout " "Node \"St~111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974682 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[6\]~2\|datad " "Node \"\\St:x_ar\[2\]\[6\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974682 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974682 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[6\]~2\|combout " "Node \"\\St:x_ar\[1\]\[6\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974682 ""} { "Warning" "WSTA_SCC_NODE" "St~112\|dataa " "Node \"St~112\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974682 ""} { "Warning" "WSTA_SCC_NODE" "St~112\|combout " "Node \"St~112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974682 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[6\]~2\|datad " "Node \"\\St:x_ar\[1\]\[6\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974682 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974682 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[6\]~2\|combout " "Node \"\\St:x_ar\[0\]\[6\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974683 ""} { "Warning" "WSTA_SCC_NODE" "St~113\|dataa " "Node \"St~113\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974683 ""} { "Warning" "WSTA_SCC_NODE" "St~113\|combout " "Node \"St~113\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974683 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[6\]~2\|datad " "Node \"\\St:x_ar\[0\]\[6\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974683 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974683 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[6\]~2\|combout " "Node \"\\St:x_ar\[3\]\[6\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974683 ""} { "Warning" "WSTA_SCC_NODE" "St~114\|dataa " "Node \"St~114\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974683 ""} { "Warning" "WSTA_SCC_NODE" "St~114\|combout " "Node \"St~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974683 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[6\]~2\|datad " "Node \"\\St:x_ar\[3\]\[6\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974683 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974683 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[6\]~2\|combout " "Node \"\\St:x_ar\[4\]\[6\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974683 ""} { "Warning" "WSTA_SCC_NODE" "St~115\|dataa " "Node \"St~115\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974683 ""} { "Warning" "WSTA_SCC_NODE" "St~115\|combout " "Node \"St~115\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974683 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[6\]~2\|datad " "Node \"\\St:x_ar\[4\]\[6\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974683 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974683 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[6\]~2\|combout " "Node \"\\St:x_ar\[6\]\[6\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974683 ""} { "Warning" "WSTA_SCC_NODE" "St~116\|dataa " "Node \"St~116\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974683 ""} { "Warning" "WSTA_SCC_NODE" "St~116\|combout " "Node \"St~116\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974683 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[6\]~2\|datad " "Node \"\\St:x_ar\[6\]\[6\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974683 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974683 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[7\]~2\|combout " "Node \"\\St:x_ar\[2\]\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974684 ""} { "Warning" "WSTA_SCC_NODE" "St~117\|dataa " "Node \"St~117\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974684 ""} { "Warning" "WSTA_SCC_NODE" "St~117\|combout " "Node \"St~117\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974684 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[7\]~2\|datad " "Node \"\\St:x_ar\[2\]\[7\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974684 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974684 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[7\]~2\|combout " "Node \"\\St:x_ar\[1\]\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974684 ""} { "Warning" "WSTA_SCC_NODE" "St~118\|dataa " "Node \"St~118\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974684 ""} { "Warning" "WSTA_SCC_NODE" "St~118\|combout " "Node \"St~118\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974684 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[7\]~2\|datad " "Node \"\\St:x_ar\[1\]\[7\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974684 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974684 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[7\]~2\|combout " "Node \"\\St:x_ar\[0\]\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974684 ""} { "Warning" "WSTA_SCC_NODE" "St~119\|dataa " "Node \"St~119\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974684 ""} { "Warning" "WSTA_SCC_NODE" "St~119\|combout " "Node \"St~119\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974684 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[7\]~2\|datad " "Node \"\\St:x_ar\[0\]\[7\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974684 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974684 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[7\]~2\|combout " "Node \"\\St:x_ar\[3\]\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974684 ""} { "Warning" "WSTA_SCC_NODE" "St~120\|dataa " "Node \"St~120\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974684 ""} { "Warning" "WSTA_SCC_NODE" "St~120\|combout " "Node \"St~120\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974684 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[7\]~2\|datad " "Node \"\\St:x_ar\[3\]\[7\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974684 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974684 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[7\]~2\|combout " "Node \"\\St:x_ar\[5\]\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974685 ""} { "Warning" "WSTA_SCC_NODE" "St~121\|dataa " "Node \"St~121\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974685 ""} { "Warning" "WSTA_SCC_NODE" "St~121\|combout " "Node \"St~121\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974685 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[7\]~2\|datad " "Node \"\\St:x_ar\[5\]\[7\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974685 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974685 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[7\]~2\|combout " "Node \"\\St:x_ar\[4\]\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974685 ""} { "Warning" "WSTA_SCC_NODE" "St~122\|dataa " "Node \"St~122\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974685 ""} { "Warning" "WSTA_SCC_NODE" "St~122\|combout " "Node \"St~122\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974685 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[7\]~2\|datad " "Node \"\\St:x_ar\[4\]\[7\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974685 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974685 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[7\]~2\|combout " "Node \"\\St:x_ar\[6\]\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974685 ""} { "Warning" "WSTA_SCC_NODE" "St~123\|dataa " "Node \"St~123\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974685 ""} { "Warning" "WSTA_SCC_NODE" "St~123\|combout " "Node \"St~123\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974685 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[7\]~2\|datad " "Node \"\\St:x_ar\[6\]\[7\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974685 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974685 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[8\]~2\|combout " "Node \"\\St:x_ar\[5\]\[8\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974685 ""} { "Warning" "WSTA_SCC_NODE" "St~124\|dataa " "Node \"St~124\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974685 ""} { "Warning" "WSTA_SCC_NODE" "St~124\|combout " "Node \"St~124\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974685 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[8\]~2\|datad " "Node \"\\St:x_ar\[5\]\[8\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974685 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974685 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[8\]~2\|combout " "Node \"\\St:x_ar\[2\]\[8\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974686 ""} { "Warning" "WSTA_SCC_NODE" "St~125\|dataa " "Node \"St~125\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974686 ""} { "Warning" "WSTA_SCC_NODE" "St~125\|combout " "Node \"St~125\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974686 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[8\]~2\|datad " "Node \"\\St:x_ar\[2\]\[8\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974686 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974686 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[8\]~2\|combout " "Node \"\\St:x_ar\[1\]\[8\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974686 ""} { "Warning" "WSTA_SCC_NODE" "St~126\|dataa " "Node \"St~126\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974686 ""} { "Warning" "WSTA_SCC_NODE" "St~126\|combout " "Node \"St~126\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974686 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[8\]~2\|datad " "Node \"\\St:x_ar\[1\]\[8\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974686 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974686 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[8\]~2\|combout " "Node \"\\St:x_ar\[0\]\[8\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974686 ""} { "Warning" "WSTA_SCC_NODE" "St~127\|dataa " "Node \"St~127\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974686 ""} { "Warning" "WSTA_SCC_NODE" "St~127\|combout " "Node \"St~127\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974686 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[8\]~2\|datad " "Node \"\\St:x_ar\[0\]\[8\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974686 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974686 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[8\]~2\|combout " "Node \"\\St:x_ar\[3\]\[8\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974686 ""} { "Warning" "WSTA_SCC_NODE" "St~128\|dataa " "Node \"St~128\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974686 ""} { "Warning" "WSTA_SCC_NODE" "St~128\|combout " "Node \"St~128\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974686 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[8\]~2\|datad " "Node \"\\St:x_ar\[3\]\[8\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974686 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974686 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[8\]~2\|combout " "Node \"\\St:x_ar\[4\]\[8\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974686 ""} { "Warning" "WSTA_SCC_NODE" "St~129\|dataa " "Node \"St~129\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974686 ""} { "Warning" "WSTA_SCC_NODE" "St~129\|combout " "Node \"St~129\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974686 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[8\]~2\|datad " "Node \"\\St:x_ar\[4\]\[8\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974686 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974686 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[8\]~2\|combout " "Node \"\\St:x_ar\[6\]\[8\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974687 ""} { "Warning" "WSTA_SCC_NODE" "St~130\|dataa " "Node \"St~130\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974687 ""} { "Warning" "WSTA_SCC_NODE" "St~130\|combout " "Node \"St~130\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974687 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[8\]~2\|datad " "Node \"\\St:x_ar\[6\]\[8\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461115974687 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461115974687 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1461115974698 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1461115974698 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1461115974699 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1461115974783 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst " "Destination node rst" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 99 -1 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461115974783 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1461115974783 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 73 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 2097 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1461115974783 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "St~0  " "Automatically promoted node St~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1461115974783 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "a_temp\[0\]~0 " "Destination node a_temp\[0\]~0" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a_temp[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 977 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461115974783 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\St:d\[31\]~0 " "Destination node \\St:d\[31\]~0" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \St:d[31]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 1017 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461115974783 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\St:L_current\[0\]~2 " "Destination node \\St:L_current\[0\]~2" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \St:L_current[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461115974783 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\St:L_current\[1\]~2 " "Destination node \\St:L_current\[1\]~2" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \St:L_current[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461115974783 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\St:L_current\[2\]~2 " "Destination node \\St:L_current\[2\]~2" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \St:L_current[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461115974783 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c_ar\[1\]\[0\]~2 " "Destination node c_ar\[1\]\[0\]~2" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_ar[1][0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461115974783 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c_ar\[2\]\[0\]~6 " "Destination node c_ar\[2\]\[0\]~6" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_ar[2][0]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461115974783 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c_ar\[0\]\[0\]~10 " "Destination node c_ar\[0\]\[0\]~10" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_ar[0][0]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461115974783 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c_ar\[3\]\[0\]~14 " "Destination node c_ar\[3\]\[0\]~14" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_ar[3][0]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 464 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461115974783 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c_ar\[5\]\[0\]~18 " "Destination node c_ar\[5\]\[0\]~18" {  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_ar[5][0]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 468 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1461115974783 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1461115974783 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1461115974783 ""}  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { St~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 0 { 0 ""} 0 1020 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1461115974783 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1461115975276 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1461115975277 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1461115975277 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461115975279 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461115975280 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1461115975281 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1461115975382 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1461115975382 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1461115975382 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 2.5V 24 19 0 " "Number of I/O pins in group: 43 (unused VREF, 2.5V VCCIO, 24 input, 19 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1461115975382 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1461115975382 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1461115975382 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1461115975382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1461115975382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1461115975382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1461115975382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1461115975382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1461115975382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1461115975382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1461115975382 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1461115975382 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1461115975382 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461115975445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1461115980842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461115981778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1461115981793 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1461115988413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461115988413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1461115989039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X58_Y61 X68_Y73 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X58_Y61 to location X68_Y73" {  } { { "loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X58_Y61 to location X68_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X58_Y61 to location X68_Y73"} 58 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1461115993940 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1461115993940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461116000810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1461116000814 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1461116000814 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.19 " "Total time spent on timing analysis during the Fitter is 3.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1461116000872 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461116000922 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461116001524 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461116001570 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461116002153 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461116003123 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/output_files/firzol.fit.smsg " "Generated suppressed messages file G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/output_files/firzol.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1461116004733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 637 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 637 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1072 " "Peak virtual memory: 1072 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461116005282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 21:33:25 2016 " "Processing ended: Tue Apr 19 21:33:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461116005282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461116005282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461116005282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1461116005282 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "2729@dc2.eng.fsu.edu " "Can't contact license server \"2729@dc2.eng.fsu.edu\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Fitter" 0 -1 1461116016198 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1461116016214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461116016214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 21:33:26 2016 " "Processing started: Tue Apr 19 21:33:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461116016214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1461116016214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off firzol -c firzol " "Command: quartus_asm --read_settings_files=off --write_settings_files=off firzol -c firzol" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1461116016214 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1461116019962 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1461116020066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461116021517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 21:33:41 2016 " "Processing ended: Tue Apr 19 21:33:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461116021517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461116021517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461116021517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1461116021517 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1461116022130 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "2729@dc2.eng.fsu.edu " "Can't contact license server \"2729@dc2.eng.fsu.edu\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Assembler" 0 -1 1461116032396 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1461116032549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461116032549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 21:33:42 2016 " "Processing started: Tue Apr 19 21:33:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461116032549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461116032549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta firzol -c firzol " "Command: quartus_sta firzol -c firzol" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461116032549 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1461116032607 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1461116032728 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1461116032728 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1461116032790 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1461116032790 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "133 " "TimeQuest Timing Analyzer is analyzing 133 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1461116033093 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "firzol.sdc " "Synopsys Design Constraints File file not found: 'firzol.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1461116033166 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1461116033166 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1461116033166 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1461116033166 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1461116033166 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[0\]~26\|combout " "Node \"c_ar\[6\]\[0\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""} { "Warning" "WSTA_SCC_NODE" "St~8\|datad " "Node \"St~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""} { "Warning" "WSTA_SCC_NODE" "St~8\|combout " "Node \"St~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[0\]~26\|datab " "Node \"c_ar\[6\]\[0\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033166 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[0\]~10\|combout " "Node \"c_ar\[0\]\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""} { "Warning" "WSTA_SCC_NODE" "St~4\|datad " "Node \"St~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""} { "Warning" "WSTA_SCC_NODE" "St~4\|combout " "Node \"St~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[0\]~10\|dataa " "Node \"c_ar\[0\]\[0\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033166 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[0\]~6\|combout " "Node \"c_ar\[2\]\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""} { "Warning" "WSTA_SCC_NODE" "St~3\|dataa " "Node \"St~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""} { "Warning" "WSTA_SCC_NODE" "St~3\|combout " "Node \"St~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[0\]~6\|dataa " "Node \"c_ar\[2\]\[0\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033166 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[0\]~2\|combout " "Node \"c_ar\[1\]\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""} { "Warning" "WSTA_SCC_NODE" "St~2\|datad " "Node \"St~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""} { "Warning" "WSTA_SCC_NODE" "St~2\|combout " "Node \"St~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[0\]~2\|datab " "Node \"c_ar\[1\]\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033166 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[0\]~14\|combout " "Node \"c_ar\[3\]\[0\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""} { "Warning" "WSTA_SCC_NODE" "St~5\|datad " "Node \"St~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""} { "Warning" "WSTA_SCC_NODE" "St~5\|combout " "Node \"St~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[0\]~14\|datab " "Node \"c_ar\[3\]\[0\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033166 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[0\]~22\|combout " "Node \"c_ar\[4\]\[0\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""} { "Warning" "WSTA_SCC_NODE" "St~7\|datac " "Node \"St~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""} { "Warning" "WSTA_SCC_NODE" "St~7\|combout " "Node \"St~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[0\]~22\|dataa " "Node \"c_ar\[4\]\[0\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033166 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[0\]~18\|combout " "Node \"c_ar\[5\]\[0\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""} { "Warning" "WSTA_SCC_NODE" "St~6\|datad " "Node \"St~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""} { "Warning" "WSTA_SCC_NODE" "St~6\|combout " "Node \"St~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[0\]~18\|dataa " "Node \"c_ar\[5\]\[0\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033166 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033166 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[1\]~54\|combout " "Node \"c_ar\[6\]\[1\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~15\|datac " "Node \"St~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~15\|combout " "Node \"St~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[1\]~54\|datab " "Node \"c_ar\[6\]\[1\]~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[1\]~30\|combout " "Node \"c_ar\[5\]\[1\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~9\|datad " "Node \"St~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~9\|combout " "Node \"St~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[1\]~30\|dataa " "Node \"c_ar\[5\]\[1\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[1\]~34\|combout " "Node \"c_ar\[2\]\[1\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~10\|datac " "Node \"St~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~10\|combout " "Node \"St~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[1\]~34\|datab " "Node \"c_ar\[2\]\[1\]~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[1\]~38\|combout " "Node \"c_ar\[1\]\[1\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~11\|dataa " "Node \"St~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~11\|combout " "Node \"St~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[1\]~38\|dataa " "Node \"c_ar\[1\]\[1\]~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[1\]~42\|combout " "Node \"c_ar\[0\]\[1\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~12\|datac " "Node \"St~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~12\|combout " "Node \"St~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[1\]~42\|datab " "Node \"c_ar\[0\]\[1\]~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[1\]~46\|combout " "Node \"c_ar\[3\]\[1\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~13\|datad " "Node \"St~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~13\|combout " "Node \"St~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[1\]~46\|datab " "Node \"c_ar\[3\]\[1\]~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[1\]~50\|combout " "Node \"c_ar\[4\]\[1\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~14\|datad " "Node \"St~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~14\|combout " "Node \"St~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[1\]~50\|dataa " "Node \"c_ar\[4\]\[1\]~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[2\]~74\|combout " "Node \"c_ar\[5\]\[2\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~20\|dataa " "Node \"St~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~20\|combout " "Node \"St~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[2\]~74\|datab " "Node \"c_ar\[5\]\[2\]~74\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[2\]~78\|combout " "Node \"c_ar\[4\]\[2\]~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~21\|datac " "Node \"St~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~21\|combout " "Node \"St~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[2\]~78\|datab " "Node \"c_ar\[4\]\[2\]~78\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[2\]~66\|combout " "Node \"c_ar\[0\]\[2\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~18\|dataa " "Node \"St~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~18\|combout " "Node \"St~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[2\]~66\|dataa " "Node \"c_ar\[0\]\[2\]~66\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[2\]~62\|combout " "Node \"c_ar\[2\]\[2\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~17\|datad " "Node \"St~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~17\|combout " "Node \"St~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[2\]~62\|dataa " "Node \"c_ar\[2\]\[2\]~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[2\]~58\|combout " "Node \"c_ar\[1\]\[2\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~16\|datac " "Node \"St~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~16\|combout " "Node \"St~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[2\]~58\|datab " "Node \"c_ar\[1\]\[2\]~58\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[2\]~70\|combout " "Node \"c_ar\[3\]\[2\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~19\|datad " "Node \"St~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~19\|combout " "Node \"St~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[2\]~70\|dataa " "Node \"c_ar\[3\]\[2\]~70\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[2\]~82\|combout " "Node \"c_ar\[6\]\[2\]~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~22\|datad " "Node \"St~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~22\|combout " "Node \"St~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[2\]~82\|datab " "Node \"c_ar\[6\]\[2\]~82\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[3\]~110\|combout " "Node \"c_ar\[6\]\[3\]~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~29\|datad " "Node \"St~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~29\|combout " "Node \"St~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[3\]~110\|dataa " "Node \"c_ar\[6\]\[3\]~110\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[3\]~86\|combout " "Node \"c_ar\[5\]\[3\]~86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~23\|datab " "Node \"St~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~23\|combout " "Node \"St~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[3\]~86\|datab " "Node \"c_ar\[5\]\[3\]~86\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[3\]~102\|combout " "Node \"c_ar\[3\]\[3\]~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~27\|dataa " "Node \"St~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~27\|combout " "Node \"St~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[3\]~102\|dataa " "Node \"c_ar\[3\]\[3\]~102\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[3\]~90\|combout " "Node \"c_ar\[2\]\[3\]~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~24\|datad " "Node \"St~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~24\|combout " "Node \"St~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[3\]~90\|dataa " "Node \"c_ar\[2\]\[3\]~90\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[3\]~94\|combout " "Node \"c_ar\[1\]\[3\]~94\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~25\|datad " "Node \"St~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~25\|combout " "Node \"St~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[3\]~94\|datab " "Node \"c_ar\[1\]\[3\]~94\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[3\]~98\|combout " "Node \"c_ar\[0\]\[3\]~98\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~26\|datad " "Node \"St~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~26\|combout " "Node \"St~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[3\]~98\|datab " "Node \"c_ar\[0\]\[3\]~98\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[3\]~106\|combout " "Node \"c_ar\[4\]\[3\]~106\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~28\|datac " "Node \"St~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~28\|combout " "Node \"St~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[3\]~106\|datab " "Node \"c_ar\[4\]\[3\]~106\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[4\]~130\|combout " "Node \"c_ar\[5\]\[4\]~130\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~34\|datac " "Node \"St~34\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~34\|combout " "Node \"St~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[4\]~130\|dataa " "Node \"c_ar\[5\]\[4\]~130\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[4\]~134\|combout " "Node \"c_ar\[4\]\[4\]~134\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~35\|datad " "Node \"St~35\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~35\|combout " "Node \"St~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[4\]~134\|dataa " "Node \"c_ar\[4\]\[4\]~134\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[4\]~138\|combout " "Node \"c_ar\[6\]\[4\]~138\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~36\|datad " "Node \"St~36\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~36\|combout " "Node \"St~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[4\]~138\|dataa " "Node \"c_ar\[6\]\[4\]~138\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[4\]~126\|combout " "Node \"c_ar\[3\]\[4\]~126\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~33\|dataa " "Node \"St~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~33\|combout " "Node \"St~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[4\]~126\|dataa " "Node \"c_ar\[3\]\[4\]~126\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[4\]~122\|combout " "Node \"c_ar\[0\]\[4\]~122\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~32\|datad " "Node \"St~32\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~32\|combout " "Node \"St~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[4\]~122\|datab " "Node \"c_ar\[0\]\[4\]~122\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[4\]~118\|combout " "Node \"c_ar\[2\]\[4\]~118\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~31\|datad " "Node \"St~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~31\|combout " "Node \"St~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[4\]~118\|datab " "Node \"c_ar\[2\]\[4\]~118\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[4\]~114\|combout " "Node \"c_ar\[1\]\[4\]~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~30\|datab " "Node \"St~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~30\|combout " "Node \"St~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[4\]~114\|dataa " "Node \"c_ar\[1\]\[4\]~114\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[5\]~166\|combout " "Node \"c_ar\[6\]\[5\]~166\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~43\|datac " "Node \"St~43\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~43\|combout " "Node \"St~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[5\]~166\|datab " "Node \"c_ar\[6\]\[5\]~166\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[5\]~142\|combout " "Node \"c_ar\[5\]\[5\]~142\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~37\|datab " "Node \"St~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~37\|combout " "Node \"St~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[5\]~142\|dataa " "Node \"c_ar\[5\]\[5\]~142\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[5\]~158\|combout " "Node \"c_ar\[3\]\[5\]~158\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~41\|datad " "Node \"St~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~41\|combout " "Node \"St~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[5\]~158\|datab " "Node \"c_ar\[3\]\[5\]~158\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[5\]~146\|combout " "Node \"c_ar\[2\]\[5\]~146\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~38\|datab " "Node \"St~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~38\|combout " "Node \"St~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[5\]~146\|datab " "Node \"c_ar\[2\]\[5\]~146\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[5\]~154\|combout " "Node \"c_ar\[0\]\[5\]~154\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~40\|datab " "Node \"St~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~40\|combout " "Node \"St~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[5\]~154\|datab " "Node \"c_ar\[0\]\[5\]~154\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[5\]~150\|combout " "Node \"c_ar\[1\]\[5\]~150\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~39\|datad " "Node \"St~39\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~39\|combout " "Node \"St~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[5\]~150\|datab " "Node \"c_ar\[1\]\[5\]~150\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[5\]~162\|combout " "Node \"c_ar\[4\]\[5\]~162\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~42\|datad " "Node \"St~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~42\|combout " "Node \"St~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[5\]~162\|dataa " "Node \"c_ar\[4\]\[5\]~162\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[6\]~194\|combout " "Node \"c_ar\[6\]\[6\]~194\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~50\|datab " "Node \"St~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~50\|combout " "Node \"St~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[6\]~194\|dataa " "Node \"c_ar\[6\]\[6\]~194\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[6\]~178\|combout " "Node \"c_ar\[0\]\[6\]~178\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~46\|datab " "Node \"St~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~46\|combout " "Node \"St~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[6\]~178\|datab " "Node \"c_ar\[0\]\[6\]~178\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[6\]~174\|combout " "Node \"c_ar\[2\]\[6\]~174\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~45\|datad " "Node \"St~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~45\|combout " "Node \"St~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[6\]~174\|dataa " "Node \"c_ar\[2\]\[6\]~174\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[6\]~182\|combout " "Node \"c_ar\[3\]\[6\]~182\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~47\|datad " "Node \"St~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~47\|combout " "Node \"St~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[6\]~182\|datab " "Node \"c_ar\[3\]\[6\]~182\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[6\]~170\|combout " "Node \"c_ar\[1\]\[6\]~170\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~44\|datad " "Node \"St~44\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~44\|combout " "Node \"St~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[6\]~170\|dataa " "Node \"c_ar\[1\]\[6\]~170\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[6\]~190\|combout " "Node \"c_ar\[4\]\[6\]~190\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~49\|datad " "Node \"St~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~49\|combout " "Node \"St~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[6\]~190\|dataa " "Node \"c_ar\[4\]\[6\]~190\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[6\]~186\|combout " "Node \"c_ar\[5\]\[6\]~186\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~48\|datad " "Node \"St~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~48\|combout " "Node \"St~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[6\]~186\|dataa " "Node \"c_ar\[5\]\[6\]~186\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[7\]~198\|combout " "Node \"c_ar\[5\]\[7\]~198\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~51\|datab " "Node \"St~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~51\|combout " "Node \"St~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[7\]~198\|dataa " "Node \"c_ar\[5\]\[7\]~198\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[7\]~222\|combout " "Node \"c_ar\[6\]\[7\]~222\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~57\|dataa " "Node \"St~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~57\|combout " "Node \"St~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[7\]~222\|dataa " "Node \"c_ar\[6\]\[7\]~222\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[7\]~214\|combout " "Node \"c_ar\[3\]\[7\]~214\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~55\|datad " "Node \"St~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~55\|combout " "Node \"St~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[7\]~214\|dataa " "Node \"c_ar\[3\]\[7\]~214\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[7\]~202\|combout " "Node \"c_ar\[2\]\[7\]~202\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~52\|datad " "Node \"St~52\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~52\|combout " "Node \"St~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[7\]~202\|dataa " "Node \"c_ar\[2\]\[7\]~202\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[7\]~210\|combout " "Node \"c_ar\[0\]\[7\]~210\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~54\|datad " "Node \"St~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~54\|combout " "Node \"St~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[7\]~210\|dataa " "Node \"c_ar\[0\]\[7\]~210\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[7\]~206\|combout " "Node \"c_ar\[1\]\[7\]~206\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~53\|datad " "Node \"St~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~53\|combout " "Node \"St~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[7\]~206\|dataa " "Node \"c_ar\[1\]\[7\]~206\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[7\]~218\|combout " "Node \"c_ar\[4\]\[7\]~218\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~56\|datad " "Node \"St~56\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~56\|combout " "Node \"St~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[7\]~218\|dataa " "Node \"c_ar\[4\]\[7\]~218\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[8\]~250\|combout " "Node \"c_ar\[6\]\[8\]~250\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~64\|dataa " "Node \"St~64\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~64\|combout " "Node \"St~64\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[6\]\[8\]~250\|dataa " "Node \"c_ar\[6\]\[8\]~250\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[8\]~238\|combout " "Node \"c_ar\[3\]\[8\]~238\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~61\|datad " "Node \"St~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~61\|combout " "Node \"St~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[3\]\[8\]~238\|dataa " "Node \"c_ar\[3\]\[8\]~238\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[8\]~226\|combout " "Node \"c_ar\[1\]\[8\]~226\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~58\|datac " "Node \"St~58\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~58\|combout " "Node \"St~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[1\]\[8\]~226\|dataa " "Node \"c_ar\[1\]\[8\]~226\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[8\]~234\|combout " "Node \"c_ar\[0\]\[8\]~234\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~60\|datad " "Node \"St~60\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~60\|combout " "Node \"St~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[0\]\[8\]~234\|datab " "Node \"c_ar\[0\]\[8\]~234\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[8\]~230\|combout " "Node \"c_ar\[2\]\[8\]~230\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~59\|datad " "Node \"St~59\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~59\|combout " "Node \"St~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[2\]\[8\]~230\|datab " "Node \"c_ar\[2\]\[8\]~230\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[8\]~242\|combout " "Node \"c_ar\[5\]\[8\]~242\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~62\|datad " "Node \"St~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~62\|combout " "Node \"St~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[5\]\[8\]~242\|dataa " "Node \"c_ar\[5\]\[8\]~242\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[8\]~246\|combout " "Node \"c_ar\[4\]\[8\]~246\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~63\|datad " "Node \"St~63\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~63\|combout " "Node \"St~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "c_ar\[4\]\[8\]~246\|dataa " "Node \"c_ar\[4\]\[8\]~246\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } { { "firzol.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/firzol.vhd" 114 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[0\]~2\|combout " "Node \"\\St:x_ar\[6\]\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~74\|datad " "Node \"St~74\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~74\|combout " "Node \"St~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[0\]~2\|dataa " "Node \"\\St:x_ar\[6\]\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[0\]~2\|combout " "Node \"\\St:x_ar\[5\]\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~68\|dataa " "Node \"St~68\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~68\|combout " "Node \"St~68\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[0\]~2\|datab " "Node \"\\St:x_ar\[5\]\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[0\]~2\|combout " "Node \"\\St:x_ar\[3\]\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~72\|datab " "Node \"St~72\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~72\|combout " "Node \"St~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[0\]~2\|dataa " "Node \"\\St:x_ar\[3\]\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[0\]~2\|combout " "Node \"\\St:x_ar\[2\]\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~69\|datac " "Node \"St~69\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~69\|combout " "Node \"St~69\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[0\]~2\|datab " "Node \"\\St:x_ar\[2\]\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[0\]~2\|combout " "Node \"\\St:x_ar\[1\]\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~70\|dataa " "Node \"St~70\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "St~70\|combout " "Node \"St~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[0\]~2\|datab " "Node \"\\St:x_ar\[1\]\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033181 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033181 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[0\]~2\|combout " "Node \"\\St:x_ar\[0\]\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033197 ""} { "Warning" "WSTA_SCC_NODE" "St~71\|datad " "Node \"St~71\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033197 ""} { "Warning" "WSTA_SCC_NODE" "St~71\|combout " "Node \"St~71\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033197 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[0\]~2\|dataa " "Node \"\\St:x_ar\[0\]\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033197 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033197 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[0\]~2\|combout " "Node \"\\St:x_ar\[4\]\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033197 ""} { "Warning" "WSTA_SCC_NODE" "St~73\|datab " "Node \"St~73\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033197 ""} { "Warning" "WSTA_SCC_NODE" "St~73\|combout " "Node \"St~73\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033197 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[0\]~2\|datac " "Node \"\\St:x_ar\[4\]\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033197 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033197 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[1\]~2\|combout " "Node \"\\St:x_ar\[6\]\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033197 ""} { "Warning" "WSTA_SCC_NODE" "St~81\|datac " "Node \"St~81\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033197 ""} { "Warning" "WSTA_SCC_NODE" "St~81\|combout " "Node \"St~81\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033197 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[1\]~2\|dataa " "Node \"\\St:x_ar\[6\]\[1\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033197 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033197 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[1\]~2\|combout " "Node \"\\St:x_ar\[5\]\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033197 ""} { "Warning" "WSTA_SCC_NODE" "St~79\|datad " "Node \"St~79\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033197 ""} { "Warning" "WSTA_SCC_NODE" "St~79\|combout " "Node \"St~79\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033197 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[1\]~2\|datab " "Node \"\\St:x_ar\[5\]\[1\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033197 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033197 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[1\]~2\|combout " "Node \"\\St:x_ar\[4\]\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033198 ""} { "Warning" "WSTA_SCC_NODE" "St~80\|datac " "Node \"St~80\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033198 ""} { "Warning" "WSTA_SCC_NODE" "St~80\|combout " "Node \"St~80\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033198 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[1\]~2\|dataa " "Node \"\\St:x_ar\[4\]\[1\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033198 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033198 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[1\]~2\|combout " "Node \"\\St:x_ar\[3\]\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033198 ""} { "Warning" "WSTA_SCC_NODE" "St~78\|datad " "Node \"St~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033198 ""} { "Warning" "WSTA_SCC_NODE" "St~78\|combout " "Node \"St~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033198 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[1\]~2\|datab " "Node \"\\St:x_ar\[3\]\[1\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033198 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033198 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[1\]~2\|combout " "Node \"\\St:x_ar\[1\]\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033198 ""} { "Warning" "WSTA_SCC_NODE" "St~75\|datad " "Node \"St~75\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033198 ""} { "Warning" "WSTA_SCC_NODE" "St~75\|combout " "Node \"St~75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033198 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[1\]~2\|dataa " "Node \"\\St:x_ar\[1\]\[1\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033198 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033198 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[1\]~2\|combout " "Node \"\\St:x_ar\[2\]\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033199 ""} { "Warning" "WSTA_SCC_NODE" "St~76\|dataa " "Node \"St~76\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033199 ""} { "Warning" "WSTA_SCC_NODE" "St~76\|combout " "Node \"St~76\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033199 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[1\]~2\|dataa " "Node \"\\St:x_ar\[2\]\[1\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033199 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033199 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[1\]~2\|combout " "Node \"\\St:x_ar\[0\]\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033199 ""} { "Warning" "WSTA_SCC_NODE" "St~77\|datad " "Node \"St~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033199 ""} { "Warning" "WSTA_SCC_NODE" "St~77\|combout " "Node \"St~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033199 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[1\]~2\|datab " "Node \"\\St:x_ar\[0\]\[1\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033199 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033199 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[2\]~2\|combout " "Node \"\\St:x_ar\[6\]\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033199 ""} { "Warning" "WSTA_SCC_NODE" "St~88\|datac " "Node \"St~88\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033199 ""} { "Warning" "WSTA_SCC_NODE" "St~88\|combout " "Node \"St~88\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033199 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[2\]~2\|dataa " "Node \"\\St:x_ar\[6\]\[2\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033199 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033199 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[2\]~2\|combout " "Node \"\\St:x_ar\[5\]\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033200 ""} { "Warning" "WSTA_SCC_NODE" "St~82\|dataa " "Node \"St~82\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033200 ""} { "Warning" "WSTA_SCC_NODE" "St~82\|combout " "Node \"St~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033200 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[2\]~2\|datab " "Node \"\\St:x_ar\[5\]\[2\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033200 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033200 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[2\]~2\|combout " "Node \"\\St:x_ar\[4\]\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033200 ""} { "Warning" "WSTA_SCC_NODE" "St~87\|datac " "Node \"St~87\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033200 ""} { "Warning" "WSTA_SCC_NODE" "St~87\|combout " "Node \"St~87\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033200 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[2\]~2\|dataa " "Node \"\\St:x_ar\[4\]\[2\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033200 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033200 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[2\]~2\|combout " "Node \"\\St:x_ar\[3\]\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033200 ""} { "Warning" "WSTA_SCC_NODE" "St~86\|dataa " "Node \"St~86\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033200 ""} { "Warning" "WSTA_SCC_NODE" "St~86\|combout " "Node \"St~86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033200 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[2\]~2\|dataa " "Node \"\\St:x_ar\[3\]\[2\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033200 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033200 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[2\]~2\|combout " "Node \"\\St:x_ar\[1\]\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033200 ""} { "Warning" "WSTA_SCC_NODE" "St~84\|datab " "Node \"St~84\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033200 ""} { "Warning" "WSTA_SCC_NODE" "St~84\|combout " "Node \"St~84\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033200 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[2\]~2\|dataa " "Node \"\\St:x_ar\[1\]\[2\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033200 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033200 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[2\]~2\|combout " "Node \"\\St:x_ar\[0\]\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033201 ""} { "Warning" "WSTA_SCC_NODE" "St~85\|dataa " "Node \"St~85\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033201 ""} { "Warning" "WSTA_SCC_NODE" "St~85\|combout " "Node \"St~85\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033201 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[2\]~2\|datab " "Node \"\\St:x_ar\[0\]\[2\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033201 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033201 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[2\]~2\|combout " "Node \"\\St:x_ar\[2\]\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033201 ""} { "Warning" "WSTA_SCC_NODE" "St~83\|dataa " "Node \"St~83\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033201 ""} { "Warning" "WSTA_SCC_NODE" "St~83\|combout " "Node \"St~83\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033201 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[2\]~2\|dataa " "Node \"\\St:x_ar\[2\]\[2\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033201 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033201 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[3\]~2\|combout " "Node \"\\St:x_ar\[6\]\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033201 ""} { "Warning" "WSTA_SCC_NODE" "St~95\|datad " "Node \"St~95\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033201 ""} { "Warning" "WSTA_SCC_NODE" "St~95\|combout " "Node \"St~95\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033201 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[3\]~2\|datab " "Node \"\\St:x_ar\[6\]\[3\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033201 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033201 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[3\]~2\|combout " "Node \"\\St:x_ar\[1\]\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033201 ""} { "Warning" "WSTA_SCC_NODE" "St~89\|datac " "Node \"St~89\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033201 ""} { "Warning" "WSTA_SCC_NODE" "St~89\|combout " "Node \"St~89\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033201 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[3\]~2\|datac " "Node \"\\St:x_ar\[1\]\[3\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033201 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033201 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[3\]~2\|combout " "Node \"\\St:x_ar\[0\]\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033202 ""} { "Warning" "WSTA_SCC_NODE" "St~91\|datac " "Node \"St~91\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033202 ""} { "Warning" "WSTA_SCC_NODE" "St~91\|combout " "Node \"St~91\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033202 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[3\]~2\|datab " "Node \"\\St:x_ar\[0\]\[3\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033202 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033202 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[3\]~2\|combout " "Node \"\\St:x_ar\[2\]\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033202 ""} { "Warning" "WSTA_SCC_NODE" "St~90\|datad " "Node \"St~90\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033202 ""} { "Warning" "WSTA_SCC_NODE" "St~90\|combout " "Node \"St~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033202 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[3\]~2\|datab " "Node \"\\St:x_ar\[2\]\[3\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033202 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033202 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[3\]~2\|combout " "Node \"\\St:x_ar\[3\]\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033202 ""} { "Warning" "WSTA_SCC_NODE" "St~92\|datab " "Node \"St~92\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033202 ""} { "Warning" "WSTA_SCC_NODE" "St~92\|combout " "Node \"St~92\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033202 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[3\]~2\|dataa " "Node \"\\St:x_ar\[3\]\[3\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033202 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033202 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[3\]~2\|combout " "Node \"\\St:x_ar\[4\]\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033202 ""} { "Warning" "WSTA_SCC_NODE" "St~94\|datac " "Node \"St~94\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033202 ""} { "Warning" "WSTA_SCC_NODE" "St~94\|combout " "Node \"St~94\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033202 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[3\]~2\|dataa " "Node \"\\St:x_ar\[4\]\[3\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033202 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033202 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[3\]~2\|combout " "Node \"\\St:x_ar\[5\]\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~93\|datab " "Node \"St~93\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~93\|combout " "Node \"St~93\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[3\]~2\|dataa " "Node \"\\St:x_ar\[5\]\[3\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[4\]~2\|combout " "Node \"\\St:x_ar\[6\]\[4\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~102\|dataa " "Node \"St~102\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~102\|combout " "Node \"St~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[4\]~2\|datab " "Node \"\\St:x_ar\[6\]\[4\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[4\]~2\|combout " "Node \"\\St:x_ar\[5\]\[4\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~96\|datab " "Node \"St~96\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~96\|combout " "Node \"St~96\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[4\]~2\|dataa " "Node \"\\St:x_ar\[5\]\[4\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[4\]~2\|combout " "Node \"\\St:x_ar\[4\]\[4\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~101\|datab " "Node \"St~101\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~101\|combout " "Node \"St~101\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[4\]~2\|dataa " "Node \"\\St:x_ar\[4\]\[4\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[4\]~2\|combout " "Node \"\\St:x_ar\[3\]\[4\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~100\|datab " "Node \"St~100\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~100\|combout " "Node \"St~100\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[4\]~2\|datab " "Node \"\\St:x_ar\[3\]\[4\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[4\]~2\|combout " "Node \"\\St:x_ar\[2\]\[4\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~97\|dataa " "Node \"St~97\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~97\|combout " "Node \"St~97\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[4\]~2\|dataa " "Node \"\\St:x_ar\[2\]\[4\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[4\]~2\|combout " "Node \"\\St:x_ar\[1\]\[4\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~98\|dataa " "Node \"St~98\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~98\|combout " "Node \"St~98\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[4\]~2\|dataa " "Node \"\\St:x_ar\[1\]\[4\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[4\]~2\|combout " "Node \"\\St:x_ar\[0\]\[4\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~99\|datab " "Node \"St~99\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~99\|combout " "Node \"St~99\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[4\]~2\|dataa " "Node \"\\St:x_ar\[0\]\[4\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[5\]~2\|combout " "Node \"\\St:x_ar\[6\]\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~109\|datab " "Node \"St~109\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~109\|combout " "Node \"St~109\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[5\]~2\|dataa " "Node \"\\St:x_ar\[6\]\[5\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[5\]~2\|combout " "Node \"\\St:x_ar\[5\]\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~107\|datac " "Node \"St~107\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~107\|combout " "Node \"St~107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[5\]~2\|dataa " "Node \"\\St:x_ar\[5\]\[5\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[5\]~2\|combout " "Node \"\\St:x_ar\[4\]\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~108\|datab " "Node \"St~108\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~108\|combout " "Node \"St~108\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[5\]~2\|datac " "Node \"\\St:x_ar\[4\]\[5\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[5\]~2\|combout " "Node \"\\St:x_ar\[1\]\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~103\|datab " "Node \"St~103\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~103\|combout " "Node \"St~103\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[5\]~2\|datab " "Node \"\\St:x_ar\[1\]\[5\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[5\]~2\|combout " "Node \"\\St:x_ar\[3\]\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~106\|datac " "Node \"St~106\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~106\|combout " "Node \"St~106\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[5\]~2\|datab " "Node \"\\St:x_ar\[3\]\[5\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[5\]~2\|combout " "Node \"\\St:x_ar\[0\]\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~105\|datac " "Node \"St~105\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~105\|combout " "Node \"St~105\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[5\]~2\|dataa " "Node \"\\St:x_ar\[0\]\[5\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[5\]~2\|combout " "Node \"\\St:x_ar\[2\]\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~104\|datac " "Node \"St~104\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~104\|combout " "Node \"St~104\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[5\]~2\|dataa " "Node \"\\St:x_ar\[2\]\[5\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[6\]~2\|combout " "Node \"\\St:x_ar\[5\]\[6\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~110\|datab " "Node \"St~110\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~110\|combout " "Node \"St~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[6\]~2\|dataa " "Node \"\\St:x_ar\[5\]\[6\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[6\]~2\|combout " "Node \"\\St:x_ar\[6\]\[6\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~116\|datad " "Node \"St~116\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~116\|combout " "Node \"St~116\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[6\]~2\|dataa " "Node \"\\St:x_ar\[6\]\[6\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[6\]~2\|combout " "Node \"\\St:x_ar\[2\]\[6\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~111\|dataa " "Node \"St~111\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~111\|combout " "Node \"St~111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[6\]~2\|dataa " "Node \"\\St:x_ar\[2\]\[6\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[6\]~2\|combout " "Node \"\\St:x_ar\[3\]\[6\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~114\|datad " "Node \"St~114\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~114\|combout " "Node \"St~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[6\]~2\|datac " "Node \"\\St:x_ar\[3\]\[6\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[6\]~2\|combout " "Node \"\\St:x_ar\[1\]\[6\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~112\|datad " "Node \"St~112\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~112\|combout " "Node \"St~112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[6\]~2\|datab " "Node \"\\St:x_ar\[1\]\[6\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[6\]~2\|combout " "Node \"\\St:x_ar\[0\]\[6\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~113\|datad " "Node \"St~113\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~113\|combout " "Node \"St~113\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[6\]~2\|datab " "Node \"\\St:x_ar\[0\]\[6\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[6\]~2\|combout " "Node \"\\St:x_ar\[4\]\[6\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~115\|datad " "Node \"St~115\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~115\|combout " "Node \"St~115\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[6\]~2\|datab " "Node \"\\St:x_ar\[4\]\[6\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[7\]~2\|combout " "Node \"\\St:x_ar\[5\]\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~121\|dataa " "Node \"St~121\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~121\|combout " "Node \"St~121\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[7\]~2\|dataa " "Node \"\\St:x_ar\[5\]\[7\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[7\]~2\|combout " "Node \"\\St:x_ar\[4\]\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~122\|datab " "Node \"St~122\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~122\|combout " "Node \"St~122\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[7\]~2\|dataa " "Node \"\\St:x_ar\[4\]\[7\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[7\]~2\|combout " "Node \"\\St:x_ar\[6\]\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~123\|datad " "Node \"St~123\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~123\|combout " "Node \"St~123\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[7\]~2\|datab " "Node \"\\St:x_ar\[6\]\[7\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[7\]~2\|combout " "Node \"\\St:x_ar\[0\]\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~119\|datab " "Node \"St~119\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~119\|combout " "Node \"St~119\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[7\]~2\|dataa " "Node \"\\St:x_ar\[0\]\[7\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[7\]~2\|combout " "Node \"\\St:x_ar\[1\]\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~118\|dataa " "Node \"St~118\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~118\|combout " "Node \"St~118\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[7\]~2\|dataa " "Node \"\\St:x_ar\[1\]\[7\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[7\]~2\|combout " "Node \"\\St:x_ar\[2\]\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~117\|datab " "Node \"St~117\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~117\|combout " "Node \"St~117\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[7\]~2\|dataa " "Node \"\\St:x_ar\[2\]\[7\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[7\]~2\|combout " "Node \"\\St:x_ar\[3\]\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~120\|datad " "Node \"St~120\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~120\|combout " "Node \"St~120\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[7\]~2\|dataa " "Node \"\\St:x_ar\[3\]\[7\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[8\]~2\|combout " "Node \"\\St:x_ar\[6\]\[8\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~130\|datab " "Node \"St~130\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~130\|combout " "Node \"St~130\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[6\]\[8\]~2\|datab " "Node \"\\St:x_ar\[6\]\[8\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[8\]~2\|combout " "Node \"\\St:x_ar\[5\]\[8\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~124\|dataa " "Node \"St~124\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~124\|combout " "Node \"St~124\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[5\]\[8\]~2\|datab " "Node \"\\St:x_ar\[5\]\[8\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[8\]~2\|combout " "Node \"\\St:x_ar\[4\]\[8\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~129\|datac " "Node \"St~129\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~129\|combout " "Node \"St~129\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[4\]\[8\]~2\|datab " "Node \"\\St:x_ar\[4\]\[8\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[8\]~2\|combout " "Node \"\\St:x_ar\[3\]\[8\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~128\|datad " "Node \"St~128\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~128\|combout " "Node \"St~128\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[3\]\[8\]~2\|datab " "Node \"\\St:x_ar\[3\]\[8\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[8\]~2\|combout " "Node \"\\St:x_ar\[2\]\[8\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~125\|dataa " "Node \"St~125\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~125\|combout " "Node \"St~125\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[2\]\[8\]~2\|dataa " "Node \"\\St:x_ar\[2\]\[8\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[8\]~2\|combout " "Node \"\\St:x_ar\[0\]\[8\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~127\|datad " "Node \"St~127\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~127\|combout " "Node \"St~127\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[0\]\[8\]~2\|dataa " "Node \"\\St:x_ar\[0\]\[8\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[8\]~2\|combout " "Node \"\\St:x_ar\[1\]\[8\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~126\|datab " "Node \"St~126\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "St~126\|combout " "Node \"St~126\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""} { "Warning" "WSTA_SCC_NODE" "\\St:x_ar\[1\]\[8\]~2\|datab " "Node \"\\St:x_ar\[1\]\[8\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461116033203 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461116033203 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1461116033649 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1461116033649 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1461116033650 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1461116033659 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1461116033839 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1461116033839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.329 " "Worst-case setup slack is -18.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116033843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116033843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.329     -1853.962 clk  " "  -18.329     -1853.962 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116033843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.403      -411.003 reset  " "   -4.403      -411.003 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116033843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461116033843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.308 " "Worst-case hold slack is -1.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116033867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116033867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.308       -99.665 reset  " "   -1.308       -99.665 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116033867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287         0.000 clk  " "    0.287         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116033867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461116033867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.391 " "Worst-case recovery slack is -4.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116033877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116033877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.391      -583.569 clk  " "   -4.391      -583.569 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116033877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461116033877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.589 " "Worst-case removal slack is 0.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116033885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116033885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589         0.000 clk  " "    0.589         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116033885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461116033885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116033885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116033885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -239.440 clk  " "   -3.000      -239.440 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116033885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 reset  " "   -3.000        -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116033885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461116033885 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1461116034517 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1461116034564 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1461116035288 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1461116035404 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1461116035451 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1461116035451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.687 " "Worst-case setup slack is -16.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116035451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116035451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.687     -1684.726 clk  " "  -16.687     -1684.726 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116035451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.044      -374.380 reset  " "   -4.044      -374.380 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116035451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461116035451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.159 " "Worst-case hold slack is -1.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116035483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116035483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.159       -86.608 reset  " "   -1.159       -86.608 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116035483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261         0.000 clk  " "    0.261         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116035483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461116035483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.858 " "Worst-case recovery slack is -3.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116035489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116035489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.858      -510.756 clk  " "   -3.858      -510.756 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116035489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461116035489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.539 " "Worst-case removal slack is 0.539" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116035489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116035489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.539         0.000 clk  " "    0.539         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116035489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461116035489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116035520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116035520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -239.440 clk  " "   -3.000      -239.440 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116035520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 reset  " "   -3.000        -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116035520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461116035520 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1461116036106 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1461116036307 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1461116036322 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1461116036322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.244 " "Worst-case setup slack is -9.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116036354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116036354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.244      -923.154 clk  " "   -9.244      -923.154 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116036354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.664      -134.901 reset  " "   -1.664      -134.901 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116036354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461116036354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.833 " "Worst-case hold slack is -0.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116036438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116036438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.833       -73.606 reset  " "   -0.833       -73.606 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116036438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130         0.000 clk  " "    0.130         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116036438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461116036438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.894 " "Worst-case recovery slack is -1.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116036438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116036438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.894      -249.137 clk  " "   -1.894      -249.137 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116036438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461116036438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.149 " "Worst-case removal slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116036454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116036454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149         0.000 clk  " "    0.149         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116036454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461116036454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116036488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116036488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -201.304 clk  " "   -3.000      -201.304 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116036488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -5.610 reset  " "   -3.000        -5.610 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461116036488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461116036488 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1461116037494 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1461116037494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 637 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 637 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "576 " "Peak virtual memory: 576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461116037656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 21:33:57 2016 " "Processing ended: Tue Apr 19 21:33:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461116037656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461116037656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461116037656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461116037656 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "2729@dc2.eng.fsu.edu " "Can't contact license server \"2729@dc2.eng.fsu.edu\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1461116048643 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461116048659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461116048659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 21:33:58 2016 " "Processing started: Tue Apr 19 21:33:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461116048659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461116048659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off firzol -c firzol " "Command: quartus_eda --read_settings_files=off --write_settings_files=off firzol -c firzol" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461116048659 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "firzol_7_1200mv_85c_slow.vho G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/ simulation " "Generated file firzol_7_1200mv_85c_slow.vho in folder \"G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461116049570 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "firzol_7_1200mv_0c_slow.vho G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/ simulation " "Generated file firzol_7_1200mv_0c_slow.vho in folder \"G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461116049789 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "firzol_min_1200mv_0c_fast.vho G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/ simulation " "Generated file firzol_min_1200mv_0c_fast.vho in folder \"G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461116049994 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "firzol.vho G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/ simulation " "Generated file firzol.vho in folder \"G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461116050210 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "firzol_7_1200mv_85c_vhd_slow.sdo G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/ simulation " "Generated file firzol_7_1200mv_85c_vhd_slow.sdo in folder \"G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461116050410 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "firzol_7_1200mv_0c_vhd_slow.sdo G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/ simulation " "Generated file firzol_7_1200mv_0c_vhd_slow.sdo in folder \"G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461116050611 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "firzol_min_1200mv_0c_vhd_fast.sdo G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/ simulation " "Generated file firzol_min_1200mv_0c_vhd_fast.sdo in folder \"G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461116050796 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "firzol_vhd.sdo G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/ simulation " "Generated file firzol_vhd.sdo in folder \"G:/Rapid Prototyping/DSPFPGA/SemesterProject/FIRZOL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461116050996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461116051393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 21:34:11 2016 " "Processing ended: Tue Apr 19 21:34:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461116051393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461116051393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461116051393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461116051393 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1419 s " "Quartus II Full Compilation was successful. 0 errors, 1419 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461116052060 ""}
