Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri May 25 10:53:21 2018
| Host         : Alex-Ubuntu running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -20.583    -7016.842                   2287                26032        0.026        0.000                      0                26032        3.750        0.000                       0                 10944  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -20.583    -7016.842                   2287                25900        0.026        0.000                      0                25900        3.750        0.000                       0                 10944  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.316        0.000                      0                  132        0.380        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         2287  Failing Endpoints,  Worst Slack      -20.583ns,  Total Violation    -7016.842ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.583ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.244ns  (logic 17.637ns (58.316%)  route 12.607ns (41.684%))
  Logic Levels:           67  (CARRY4=50 LUT2=1 LUT3=12 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.711     3.005    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X54Y54         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/Q
                         net (fo=5, routed)           0.655     4.178    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/cnt_pilot_reg[11]
    SLICE_X55Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.302 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.302    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[0]
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.834 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.834    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.948 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.948    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.062 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.062    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.219 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          0.874     6.093    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X53Y54         LUT3 (Prop_lut3_I0_O)        0.329     6.422 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_234/O
                         net (fo=1, routed)           0.000     6.422    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_234_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.972 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_213/CO[3]
                         net (fo=1, routed)           0.000     6.972    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_213_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     7.086    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.428 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_203/CO[2]
                         net (fo=16, routed)          0.512     7.940    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X52Y55         LUT3 (Prop_lut3_I0_O)        0.313     8.253 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_220/O
                         net (fo=1, routed)           0.000     8.253    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_220_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.803 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_195/CO[3]
                         net (fo=1, routed)           0.000     8.803    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_195_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000     8.917    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.031 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     9.031    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.259 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_185/CO[2]
                         net (fo=16, routed)          0.806    10.064    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.313    10.377 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202/O
                         net (fo=1, routed)           0.000    10.377    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.927 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.927    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.041 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.041    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.155 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.155    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.383 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_167/CO[2]
                         net (fo=16, routed)          0.973    12.356    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.313    12.669 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_182/O
                         net (fo=1, routed)           0.000    12.669    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_182_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.070 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.070    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.184 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.184    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.298 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    13.298    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.526 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_149/CO[2]
                         net (fo=16, routed)          0.838    14.364    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X50Y53         LUT3 (Prop_lut3_I0_O)        0.313    14.677 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166/O
                         net (fo=1, routed)           0.000    14.677    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.210 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141/CO[3]
                         net (fo=1, routed)           0.000    15.210    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.327 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.327    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.444 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.444    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.673 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_131/CO[2]
                         net (fo=16, routed)          0.643    16.316    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[0]
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.310    16.626 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_147/O
                         net (fo=1, routed)           0.000    16.626    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_147_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.024 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.024    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_123_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.138 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.138    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.252 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114/CO[3]
                         net (fo=1, routed)           0.000    17.252    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.480 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_113/CO[2]
                         net (fo=16, routed)          0.563    18.044    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_7[0]
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.313    18.357 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_130/O
                         net (fo=1, routed)           0.000    18.357    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_130_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_105/CO[3]
                         net (fo=1, routed)           0.000    18.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_105_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.021 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    19.021    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.135 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.135    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.363 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_95/CO[2]
                         net (fo=16, routed)          0.679    20.042    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_9[0]
    SLICE_X47Y55         LUT3 (Prop_lut3_I0_O)        0.313    20.355 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112/O
                         net (fo=1, routed)           0.000    20.355    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.905 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.905    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.019 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.019    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.133 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.133    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.361 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_77/CO[2]
                         net (fo=16, routed)          0.673    22.034    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_11[0]
    SLICE_X46Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    22.818 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.818    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.935 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.935    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.052 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.052    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.281 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_59/CO[2]
                         net (fo=16, routed)          0.652    23.933    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_13[0]
    SLICE_X45Y55         LUT3 (Prop_lut3_I0_O)        0.310    24.243 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76/O
                         net (fo=1, routed)           0.000    24.243    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.793 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.793    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.021 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.021    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.249 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_41/CO[2]
                         net (fo=16, routed)          0.832    26.081    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_15[0]
    SLICE_X42Y55         LUT3 (Prop_lut3_I0_O)        0.313    26.394 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_55/O
                         net (fo=1, routed)           0.000    26.394    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_55_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.024 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.024    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.253 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_18/CO[2]
                         net (fo=16, routed)          0.626    27.879    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_17[0]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.310    28.189 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35/O
                         net (fo=1, routed)           0.000    28.189    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.739 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.739    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.853 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.853    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.166 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_7/O[3]
                         net (fo=6, routed)           0.460    29.626    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[31][3]
    SLICE_X39Y56         LUT4 (Prop_lut4_I0_O)        0.306    29.932 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_14/O
                         net (fo=4, routed)           0.697    30.629    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_14_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.124    30.753 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_13/O
                         net (fo=1, routed)           0.940    31.693    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_13_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.124    31.817 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_5/O
                         net (fo=2, routed)           0.584    32.401    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_5_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.124    32.525 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_2/O
                         net (fo=32, routed)          0.600    33.125    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted
    SLICE_X40Y52         LUT3 (Prop_lut3_I1_O)        0.124    33.249 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[7]_i_1/O
                         net (fo=1, routed)           0.000    33.249    design_1_i/Pilot_Insertion_0/inst/pilot/D[7]
    SLICE_X40Y52         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.480    12.659    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X40Y52         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[7]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.032    12.666    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                         -33.249    
  -------------------------------------------------------------------
                         slack                                -20.583    

Slack (VIOLATED) :        -20.581ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.241ns  (logic 17.637ns (58.322%)  route 12.604ns (41.678%))
  Logic Levels:           67  (CARRY4=50 LUT2=1 LUT3=12 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.711     3.005    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X54Y54         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/Q
                         net (fo=5, routed)           0.655     4.178    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/cnt_pilot_reg[11]
    SLICE_X55Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.302 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.302    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[0]
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.834 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.834    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.948 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.948    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.062 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.062    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.219 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          0.874     6.093    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X53Y54         LUT3 (Prop_lut3_I0_O)        0.329     6.422 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_234/O
                         net (fo=1, routed)           0.000     6.422    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_234_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.972 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_213/CO[3]
                         net (fo=1, routed)           0.000     6.972    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_213_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     7.086    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.428 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_203/CO[2]
                         net (fo=16, routed)          0.512     7.940    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X52Y55         LUT3 (Prop_lut3_I0_O)        0.313     8.253 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_220/O
                         net (fo=1, routed)           0.000     8.253    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_220_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.803 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_195/CO[3]
                         net (fo=1, routed)           0.000     8.803    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_195_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000     8.917    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.031 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     9.031    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.259 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_185/CO[2]
                         net (fo=16, routed)          0.806    10.064    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.313    10.377 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202/O
                         net (fo=1, routed)           0.000    10.377    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.927 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.927    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.041 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.041    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.155 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.155    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.383 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_167/CO[2]
                         net (fo=16, routed)          0.973    12.356    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.313    12.669 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_182/O
                         net (fo=1, routed)           0.000    12.669    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_182_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.070 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.070    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.184 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.184    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.298 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    13.298    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.526 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_149/CO[2]
                         net (fo=16, routed)          0.838    14.364    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X50Y53         LUT3 (Prop_lut3_I0_O)        0.313    14.677 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166/O
                         net (fo=1, routed)           0.000    14.677    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.210 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141/CO[3]
                         net (fo=1, routed)           0.000    15.210    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.327 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.327    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.444 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.444    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.673 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_131/CO[2]
                         net (fo=16, routed)          0.643    16.316    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[0]
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.310    16.626 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_147/O
                         net (fo=1, routed)           0.000    16.626    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_147_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.024 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.024    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_123_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.138 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.138    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.252 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114/CO[3]
                         net (fo=1, routed)           0.000    17.252    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.480 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_113/CO[2]
                         net (fo=16, routed)          0.563    18.044    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_7[0]
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.313    18.357 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_130/O
                         net (fo=1, routed)           0.000    18.357    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_130_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_105/CO[3]
                         net (fo=1, routed)           0.000    18.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_105_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.021 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    19.021    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.135 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.135    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.363 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_95/CO[2]
                         net (fo=16, routed)          0.679    20.042    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_9[0]
    SLICE_X47Y55         LUT3 (Prop_lut3_I0_O)        0.313    20.355 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112/O
                         net (fo=1, routed)           0.000    20.355    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.905 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.905    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.019 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.019    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.133 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.133    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.361 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_77/CO[2]
                         net (fo=16, routed)          0.673    22.034    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_11[0]
    SLICE_X46Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    22.818 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.818    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.935 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.935    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.052 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.052    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.281 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_59/CO[2]
                         net (fo=16, routed)          0.652    23.933    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_13[0]
    SLICE_X45Y55         LUT3 (Prop_lut3_I0_O)        0.310    24.243 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76/O
                         net (fo=1, routed)           0.000    24.243    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.793 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.793    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.021 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.021    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.249 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_41/CO[2]
                         net (fo=16, routed)          0.832    26.081    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_15[0]
    SLICE_X42Y55         LUT3 (Prop_lut3_I0_O)        0.313    26.394 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_55/O
                         net (fo=1, routed)           0.000    26.394    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_55_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.024 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.024    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.253 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_18/CO[2]
                         net (fo=16, routed)          0.626    27.879    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_17[0]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.310    28.189 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35/O
                         net (fo=1, routed)           0.000    28.189    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.739 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.739    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.853 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.853    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.166 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_7/O[3]
                         net (fo=6, routed)           0.460    29.626    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[31][3]
    SLICE_X39Y56         LUT4 (Prop_lut4_I0_O)        0.306    29.932 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_14/O
                         net (fo=4, routed)           0.697    30.629    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_14_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.124    30.753 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_13/O
                         net (fo=1, routed)           0.940    31.693    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_13_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.124    31.817 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_5/O
                         net (fo=2, routed)           0.584    32.401    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_5_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.124    32.525 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_2/O
                         net (fo=32, routed)          0.597    33.122    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted
    SLICE_X40Y52         LUT3 (Prop_lut3_I1_O)        0.124    33.246 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[20]_i_1/O
                         net (fo=1, routed)           0.000    33.246    design_1_i/Pilot_Insertion_0/inst/pilot/D[20]
    SLICE_X40Y52         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.480    12.659    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X40Y52         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[20]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.031    12.665    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[20]
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                         -33.246    
  -------------------------------------------------------------------
                         slack                                -20.581    

Slack (VIOLATED) :        -20.580ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.238ns  (logic 17.637ns (58.328%)  route 12.601ns (41.672%))
  Logic Levels:           67  (CARRY4=50 LUT2=1 LUT3=12 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.711     3.005    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X54Y54         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/Q
                         net (fo=5, routed)           0.655     4.178    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/cnt_pilot_reg[11]
    SLICE_X55Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.302 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.302    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[0]
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.834 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.834    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.948 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.948    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.062 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.062    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.219 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          0.874     6.093    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X53Y54         LUT3 (Prop_lut3_I0_O)        0.329     6.422 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_234/O
                         net (fo=1, routed)           0.000     6.422    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_234_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.972 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_213/CO[3]
                         net (fo=1, routed)           0.000     6.972    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_213_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     7.086    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.428 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_203/CO[2]
                         net (fo=16, routed)          0.512     7.940    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X52Y55         LUT3 (Prop_lut3_I0_O)        0.313     8.253 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_220/O
                         net (fo=1, routed)           0.000     8.253    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_220_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.803 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_195/CO[3]
                         net (fo=1, routed)           0.000     8.803    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_195_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000     8.917    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.031 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     9.031    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.259 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_185/CO[2]
                         net (fo=16, routed)          0.806    10.064    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.313    10.377 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202/O
                         net (fo=1, routed)           0.000    10.377    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.927 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.927    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.041 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.041    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.155 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.155    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.383 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_167/CO[2]
                         net (fo=16, routed)          0.973    12.356    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.313    12.669 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_182/O
                         net (fo=1, routed)           0.000    12.669    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_182_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.070 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.070    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.184 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.184    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.298 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    13.298    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.526 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_149/CO[2]
                         net (fo=16, routed)          0.838    14.364    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X50Y53         LUT3 (Prop_lut3_I0_O)        0.313    14.677 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166/O
                         net (fo=1, routed)           0.000    14.677    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.210 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141/CO[3]
                         net (fo=1, routed)           0.000    15.210    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.327 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.327    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.444 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.444    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.673 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_131/CO[2]
                         net (fo=16, routed)          0.643    16.316    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[0]
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.310    16.626 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_147/O
                         net (fo=1, routed)           0.000    16.626    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_147_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.024 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.024    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_123_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.138 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.138    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.252 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114/CO[3]
                         net (fo=1, routed)           0.000    17.252    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.480 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_113/CO[2]
                         net (fo=16, routed)          0.563    18.044    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_7[0]
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.313    18.357 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_130/O
                         net (fo=1, routed)           0.000    18.357    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_130_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_105/CO[3]
                         net (fo=1, routed)           0.000    18.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_105_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.021 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    19.021    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.135 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.135    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.363 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_95/CO[2]
                         net (fo=16, routed)          0.679    20.042    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_9[0]
    SLICE_X47Y55         LUT3 (Prop_lut3_I0_O)        0.313    20.355 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112/O
                         net (fo=1, routed)           0.000    20.355    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.905 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.905    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.019 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.019    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.133 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.133    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.361 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_77/CO[2]
                         net (fo=16, routed)          0.673    22.034    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_11[0]
    SLICE_X46Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    22.818 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.818    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.935 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.935    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.052 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.052    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.281 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_59/CO[2]
                         net (fo=16, routed)          0.652    23.933    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_13[0]
    SLICE_X45Y55         LUT3 (Prop_lut3_I0_O)        0.310    24.243 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76/O
                         net (fo=1, routed)           0.000    24.243    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.793 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.793    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.021 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.021    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.249 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_41/CO[2]
                         net (fo=16, routed)          0.832    26.081    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_15[0]
    SLICE_X42Y55         LUT3 (Prop_lut3_I0_O)        0.313    26.394 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_55/O
                         net (fo=1, routed)           0.000    26.394    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_55_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.024 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.024    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.253 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_18/CO[2]
                         net (fo=16, routed)          0.626    27.879    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_17[0]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.310    28.189 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35/O
                         net (fo=1, routed)           0.000    28.189    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.739 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.739    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.853 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.853    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.166 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_7/O[3]
                         net (fo=6, routed)           0.460    29.626    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[31][3]
    SLICE_X39Y56         LUT4 (Prop_lut4_I0_O)        0.306    29.932 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_14/O
                         net (fo=4, routed)           0.697    30.629    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_14_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.124    30.753 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_13/O
                         net (fo=1, routed)           0.940    31.693    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_13_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.124    31.817 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_5/O
                         net (fo=2, routed)           0.584    32.401    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_5_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.124    32.525 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_2/O
                         net (fo=32, routed)          0.594    33.119    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted
    SLICE_X39Y52         LUT3 (Prop_lut3_I1_O)        0.124    33.243 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[29]_i_1/O
                         net (fo=1, routed)           0.000    33.243    design_1_i/Pilot_Insertion_0/inst/pilot/D[29]
    SLICE_X39Y52         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.480    12.659    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X39Y52         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[29]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X39Y52         FDRE (Setup_fdre_C_D)        0.029    12.663    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[29]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -33.243    
  -------------------------------------------------------------------
                         slack                                -20.580    

Slack (VIOLATED) :        -20.576ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.236ns  (logic 17.637ns (58.330%)  route 12.599ns (41.670%))
  Logic Levels:           67  (CARRY4=50 LUT2=1 LUT3=12 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.711     3.005    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X54Y54         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/Q
                         net (fo=5, routed)           0.655     4.178    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/cnt_pilot_reg[11]
    SLICE_X55Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.302 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.302    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[0]
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.834 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.834    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.948 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.948    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.062 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.062    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.219 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          0.874     6.093    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X53Y54         LUT3 (Prop_lut3_I0_O)        0.329     6.422 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_234/O
                         net (fo=1, routed)           0.000     6.422    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_234_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.972 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_213/CO[3]
                         net (fo=1, routed)           0.000     6.972    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_213_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     7.086    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.428 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_203/CO[2]
                         net (fo=16, routed)          0.512     7.940    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X52Y55         LUT3 (Prop_lut3_I0_O)        0.313     8.253 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_220/O
                         net (fo=1, routed)           0.000     8.253    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_220_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.803 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_195/CO[3]
                         net (fo=1, routed)           0.000     8.803    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_195_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000     8.917    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.031 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     9.031    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.259 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_185/CO[2]
                         net (fo=16, routed)          0.806    10.064    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.313    10.377 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202/O
                         net (fo=1, routed)           0.000    10.377    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.927 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.927    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.041 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.041    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.155 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.155    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.383 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_167/CO[2]
                         net (fo=16, routed)          0.973    12.356    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.313    12.669 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_182/O
                         net (fo=1, routed)           0.000    12.669    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_182_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.070 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.070    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.184 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.184    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.298 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    13.298    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.526 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_149/CO[2]
                         net (fo=16, routed)          0.838    14.364    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X50Y53         LUT3 (Prop_lut3_I0_O)        0.313    14.677 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166/O
                         net (fo=1, routed)           0.000    14.677    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.210 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141/CO[3]
                         net (fo=1, routed)           0.000    15.210    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.327 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.327    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.444 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.444    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.673 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_131/CO[2]
                         net (fo=16, routed)          0.643    16.316    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[0]
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.310    16.626 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_147/O
                         net (fo=1, routed)           0.000    16.626    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_147_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.024 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.024    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_123_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.138 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.138    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.252 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114/CO[3]
                         net (fo=1, routed)           0.000    17.252    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.480 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_113/CO[2]
                         net (fo=16, routed)          0.563    18.044    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_7[0]
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.313    18.357 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_130/O
                         net (fo=1, routed)           0.000    18.357    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_130_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_105/CO[3]
                         net (fo=1, routed)           0.000    18.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_105_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.021 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    19.021    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.135 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.135    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.363 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_95/CO[2]
                         net (fo=16, routed)          0.679    20.042    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_9[0]
    SLICE_X47Y55         LUT3 (Prop_lut3_I0_O)        0.313    20.355 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112/O
                         net (fo=1, routed)           0.000    20.355    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.905 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.905    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.019 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.019    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.133 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.133    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.361 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_77/CO[2]
                         net (fo=16, routed)          0.673    22.034    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_11[0]
    SLICE_X46Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    22.818 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.818    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.935 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.935    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.052 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.052    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.281 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_59/CO[2]
                         net (fo=16, routed)          0.652    23.933    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_13[0]
    SLICE_X45Y55         LUT3 (Prop_lut3_I0_O)        0.310    24.243 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76/O
                         net (fo=1, routed)           0.000    24.243    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.793 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.793    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.021 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.021    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.249 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_41/CO[2]
                         net (fo=16, routed)          0.832    26.081    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_15[0]
    SLICE_X42Y55         LUT3 (Prop_lut3_I0_O)        0.313    26.394 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_55/O
                         net (fo=1, routed)           0.000    26.394    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_55_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.024 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.024    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.253 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_18/CO[2]
                         net (fo=16, routed)          0.626    27.879    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_17[0]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.310    28.189 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35/O
                         net (fo=1, routed)           0.000    28.189    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.739 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.739    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.853 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.853    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.166 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_7/O[3]
                         net (fo=6, routed)           0.460    29.626    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[31][3]
    SLICE_X39Y56         LUT4 (Prop_lut4_I0_O)        0.306    29.932 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_14/O
                         net (fo=4, routed)           0.697    30.629    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_14_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.124    30.753 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_13/O
                         net (fo=1, routed)           0.940    31.693    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_13_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.124    31.817 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_5/O
                         net (fo=2, routed)           0.584    32.401    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_5_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.124    32.525 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_2/O
                         net (fo=32, routed)          0.593    33.117    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted
    SLICE_X41Y52         LUT3 (Prop_lut3_I1_O)        0.124    33.241 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[2]_i_1/O
                         net (fo=1, routed)           0.000    33.241    design_1_i/Pilot_Insertion_0/inst/pilot/D[2]
    SLICE_X41Y52         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.480    12.659    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X41Y52         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[2]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X41Y52         FDRE (Setup_fdre_C_D)        0.032    12.666    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                         -33.241    
  -------------------------------------------------------------------
                         slack                                -20.576    

Slack (VIOLATED) :        -20.575ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.235ns  (logic 17.637ns (58.333%)  route 12.598ns (41.667%))
  Logic Levels:           67  (CARRY4=50 LUT2=1 LUT3=12 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.711     3.005    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X54Y54         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/Q
                         net (fo=5, routed)           0.655     4.178    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/cnt_pilot_reg[11]
    SLICE_X55Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.302 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.302    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[0]
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.834 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.834    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.948 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.948    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.062 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.062    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.219 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          0.874     6.093    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X53Y54         LUT3 (Prop_lut3_I0_O)        0.329     6.422 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_234/O
                         net (fo=1, routed)           0.000     6.422    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_234_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.972 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_213/CO[3]
                         net (fo=1, routed)           0.000     6.972    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_213_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     7.086    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.428 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_203/CO[2]
                         net (fo=16, routed)          0.512     7.940    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X52Y55         LUT3 (Prop_lut3_I0_O)        0.313     8.253 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_220/O
                         net (fo=1, routed)           0.000     8.253    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_220_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.803 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_195/CO[3]
                         net (fo=1, routed)           0.000     8.803    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_195_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000     8.917    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.031 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     9.031    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.259 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_185/CO[2]
                         net (fo=16, routed)          0.806    10.064    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.313    10.377 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202/O
                         net (fo=1, routed)           0.000    10.377    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.927 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.927    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.041 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.041    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.155 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.155    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.383 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_167/CO[2]
                         net (fo=16, routed)          0.973    12.356    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.313    12.669 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_182/O
                         net (fo=1, routed)           0.000    12.669    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_182_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.070 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.070    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.184 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.184    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.298 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    13.298    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.526 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_149/CO[2]
                         net (fo=16, routed)          0.838    14.364    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X50Y53         LUT3 (Prop_lut3_I0_O)        0.313    14.677 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166/O
                         net (fo=1, routed)           0.000    14.677    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.210 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141/CO[3]
                         net (fo=1, routed)           0.000    15.210    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.327 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.327    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.444 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.444    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.673 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_131/CO[2]
                         net (fo=16, routed)          0.643    16.316    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[0]
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.310    16.626 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_147/O
                         net (fo=1, routed)           0.000    16.626    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_147_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.024 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.024    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_123_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.138 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.138    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.252 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114/CO[3]
                         net (fo=1, routed)           0.000    17.252    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.480 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_113/CO[2]
                         net (fo=16, routed)          0.563    18.044    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_7[0]
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.313    18.357 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_130/O
                         net (fo=1, routed)           0.000    18.357    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_130_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_105/CO[3]
                         net (fo=1, routed)           0.000    18.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_105_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.021 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    19.021    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.135 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.135    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.363 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_95/CO[2]
                         net (fo=16, routed)          0.679    20.042    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_9[0]
    SLICE_X47Y55         LUT3 (Prop_lut3_I0_O)        0.313    20.355 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112/O
                         net (fo=1, routed)           0.000    20.355    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.905 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.905    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.019 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.019    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.133 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.133    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.361 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_77/CO[2]
                         net (fo=16, routed)          0.673    22.034    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_11[0]
    SLICE_X46Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    22.818 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.818    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.935 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.935    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.052 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.052    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.281 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_59/CO[2]
                         net (fo=16, routed)          0.652    23.933    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_13[0]
    SLICE_X45Y55         LUT3 (Prop_lut3_I0_O)        0.310    24.243 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76/O
                         net (fo=1, routed)           0.000    24.243    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.793 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.793    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.021 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.021    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.249 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_41/CO[2]
                         net (fo=16, routed)          0.832    26.081    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_15[0]
    SLICE_X42Y55         LUT3 (Prop_lut3_I0_O)        0.313    26.394 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_55/O
                         net (fo=1, routed)           0.000    26.394    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_55_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.024 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.024    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.253 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_18/CO[2]
                         net (fo=16, routed)          0.626    27.879    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_17[0]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.310    28.189 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35/O
                         net (fo=1, routed)           0.000    28.189    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.739 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.739    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.853 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.853    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.166 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_7/O[3]
                         net (fo=6, routed)           0.460    29.626    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[31][3]
    SLICE_X39Y56         LUT4 (Prop_lut4_I0_O)        0.306    29.932 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_14/O
                         net (fo=4, routed)           0.697    30.629    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_14_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.124    30.753 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_13/O
                         net (fo=1, routed)           0.940    31.693    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_13_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.124    31.817 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_5/O
                         net (fo=2, routed)           0.584    32.401    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_5_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.124    32.525 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_2/O
                         net (fo=32, routed)          0.591    33.116    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted
    SLICE_X39Y52         LUT3 (Prop_lut3_I1_O)        0.124    33.240 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[28]_i_1/O
                         net (fo=1, routed)           0.000    33.240    design_1_i/Pilot_Insertion_0/inst/pilot/D[28]
    SLICE_X39Y52         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.480    12.659    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X39Y52         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[28]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X39Y52         FDRE (Setup_fdre_C_D)        0.031    12.665    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[28]
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                         -33.240    
  -------------------------------------------------------------------
                         slack                                -20.575    

Slack (VIOLATED) :        -20.572ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.231ns  (logic 17.637ns (58.340%)  route 12.594ns (41.660%))
  Logic Levels:           67  (CARRY4=50 LUT2=1 LUT3=12 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.711     3.005    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X54Y54         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/Q
                         net (fo=5, routed)           0.655     4.178    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/cnt_pilot_reg[11]
    SLICE_X55Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.302 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.302    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[0]
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.834 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.834    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.948 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.948    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.062 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.062    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.219 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          0.874     6.093    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X53Y54         LUT3 (Prop_lut3_I0_O)        0.329     6.422 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_234/O
                         net (fo=1, routed)           0.000     6.422    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_234_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.972 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_213/CO[3]
                         net (fo=1, routed)           0.000     6.972    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_213_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     7.086    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.428 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_203/CO[2]
                         net (fo=16, routed)          0.512     7.940    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X52Y55         LUT3 (Prop_lut3_I0_O)        0.313     8.253 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_220/O
                         net (fo=1, routed)           0.000     8.253    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_220_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.803 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_195/CO[3]
                         net (fo=1, routed)           0.000     8.803    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_195_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000     8.917    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.031 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     9.031    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.259 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_185/CO[2]
                         net (fo=16, routed)          0.806    10.064    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.313    10.377 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202/O
                         net (fo=1, routed)           0.000    10.377    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.927 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.927    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.041 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.041    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.155 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.155    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.383 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_167/CO[2]
                         net (fo=16, routed)          0.973    12.356    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.313    12.669 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_182/O
                         net (fo=1, routed)           0.000    12.669    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_182_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.070 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.070    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.184 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.184    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.298 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    13.298    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.526 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_149/CO[2]
                         net (fo=16, routed)          0.838    14.364    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X50Y53         LUT3 (Prop_lut3_I0_O)        0.313    14.677 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166/O
                         net (fo=1, routed)           0.000    14.677    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.210 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141/CO[3]
                         net (fo=1, routed)           0.000    15.210    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.327 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.327    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.444 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.444    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.673 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_131/CO[2]
                         net (fo=16, routed)          0.643    16.316    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[0]
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.310    16.626 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_147/O
                         net (fo=1, routed)           0.000    16.626    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_147_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.024 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.024    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_123_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.138 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.138    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.252 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114/CO[3]
                         net (fo=1, routed)           0.000    17.252    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.480 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_113/CO[2]
                         net (fo=16, routed)          0.563    18.044    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_7[0]
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.313    18.357 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_130/O
                         net (fo=1, routed)           0.000    18.357    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_130_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_105/CO[3]
                         net (fo=1, routed)           0.000    18.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_105_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.021 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    19.021    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.135 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.135    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.363 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_95/CO[2]
                         net (fo=16, routed)          0.679    20.042    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_9[0]
    SLICE_X47Y55         LUT3 (Prop_lut3_I0_O)        0.313    20.355 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112/O
                         net (fo=1, routed)           0.000    20.355    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.905 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.905    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.019 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.019    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.133 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.133    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.361 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_77/CO[2]
                         net (fo=16, routed)          0.673    22.034    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_11[0]
    SLICE_X46Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    22.818 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.818    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.935 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.935    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.052 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.052    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.281 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_59/CO[2]
                         net (fo=16, routed)          0.652    23.933    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_13[0]
    SLICE_X45Y55         LUT3 (Prop_lut3_I0_O)        0.310    24.243 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76/O
                         net (fo=1, routed)           0.000    24.243    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.793 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.793    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.021 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.021    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.249 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_41/CO[2]
                         net (fo=16, routed)          0.832    26.081    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_15[0]
    SLICE_X42Y55         LUT3 (Prop_lut3_I0_O)        0.313    26.394 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_55/O
                         net (fo=1, routed)           0.000    26.394    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_55_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.024 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.024    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.253 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_18/CO[2]
                         net (fo=16, routed)          0.626    27.879    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_17[0]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.310    28.189 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35/O
                         net (fo=1, routed)           0.000    28.189    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.739 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.739    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.853 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.853    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.166 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_7/O[3]
                         net (fo=6, routed)           0.460    29.626    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[31][3]
    SLICE_X39Y56         LUT4 (Prop_lut4_I0_O)        0.306    29.932 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_14/O
                         net (fo=4, routed)           0.697    30.629    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_14_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.124    30.753 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_13/O
                         net (fo=1, routed)           0.940    31.693    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_13_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.124    31.817 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_5/O
                         net (fo=2, routed)           0.584    32.401    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_5_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.124    32.525 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_2/O
                         net (fo=32, routed)          0.588    33.112    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted
    SLICE_X41Y52         LUT3 (Prop_lut3_I1_O)        0.124    33.236 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[21]_i_1/O
                         net (fo=1, routed)           0.000    33.236    design_1_i/Pilot_Insertion_0/inst/pilot/D[21]
    SLICE_X41Y52         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.480    12.659    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X41Y52         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[21]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X41Y52         FDRE (Setup_fdre_C_D)        0.031    12.665    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[21]
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                         -33.236    
  -------------------------------------------------------------------
                         slack                                -20.572    

Slack (VIOLATED) :        -20.564ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.222ns  (logic 17.637ns (58.359%)  route 12.585ns (41.641%))
  Logic Levels:           67  (CARRY4=50 LUT2=1 LUT3=12 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.711     3.005    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X54Y54         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/Q
                         net (fo=5, routed)           0.655     4.178    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/cnt_pilot_reg[11]
    SLICE_X55Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.302 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.302    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[0]
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.834 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.834    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.948 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.948    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.062 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.062    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.219 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          0.874     6.093    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X53Y54         LUT3 (Prop_lut3_I0_O)        0.329     6.422 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_234/O
                         net (fo=1, routed)           0.000     6.422    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_234_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.972 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_213/CO[3]
                         net (fo=1, routed)           0.000     6.972    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_213_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     7.086    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.428 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_203/CO[2]
                         net (fo=16, routed)          0.512     7.940    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X52Y55         LUT3 (Prop_lut3_I0_O)        0.313     8.253 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_220/O
                         net (fo=1, routed)           0.000     8.253    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_220_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.803 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_195/CO[3]
                         net (fo=1, routed)           0.000     8.803    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_195_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000     8.917    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.031 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     9.031    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.259 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_185/CO[2]
                         net (fo=16, routed)          0.806    10.064    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.313    10.377 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202/O
                         net (fo=1, routed)           0.000    10.377    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.927 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.927    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.041 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.041    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.155 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.155    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.383 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_167/CO[2]
                         net (fo=16, routed)          0.973    12.356    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.313    12.669 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_182/O
                         net (fo=1, routed)           0.000    12.669    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_182_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.070 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.070    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.184 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.184    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.298 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    13.298    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.526 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_149/CO[2]
                         net (fo=16, routed)          0.838    14.364    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X50Y53         LUT3 (Prop_lut3_I0_O)        0.313    14.677 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166/O
                         net (fo=1, routed)           0.000    14.677    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.210 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141/CO[3]
                         net (fo=1, routed)           0.000    15.210    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.327 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.327    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.444 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.444    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.673 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_131/CO[2]
                         net (fo=16, routed)          0.643    16.316    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[0]
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.310    16.626 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_147/O
                         net (fo=1, routed)           0.000    16.626    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_147_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.024 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.024    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_123_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.138 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.138    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.252 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114/CO[3]
                         net (fo=1, routed)           0.000    17.252    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.480 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_113/CO[2]
                         net (fo=16, routed)          0.563    18.044    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_7[0]
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.313    18.357 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_130/O
                         net (fo=1, routed)           0.000    18.357    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_130_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_105/CO[3]
                         net (fo=1, routed)           0.000    18.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_105_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.021 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    19.021    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.135 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.135    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.363 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_95/CO[2]
                         net (fo=16, routed)          0.679    20.042    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_9[0]
    SLICE_X47Y55         LUT3 (Prop_lut3_I0_O)        0.313    20.355 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112/O
                         net (fo=1, routed)           0.000    20.355    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.905 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.905    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.019 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.019    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.133 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.133    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.361 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_77/CO[2]
                         net (fo=16, routed)          0.673    22.034    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_11[0]
    SLICE_X46Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    22.818 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.818    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.935 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.935    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.052 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.052    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.281 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_59/CO[2]
                         net (fo=16, routed)          0.652    23.933    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_13[0]
    SLICE_X45Y55         LUT3 (Prop_lut3_I0_O)        0.310    24.243 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76/O
                         net (fo=1, routed)           0.000    24.243    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.793 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.793    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.021 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.021    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.249 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_41/CO[2]
                         net (fo=16, routed)          0.832    26.081    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_15[0]
    SLICE_X42Y55         LUT3 (Prop_lut3_I0_O)        0.313    26.394 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_55/O
                         net (fo=1, routed)           0.000    26.394    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_55_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.024 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.024    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.253 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_18/CO[2]
                         net (fo=16, routed)          0.626    27.879    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_17[0]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.310    28.189 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35/O
                         net (fo=1, routed)           0.000    28.189    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.739 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.739    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.853 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.853    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.166 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_7/O[3]
                         net (fo=6, routed)           0.460    29.626    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[31][3]
    SLICE_X39Y56         LUT4 (Prop_lut4_I0_O)        0.306    29.932 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_14/O
                         net (fo=4, routed)           0.697    30.629    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_14_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.124    30.753 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_13/O
                         net (fo=1, routed)           0.940    31.693    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_13_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.124    31.817 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_5/O
                         net (fo=2, routed)           0.591    32.408    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_5_n_0
    SLICE_X43Y57         LUT3 (Prop_lut3_I1_O)        0.124    32.532 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_3/O
                         net (fo=1, routed)           0.570    33.103    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_3_n_0
    SLICE_X43Y57         LUT5 (Prop_lut5_I1_O)        0.124    33.227 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000    33.227    design_1_i/Pilot_Insertion_0/inst/pilot/ifx_ready_1_reg
    SLICE_X43Y57         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.478    12.657    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X43Y57         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X43Y57         FDRE (Setup_fdre_C_D)        0.031    12.663    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -33.227    
  -------------------------------------------------------------------
                         slack                                -20.564    

Slack (VIOLATED) :        -20.559ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.219ns  (logic 17.637ns (58.364%)  route 12.582ns (41.636%))
  Logic Levels:           67  (CARRY4=50 LUT2=1 LUT3=12 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.711     3.005    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X54Y54         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/Q
                         net (fo=5, routed)           0.655     4.178    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/cnt_pilot_reg[11]
    SLICE_X55Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.302 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.302    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[0]
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.834 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.834    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.948 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.948    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.062 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.062    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.219 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          0.874     6.093    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X53Y54         LUT3 (Prop_lut3_I0_O)        0.329     6.422 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_234/O
                         net (fo=1, routed)           0.000     6.422    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_234_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.972 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_213/CO[3]
                         net (fo=1, routed)           0.000     6.972    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_213_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     7.086    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.428 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_203/CO[2]
                         net (fo=16, routed)          0.512     7.940    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X52Y55         LUT3 (Prop_lut3_I0_O)        0.313     8.253 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_220/O
                         net (fo=1, routed)           0.000     8.253    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_220_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.803 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_195/CO[3]
                         net (fo=1, routed)           0.000     8.803    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_195_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000     8.917    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.031 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     9.031    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.259 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_185/CO[2]
                         net (fo=16, routed)          0.806    10.064    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.313    10.377 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202/O
                         net (fo=1, routed)           0.000    10.377    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.927 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.927    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.041 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.041    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.155 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.155    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.383 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_167/CO[2]
                         net (fo=16, routed)          0.973    12.356    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.313    12.669 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_182/O
                         net (fo=1, routed)           0.000    12.669    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_182_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.070 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.070    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.184 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.184    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.298 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    13.298    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.526 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_149/CO[2]
                         net (fo=16, routed)          0.838    14.364    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X50Y53         LUT3 (Prop_lut3_I0_O)        0.313    14.677 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166/O
                         net (fo=1, routed)           0.000    14.677    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.210 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141/CO[3]
                         net (fo=1, routed)           0.000    15.210    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.327 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.327    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.444 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.444    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.673 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_131/CO[2]
                         net (fo=16, routed)          0.643    16.316    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[0]
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.310    16.626 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_147/O
                         net (fo=1, routed)           0.000    16.626    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_147_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.024 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.024    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_123_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.138 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.138    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.252 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114/CO[3]
                         net (fo=1, routed)           0.000    17.252    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.480 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_113/CO[2]
                         net (fo=16, routed)          0.563    18.044    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_7[0]
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.313    18.357 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_130/O
                         net (fo=1, routed)           0.000    18.357    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_130_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_105/CO[3]
                         net (fo=1, routed)           0.000    18.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_105_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.021 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    19.021    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.135 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.135    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.363 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_95/CO[2]
                         net (fo=16, routed)          0.679    20.042    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_9[0]
    SLICE_X47Y55         LUT3 (Prop_lut3_I0_O)        0.313    20.355 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112/O
                         net (fo=1, routed)           0.000    20.355    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.905 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.905    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.019 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.019    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.133 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.133    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.361 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_77/CO[2]
                         net (fo=16, routed)          0.673    22.034    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_11[0]
    SLICE_X46Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    22.818 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.818    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.935 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.935    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.052 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.052    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.281 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_59/CO[2]
                         net (fo=16, routed)          0.652    23.933    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_13[0]
    SLICE_X45Y55         LUT3 (Prop_lut3_I0_O)        0.310    24.243 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76/O
                         net (fo=1, routed)           0.000    24.243    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.793 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.793    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.021 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.021    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.249 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_41/CO[2]
                         net (fo=16, routed)          0.832    26.081    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_15[0]
    SLICE_X42Y55         LUT3 (Prop_lut3_I0_O)        0.313    26.394 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_55/O
                         net (fo=1, routed)           0.000    26.394    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_55_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.024 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.024    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.253 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_18/CO[2]
                         net (fo=16, routed)          0.626    27.879    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_17[0]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.310    28.189 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35/O
                         net (fo=1, routed)           0.000    28.189    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.739 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.739    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.853 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.853    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.166 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_7/O[3]
                         net (fo=6, routed)           0.460    29.626    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[31][3]
    SLICE_X39Y56         LUT4 (Prop_lut4_I0_O)        0.306    29.932 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_14/O
                         net (fo=4, routed)           0.697    30.629    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_14_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.124    30.753 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_13/O
                         net (fo=1, routed)           0.940    31.693    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_13_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.124    31.817 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_5/O
                         net (fo=2, routed)           0.584    32.401    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_5_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.124    32.525 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_2/O
                         net (fo=32, routed)          0.575    33.100    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.124    33.224 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[16]_i_1/O
                         net (fo=1, routed)           0.000    33.224    design_1_i/Pilot_Insertion_0/inst/pilot/D[16]
    SLICE_X39Y54         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.479    12.658    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X39Y54         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[16]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X39Y54         FDRE (Setup_fdre_C_D)        0.032    12.665    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[16]
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                         -33.224    
  -------------------------------------------------------------------
                         slack                                -20.559    

Slack (VIOLATED) :        -20.556ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.216ns  (logic 17.637ns (58.369%)  route 12.579ns (41.631%))
  Logic Levels:           67  (CARRY4=50 LUT2=1 LUT3=12 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.711     3.005    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X54Y54         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/Q
                         net (fo=5, routed)           0.655     4.178    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/cnt_pilot_reg[11]
    SLICE_X55Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.302 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.302    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[0]
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.834 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.834    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.948 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.948    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.062 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.062    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.219 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          0.874     6.093    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X53Y54         LUT3 (Prop_lut3_I0_O)        0.329     6.422 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_234/O
                         net (fo=1, routed)           0.000     6.422    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_234_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.972 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_213/CO[3]
                         net (fo=1, routed)           0.000     6.972    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_213_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     7.086    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.428 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_203/CO[2]
                         net (fo=16, routed)          0.512     7.940    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X52Y55         LUT3 (Prop_lut3_I0_O)        0.313     8.253 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_220/O
                         net (fo=1, routed)           0.000     8.253    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_220_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.803 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_195/CO[3]
                         net (fo=1, routed)           0.000     8.803    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_195_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000     8.917    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.031 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     9.031    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.259 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_185/CO[2]
                         net (fo=16, routed)          0.806    10.064    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.313    10.377 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202/O
                         net (fo=1, routed)           0.000    10.377    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.927 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.927    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.041 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.041    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.155 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.155    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.383 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_167/CO[2]
                         net (fo=16, routed)          0.973    12.356    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.313    12.669 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_182/O
                         net (fo=1, routed)           0.000    12.669    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_182_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.070 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.070    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.184 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.184    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.298 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    13.298    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.526 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_149/CO[2]
                         net (fo=16, routed)          0.838    14.364    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X50Y53         LUT3 (Prop_lut3_I0_O)        0.313    14.677 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166/O
                         net (fo=1, routed)           0.000    14.677    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.210 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141/CO[3]
                         net (fo=1, routed)           0.000    15.210    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.327 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.327    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.444 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.444    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.673 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_131/CO[2]
                         net (fo=16, routed)          0.643    16.316    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[0]
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.310    16.626 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_147/O
                         net (fo=1, routed)           0.000    16.626    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_147_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.024 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.024    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_123_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.138 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.138    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.252 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114/CO[3]
                         net (fo=1, routed)           0.000    17.252    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.480 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_113/CO[2]
                         net (fo=16, routed)          0.563    18.044    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_7[0]
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.313    18.357 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_130/O
                         net (fo=1, routed)           0.000    18.357    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_130_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_105/CO[3]
                         net (fo=1, routed)           0.000    18.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_105_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.021 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    19.021    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.135 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.135    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.363 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_95/CO[2]
                         net (fo=16, routed)          0.679    20.042    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_9[0]
    SLICE_X47Y55         LUT3 (Prop_lut3_I0_O)        0.313    20.355 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112/O
                         net (fo=1, routed)           0.000    20.355    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.905 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.905    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.019 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.019    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.133 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.133    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.361 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_77/CO[2]
                         net (fo=16, routed)          0.673    22.034    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_11[0]
    SLICE_X46Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    22.818 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.818    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.935 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.935    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.052 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.052    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.281 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_59/CO[2]
                         net (fo=16, routed)          0.652    23.933    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_13[0]
    SLICE_X45Y55         LUT3 (Prop_lut3_I0_O)        0.310    24.243 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76/O
                         net (fo=1, routed)           0.000    24.243    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.793 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.793    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.021 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.021    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.249 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_41/CO[2]
                         net (fo=16, routed)          0.832    26.081    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_15[0]
    SLICE_X42Y55         LUT3 (Prop_lut3_I0_O)        0.313    26.394 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_55/O
                         net (fo=1, routed)           0.000    26.394    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_55_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.024 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.024    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.253 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_18/CO[2]
                         net (fo=16, routed)          0.626    27.879    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_17[0]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.310    28.189 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35/O
                         net (fo=1, routed)           0.000    28.189    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.739 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.739    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.853 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.853    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.166 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_7/O[3]
                         net (fo=6, routed)           0.460    29.626    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[31][3]
    SLICE_X39Y56         LUT4 (Prop_lut4_I0_O)        0.306    29.932 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_14/O
                         net (fo=4, routed)           0.697    30.629    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_14_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.124    30.753 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_13/O
                         net (fo=1, routed)           0.940    31.693    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_13_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.124    31.817 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_5/O
                         net (fo=2, routed)           0.584    32.401    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_5_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.124    32.525 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_2/O
                         net (fo=32, routed)          0.573    33.097    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted
    SLICE_X39Y52         LUT3 (Prop_lut3_I1_O)        0.124    33.221 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[24]_i_1/O
                         net (fo=1, routed)           0.000    33.221    design_1_i/Pilot_Insertion_0/inst/pilot/D[24]
    SLICE_X39Y52         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.480    12.659    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X39Y52         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[24]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X39Y52         FDRE (Setup_fdre_C_D)        0.032    12.666    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[24]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                         -33.221    
  -------------------------------------------------------------------
                         slack                                -20.556    

Slack (VIOLATED) :        -20.555ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.214ns  (logic 17.637ns (58.373%)  route 12.577ns (41.627%))
  Logic Levels:           67  (CARRY4=50 LUT2=1 LUT3=12 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.711     3.005    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X54Y54         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  design_1_i/Pilot_Insertion_0/inst/pilot/cnt_pilot_reg[12]/Q
                         net (fo=5, routed)           0.655     4.178    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/cnt_pilot_reg[11]
    SLICE_X55Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.302 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.302    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[0]
    SLICE_X55Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.834 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.834    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.948 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.948    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.062 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.062    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.219 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          0.874     6.093    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X53Y54         LUT3 (Prop_lut3_I0_O)        0.329     6.422 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_234/O
                         net (fo=1, routed)           0.000     6.422    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_234_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.972 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_213/CO[3]
                         net (fo=1, routed)           0.000     6.972    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_213_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     7.086    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.428 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_203/CO[2]
                         net (fo=16, routed)          0.512     7.940    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X52Y55         LUT3 (Prop_lut3_I0_O)        0.313     8.253 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_220/O
                         net (fo=1, routed)           0.000     8.253    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_220_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.803 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_195/CO[3]
                         net (fo=1, routed)           0.000     8.803    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_195_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000     8.917    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.031 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     9.031    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.259 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_185/CO[2]
                         net (fo=16, routed)          0.806    10.064    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.313    10.377 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202/O
                         net (fo=1, routed)           0.000    10.377    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.927 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.927    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.041 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.041    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.155 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.155    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.383 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_167/CO[2]
                         net (fo=16, routed)          0.973    12.356    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.313    12.669 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_182/O
                         net (fo=1, routed)           0.000    12.669    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_182_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.070 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    13.070    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.184 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.184    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.298 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    13.298    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.526 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_149/CO[2]
                         net (fo=16, routed)          0.838    14.364    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X50Y53         LUT3 (Prop_lut3_I0_O)        0.313    14.677 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166/O
                         net (fo=1, routed)           0.000    14.677    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.210 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141/CO[3]
                         net (fo=1, routed)           0.000    15.210    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.327 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.327    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.444 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.444    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.673 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_131/CO[2]
                         net (fo=16, routed)          0.643    16.316    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[0]
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.310    16.626 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_147/O
                         net (fo=1, routed)           0.000    16.626    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_147_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.024 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000    17.024    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_123_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.138 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.138    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.252 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114/CO[3]
                         net (fo=1, routed)           0.000    17.252    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.480 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_113/CO[2]
                         net (fo=16, routed)          0.563    18.044    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_7[0]
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.313    18.357 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_130/O
                         net (fo=1, routed)           0.000    18.357    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_130_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_105/CO[3]
                         net (fo=1, routed)           0.000    18.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_105_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.021 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    19.021    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.135 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.135    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.363 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_95/CO[2]
                         net (fo=16, routed)          0.679    20.042    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_9[0]
    SLICE_X47Y55         LUT3 (Prop_lut3_I0_O)        0.313    20.355 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112/O
                         net (fo=1, routed)           0.000    20.355    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.905 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.905    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.019 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.019    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.133 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.133    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.361 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_77/CO[2]
                         net (fo=16, routed)          0.673    22.034    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_11[0]
    SLICE_X46Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    22.818 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.818    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.935 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.935    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.052 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.052    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.281 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_59/CO[2]
                         net (fo=16, routed)          0.652    23.933    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_13[0]
    SLICE_X45Y55         LUT3 (Prop_lut3_I0_O)        0.310    24.243 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76/O
                         net (fo=1, routed)           0.000    24.243    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.793 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.793    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.021 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.021    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.249 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_41/CO[2]
                         net (fo=16, routed)          0.832    26.081    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_15[0]
    SLICE_X42Y55         LUT3 (Prop_lut3_I0_O)        0.313    26.394 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_55/O
                         net (fo=1, routed)           0.000    26.394    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_55_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.907 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.907    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.024 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.024    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.253 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_18/CO[2]
                         net (fo=16, routed)          0.626    27.879    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_17[0]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.310    28.189 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35/O
                         net (fo=1, routed)           0.000    28.189    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.739 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.739    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.853 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.853    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.166 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_reg_i_7/O[3]
                         net (fo=6, routed)           0.460    29.626    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out_reg[31][3]
    SLICE_X39Y56         LUT4 (Prop_lut4_I0_O)        0.306    29.932 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_14/O
                         net (fo=4, routed)           0.697    30.629    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_14_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.124    30.753 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_13/O
                         net (fo=1, routed)           0.940    31.693    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_13_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.124    31.817 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_5/O
                         net (fo=2, routed)           0.584    32.401    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_5_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I3_O)        0.124    32.525 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_2/O
                         net (fo=32, routed)          0.571    33.095    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted
    SLICE_X43Y51         LUT3 (Prop_lut3_I1_O)        0.124    33.219 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[14]_i_1/O
                         net (fo=1, routed)           0.000    33.219    design_1_i/Pilot_Insertion_0/inst/pilot/D[14]
    SLICE_X43Y51         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.480    12.659    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X43Y51         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[14]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X43Y51         FDRE (Setup_fdre_C_D)        0.031    12.665    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[14]
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                         -33.219    
  -------------------------------------------------------------------
                         slack                                -20.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.925%)  route 0.227ns (58.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.554     0.890    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X50Y35         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[10]/Q
                         net (fo=1, routed)           0.227     1.281    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[16][9]
    SLICE_X46Y33         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.822     1.188    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/aclk
    SLICE_X46Y33         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1/CLK
                         clock pessimism             -0.035     1.153    
    SLICE_X46Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.255    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][15]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.780%)  route 0.321ns (66.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.553     0.889    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X50Y51         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[15]/Q
                         net (fo=1, routed)           0.321     1.374    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/wr_data[15]
    SLICE_X50Y39         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][15]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.823     1.189    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X50Y39         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][15]_srl16/CLK
                         clock pessimism             -0.030     1.159    
    SLICE_X50Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.342    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][15]_srl16
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.226ns (58.949%)  route 0.157ns (41.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.546     0.882    design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y70         FDRE                                         r  design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg2_reg[21]/Q
                         net (fo=1, routed)           0.157     1.167    design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg2[21]
    SLICE_X51Y69         LUT5 (Prop_lut5_I2_O)        0.098     1.265 r  design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     1.265    design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/reg_data_out[21]
    SLICE_X51Y69         FDRE                                         r  design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.810     1.176    design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y69         FDRE                                         r  design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X51Y69         FDRE (Hold_fdre_C_D)         0.091     1.232    design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.148ns (41.730%)  route 0.207ns (58.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.554     0.890    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X50Y36         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[16]/Q
                         net (fo=1, routed)           0.207     1.244    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[16][15]
    SLICE_X46Y33         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.822     1.188    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/aclk
    SLICE_X46Y33         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1/CLK
                         clock pessimism             -0.035     1.153    
    SLICE_X46Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.208    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[13][0]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.586     0.922    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/aclk
    SLICE_X29Y13         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/Q
                         net (fo=1, routed)           0.115     1.178    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[0]
    SLICE_X26Y13         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[13][0]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.854     1.220    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X26Y13         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[13][0]_srl14/CLK
                         clock pessimism             -0.263     0.957    
    SLICE_X26Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.140    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.next_bf2_start_delay/need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[13][0]_srl14
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/var_length.shift_ram/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[63][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.558     0.894    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X41Y14         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[8]/Q
                         net (fo=1, routed)           0.115     1.150    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/var_length.shift_ram/i_bb_inst/d[8]
    SLICE_X38Y14         SRLC32E                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/var_length.shift_ram/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[63][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.824     1.190    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/var_length.shift_ram/i_bb_inst/clk
    SLICE_X38Y14         SRLC32E                                      r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/var_length.shift_ram/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[63][8]_srl32/CLK
                         clock pessimism             -0.263     0.927    
    SLICE_X38Y14         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/var_length.shift_ram/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[63][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.475%)  route 0.225ns (61.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.556     0.892    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X43Y53         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[49]/Q
                         net (fo=1, routed)           0.225     1.258    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[33]
    SLICE_X46Y48         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.830     1.196    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X46Y48         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)         0.052     1.218    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[3].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][7]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.701%)  route 0.117ns (45.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.579     0.914    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X84Y22         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[3].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y22         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[3].ff_bi/Q
                         net (fo=1, routed)           0.117     1.172    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[7]
    SLICE_X86Y21         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][7]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.846     1.212    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X86Y21         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][7]_srl1/CLK
                         clock pessimism             -0.263     0.949    
    SLICE_X86Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.132    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][7]_srl1
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[3].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.701%)  route 0.117ns (45.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.576     0.912    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X84Y24         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[3].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y24         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[3].ff_bi/Q
                         net (fo=1, routed)           0.117     1.169    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[15]
    SLICE_X86Y23         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.843     1.209    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X86Y23         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15]_srl1/CLK
                         clock pessimism             -0.263     0.946    
    SLICE_X86Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.128    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15]_srl1
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][23]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.586     0.922    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X9Y27          FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[6]/Q
                         net (fo=1, routed)           0.117     1.179    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[23]
    SLICE_X10Y27         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][23]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.852     1.218    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X10Y27         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][23]_srl16/CLK
                         clock pessimism             -0.263     0.955    
    SLICE_X10Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.138    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][23]_srl16
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2   design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/half_sincos_table_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y0   design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y0   design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6   design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6   design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y34  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y34  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y34  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y34  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y34  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y34  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y34  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y34  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y34  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y34  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y34  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y34  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y34  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y34  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y34  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y34  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y34  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y34  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y45  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y45  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.316ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 0.642ns (10.582%)  route 5.425ns (89.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.682     2.976    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y77         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          2.063     5.557    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.681 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         3.362     9.043    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y41          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.579    12.759    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y41          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X8Y41          FDPE (Recov_fdpe_C_PRE)     -0.361    12.358    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.358    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  3.316    

Slack (MET) :             3.316ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 0.642ns (10.582%)  route 5.425ns (89.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.682     2.976    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y77         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          2.063     5.557    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.681 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         3.362     9.043    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y41          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.579    12.759    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y41          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X8Y41          FDPE (Recov_fdpe_C_PRE)     -0.361    12.358    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.358    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  3.316    

Slack (MET) :             3.358ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 0.642ns (10.582%)  route 5.425ns (89.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.682     2.976    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y77         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          2.063     5.557    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.681 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         3.362     9.043    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y41          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.579    12.759    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y41          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X8Y41          FDPE (Recov_fdpe_C_PRE)     -0.319    12.400    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  3.358    

Slack (MET) :             3.358ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 0.642ns (10.582%)  route 5.425ns (89.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.682     2.976    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y77         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          2.063     5.557    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.681 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         3.362     9.043    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y41          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.579    12.759    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y41          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.115    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X8Y41          FDPE (Recov_fdpe_C_PRE)     -0.319    12.400    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  3.358    

Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 0.642ns (10.964%)  route 5.213ns (89.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.682     2.976    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y77         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          2.063     5.557    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.681 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         3.151     8.831    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X10Y38         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.578    12.757    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y38         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X10Y38         FDPE (Recov_fdpe_C_PRE)     -0.361    12.357    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  3.526    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 0.642ns (10.964%)  route 5.213ns (89.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.682     2.976    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y77         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          2.063     5.557    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.681 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         3.151     8.831    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X10Y38         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.578    12.757    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y38         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X10Y38         FDPE (Recov_fdpe_C_PRE)     -0.319    12.399    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 0.642ns (11.093%)  route 5.145ns (88.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.682     2.976    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y77         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          2.063     5.557    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.681 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         3.083     8.763    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X9Y42          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.579    12.759    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y42          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X9Y42          FDPE (Recov_fdpe_C_PRE)     -0.359    12.360    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 0.642ns (11.093%)  route 5.145ns (88.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.682     2.976    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y77         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          2.063     5.557    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.681 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         3.083     8.763    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X9Y42          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.579    12.759    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y42          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.115    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X9Y42          FDPE (Recov_fdpe_C_PRE)     -0.359    12.360    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.634ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 0.642ns (11.166%)  route 5.107ns (88.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.682     2.976    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y77         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          2.063     5.557    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.681 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         3.045     8.725    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y43          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.580    12.759    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y43          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X8Y43          FDPE (Recov_fdpe_C_PRE)     -0.361    12.359    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  3.634    

Slack (MET) :             3.634ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 0.642ns (11.166%)  route 5.107ns (88.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.682     2.976    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y77         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          2.063     5.557    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.681 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         3.045     8.725    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y43          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       1.580    12.759    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y43          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X8Y43          FDPE (Recov_fdpe_C_PRE)     -0.361    12.359    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  3.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.014%)  route 0.185ns (52.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.595     0.931    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y41         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.185     1.279    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X12Y40         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.864     1.230    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y40         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X12Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.900    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.014%)  route 0.185ns (52.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.595     0.931    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y41         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.185     1.279    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X12Y40         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.864     1.230    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y40         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X12Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.900    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.014%)  route 0.185ns (52.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.595     0.931    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y41         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.185     1.279    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X12Y40         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.864     1.230    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y40         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X12Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.900    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.014%)  route 0.185ns (52.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.595     0.931    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y41         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.185     1.279    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X12Y40         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.864     1.230    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y40         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X12Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.900    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.014%)  route 0.185ns (52.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.595     0.931    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y41         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.185     1.279    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X12Y40         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.864     1.230    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y40         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X12Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.900    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.935%)  route 0.177ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.595     0.931    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y42          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDPE (Prop_fdpe_C_Q)         0.128     1.059 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.177     1.236    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X10Y42         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.864     1.230    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y42         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.263     0.967    
    SLICE_X10Y42         FDPE (Remov_fdpe_C_PRE)     -0.125     0.842    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.324%)  route 0.175ns (51.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.595     0.931    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y41         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.175     1.270    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X13Y41         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.864     1.230    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X13Y41         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.263     0.967    
    SLICE_X13Y41         FDCE (Remov_fdce_C_CLR)     -0.092     0.875    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.324%)  route 0.175ns (51.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.595     0.931    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y41         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.175     1.270    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X13Y41         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.864     1.230    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X13Y41         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.263     0.967    
    SLICE_X13Y41         FDCE (Remov_fdce_C_CLR)     -0.092     0.875    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.691%)  route 0.203ns (55.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.595     0.931    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y41         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.203     1.297    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X14Y41         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.864     1.230    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y41         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X14Y41         FDPE (Remov_fdpe_C_PRE)     -0.071     0.896    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.412%)  route 0.217ns (60.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.597     0.933    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y47          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.074 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.217     1.290    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y47          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10945, routed)       0.866     1.232    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y47          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.286     0.946    
    SLICE_X8Y47          FDCE (Remov_fdce_C_CLR)     -0.067     0.878    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.412    





