Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Mon Mar 18 16:28:14 2019
| Host             : ubuntu running 64-bit unknown
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.511        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.332        |
| Device Static (W)        | 0.179        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 56.0         |
| Junction Temperature (C) | 54.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.171 |       19 |       --- |             --- |
| Slice Logic              |     0.097 |   107130 |       --- |             --- |
|   LUT as Logic           |     0.082 |    36324 |     53200 |           68.28 |
|   Register               |     0.008 |    52788 |    106400 |           49.61 |
|   CARRY4                 |     0.004 |     1397 |     13300 |           10.50 |
|   LUT as Distributed RAM |     0.003 |      420 |     17400 |            2.41 |
|   F7/F8 Muxes            |    <0.001 |     1067 |     53200 |            2.01 |
|   LUT as Shift Register  |    <0.001 |     1226 |     17400 |            7.05 |
|   Others                 |    <0.001 |     5548 |       --- |             --- |
| Signals                  |     0.154 |    77404 |       --- |             --- |
| Block RAM                |     0.085 |       79 |       140 |           56.43 |
| MMCM                     |     0.300 |        3 |         4 |           75.00 |
| DSPs                     |     0.022 |       18 |       220 |            8.18 |
| I/O                      |     0.229 |      119 |       125 |           95.20 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| PS7                      |     1.272 |        1 |       --- |             --- |
| Static Power             |     0.179 |          |           |                 |
| Total                    |     2.511 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.557 |       0.531 |      0.026 |
| Vccaux    |       1.800 |     0.203 |       0.184 |      0.019 |
| Vcco33    |       3.300 |     0.058 |       0.057 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.016 |       0.007 |      0.008 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.704 |       0.663 |      0.041 |
| Vccpaux   |       1.800 |     0.037 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------------------------+---------------------------------------------------------------------------------+-----------------+
| Clock                                                    | Domain                                                                          | Constraint (ns) |
+----------------------------------------------------------+---------------------------------------------------------------------------------+-----------------+
| CLKFBIN                                                  | system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKFBIN             |             8.3 |
| CLK_OUT_5x_hdmi_clk                                      | system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk |             1.7 |
| I                                                        | system_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/I                |             2.0 |
| I                                                        | system_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_5X_O                     |             2.0 |
| axi_dynclk_0_PXL_CLK_O                                   | system_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                        |            10.0 |
| clk_fpga_0                                               | system_i/ps7_0/inst/FCLK_CLK0                                                   |            10.0 |
| clk_fpga_0                                               | system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]                                      |            10.0 |
| clk_fpga_1                                               | system_i/ps7_0/inst/FCLK_CLK_unbuffered[1]                                      |             7.0 |
| clk_fpga_2                                               | system_i/ps7_0/inst/FCLK_CLK_unbuffered[2]                                      |             5.0 |
| clk_fpga_3                                               | system_i/ps7_0/inst/FCLK_CLK_unbuffered[3]                                      |            10.0 |
| clk_out1_system_clk_wiz_10MHz_0                          | system_i/clk_wiz_10MHz/inst/clk_out1_system_clk_wiz_10MHz_0                     |           100.0 |
| clkfbout_system_clk_wiz_10MHz_0                          | system_i/clk_wiz_10MHz/inst/clkfbout_system_clk_wiz_10MHz_0                     |            20.0 |
| hdmi_in_PixelClk                                         | system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk            |             8.3 |
| hdmi_in_clk_p                                            | hdmi_in_clk_p                                                                   |             8.3 |
| mmcm_fbclk_out                                           | system_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_fbclk_out   |            10.0 |
| system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | system_i/mdm_1/U0/Use_E2.BSCAN_I/drck_i                                         |            33.3 |
| system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                  |            33.3 |
+----------------------------------------------------------+---------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                    | Power (W) |
+---------------------------------------------------------------------------------------------------------+-----------+
| top                                                                                                     |     2.332 |
|   arduino_direct_scl_iobuf                                                                              |     0.000 |
|   arduino_direct_sda_iobuf                                                                              |     0.000 |
|   arduino_direct_spi_io0_iobuf                                                                          |    <0.001 |
|   arduino_direct_spi_io1_iobuf                                                                          |    <0.001 |
|   arduino_direct_spi_sck_iobuf                                                                          |    <0.001 |
|   arduino_direct_spi_ss_iobuf                                                                           |    <0.001 |
|   gpio_shield_sw_a5_a0_d13_d0_iobuf_i[0].gpio_shield_sw_a5_a0_d13_d0_iobuf_i                            |    <0.001 |
|   gpio_shield_sw_a5_a0_d13_d0_iobuf_i[10].gpio_shield_sw_a5_a0_d13_d0_iobuf_i                           |     0.001 |
|   gpio_shield_sw_a5_a0_d13_d0_iobuf_i[11].gpio_shield_sw_a5_a0_d13_d0_iobuf_i                           |     0.001 |
|   gpio_shield_sw_a5_a0_d13_d0_iobuf_i[12].gpio_shield_sw_a5_a0_d13_d0_iobuf_i                           |    <0.001 |
|   gpio_shield_sw_a5_a0_d13_d0_iobuf_i[13].gpio_shield_sw_a5_a0_d13_d0_iobuf_i                           |     0.001 |
|   gpio_shield_sw_a5_a0_d13_d0_iobuf_i[14].gpio_shield_sw_a5_a0_d13_d0_iobuf_i                           |    <0.001 |
|   gpio_shield_sw_a5_a0_d13_d0_iobuf_i[15].gpio_shield_sw_a5_a0_d13_d0_iobuf_i                           |    <0.001 |
|   gpio_shield_sw_a5_a0_d13_d0_iobuf_i[16].gpio_shield_sw_a5_a0_d13_d0_iobuf_i                           |    <0.001 |
|   gpio_shield_sw_a5_a0_d13_d0_iobuf_i[17].gpio_shield_sw_a5_a0_d13_d0_iobuf_i                           |     0.001 |
|   gpio_shield_sw_a5_a0_d13_d0_iobuf_i[18].gpio_shield_sw_a5_a0_d13_d0_iobuf_i                           |    <0.001 |
|   gpio_shield_sw_a5_a0_d13_d0_iobuf_i[19].gpio_shield_sw_a5_a0_d13_d0_iobuf_i                           |    <0.001 |
|   gpio_shield_sw_a5_a0_d13_d0_iobuf_i[1].gpio_shield_sw_a5_a0_d13_d0_iobuf_i                            |     0.001 |
|   gpio_shield_sw_a5_a0_d13_d0_iobuf_i[2].gpio_shield_sw_a5_a0_d13_d0_iobuf_i                            |    <0.001 |
|   gpio_shield_sw_a5_a0_d13_d0_iobuf_i[3].gpio_shield_sw_a5_a0_d13_d0_iobuf_i                            |    <0.001 |
|   gpio_shield_sw_a5_a0_d13_d0_iobuf_i[4].gpio_shield_sw_a5_a0_d13_d0_iobuf_i                            |     0.001 |
|   gpio_shield_sw_a5_a0_d13_d0_iobuf_i[5].gpio_shield_sw_a5_a0_d13_d0_iobuf_i                            |     0.001 |
|   gpio_shield_sw_a5_a0_d13_d0_iobuf_i[6].gpio_shield_sw_a5_a0_d13_d0_iobuf_i                            |     0.001 |
|   gpio_shield_sw_a5_a0_d13_d0_iobuf_i[7].gpio_shield_sw_a5_a0_d13_d0_iobuf_i                            |     0.001 |
|   gpio_shield_sw_a5_a0_d13_d0_iobuf_i[8].gpio_shield_sw_a5_a0_d13_d0_iobuf_i                            |     0.001 |
|   gpio_shield_sw_a5_a0_d13_d0_iobuf_i[9].gpio_shield_sw_a5_a0_d13_d0_iobuf_i                            |     0.001 |
|   hdmi_in_ddc_scl_iobuf                                                                                 |     0.000 |
|   hdmi_in_ddc_sda_iobuf                                                                                 |     0.000 |
|   iic_1_scl_iobuf                                                                                       |     0.005 |
|   iic_1_sda_iobuf                                                                                       |     0.005 |
|   pmoda_iobuf[0].pmoda_data_iobuf_i                                                                     |    <0.001 |
|   pmoda_iobuf[1].pmoda_data_iobuf_i                                                                     |    <0.001 |
|   pmoda_iobuf[2].pmoda_data_iobuf_i                                                                     |    <0.001 |
|   pmoda_iobuf[3].pmoda_data_iobuf_i                                                                     |    <0.001 |
|   pmoda_iobuf[4].pmoda_data_iobuf_i                                                                     |    <0.001 |
|   pmoda_iobuf[5].pmoda_data_iobuf_i                                                                     |     0.001 |
|   pmoda_iobuf[6].pmoda_data_iobuf_i                                                                     |    <0.001 |
|   pmoda_iobuf[7].pmoda_data_iobuf_i                                                                     |    <0.001 |
|   pmodb_iobuf[0].pmodb_data_iobuf_i                                                                     |    <0.001 |
|   pmodb_iobuf[1].pmodb_data_iobuf_i                                                                     |    <0.001 |
|   pmodb_iobuf[2].pmodb_data_iobuf_i                                                                     |    <0.001 |
|   pmodb_iobuf[3].pmodb_data_iobuf_i                                                                     |    <0.001 |
|   pmodb_iobuf[4].pmodb_data_iobuf_i                                                                     |    <0.001 |
|   pmodb_iobuf[5].pmodb_data_iobuf_i                                                                     |    <0.001 |
|   pmodb_iobuf[6].pmodb_data_iobuf_i                                                                     |    <0.001 |
|   pmodb_iobuf[7].pmodb_data_iobuf_i                                                                     |    <0.001 |
|   rp_iobuf[10].rp_i                                                                                     |    <0.001 |
|   rp_iobuf[11].rp_i                                                                                     |    <0.001 |
|   rp_iobuf[12].rp_i                                                                                     |     0.001 |
|   rp_iobuf[13].rp_i                                                                                     |    <0.001 |
|   rp_iobuf[14].rp_i                                                                                     |     0.001 |
|   rp_iobuf[15].rp_i                                                                                     |    <0.001 |
|   rp_iobuf[16].rp_i                                                                                     |    <0.001 |
|   rp_iobuf[17].rp_i                                                                                     |     0.001 |
|   rp_iobuf[18].rp_i                                                                                     |    <0.001 |
|   rp_iobuf[19].rp_i                                                                                     |     0.001 |
|   rp_iobuf[20].rp_i                                                                                     |    <0.001 |
|   rp_iobuf[21].rp_i                                                                                     |    <0.001 |
|   rp_iobuf[22].rp_i                                                                                     |    <0.001 |
|   rp_iobuf[23].rp_i                                                                                     |    <0.001 |
|   rp_iobuf[24].rp_i                                                                                     |    <0.001 |
|   rp_iobuf[25].rp_i                                                                                     |     0.001 |
|   rp_iobuf[26].rp_i                                                                                     |    <0.001 |
|   rp_iobuf[27].rp_i                                                                                     |    <0.001 |
|   rp_iobuf[8].rp_i                                                                                      |    <0.001 |
|   rp_iobuf[9].rp_i                                                                                      |    <0.001 |
|   system_i                                                                                              |     2.268 |
|     audio_codec_ctrl_0                                                                                  |     0.001 |
|       U0                                                                                                |     0.001 |
|         AXI_LITE_IPIF_I                                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                            |    <0.001 |
|             I_DECODER                                                                                   |    <0.001 |
|         USER_LOGIC_I                                                                                    |    <0.001 |
|           Inst_iis_deser                                                                                |    <0.001 |
|           Inst_iis_ser                                                                                  |    <0.001 |
|     axi_interconnect_0                                                                                  |     0.005 |
|       m00_couplers                                                                                      |     0.000 |
|         auto_pc                                                                                         |     0.000 |
|           inst                                                                                          |     0.000 |
|       xbar                                                                                              |     0.005 |
|         inst                                                                                            |     0.005 |
|           gen_sasd.crossbar_sasd_0                                                                      |     0.005 |
|             addr_arbiter_inst                                                                           |     0.004 |
|             gen_decerr.decerr_slave_inst                                                                |    <0.001 |
|             reg_slice_r                                                                                 |     0.001 |
|             splitter_ar                                                                                 |    <0.001 |
|             splitter_aw                                                                                 |    <0.001 |
|     axi_mem_intercon                                                                                    |     0.002 |
|       m00_couplers                                                                                      |     0.001 |
|         auto_pc                                                                                         |     0.001 |
|           inst                                                                                          |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                                |     0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                       |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                                 |    <0.001 |
|                   inst                                                                                  |    <0.001 |
|                     fifo_gen_inst                                                                       |    <0.001 |
|                       inst_fifo_gen                                                                     |    <0.001 |
|                         gconvfifo.rf                                                                    |    <0.001 |
|                           grf.rf                                                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                               gr1.gr1_int.rfwft                                                         |    <0.001 |
|                               grss.rsts                                                                 |    <0.001 |
|                               rpntr                                                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                               gwss.wsts                                                                 |    <0.001 |
|                               wpntr                                                                     |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                               gdm.dm_gen.dm                                                             |    <0.001 |
|                                 RAM_reg_0_31_0_0                                                        |    <0.001 |
|                             rstblk                                                                      |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                       |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                                     |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                 |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                                    |    <0.001 |
|                   inst                                                                                  |    <0.001 |
|                     fifo_gen_inst                                                                       |    <0.001 |
|                       inst_fifo_gen                                                                     |    <0.001 |
|                         gconvfifo.rf                                                                    |    <0.001 |
|                           grf.rf                                                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                               gr1.gr1_int.rfwft                                                         |    <0.001 |
|                               grss.rsts                                                                 |    <0.001 |
|                               rpntr                                                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                               gwss.wsts                                                                 |    <0.001 |
|                               wpntr                                                                     |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                               gdm.dm_gen.dm                                                             |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                        |    <0.001 |
|                             rstblk                                                                      |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                       |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                               |    <0.001 |
|                   inst                                                                                  |    <0.001 |
|                     fifo_gen_inst                                                                       |    <0.001 |
|                       inst_fifo_gen                                                                     |    <0.001 |
|                         gconvfifo.rf                                                                    |    <0.001 |
|                           grf.rf                                                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                               gr1.gr1_int.rfwft                                                         |    <0.001 |
|                               grss.rsts                                                                 |    <0.001 |
|                               rpntr                                                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                               gwss.wsts                                                                 |    <0.001 |
|                               wpntr                                                                     |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                               gdm.dm_gen.dm                                                             |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                        |    <0.001 |
|                             rstblk                                                                      |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                       |    <0.001 |
|               USE_WRITE.write_data_inst                                                                 |    <0.001 |
|       s00_couplers                                                                                      |    <0.001 |
|         auto_us                                                                                         |    <0.001 |
|           inst                                                                                          |    <0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                               |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                          |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                 |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                 |    <0.001 |
|               si_register_slice_inst                                                                    |    <0.001 |
|                 aw.aw_pipe                                                                              |    <0.001 |
|       xbar                                                                                              |    <0.001 |
|         inst                                                                                            |    <0.001 |
|           gen_samd.crossbar_samd                                                                        |    <0.001 |
|             addr_arbiter_aw                                                                             |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                          |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                          |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                          |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                            |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                              |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                              |    <0.001 |
|               wrouter_aw_fifo                                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                          |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                              |    <0.001 |
|               wrouter_aw_fifo                                                                           |    <0.001 |
|             gen_slave_slots[2].gen_si_write.si_transactor_aw                                            |    <0.001 |
|             gen_slave_slots[2].gen_si_write.splitter_aw_si                                              |    <0.001 |
|             gen_slave_slots[2].gen_si_write.wdata_router_w                                              |    <0.001 |
|               wrouter_aw_fifo                                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                          |    <0.001 |
|             splitter_aw_mi                                                                              |    <0.001 |
|     btns_gpio                                                                                           |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                            |    <0.001 |
|             I_DECODER                                                                                   |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                              |    <0.001 |
|         gpio_core_1                                                                                     |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                   |    <0.001 |
|     clk_wiz_10MHz                                                                                       |     0.107 |
|       inst                                                                                              |     0.107 |
|     concat_interrupts                                                                                   |     0.000 |
|     concat_subblock_for_analyzers                                                                       |     0.000 |
|       concat_pmodb                                                                                      |     0.000 |
|       concat_rp                                                                                         |     0.000 |
|     iop_arduino                                                                                         |     0.098 |
|       PulseCounter_subsystem                                                                            |     0.002 |
|         PulseCounter_0                                                                                  |    <0.001 |
|           inst                                                                                          |    <0.001 |
|             PulseCounter_v1_0_S_AXI_inst                                                                |    <0.001 |
|               nolabel_line408                                                                           |    <0.001 |
|                 u1                                                                                      |    <0.001 |
|                 u2                                                                                      |    <0.001 |
|                 u3                                                                                      |    <0.001 |
|                 u4                                                                                      |    <0.001 |
|                 u5                                                                                      |    <0.001 |
|                 u6                                                                                      |    <0.001 |
|         PulseCounter_1                                                                                  |    <0.001 |
|           inst                                                                                          |    <0.001 |
|             PulseCounter_v1_0_S_AXI_inst                                                                |    <0.001 |
|               nolabel_line408                                                                           |    <0.001 |
|                 u1                                                                                      |    <0.001 |
|                 u2                                                                                      |    <0.001 |
|                 u3                                                                                      |    <0.001 |
|                 u4                                                                                      |    <0.001 |
|                 u5                                                                                      |    <0.001 |
|                 u6                                                                                      |    <0.001 |
|         PulseCounter_2                                                                                  |    <0.001 |
|           inst                                                                                          |    <0.001 |
|             PulseCounter_v1_0_S_AXI_inst                                                                |    <0.001 |
|               nolabel_line408                                                                           |    <0.001 |
|                 u1                                                                                      |    <0.001 |
|                 u2                                                                                      |    <0.001 |
|                 u3                                                                                      |    <0.001 |
|                 u4                                                                                      |    <0.001 |
|                 u5                                                                                      |    <0.001 |
|                 u6                                                                                      |    <0.001 |
|         xlslice_0                                                                                       |     0.000 |
|         xlslice_1                                                                                       |     0.000 |
|         xlslice_10                                                                                      |     0.000 |
|         xlslice_11                                                                                      |     0.000 |
|         xlslice_2                                                                                       |     0.000 |
|         xlslice_3                                                                                       |     0.000 |
|         xlslice_4                                                                                       |     0.000 |
|         xlslice_5                                                                                       |     0.000 |
|         xlslice_6                                                                                       |     0.000 |
|         xlslice_7                                                                                       |     0.000 |
|         xlslice_8                                                                                       |     0.000 |
|         xlslice_9                                                                                       |     0.000 |
|       arduino_gpio                                                                                      |     0.001 |
|         U0                                                                                              |     0.001 |
|           AXI_LITE_IPIF_I                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|           INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                            |    <0.001 |
|           gpio_core_1                                                                                   |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                                 |    <0.001 |
|       dff_en_reset_vector_0                                                                             |    <0.001 |
|         inst                                                                                            |    <0.001 |
|       iic_direct                                                                                        |     0.002 |
|         U0                                                                                              |     0.002 |
|           X_IIC                                                                                         |     0.002 |
|             DYN_MASTER_I                                                                                |    <0.001 |
|             FILTER_I                                                                                    |    <0.001 |
|               SCL_DEBOUNCE                                                                              |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                                       |    <0.001 |
|               SDA_DEBOUNCE                                                                              |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                                       |    <0.001 |
|             IIC_CONTROL_I                                                                               |    <0.001 |
|               BITCNT                                                                                    |    <0.001 |
|               CLKCNT                                                                                    |    <0.001 |
|               I2CDATA_REG                                                                               |    <0.001 |
|               I2CHEADER_REG                                                                             |    <0.001 |
|               SETUP_CNT                                                                                 |    <0.001 |
|             READ_FIFO_I                                                                                 |    <0.001 |
|             REG_INTERFACE_I                                                                             |    <0.001 |
|             WRITE_FIFO_CTRL_I                                                                           |    <0.001 |
|             WRITE_FIFO_I                                                                                |    <0.001 |
|             X_AXI_IPIF_SSP1                                                                             |    <0.001 |
|               AXI_LITE_IPIF_I                                                                           |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|                   I_DECODER                                                                             |    <0.001 |
|               X_INTERRUPT_CONTROL                                                                       |    <0.001 |
|               X_SOFT_RESET                                                                              |    <0.001 |
|       intc                                                                                              |     0.001 |
|         U0                                                                                              |     0.001 |
|           AXI_LITE_IPIF_I                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|           INTC_CORE_I                                                                                   |    <0.001 |
|       interrupt_concat                                                                                  |     0.000 |
|       intr                                                                                              |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           AXI_LITE_IPIF_I                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|           gpio_core_1                                                                                   |    <0.001 |
|       io_switch                                                                                         |     0.001 |
|         inst                                                                                            |     0.001 |
|           io_switch_v1_1_S_AXI_inst                                                                     |     0.001 |
|       lmb                                                                                               |     0.024 |
|         dlmb_v10                                                                                        |     0.000 |
|           U0                                                                                            |     0.000 |
|         ilmb_v10                                                                                        |     0.000 |
|           U0                                                                                            |     0.000 |
|         lmb_bram                                                                                        |     0.023 |
|           U0                                                                                            |     0.023 |
|             inst_blk_mem_gen                                                                            |     0.023 |
|               gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                     |     0.023 |
|                 valid.cstr                                                                              |     0.023 |
|                   ramloop[0].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[10].ram.r                                                                     |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[11].ram.r                                                                     |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[12].ram.r                                                                     |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[13].ram.r                                                                     |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[14].ram.r                                                                     |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[15].ram.r                                                                     |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[1].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[2].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[3].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[4].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[5].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[6].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[7].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[8].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[9].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|         lmb_bram_if_cntlr                                                                               |     0.001 |
|           U0                                                                                            |     0.001 |
|             lmb_mux_I                                                                                   |     0.001 |
|       mb                                                                                                |     0.012 |
|         U0                                                                                              |     0.012 |
|           MicroBlaze_Core_I                                                                             |     0.012 |
|             Performance.Core                                                                            |     0.012 |
|               Data_Flow_I                                                                               |     0.004 |
|                 ALU_I                                                                                   |    <0.001 |
|                   Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                     |    <0.001 |
|                     Last_Bit.I_ALU_LUT_2                                                                |    <0.001 |
|                     Last_Bit.I_ALU_LUT_V5                                                               |    <0.001 |
|                     Last_Bit.MULT_AND_I                                                                 |    <0.001 |
|                     Last_Bit.MUXCY_XOR_I                                                                |     0.000 |
|                   Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Byte_Doublet_Handle_gti_I                                                               |    <0.001 |
|                 Data_Flow_Logic_I                                                                       |    <0.001 |
|                   Gen_Bits[0].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[10].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[11].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[12].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[13].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[14].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[15].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[16].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[17].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[18].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[19].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[1].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[20].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[21].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[22].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[23].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[24].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[25].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[26].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[27].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[28].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[29].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[2].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[30].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[31].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[3].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[4].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[5].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[6].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[7].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[8].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[9].MEM_EX_Result_Inst                                                        |    <0.001 |
|                 Operand_Select_I                                                                        |    <0.001 |
|                   Gen_Bit[0].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[10].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[11].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[12].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[13].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[14].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[15].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[16].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[17].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[18].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[19].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[1].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[20].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[21].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[22].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[23].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[24].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[25].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[26].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[27].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[28].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[29].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[2].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[30].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[31].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[3].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[4].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[5].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[6].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[7].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[8].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[9].MUXF7_I1                                                                   |    <0.001 |
|                 Register_File_I                                                                         |     0.001 |
|                   Using_LUT6.All_RAM32M[0].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[10].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[11].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[12].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[13].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[14].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[15].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[1].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[2].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[3].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[4].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[5].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[6].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[7].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[8].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[9].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Shift_Logic_Module_I                                                                    |     0.000 |
|                 Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                     |    <0.001 |
|                 Using_DAXI_ALU_Carry.Post_MUXCY_I                                                       |     0.000 |
|                 Using_DAXI_ALU_Carry.direct_lut_INST                                                    |     0.000 |
|                 Zero_Detect_I                                                                           |    <0.001 |
|                   Part_Of_Zero_Carry_Start                                                              |    <0.001 |
|                   Zero_Detecting[2].I_Part_Of_Zero_Detect                                               |     0.000 |
|                   Zero_Detecting[3].I_Part_Of_Zero_Detect                                               |    <0.001 |
|                 exception_registers_I1                                                                  |     0.001 |
|                   CarryIn_MUXCY                                                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                             |    <0.001 |
|                 msr_reg_i                                                                               |    <0.001 |
|                   MEM_MSR_Bits[28].Using_FDR.MSR_I                                                      |    <0.001 |
|                   MEM_MSR_Bits[29].Using_FDR.MSR_I                                                      |    <0.001 |
|                   MEM_MSR_Bits[30].Using_FDR.MSR_I                                                      |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                                 |    <0.001 |
|               Decode_I                                                                                  |     0.006 |
|                 PC_Module_I                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                              |    <0.001 |
|                   Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                     |    <0.001 |
|                   Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                     |    <0.001 |
|                   Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                     |    <0.001 |
|                   Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                     |     0.000 |
|                 PreFetch_Buffer_I1                                                                      |     0.002 |
|                   Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                       |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                   |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Last_Sel_DFF                                                                          |    <0.001 |
|                   Mux_Select_Empty_LUT6                                                                 |    <0.001 |
|                   Mux_Select_OF_Valid_LUT6                                                              |    <0.001 |
|                   OF_Valid_DFF                                                                          |    <0.001 |
|                 Use_MuxCy[10].OF_Piperun_Stage                                                          |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[11].OF_Piperun_Stage                                                          |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[1].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[2].OF_Piperun_Stage                                                           |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[3].OF_Piperun_Stage                                                           |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[4].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[5].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[6].OF_Piperun_Stage                                                           |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[7].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[8].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[9].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Using_FPGA_2.ex_byte_access_i_Inst                                                      |    <0.001 |
|                 Using_FPGA_2.ex_doublet_access_i_Inst                                                   |    <0.001 |
|                 Using_FPGA_2.ex_is_load_instr_Inst                                                      |    <0.001 |
|                 Using_FPGA_2.ex_is_lwx_instr_Inst                                                       |    <0.001 |
|                 Using_FPGA_2.ex_is_swx_instr_Inst                                                       |    <0.001 |
|                 Using_FPGA_2.ex_load_store_instr_Inst                                                   |    <0.001 |
|                 Using_FPGA_2.ex_reverse_mem_access_inst                                                 |    <0.001 |
|                 Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                |    <0.001 |
|                 Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                 |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                        |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                       |    <0.001 |
|                 Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                        |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 if_pc_incr_carry_and_0                                                                  |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 if_pc_incr_carry_and_3                                                                  |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 jump_logic_I1                                                                           |    <0.001 |
|                   MUXCY_JUMP_CARRY                                                                      |     0.000 |
|                   MUXCY_JUMP_CARRY2                                                                     |    <0.001 |
|                   MUXCY_JUMP_CARRY3                                                                     |    <0.001 |
|                   MUXCY_JUMP_CARRY4                                                                     |     0.000 |
|                   MUXCY_JUMP_CARRY5                                                                     |     0.000 |
|                   MUXCY_JUMP_CARRY6                                                                     |    <0.001 |
|                 mem_PipeRun_carry_and                                                                   |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 mem_wait_on_ready_N_carry_or                                                            |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|               Use_DBUS.DAXI_Interface_I1                                                                |    <0.001 |
|               Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                  |    <0.001 |
|               Use_Debug_Logic.Master_Core.Debug_Perf                                                    |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_1                                                                |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_3                                                                |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_4                                                                |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_brk_hit                                                        |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_hit                                                            |    <0.001 |
|                   sync_bits[0].sync_bit                                                                 |    <0.001 |
|                 Serial_Dbg_Intf.sync_pause                                                              |     0.000 |
|                 Serial_Dbg_Intf.sync_running_clock                                                      |    <0.001 |
|                 Serial_Dbg_Intf.sync_sample                                                             |    <0.001 |
|                   sync_bits[0].sync_bit                                                                 |    <0.001 |
|                   sync_bits[1].sync_bit                                                                 |    <0.001 |
|                   sync_bits[2].sync_bit                                                                 |    <0.001 |
|                   sync_bits[3].sync_bit                                                                 |    <0.001 |
|                   sync_bits[4].sync_bit                                                                 |    <0.001 |
|                   sync_bits[5].sync_bit                                                                 |    <0.001 |
|                   sync_bits[6].sync_bit                                                                 |    <0.001 |
|                   sync_bits[7].sync_bit                                                                 |    <0.001 |
|                   sync_bits[9].sync_bit                                                                 |    <0.001 |
|                 Serial_Dbg_Intf.sync_sleep                                                              |    <0.001 |
|                 Serial_Dbg_Intf.sync_stop_CPU                                                           |    <0.001 |
|                 Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                    |    <0.001 |
|                   Compare[0].MUXCY_I                                                                    |    <0.001 |
|                   Compare[0].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[1].MUXCY_I                                                                    |     0.000 |
|                   Compare[1].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[2].MUXCY_I                                                                    |     0.000 |
|                   Compare[2].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[3].MUXCY_I                                                                    |     0.000 |
|                   Compare[3].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[4].MUXCY_I                                                                    |    <0.001 |
|                   Compare[4].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[5].MUXCY_I                                                                    |     0.000 |
|                   Compare[5].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[6].MUXCY_I                                                                    |     0.000 |
|                   Compare[6].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[7].MUXCY_I                                                                    |     0.000 |
|                   Compare[7].SRLC16E_I                                                                  |    <0.001 |
|                   The_First_BreakPoints.MUXCY_Post                                                      |    <0.001 |
|                 sync_trig_out_0                                                                         |    <0.001 |
|               instr_mux_I                                                                               |    <0.001 |
|                 Mux_LD.LD_inst                                                                          |    <0.001 |
|                   Mux_Loop[0].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[10].I_MUX_LUT6                                                               |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[11].I_MUX_LUT6                                                               |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[12].I_MUX_LUT6                                                               |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[13].I_MUX_LUT6                                                               |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[14].I_MUX_LUT6                                                               |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[15].I_MUX_LUT6                                                               |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[1].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[2].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[3].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[4].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[5].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[6].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[7].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[8].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[9].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|               mem_databus_ready_sel_carry_or                                                            |    <0.001 |
|                 MUXCY_I                                                                                 |    <0.001 |
|             Reset_DFF                                                                                   |    <0.001 |
|             Using_Async_Interrupt.Interrupt_DFF                                                         |    <0.001 |
|             Using_Async_Wakeup_0.Wakeup_DFF                                                             |    <0.001 |
|             Using_Async_Wakeup_1.Wakeup_DFF                                                             |    <0.001 |
|       mb_bram_ctrl                                                                                      |     0.002 |
|         U0                                                                                              |     0.002 |
|           gext_inst.abcv4_0_ext_inst                                                                    |     0.002 |
|             GEN_AXI4.I_FULL_AXI                                                                         |     0.002 |
|               GEN_ARB.I_SNG_PORT                                                                        |    <0.001 |
|               I_RD_CHNL                                                                                 |     0.002 |
|                 I_WRAP_BRST                                                                             |    <0.001 |
|               I_WR_CHNL                                                                                 |    <0.001 |
|                 BID_FIFO                                                                                |    <0.001 |
|                 I_WRAP_BRST                                                                             |    <0.001 |
|       microblaze_0_axi_periph                                                                           |     0.018 |
|         m00_couplers                                                                                    |    <0.001 |
|           m00_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m01_couplers                                                                                    |    <0.001 |
|           m01_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m02_couplers                                                                                    |     0.001 |
|           m02_regslice                                                                                  |     0.001 |
|             inst                                                                                        |     0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m03_couplers                                                                                    |    <0.001 |
|           m03_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m04_couplers                                                                                    |    <0.001 |
|           m04_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m05_couplers                                                                                    |    <0.001 |
|           m05_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m06_couplers                                                                                    |    <0.001 |
|           m06_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m07_couplers                                                                                    |    <0.001 |
|           m07_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m08_couplers                                                                                    |    <0.001 |
|           m08_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m09_couplers                                                                                    |    <0.001 |
|           m09_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m10_couplers                                                                                    |    <0.001 |
|           m10_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m11_couplers                                                                                    |    <0.001 |
|           m11_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m12_couplers                                                                                    |    <0.001 |
|           m12_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m13_couplers                                                                                    |    <0.001 |
|           m13_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m14_couplers                                                                                    |    <0.001 |
|           m14_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m15_couplers                                                                                    |    <0.001 |
|           m15_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m16_couplers                                                                                    |    <0.001 |
|           m16_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         s00_couplers                                                                                    |     0.002 |
|           s00_regslice                                                                                  |     0.002 |
|             inst                                                                                        |     0.002 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         tier2_xbar_0                                                                                    |     0.001 |
|           inst                                                                                          |     0.001 |
|             gen_sasd.crossbar_sasd_0                                                                    |     0.001 |
|               addr_arbiter_inst                                                                         |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                              |    <0.001 |
|               reg_slice_r                                                                               |    <0.001 |
|               splitter_ar                                                                               |    <0.001 |
|               splitter_aw                                                                               |    <0.001 |
|         tier2_xbar_1                                                                                    |     0.004 |
|           inst                                                                                          |     0.004 |
|             gen_sasd.crossbar_sasd_0                                                                    |     0.004 |
|               addr_arbiter_inst                                                                         |     0.001 |
|               gen_decerr.decerr_slave_inst                                                              |    <0.001 |
|               reg_slice_r                                                                               |     0.001 |
|               splitter_ar                                                                               |    <0.001 |
|               splitter_aw                                                                               |    <0.001 |
|         tier2_xbar_2                                                                                    |    <0.001 |
|           inst                                                                                          |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                                                    |    <0.001 |
|               addr_arbiter_inst                                                                         |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                              |    <0.001 |
|               reg_slice_r                                                                               |    <0.001 |
|               splitter_ar                                                                               |    <0.001 |
|               splitter_aw                                                                               |    <0.001 |
|         xbar                                                                                            |     0.002 |
|           inst                                                                                          |     0.002 |
|             gen_sasd.crossbar_sasd_0                                                                    |     0.002 |
|               addr_arbiter_inst                                                                         |     0.001 |
|               gen_decerr.decerr_slave_inst                                                              |    <0.001 |
|               reg_slice_r                                                                               |    <0.001 |
|               splitter_ar                                                                               |    <0.001 |
|               splitter_aw                                                                               |    <0.001 |
|       rst_clk_wiz_1_100M                                                                                |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           EXT_LPF                                                                                       |    <0.001 |
|             ACTIVE_HIGH_AUX.ACT_HI_AUX                                                                  |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|           SEQ                                                                                           |    <0.001 |
|             SEQ_COUNTER                                                                                 |    <0.001 |
|       spi_subsystem                                                                                     |     0.009 |
|         spi_direct                                                                                      |     0.005 |
|           U0                                                                                            |     0.005 |
|             NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                               |     0.005 |
|               QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                        |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|                   I_DECODER                                                                             |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                  |     0.004 |
|                 CONTROL_REG_I                                                                           |    <0.001 |
|                 FIFO_EXISTS.CLK_CROSS_I                                                                 |    <0.001 |
|                 FIFO_EXISTS.FIFO_IF_MODULE_I                                                            |    <0.001 |
|                 FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                            |    <0.001 |
|                 FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                           |    <0.001 |
|                 FIFO_EXISTS.RX_FIFO_II                                                                  |     0.001 |
|                   xpm_fifo_instance.xpm_fifo_async_inst                                                 |     0.001 |
|                     gnuram_async_fifo.xpm_fifo_base_inst                                                |     0.001 |
|                       gaf_wptr_p3.wrpp3_inst                                                            |    <0.001 |
|                       gen_cdc_pntr.rd_pntr_cdc_inst                                                     |    <0.001 |
|                       gen_cdc_pntr.rpw_gray_reg                                                         |    <0.001 |
|                       gen_cdc_pntr.wpr_gray_reg                                                         |    <0.001 |
|                       gen_cdc_pntr.wpr_gray_reg_dc                                                      |    <0.001 |
|                       gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                  |    <0.001 |
|                       gen_cdc_pntr.wr_pntr_cdc_inst                                                     |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                               |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7                                       |    <0.001 |
|                       rdp_inst                                                                          |    <0.001 |
|                       rdpp1_inst                                                                        |    <0.001 |
|                       rst_d1_inst                                                                       |    <0.001 |
|                       wrp_inst                                                                          |    <0.001 |
|                       wrpp1_inst                                                                        |    <0.001 |
|                       wrpp2_inst                                                                        |    <0.001 |
|                       xpm_fifo_rst_inst                                                                 |    <0.001 |
|                         gen_rst_ic.rrst_wr_inst                                                         |    <0.001 |
|                         gen_rst_ic.wrst_rd_inst                                                         |    <0.001 |
|                 FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                        |    <0.001 |
|                 FIFO_EXISTS.TX_FIFO_II                                                                  |     0.001 |
|                   xpm_fifo_instance.xpm_fifo_async_inst                                                 |     0.001 |
|                     gnuram_async_fifo.xpm_fifo_base_inst                                                |     0.001 |
|                       gaf_wptr_p3.wrpp3_inst                                                            |    <0.001 |
|                       gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                  |    <0.001 |
|                       gen_cdc_pntr.rd_pntr_cdc_inst                                                     |    <0.001 |
|                       gen_cdc_pntr.rpw_gray_reg                                                         |    <0.001 |
|                       gen_cdc_pntr.rpw_gray_reg_dc                                                      |    <0.001 |
|                       gen_cdc_pntr.wpr_gray_reg                                                         |    <0.001 |
|                       gen_cdc_pntr.wr_pntr_cdc_inst                                                     |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                               |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7                                       |    <0.001 |
|                       rdp_inst                                                                          |    <0.001 |
|                       rdpp1_inst                                                                        |    <0.001 |
|                       rst_d1_inst                                                                       |    <0.001 |
|                       wrp_inst                                                                          |    <0.001 |
|                       wrpp1_inst                                                                        |    <0.001 |
|                       wrpp2_inst                                                                        |    <0.001 |
|                       xpm_fifo_rst_inst                                                                 |    <0.001 |
|                         gen_rst_ic.rrst_wr_inst                                                         |    <0.001 |
|                         gen_rst_ic.wrst_rd_inst                                                         |    <0.001 |
|                 INTERRUPT_CONTROL_I                                                                     |    <0.001 |
|                 LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                         |    <0.001 |
|                 RESET_SYNC_AXI_SPI_CLK_INST                                                             |    <0.001 |
|                 SOFT_RESET_I                                                                            |    <0.001 |
|                 STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                            |    <0.001 |
|         spi_shared                                                                                      |     0.004 |
|           U0                                                                                            |     0.004 |
|             NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                               |     0.004 |
|               QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                        |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|                   I_DECODER                                                                             |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                  |     0.004 |
|                 CONTROL_REG_I                                                                           |    <0.001 |
|                 FIFO_EXISTS.CLK_CROSS_I                                                                 |    <0.001 |
|                 FIFO_EXISTS.FIFO_IF_MODULE_I                                                            |    <0.001 |
|                 FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                            |    <0.001 |
|                 FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                           |    <0.001 |
|                 FIFO_EXISTS.RX_FIFO_II                                                                  |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_async_inst                                                 |    <0.001 |
|                     gnuram_async_fifo.xpm_fifo_base_inst                                                |    <0.001 |
|                       gaf_wptr_p3.wrpp3_inst                                                            |    <0.001 |
|                       gen_cdc_pntr.rd_pntr_cdc_inst                                                     |    <0.001 |
|                       gen_cdc_pntr.rpw_gray_reg                                                         |    <0.001 |
|                       gen_cdc_pntr.wpr_gray_reg                                                         |    <0.001 |
|                       gen_cdc_pntr.wpr_gray_reg_dc                                                      |    <0.001 |
|                       gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                  |    <0.001 |
|                       gen_cdc_pntr.wr_pntr_cdc_inst                                                     |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                               |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7                                       |    <0.001 |
|                       rdp_inst                                                                          |    <0.001 |
|                       rdpp1_inst                                                                        |    <0.001 |
|                       rst_d1_inst                                                                       |    <0.001 |
|                       wrp_inst                                                                          |    <0.001 |
|                       wrpp1_inst                                                                        |    <0.001 |
|                       wrpp2_inst                                                                        |    <0.001 |
|                       xpm_fifo_rst_inst                                                                 |    <0.001 |
|                         gen_rst_ic.rrst_wr_inst                                                         |    <0.001 |
|                         gen_rst_ic.wrst_rd_inst                                                         |    <0.001 |
|                 FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                        |    <0.001 |
|                 FIFO_EXISTS.TX_FIFO_II                                                                  |     0.001 |
|                   xpm_fifo_instance.xpm_fifo_async_inst                                                 |     0.001 |
|                     gnuram_async_fifo.xpm_fifo_base_inst                                                |     0.001 |
|                       gaf_wptr_p3.wrpp3_inst                                                            |    <0.001 |
|                       gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                  |    <0.001 |
|                       gen_cdc_pntr.rd_pntr_cdc_inst                                                     |    <0.001 |
|                       gen_cdc_pntr.rpw_gray_reg                                                         |    <0.001 |
|                       gen_cdc_pntr.rpw_gray_reg_dc                                                      |    <0.001 |
|                       gen_cdc_pntr.wpr_gray_reg                                                         |    <0.001 |
|                       gen_cdc_pntr.wr_pntr_cdc_inst                                                     |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                               |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7                                       |    <0.001 |
|                       rdp_inst                                                                          |    <0.001 |
|                       rdpp1_inst                                                                        |    <0.001 |
|                       rst_d1_inst                                                                       |    <0.001 |
|                       wrp_inst                                                                          |    <0.001 |
|                       wrpp1_inst                                                                        |    <0.001 |
|                       wrpp2_inst                                                                        |    <0.001 |
|                       xpm_fifo_rst_inst                                                                 |    <0.001 |
|                         gen_rst_ic.rrst_wr_inst                                                         |    <0.001 |
|                         gen_rst_ic.wrst_rd_inst                                                         |    <0.001 |
|                 INTERRUPT_CONTROL_I                                                                     |    <0.001 |
|                 LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                         |    <0.001 |
|                 RESET_SYNC_AXI_SPI_CLK_INST                                                             |    <0.001 |
|                 SOFT_RESET_I                                                                            |    <0.001 |
|                 STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                            |    <0.001 |
|       timers_subsystem                                                                                  |     0.019 |
|         mb3_timer_capture_0                                                                             |     0.000 |
|         mb3_timer_capture_1                                                                             |     0.000 |
|         mb3_timer_capture_2                                                                             |     0.000 |
|         mb3_timer_capture_3                                                                             |     0.000 |
|         mb3_timer_capture_4                                                                             |     0.000 |
|         mb3_timer_capture_5                                                                             |     0.000 |
|         mb3_timer_capture_6                                                                             |     0.000 |
|         mb3_timer_capture_7                                                                             |     0.000 |
|         mb3_timer_generate                                                                              |     0.000 |
|         mb3_timer_pwm                                                                                   |     0.000 |
|         mb3_timers_interrupt                                                                            |     0.000 |
|         timer_0                                                                                         |     0.003 |
|           U0                                                                                            |     0.003 |
|             AXI4_LITE_I                                                                                 |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|                 I_DECODER                                                                               |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|             TC_CORE_I                                                                                   |     0.002 |
|               COUNTER_0_I                                                                               |     0.001 |
|                 COUNTER_I                                                                               |     0.001 |
|               GEN_SECOND_TIMER.COUNTER_1_I                                                              |     0.001 |
|                 COUNTER_I                                                                               |    <0.001 |
|               READ_MUX_I                                                                                |    <0.001 |
|               TIMER_CONTROL_I                                                                           |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                                       |    <0.001 |
|                 INPUT_DOUBLE_REGS2                                                                      |    <0.001 |
|                 INPUT_DOUBLE_REGS3                                                                      |    <0.001 |
|         timer_1                                                                                         |     0.003 |
|           U0                                                                                            |     0.003 |
|             AXI4_LITE_I                                                                                 |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|                 I_DECODER                                                                               |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|             TC_CORE_I                                                                                   |     0.003 |
|               COUNTER_0_I                                                                               |     0.001 |
|                 COUNTER_I                                                                               |     0.001 |
|               GEN_SECOND_TIMER.COUNTER_1_I                                                              |     0.001 |
|                 COUNTER_I                                                                               |     0.001 |
|               READ_MUX_I                                                                                |    <0.001 |
|               TIMER_CONTROL_I                                                                           |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                                       |    <0.001 |
|                 INPUT_DOUBLE_REGS2                                                                      |    <0.001 |
|                 INPUT_DOUBLE_REGS3                                                                      |    <0.001 |
|         timer_2                                                                                         |     0.003 |
|           U0                                                                                            |     0.003 |
|             AXI4_LITE_I                                                                                 |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|                 I_DECODER                                                                               |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|             TC_CORE_I                                                                                   |     0.003 |
|               COUNTER_0_I                                                                               |     0.001 |
|                 COUNTER_I                                                                               |     0.001 |
|               GEN_SECOND_TIMER.COUNTER_1_I                                                              |     0.001 |
|                 COUNTER_I                                                                               |     0.001 |
|               READ_MUX_I                                                                                |    <0.001 |
|               TIMER_CONTROL_I                                                                           |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                                       |    <0.001 |
|                 INPUT_DOUBLE_REGS2                                                                      |    <0.001 |
|                 INPUT_DOUBLE_REGS3                                                                      |    <0.001 |
|         timer_3                                                                                         |     0.003 |
|           U0                                                                                            |     0.003 |
|             AXI4_LITE_I                                                                                 |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|                 I_DECODER                                                                               |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|             TC_CORE_I                                                                                   |     0.002 |
|               COUNTER_0_I                                                                               |     0.001 |
|                 COUNTER_I                                                                               |     0.001 |
|               GEN_SECOND_TIMER.COUNTER_1_I                                                              |     0.001 |
|                 COUNTER_I                                                                               |    <0.001 |
|               READ_MUX_I                                                                                |    <0.001 |
|               TIMER_CONTROL_I                                                                           |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                                       |    <0.001 |
|                 INPUT_DOUBLE_REGS2                                                                      |    <0.001 |
|                 INPUT_DOUBLE_REGS3                                                                      |    <0.001 |
|         timer_4                                                                                         |     0.003 |
|           U0                                                                                            |     0.003 |
|             AXI4_LITE_I                                                                                 |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|                 I_DECODER                                                                               |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|             TC_CORE_I                                                                                   |     0.002 |
|               COUNTER_0_I                                                                               |     0.001 |
|                 COUNTER_I                                                                               |     0.001 |
|               GEN_SECOND_TIMER.COUNTER_1_I                                                              |    <0.001 |
|                 COUNTER_I                                                                               |    <0.001 |
|               READ_MUX_I                                                                                |    <0.001 |
|               TIMER_CONTROL_I                                                                           |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                                       |    <0.001 |
|                 INPUT_DOUBLE_REGS2                                                                      |    <0.001 |
|                 INPUT_DOUBLE_REGS3                                                                      |    <0.001 |
|         timer_5                                                                                         |     0.003 |
|           U0                                                                                            |     0.003 |
|             AXI4_LITE_I                                                                                 |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|                 I_DECODER                                                                               |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|             TC_CORE_I                                                                                   |     0.002 |
|               COUNTER_0_I                                                                               |     0.001 |
|                 COUNTER_I                                                                               |     0.001 |
|               GEN_SECOND_TIMER.COUNTER_1_I                                                              |     0.001 |
|                 COUNTER_I                                                                               |    <0.001 |
|               READ_MUX_I                                                                                |    <0.001 |
|               TIMER_CONTROL_I                                                                           |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                                       |    <0.001 |
|                 INPUT_DOUBLE_REGS2                                                                      |    <0.001 |
|                 INPUT_DOUBLE_REGS3                                                                      |    <0.001 |
|       uart_subsystem                                                                                    |     0.001 |
|         uartlite                                                                                        |    <0.001 |
|           U0                                                                                            |    <0.001 |
|             AXI_LITE_IPIF_I                                                                             |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|                 I_DECODER                                                                               |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|             UARTLITE_CORE_I                                                                             |    <0.001 |
|               BAUD_RATE_I                                                                               |    <0.001 |
|               UARTLITE_RX_I                                                                             |    <0.001 |
|                 INPUT_DOUBLE_REGS3                                                                      |    <0.001 |
|                 SRL_FIFO_I                                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|               UARTLITE_TX_I                                                                             |    <0.001 |
|                 SRL_FIFO_I                                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|         uartlite1                                                                                       |    <0.001 |
|           U0                                                                                            |    <0.001 |
|             AXI_LITE_IPIF_I                                                                             |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|                 I_DECODER                                                                               |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|             UARTLITE_CORE_I                                                                             |    <0.001 |
|               BAUD_RATE_I                                                                               |    <0.001 |
|               UARTLITE_RX_I                                                                             |    <0.001 |
|                 INPUT_DOUBLE_REGS3                                                                      |    <0.001 |
|                 SRL_FIFO_I                                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|               UARTLITE_TX_I                                                                             |    <0.001 |
|                 SRL_FIFO_I                                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|       xadc                                                                                              |     0.003 |
|         inst                                                                                            |     0.003 |
|           AXI_LITE_IPIF_I                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|           AXI_XADC_CORE_I                                                                               |     0.002 |
|           INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                                          |    <0.001 |
|           SOFT_RESET_I                                                                                  |    <0.001 |
|     iop_interrupts                                                                                      |     0.000 |
|     iop_pmoda                                                                                           |     0.055 |
|       dff_en_reset_vector_0                                                                             |    <0.001 |
|         inst                                                                                            |    <0.001 |
|       gpio                                                                                              |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           AXI_LITE_IPIF_I                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|           gpio_core_1                                                                                   |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                                 |    <0.001 |
|       iic                                                                                               |     0.002 |
|         U0                                                                                              |     0.002 |
|           X_IIC                                                                                         |     0.002 |
|             DYN_MASTER_I                                                                                |    <0.001 |
|             FILTER_I                                                                                    |    <0.001 |
|               SCL_DEBOUNCE                                                                              |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                                       |    <0.001 |
|               SDA_DEBOUNCE                                                                              |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                                       |    <0.001 |
|             IIC_CONTROL_I                                                                               |    <0.001 |
|               BITCNT                                                                                    |    <0.001 |
|               CLKCNT                                                                                    |    <0.001 |
|               I2CDATA_REG                                                                               |    <0.001 |
|               I2CHEADER_REG                                                                             |    <0.001 |
|               SETUP_CNT                                                                                 |    <0.001 |
|             READ_FIFO_I                                                                                 |    <0.001 |
|             REG_INTERFACE_I                                                                             |    <0.001 |
|             WRITE_FIFO_CTRL_I                                                                           |    <0.001 |
|             WRITE_FIFO_I                                                                                |    <0.001 |
|             X_AXI_IPIF_SSP1                                                                             |    <0.001 |
|               AXI_LITE_IPIF_I                                                                           |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|                   I_DECODER                                                                             |    <0.001 |
|               X_INTERRUPT_CONTROL                                                                       |    <0.001 |
|               X_SOFT_RESET                                                                              |    <0.001 |
|       intc                                                                                              |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           AXI_LITE_IPIF_I                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|           INTC_CORE_I                                                                                   |    <0.001 |
|       intr                                                                                              |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           AXI_LITE_IPIF_I                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|           gpio_core_1                                                                                   |    <0.001 |
|       intr_concat                                                                                       |     0.000 |
|       io_switch                                                                                         |     0.001 |
|         inst                                                                                            |     0.001 |
|           io_switch_v1_1_S_AXI_inst                                                                     |     0.001 |
|       lmb                                                                                               |     0.020 |
|         dlmb_v10                                                                                        |     0.000 |
|           U0                                                                                            |     0.000 |
|         ilmb_v10                                                                                        |     0.000 |
|           U0                                                                                            |     0.000 |
|         lmb_bram                                                                                        |     0.019 |
|           U0                                                                                            |     0.019 |
|             inst_blk_mem_gen                                                                            |     0.019 |
|               gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                     |     0.019 |
|                 valid.cstr                                                                              |     0.019 |
|                   ramloop[0].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[10].ram.r                                                                     |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[11].ram.r                                                                     |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[12].ram.r                                                                     |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[13].ram.r                                                                     |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[14].ram.r                                                                     |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[15].ram.r                                                                     |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[1].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[2].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[3].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[4].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[5].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[6].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[7].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[8].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[9].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|         lmb_bram_if_cntlr                                                                               |     0.001 |
|           U0                                                                                            |     0.001 |
|             lmb_mux_I                                                                                   |     0.001 |
|       mb                                                                                                |     0.011 |
|         U0                                                                                              |     0.011 |
|           MicroBlaze_Core_I                                                                             |     0.011 |
|             Performance.Core                                                                            |     0.011 |
|               Data_Flow_I                                                                               |     0.004 |
|                 ALU_I                                                                                   |    <0.001 |
|                   Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                     |    <0.001 |
|                     Last_Bit.I_ALU_LUT_2                                                                |    <0.001 |
|                     Last_Bit.I_ALU_LUT_V5                                                               |    <0.001 |
|                     Last_Bit.MULT_AND_I                                                                 |    <0.001 |
|                     Last_Bit.MUXCY_XOR_I                                                                |     0.000 |
|                   Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Byte_Doublet_Handle_gti_I                                                               |    <0.001 |
|                 Data_Flow_Logic_I                                                                       |    <0.001 |
|                   Gen_Bits[0].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[10].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[11].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[12].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[13].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[14].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[15].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[16].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[17].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[18].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[19].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[1].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[20].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[21].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[22].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[23].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[24].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[25].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[26].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[27].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[28].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[29].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[2].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[30].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[31].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[3].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[4].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[5].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[6].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[7].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[8].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[9].MEM_EX_Result_Inst                                                        |    <0.001 |
|                 Operand_Select_I                                                                        |    <0.001 |
|                   Gen_Bit[0].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[10].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[11].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[12].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[13].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[14].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[15].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[16].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[17].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[18].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[19].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[1].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[20].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[21].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[22].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[23].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[24].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[25].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[26].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[27].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[28].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[29].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[2].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[30].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[31].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[3].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[4].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[5].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[6].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[7].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[8].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[9].MUXF7_I1                                                                   |    <0.001 |
|                 Register_File_I                                                                         |     0.001 |
|                   Using_LUT6.All_RAM32M[0].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[10].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[11].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[12].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[13].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[14].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[15].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[1].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[2].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[3].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[4].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[5].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[6].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[7].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[8].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[9].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Shift_Logic_Module_I                                                                    |     0.000 |
|                 Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                     |    <0.001 |
|                 Using_DAXI_ALU_Carry.Post_MUXCY_I                                                       |     0.000 |
|                 Using_DAXI_ALU_Carry.direct_lut_INST                                                    |     0.000 |
|                 Zero_Detect_I                                                                           |    <0.001 |
|                   Part_Of_Zero_Carry_Start                                                              |    <0.001 |
|                   Zero_Detecting[2].I_Part_Of_Zero_Detect                                               |     0.000 |
|                   Zero_Detecting[3].I_Part_Of_Zero_Detect                                               |    <0.001 |
|                 exception_registers_I1                                                                  |    <0.001 |
|                   CarryIn_MUXCY                                                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                             |    <0.001 |
|                 msr_reg_i                                                                               |    <0.001 |
|                   MEM_MSR_Bits[28].Using_FDR.MSR_I                                                      |    <0.001 |
|                   MEM_MSR_Bits[29].Using_FDR.MSR_I                                                      |    <0.001 |
|                   MEM_MSR_Bits[30].Using_FDR.MSR_I                                                      |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                                 |    <0.001 |
|               Decode_I                                                                                  |     0.005 |
|                 PC_Module_I                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                              |    <0.001 |
|                   Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                     |    <0.001 |
|                   Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                     |    <0.001 |
|                   Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                     |    <0.001 |
|                   Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                     |     0.000 |
|                 PreFetch_Buffer_I1                                                                      |     0.002 |
|                   Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                       |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                   |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Last_Sel_DFF                                                                          |    <0.001 |
|                   Mux_Select_Empty_LUT6                                                                 |    <0.001 |
|                   Mux_Select_OF_Valid_LUT6                                                              |    <0.001 |
|                   OF_Valid_DFF                                                                          |    <0.001 |
|                 Use_MuxCy[10].OF_Piperun_Stage                                                          |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[11].OF_Piperun_Stage                                                          |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[1].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[2].OF_Piperun_Stage                                                           |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[3].OF_Piperun_Stage                                                           |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[4].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[5].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[6].OF_Piperun_Stage                                                           |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[7].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[8].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[9].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Using_FPGA_2.ex_byte_access_i_Inst                                                      |    <0.001 |
|                 Using_FPGA_2.ex_doublet_access_i_Inst                                                   |    <0.001 |
|                 Using_FPGA_2.ex_is_load_instr_Inst                                                      |    <0.001 |
|                 Using_FPGA_2.ex_is_lwx_instr_Inst                                                       |    <0.001 |
|                 Using_FPGA_2.ex_is_swx_instr_Inst                                                       |    <0.001 |
|                 Using_FPGA_2.ex_load_store_instr_Inst                                                   |    <0.001 |
|                 Using_FPGA_2.ex_reverse_mem_access_inst                                                 |    <0.001 |
|                 Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                |    <0.001 |
|                 Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                 |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                        |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                       |    <0.001 |
|                 Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                        |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 if_pc_incr_carry_and_0                                                                  |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 if_pc_incr_carry_and_3                                                                  |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 jump_logic_I1                                                                           |    <0.001 |
|                   MUXCY_JUMP_CARRY                                                                      |     0.000 |
|                   MUXCY_JUMP_CARRY2                                                                     |    <0.001 |
|                   MUXCY_JUMP_CARRY3                                                                     |    <0.001 |
|                   MUXCY_JUMP_CARRY4                                                                     |     0.000 |
|                   MUXCY_JUMP_CARRY5                                                                     |     0.000 |
|                   MUXCY_JUMP_CARRY6                                                                     |    <0.001 |
|                 mem_PipeRun_carry_and                                                                   |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 mem_wait_on_ready_N_carry_or                                                            |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|               Use_DBUS.DAXI_Interface_I1                                                                |    <0.001 |
|               Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                  |     0.000 |
|               Use_Debug_Logic.Master_Core.Debug_Perf                                                    |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_1                                                                |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_3                                                                |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_4                                                                |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_brk_hit                                                        |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_hit                                                            |    <0.001 |
|                   sync_bits[0].sync_bit                                                                 |    <0.001 |
|                 Serial_Dbg_Intf.sync_pause                                                              |     0.000 |
|                 Serial_Dbg_Intf.sync_running_clock                                                      |    <0.001 |
|                 Serial_Dbg_Intf.sync_sample                                                             |    <0.001 |
|                   sync_bits[0].sync_bit                                                                 |    <0.001 |
|                   sync_bits[1].sync_bit                                                                 |    <0.001 |
|                   sync_bits[2].sync_bit                                                                 |    <0.001 |
|                   sync_bits[3].sync_bit                                                                 |    <0.001 |
|                   sync_bits[4].sync_bit                                                                 |    <0.001 |
|                   sync_bits[5].sync_bit                                                                 |    <0.001 |
|                   sync_bits[6].sync_bit                                                                 |    <0.001 |
|                   sync_bits[7].sync_bit                                                                 |    <0.001 |
|                   sync_bits[9].sync_bit                                                                 |    <0.001 |
|                 Serial_Dbg_Intf.sync_sleep                                                              |    <0.001 |
|                 Serial_Dbg_Intf.sync_stop_CPU                                                           |    <0.001 |
|                 Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                    |    <0.001 |
|                   Compare[0].MUXCY_I                                                                    |    <0.001 |
|                   Compare[0].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[1].MUXCY_I                                                                    |     0.000 |
|                   Compare[1].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[2].MUXCY_I                                                                    |     0.000 |
|                   Compare[2].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[3].MUXCY_I                                                                    |     0.000 |
|                   Compare[3].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[4].MUXCY_I                                                                    |    <0.001 |
|                   Compare[4].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[5].MUXCY_I                                                                    |     0.000 |
|                   Compare[5].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[6].MUXCY_I                                                                    |     0.000 |
|                   Compare[6].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[7].MUXCY_I                                                                    |     0.000 |
|                   Compare[7].SRLC16E_I                                                                  |    <0.001 |
|                   The_First_BreakPoints.MUXCY_Post                                                      |    <0.001 |
|                 sync_trig_out_0                                                                         |    <0.001 |
|               instr_mux_I                                                                               |    <0.001 |
|                 Mux_LD.LD_inst                                                                          |    <0.001 |
|                   Mux_Loop[0].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[10].I_MUX_LUT6                                                               |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[11].I_MUX_LUT6                                                               |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[12].I_MUX_LUT6                                                               |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[13].I_MUX_LUT6                                                               |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[14].I_MUX_LUT6                                                               |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[15].I_MUX_LUT6                                                               |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[1].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[2].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[3].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[4].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[5].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[6].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[7].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[8].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[9].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|               mem_databus_ready_sel_carry_or                                                            |     0.000 |
|                 MUXCY_I                                                                                 |     0.000 |
|             Reset_DFF                                                                                   |    <0.001 |
|             Using_Async_Interrupt.Interrupt_DFF                                                         |    <0.001 |
|             Using_Async_Wakeup_0.Wakeup_DFF                                                             |    <0.001 |
|             Using_Async_Wakeup_1.Wakeup_DFF                                                             |    <0.001 |
|       mb_bram_ctrl                                                                                      |     0.002 |
|         U0                                                                                              |     0.002 |
|           gext_inst.abcv4_0_ext_inst                                                                    |     0.002 |
|             GEN_AXI4.I_FULL_AXI                                                                         |     0.002 |
|               GEN_ARB.I_SNG_PORT                                                                        |    <0.001 |
|               I_RD_CHNL                                                                                 |     0.001 |
|                 I_WRAP_BRST                                                                             |    <0.001 |
|               I_WR_CHNL                                                                                 |    <0.001 |
|                 BID_FIFO                                                                                |    <0.001 |
|                 I_WRAP_BRST                                                                             |    <0.001 |
|       microblaze_0_axi_periph                                                                           |     0.009 |
|         m00_couplers                                                                                    |    <0.001 |
|           m00_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m01_couplers                                                                                    |    <0.001 |
|           m01_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m02_couplers                                                                                    |    <0.001 |
|           m02_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m03_couplers                                                                                    |    <0.001 |
|           m03_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m04_couplers                                                                                    |    <0.001 |
|           m04_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m05_couplers                                                                                    |    <0.001 |
|           m05_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m06_couplers                                                                                    |    <0.001 |
|           m06_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m07_couplers                                                                                    |    <0.001 |
|           m07_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         s00_couplers                                                                                    |     0.001 |
|           s00_regslice                                                                                  |     0.001 |
|             inst                                                                                        |     0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         xbar                                                                                            |     0.003 |
|           inst                                                                                          |     0.003 |
|             gen_sasd.crossbar_sasd_0                                                                    |     0.003 |
|               addr_arbiter_inst                                                                         |     0.001 |
|               gen_decerr.decerr_slave_inst                                                              |    <0.001 |
|               reg_slice_r                                                                               |     0.001 |
|               splitter_ar                                                                               |    <0.001 |
|               splitter_aw                                                                               |    <0.001 |
|       rst_clk_wiz_1_100M                                                                                |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           EXT_LPF                                                                                       |    <0.001 |
|             ACTIVE_HIGH_AUX.ACT_HI_AUX                                                                  |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|           SEQ                                                                                           |    <0.001 |
|             SEQ_COUNTER                                                                                 |    <0.001 |
|       spi                                                                                               |     0.004 |
|         U0                                                                                              |     0.004 |
|           NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                                 |     0.004 |
|             QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                          |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|                 I_DECODER                                                                               |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|             QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                    |     0.004 |
|               CONTROL_REG_I                                                                             |    <0.001 |
|               FIFO_EXISTS.CLK_CROSS_I                                                                   |    <0.001 |
|               FIFO_EXISTS.FIFO_IF_MODULE_I                                                              |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                              |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                             |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_II                                                                    |     0.001 |
|                 xpm_fifo_instance.xpm_fifo_async_inst                                                   |     0.001 |
|                   gnuram_async_fifo.xpm_fifo_base_inst                                                  |     0.001 |
|                     gaf_wptr_p3.wrpp3_inst                                                              |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_inst                                                       |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg                                                           |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg                                                           |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg_dc                                                        |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                    |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gen_fwft.rdpp1_inst                                                                 |    <0.001 |
|                     gen_sdpram.xpm_memory_base_inst                                                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7                                         |    <0.001 |
|                     rdp_inst                                                                            |    <0.001 |
|                     rdpp1_inst                                                                          |    <0.001 |
|                     rst_d1_inst                                                                         |    <0.001 |
|                     wrp_inst                                                                            |    <0.001 |
|                     wrpp1_inst                                                                          |    <0.001 |
|                     wrpp2_inst                                                                          |    <0.001 |
|                     xpm_fifo_rst_inst                                                                   |    <0.001 |
|                       gen_rst_ic.rrst_wr_inst                                                           |    <0.001 |
|                       gen_rst_ic.wrst_rd_inst                                                           |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                          |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_II                                                                    |     0.001 |
|                 xpm_fifo_instance.xpm_fifo_async_inst                                                   |     0.001 |
|                   gnuram_async_fifo.xpm_fifo_base_inst                                                  |     0.001 |
|                     gaf_wptr_p3.wrpp3_inst                                                              |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                    |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_inst                                                       |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg                                                           |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg_dc                                                        |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg                                                           |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gen_fwft.rdpp1_inst                                                                 |    <0.001 |
|                     gen_sdpram.xpm_memory_base_inst                                                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7                                         |    <0.001 |
|                     rdp_inst                                                                            |    <0.001 |
|                     rdpp1_inst                                                                          |    <0.001 |
|                     rst_d1_inst                                                                         |    <0.001 |
|                     wrp_inst                                                                            |    <0.001 |
|                     wrpp1_inst                                                                          |    <0.001 |
|                     wrpp2_inst                                                                          |    <0.001 |
|                     xpm_fifo_rst_inst                                                                   |    <0.001 |
|                       gen_rst_ic.rrst_wr_inst                                                           |    <0.001 |
|                       gen_rst_ic.wrst_rd_inst                                                           |    <0.001 |
|               INTERRUPT_CONTROL_I                                                                       |    <0.001 |
|               LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                           |    <0.001 |
|               RESET_SYNC_AXI_SPI_CLK_INST                                                               |    <0.001 |
|               SOFT_RESET_I                                                                              |    <0.001 |
|               STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                              |    <0.001 |
|       timer                                                                                             |     0.003 |
|         U0                                                                                              |     0.003 |
|           AXI4_LITE_I                                                                                   |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|           TC_CORE_I                                                                                     |     0.003 |
|             COUNTER_0_I                                                                                 |     0.001 |
|               COUNTER_I                                                                                 |     0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                                                |     0.001 |
|               COUNTER_I                                                                                 |     0.001 |
|             READ_MUX_I                                                                                  |    <0.001 |
|             TIMER_CONTROL_I                                                                             |    <0.001 |
|               INPUT_DOUBLE_REGS                                                                         |    <0.001 |
|               INPUT_DOUBLE_REGS2                                                                        |    <0.001 |
|               INPUT_DOUBLE_REGS3                                                                        |    <0.001 |
|     iop_pmodb                                                                                           |     0.053 |
|       dff_en_reset_vector_0                                                                             |    <0.001 |
|         inst                                                                                            |    <0.001 |
|       gpio                                                                                              |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           AXI_LITE_IPIF_I                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|           gpio_core_1                                                                                   |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                                 |    <0.001 |
|       iic                                                                                               |     0.002 |
|         U0                                                                                              |     0.002 |
|           X_IIC                                                                                         |     0.002 |
|             DYN_MASTER_I                                                                                |    <0.001 |
|             FILTER_I                                                                                    |    <0.001 |
|               SCL_DEBOUNCE                                                                              |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                                       |    <0.001 |
|               SDA_DEBOUNCE                                                                              |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                                       |    <0.001 |
|             IIC_CONTROL_I                                                                               |    <0.001 |
|               BITCNT                                                                                    |    <0.001 |
|               CLKCNT                                                                                    |    <0.001 |
|               I2CDATA_REG                                                                               |    <0.001 |
|               I2CHEADER_REG                                                                             |    <0.001 |
|               SETUP_CNT                                                                                 |    <0.001 |
|             READ_FIFO_I                                                                                 |    <0.001 |
|             REG_INTERFACE_I                                                                             |    <0.001 |
|             WRITE_FIFO_CTRL_I                                                                           |    <0.001 |
|             WRITE_FIFO_I                                                                                |    <0.001 |
|             X_AXI_IPIF_SSP1                                                                             |    <0.001 |
|               AXI_LITE_IPIF_I                                                                           |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|                   I_DECODER                                                                             |    <0.001 |
|               X_INTERRUPT_CONTROL                                                                       |    <0.001 |
|               X_SOFT_RESET                                                                              |    <0.001 |
|       intc                                                                                              |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           AXI_LITE_IPIF_I                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|           INTC_CORE_I                                                                                   |    <0.001 |
|       intr                                                                                              |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           AXI_LITE_IPIF_I                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|           gpio_core_1                                                                                   |    <0.001 |
|       intr_concat                                                                                       |     0.000 |
|       io_switch                                                                                         |     0.001 |
|         inst                                                                                            |     0.001 |
|           io_switch_v1_1_S_AXI_inst                                                                     |     0.001 |
|       lmb                                                                                               |     0.019 |
|         dlmb_v10                                                                                        |     0.000 |
|           U0                                                                                            |     0.000 |
|         ilmb_v10                                                                                        |     0.000 |
|           U0                                                                                            |     0.000 |
|         lmb_bram                                                                                        |     0.017 |
|           U0                                                                                            |     0.017 |
|             inst_blk_mem_gen                                                                            |     0.017 |
|               gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                     |     0.017 |
|                 valid.cstr                                                                              |     0.017 |
|                   ramloop[0].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[10].ram.r                                                                     |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[11].ram.r                                                                     |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[12].ram.r                                                                     |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[13].ram.r                                                                     |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[14].ram.r                                                                     |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[15].ram.r                                                                     |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[1].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[2].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[3].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[4].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[5].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[6].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[7].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[8].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[9].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|         lmb_bram_if_cntlr                                                                               |     0.002 |
|           U0                                                                                            |     0.002 |
|             lmb_mux_I                                                                                   |     0.002 |
|       mb                                                                                                |     0.011 |
|         U0                                                                                              |     0.011 |
|           MicroBlaze_Core_I                                                                             |     0.011 |
|             Performance.Core                                                                            |     0.011 |
|               Data_Flow_I                                                                               |     0.005 |
|                 ALU_I                                                                                   |    <0.001 |
|                   Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                     |    <0.001 |
|                     Last_Bit.I_ALU_LUT_2                                                                |    <0.001 |
|                     Last_Bit.I_ALU_LUT_V5                                                               |    <0.001 |
|                     Last_Bit.MULT_AND_I                                                                 |    <0.001 |
|                     Last_Bit.MUXCY_XOR_I                                                                |     0.000 |
|                   Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Byte_Doublet_Handle_gti_I                                                               |    <0.001 |
|                 Data_Flow_Logic_I                                                                       |    <0.001 |
|                   Gen_Bits[0].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[10].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[11].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[12].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[13].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[14].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[15].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[16].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[17].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[18].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[19].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[1].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[20].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[21].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[22].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[23].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[24].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[25].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[26].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[27].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[28].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[29].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[2].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[30].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[31].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[3].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[4].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[5].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[6].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[7].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[8].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[9].MEM_EX_Result_Inst                                                        |    <0.001 |
|                 Operand_Select_I                                                                        |    <0.001 |
|                   Gen_Bit[0].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[10].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[11].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[12].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[13].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[14].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[15].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[16].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[17].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[18].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[19].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[1].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[20].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[21].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[22].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[23].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[24].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[25].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[26].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[27].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[28].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[29].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[2].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[30].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[31].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[3].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[4].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[5].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[6].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[7].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[8].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[9].MUXF7_I1                                                                   |    <0.001 |
|                 Register_File_I                                                                         |     0.001 |
|                   Using_LUT6.All_RAM32M[0].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[10].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[11].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[12].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[13].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[14].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[15].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[1].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[2].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[3].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[4].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[5].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[6].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[7].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[8].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[9].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Shift_Logic_Module_I                                                                    |     0.000 |
|                 Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                     |    <0.001 |
|                 Using_DAXI_ALU_Carry.Post_MUXCY_I                                                       |     0.000 |
|                 Using_DAXI_ALU_Carry.direct_lut_INST                                                    |     0.000 |
|                 Zero_Detect_I                                                                           |    <0.001 |
|                   Part_Of_Zero_Carry_Start                                                              |    <0.001 |
|                   Zero_Detecting[2].I_Part_Of_Zero_Detect                                               |     0.000 |
|                   Zero_Detecting[3].I_Part_Of_Zero_Detect                                               |    <0.001 |
|                 exception_registers_I1                                                                  |     0.001 |
|                   CarryIn_MUXCY                                                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                             |    <0.001 |
|                 msr_reg_i                                                                               |    <0.001 |
|                   MEM_MSR_Bits[28].Using_FDR.MSR_I                                                      |    <0.001 |
|                   MEM_MSR_Bits[29].Using_FDR.MSR_I                                                      |    <0.001 |
|                   MEM_MSR_Bits[30].Using_FDR.MSR_I                                                      |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                                 |    <0.001 |
|               Decode_I                                                                                  |     0.005 |
|                 PC_Module_I                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                              |    <0.001 |
|                   Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                     |    <0.001 |
|                   Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                     |    <0.001 |
|                   Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                     |    <0.001 |
|                   Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                     |     0.000 |
|                 PreFetch_Buffer_I1                                                                      |     0.002 |
|                   Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                       |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                   |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Last_Sel_DFF                                                                          |    <0.001 |
|                   Mux_Select_Empty_LUT6                                                                 |    <0.001 |
|                   Mux_Select_OF_Valid_LUT6                                                              |    <0.001 |
|                   OF_Valid_DFF                                                                          |    <0.001 |
|                 Use_MuxCy[10].OF_Piperun_Stage                                                          |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[11].OF_Piperun_Stage                                                          |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[1].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[2].OF_Piperun_Stage                                                           |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[3].OF_Piperun_Stage                                                           |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[4].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[5].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[6].OF_Piperun_Stage                                                           |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[7].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[8].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[9].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Using_FPGA_2.ex_byte_access_i_Inst                                                      |    <0.001 |
|                 Using_FPGA_2.ex_doublet_access_i_Inst                                                   |    <0.001 |
|                 Using_FPGA_2.ex_is_load_instr_Inst                                                      |    <0.001 |
|                 Using_FPGA_2.ex_is_lwx_instr_Inst                                                       |    <0.001 |
|                 Using_FPGA_2.ex_is_swx_instr_Inst                                                       |    <0.001 |
|                 Using_FPGA_2.ex_load_store_instr_Inst                                                   |    <0.001 |
|                 Using_FPGA_2.ex_reverse_mem_access_inst                                                 |    <0.001 |
|                 Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                |    <0.001 |
|                 Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                 |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                        |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                       |    <0.001 |
|                 Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                        |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 if_pc_incr_carry_and_0                                                                  |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 if_pc_incr_carry_and_3                                                                  |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 jump_logic_I1                                                                           |    <0.001 |
|                   MUXCY_JUMP_CARRY                                                                      |     0.000 |
|                   MUXCY_JUMP_CARRY2                                                                     |    <0.001 |
|                   MUXCY_JUMP_CARRY3                                                                     |    <0.001 |
|                   MUXCY_JUMP_CARRY4                                                                     |     0.000 |
|                   MUXCY_JUMP_CARRY5                                                                     |     0.000 |
|                   MUXCY_JUMP_CARRY6                                                                     |    <0.001 |
|                 mem_PipeRun_carry_and                                                                   |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 mem_wait_on_ready_N_carry_or                                                            |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|               Use_DBUS.DAXI_Interface_I1                                                                |    <0.001 |
|               Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                  |    <0.001 |
|               Use_Debug_Logic.Master_Core.Debug_Perf                                                    |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_1                                                                |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_3                                                                |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_4                                                                |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_brk_hit                                                        |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_hit                                                            |    <0.001 |
|                   sync_bits[0].sync_bit                                                                 |    <0.001 |
|                 Serial_Dbg_Intf.sync_pause                                                              |     0.000 |
|                 Serial_Dbg_Intf.sync_running_clock                                                      |    <0.001 |
|                 Serial_Dbg_Intf.sync_sample                                                             |    <0.001 |
|                   sync_bits[0].sync_bit                                                                 |    <0.001 |
|                   sync_bits[1].sync_bit                                                                 |    <0.001 |
|                   sync_bits[2].sync_bit                                                                 |    <0.001 |
|                   sync_bits[3].sync_bit                                                                 |    <0.001 |
|                   sync_bits[4].sync_bit                                                                 |    <0.001 |
|                   sync_bits[5].sync_bit                                                                 |    <0.001 |
|                   sync_bits[6].sync_bit                                                                 |    <0.001 |
|                   sync_bits[7].sync_bit                                                                 |    <0.001 |
|                   sync_bits[9].sync_bit                                                                 |    <0.001 |
|                 Serial_Dbg_Intf.sync_sleep                                                              |    <0.001 |
|                 Serial_Dbg_Intf.sync_stop_CPU                                                           |    <0.001 |
|                 Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                    |    <0.001 |
|                   Compare[0].MUXCY_I                                                                    |    <0.001 |
|                   Compare[0].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[1].MUXCY_I                                                                    |     0.000 |
|                   Compare[1].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[2].MUXCY_I                                                                    |     0.000 |
|                   Compare[2].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[3].MUXCY_I                                                                    |     0.000 |
|                   Compare[3].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[4].MUXCY_I                                                                    |    <0.001 |
|                   Compare[4].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[5].MUXCY_I                                                                    |     0.000 |
|                   Compare[5].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[6].MUXCY_I                                                                    |     0.000 |
|                   Compare[6].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[7].MUXCY_I                                                                    |     0.000 |
|                   Compare[7].SRLC16E_I                                                                  |    <0.001 |
|                   The_First_BreakPoints.MUXCY_Post                                                      |    <0.001 |
|                 sync_trig_out_0                                                                         |    <0.001 |
|               instr_mux_I                                                                               |    <0.001 |
|                 Mux_LD.LD_inst                                                                          |    <0.001 |
|                   Mux_Loop[0].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[10].I_MUX_LUT6                                                               |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[11].I_MUX_LUT6                                                               |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[12].I_MUX_LUT6                                                               |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[13].I_MUX_LUT6                                                               |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[14].I_MUX_LUT6                                                               |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[15].I_MUX_LUT6                                                               |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[1].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[2].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[3].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[4].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[5].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[6].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[7].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[8].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[9].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|               mem_databus_ready_sel_carry_or                                                            |    <0.001 |
|                 MUXCY_I                                                                                 |    <0.001 |
|             Reset_DFF                                                                                   |    <0.001 |
|             Using_Async_Interrupt.Interrupt_DFF                                                         |    <0.001 |
|             Using_Async_Wakeup_0.Wakeup_DFF                                                             |    <0.001 |
|             Using_Async_Wakeup_1.Wakeup_DFF                                                             |    <0.001 |
|       mb_bram_ctrl                                                                                      |     0.002 |
|         U0                                                                                              |     0.002 |
|           gext_inst.abcv4_0_ext_inst                                                                    |     0.002 |
|             GEN_AXI4.I_FULL_AXI                                                                         |     0.002 |
|               GEN_ARB.I_SNG_PORT                                                                        |    <0.001 |
|               I_RD_CHNL                                                                                 |     0.001 |
|                 I_WRAP_BRST                                                                             |    <0.001 |
|               I_WR_CHNL                                                                                 |    <0.001 |
|                 BID_FIFO                                                                                |    <0.001 |
|                 I_WRAP_BRST                                                                             |    <0.001 |
|       microblaze_0_axi_periph                                                                           |     0.009 |
|         m00_couplers                                                                                    |    <0.001 |
|           m00_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m01_couplers                                                                                    |    <0.001 |
|           m01_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m02_couplers                                                                                    |    <0.001 |
|           m02_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m03_couplers                                                                                    |    <0.001 |
|           m03_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m04_couplers                                                                                    |    <0.001 |
|           m04_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m05_couplers                                                                                    |    <0.001 |
|           m05_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m06_couplers                                                                                    |    <0.001 |
|           m06_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m07_couplers                                                                                    |     0.001 |
|           m07_regslice                                                                                  |     0.001 |
|             inst                                                                                        |     0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         s00_couplers                                                                                    |     0.001 |
|           s00_regslice                                                                                  |     0.001 |
|             inst                                                                                        |     0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         xbar                                                                                            |     0.003 |
|           inst                                                                                          |     0.003 |
|             gen_sasd.crossbar_sasd_0                                                                    |     0.003 |
|               addr_arbiter_inst                                                                         |     0.001 |
|               gen_decerr.decerr_slave_inst                                                              |    <0.001 |
|               reg_slice_r                                                                               |     0.001 |
|               splitter_ar                                                                               |    <0.001 |
|               splitter_aw                                                                               |    <0.001 |
|       rst_clk_wiz_1_100M                                                                                |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           EXT_LPF                                                                                       |    <0.001 |
|             ACTIVE_HIGH_AUX.ACT_HI_AUX                                                                  |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|           SEQ                                                                                           |    <0.001 |
|             SEQ_COUNTER                                                                                 |    <0.001 |
|       spi                                                                                               |     0.004 |
|         U0                                                                                              |     0.004 |
|           NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                                 |     0.004 |
|             QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                          |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|                 I_DECODER                                                                               |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|             QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                    |     0.004 |
|               CONTROL_REG_I                                                                             |    <0.001 |
|               FIFO_EXISTS.CLK_CROSS_I                                                                   |    <0.001 |
|               FIFO_EXISTS.FIFO_IF_MODULE_I                                                              |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                              |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                             |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_II                                                                    |    <0.001 |
|                 xpm_fifo_instance.xpm_fifo_async_inst                                                   |    <0.001 |
|                   gnuram_async_fifo.xpm_fifo_base_inst                                                  |    <0.001 |
|                     gaf_wptr_p3.wrpp3_inst                                                              |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_inst                                                       |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg                                                           |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg                                                           |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg_dc                                                        |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                    |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gen_fwft.rdpp1_inst                                                                 |    <0.001 |
|                     gen_sdpram.xpm_memory_base_inst                                                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7                                         |    <0.001 |
|                     rdp_inst                                                                            |    <0.001 |
|                     rdpp1_inst                                                                          |    <0.001 |
|                     rst_d1_inst                                                                         |    <0.001 |
|                     wrp_inst                                                                            |    <0.001 |
|                     wrpp1_inst                                                                          |    <0.001 |
|                     wrpp2_inst                                                                          |    <0.001 |
|                     xpm_fifo_rst_inst                                                                   |    <0.001 |
|                       gen_rst_ic.rrst_wr_inst                                                           |    <0.001 |
|                       gen_rst_ic.wrst_rd_inst                                                           |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                          |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_II                                                                    |     0.001 |
|                 xpm_fifo_instance.xpm_fifo_async_inst                                                   |     0.001 |
|                   gnuram_async_fifo.xpm_fifo_base_inst                                                  |     0.001 |
|                     gaf_wptr_p3.wrpp3_inst                                                              |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                    |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_inst                                                       |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg                                                           |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg_dc                                                        |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg                                                           |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gen_fwft.rdpp1_inst                                                                 |    <0.001 |
|                     gen_sdpram.xpm_memory_base_inst                                                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7                                         |    <0.001 |
|                     rdp_inst                                                                            |    <0.001 |
|                     rdpp1_inst                                                                          |    <0.001 |
|                     rst_d1_inst                                                                         |    <0.001 |
|                     wrp_inst                                                                            |    <0.001 |
|                     wrpp1_inst                                                                          |    <0.001 |
|                     wrpp2_inst                                                                          |    <0.001 |
|                     xpm_fifo_rst_inst                                                                   |    <0.001 |
|                       gen_rst_ic.rrst_wr_inst                                                           |    <0.001 |
|                       gen_rst_ic.wrst_rd_inst                                                           |    <0.001 |
|               INTERRUPT_CONTROL_I                                                                       |    <0.001 |
|               LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                           |    <0.001 |
|               RESET_SYNC_AXI_SPI_CLK_INST                                                               |    <0.001 |
|               SOFT_RESET_I                                                                              |    <0.001 |
|               STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                              |    <0.001 |
|       timer                                                                                             |     0.003 |
|         U0                                                                                              |     0.003 |
|           AXI4_LITE_I                                                                                   |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|           TC_CORE_I                                                                                     |     0.003 |
|             COUNTER_0_I                                                                                 |     0.001 |
|               COUNTER_I                                                                                 |     0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                                                |     0.001 |
|               COUNTER_I                                                                                 |     0.001 |
|             READ_MUX_I                                                                                  |    <0.001 |
|             TIMER_CONTROL_I                                                                             |    <0.001 |
|               INPUT_DOUBLE_REGS                                                                         |    <0.001 |
|               INPUT_DOUBLE_REGS2                                                                        |    <0.001 |
|               INPUT_DOUBLE_REGS3                                                                        |    <0.001 |
|     iop_rpi                                                                                             |     0.071 |
|       dff_en_reset_vector_0                                                                             |    <0.001 |
|         inst                                                                                            |    <0.001 |
|       iic_subsystem                                                                                     |     0.004 |
|         iic_0                                                                                           |     0.002 |
|           U0                                                                                            |     0.002 |
|             X_IIC                                                                                       |     0.002 |
|               DYN_MASTER_I                                                                              |    <0.001 |
|               FILTER_I                                                                                  |    <0.001 |
|                 SCL_DEBOUNCE                                                                            |    <0.001 |
|                   INPUT_DOUBLE_REGS                                                                     |    <0.001 |
|                 SDA_DEBOUNCE                                                                            |    <0.001 |
|                   INPUT_DOUBLE_REGS                                                                     |    <0.001 |
|               IIC_CONTROL_I                                                                             |    <0.001 |
|                 BITCNT                                                                                  |    <0.001 |
|                 CLKCNT                                                                                  |    <0.001 |
|                 I2CDATA_REG                                                                             |    <0.001 |
|                 I2CHEADER_REG                                                                           |    <0.001 |
|                 SETUP_CNT                                                                               |    <0.001 |
|               READ_FIFO_I                                                                               |    <0.001 |
|               REG_INTERFACE_I                                                                           |    <0.001 |
|               WRITE_FIFO_CTRL_I                                                                         |    <0.001 |
|               WRITE_FIFO_I                                                                              |    <0.001 |
|               X_AXI_IPIF_SSP1                                                                           |    <0.001 |
|                 AXI_LITE_IPIF_I                                                                         |    <0.001 |
|                   I_SLAVE_ATTACHMENT                                                                    |    <0.001 |
|                     I_DECODER                                                                           |    <0.001 |
|                 X_INTERRUPT_CONTROL                                                                     |    <0.001 |
|                 X_SOFT_RESET                                                                            |    <0.001 |
|         iic_1                                                                                           |     0.002 |
|           U0                                                                                            |     0.002 |
|             X_IIC                                                                                       |     0.002 |
|               DYN_MASTER_I                                                                              |    <0.001 |
|               FILTER_I                                                                                  |    <0.001 |
|                 SCL_DEBOUNCE                                                                            |    <0.001 |
|                   INPUT_DOUBLE_REGS                                                                     |    <0.001 |
|                 SDA_DEBOUNCE                                                                            |    <0.001 |
|                   INPUT_DOUBLE_REGS                                                                     |    <0.001 |
|               IIC_CONTROL_I                                                                             |    <0.001 |
|                 BITCNT                                                                                  |    <0.001 |
|                 CLKCNT                                                                                  |    <0.001 |
|                 I2CDATA_REG                                                                             |    <0.001 |
|                 I2CHEADER_REG                                                                           |    <0.001 |
|                 SETUP_CNT                                                                               |    <0.001 |
|               READ_FIFO_I                                                                               |    <0.001 |
|               REG_INTERFACE_I                                                                           |    <0.001 |
|               WRITE_FIFO_CTRL_I                                                                         |    <0.001 |
|               WRITE_FIFO_I                                                                              |    <0.001 |
|               X_AXI_IPIF_SSP1                                                                           |    <0.001 |
|                 AXI_LITE_IPIF_I                                                                         |    <0.001 |
|                   I_SLAVE_ATTACHMENT                                                                    |    <0.001 |
|                     I_DECODER                                                                           |    <0.001 |
|                 X_INTERRUPT_CONTROL                                                                     |    <0.001 |
|                 X_SOFT_RESET                                                                            |    <0.001 |
|       intc                                                                                              |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           AXI_LITE_IPIF_I                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|           INTC_CORE_I                                                                                   |    <0.001 |
|       intr                                                                                              |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           AXI_LITE_IPIF_I                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|           gpio_core_1                                                                                   |    <0.001 |
|       intr_concat                                                                                       |     0.000 |
|       io_switch                                                                                         |     0.001 |
|         inst                                                                                            |     0.001 |
|           io_switch_v1_1_S_AXI_inst                                                                     |     0.001 |
|       lmb                                                                                               |     0.023 |
|         dlmb_v10                                                                                        |     0.000 |
|           U0                                                                                            |     0.000 |
|         ilmb_v10                                                                                        |     0.000 |
|           U0                                                                                            |     0.000 |
|         lmb_bram                                                                                        |     0.021 |
|           U0                                                                                            |     0.021 |
|             inst_blk_mem_gen                                                                            |     0.021 |
|               gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                     |     0.021 |
|                 valid.cstr                                                                              |     0.021 |
|                   ramloop[0].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[10].ram.r                                                                     |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[11].ram.r                                                                     |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[12].ram.r                                                                     |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[13].ram.r                                                                     |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[14].ram.r                                                                     |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[15].ram.r                                                                     |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[1].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[2].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[3].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[4].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[5].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[6].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[7].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[8].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|                   ramloop[9].ram.r                                                                      |     0.001 |
|                     prim_noinit.ram                                                                     |     0.001 |
|         lmb_bram_if_cntlr                                                                               |     0.001 |
|           U0                                                                                            |     0.001 |
|             lmb_mux_I                                                                                   |     0.001 |
|       mb                                                                                                |     0.012 |
|         U0                                                                                              |     0.012 |
|           MicroBlaze_Core_I                                                                             |     0.012 |
|             Performance.Core                                                                            |     0.012 |
|               Data_Flow_I                                                                               |     0.005 |
|                 ALU_I                                                                                   |    <0.001 |
|                   Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                     |    <0.001 |
|                     Last_Bit.I_ALU_LUT_2                                                                |    <0.001 |
|                     Last_Bit.I_ALU_LUT_V5                                                               |    <0.001 |
|                     Last_Bit.MULT_AND_I                                                                 |    <0.001 |
|                     Last_Bit.MUXCY_XOR_I                                                                |     0.000 |
|                   Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                 Byte_Doublet_Handle_gti_I                                                               |    <0.001 |
|                 Data_Flow_Logic_I                                                                       |    <0.001 |
|                   Gen_Bits[0].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[10].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[11].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[12].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[13].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[14].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[15].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[16].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[17].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[18].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[19].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[1].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[20].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[21].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[22].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[23].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[24].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[25].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[26].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[27].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[28].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[29].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[2].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[30].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[31].MEM_EX_Result_Inst                                                       |    <0.001 |
|                   Gen_Bits[3].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[4].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[5].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[6].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[7].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[8].MEM_EX_Result_Inst                                                        |    <0.001 |
|                   Gen_Bits[9].MEM_EX_Result_Inst                                                        |    <0.001 |
|                 Operand_Select_I                                                                        |    <0.001 |
|                   Gen_Bit[0].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[10].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[11].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[12].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[13].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[14].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[15].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[16].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[17].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[18].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[19].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[1].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[20].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[21].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[22].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[23].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[24].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[25].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[26].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[27].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[28].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[29].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[2].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[30].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[31].MUXF7_I1                                                                  |    <0.001 |
|                   Gen_Bit[3].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[4].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[5].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[6].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[7].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[8].MUXF7_I1                                                                   |    <0.001 |
|                   Gen_Bit[9].MUXF7_I1                                                                   |    <0.001 |
|                 Register_File_I                                                                         |     0.001 |
|                   Using_LUT6.All_RAM32M[0].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[10].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[11].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[12].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[13].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[14].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[15].ram32m_i                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[1].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[2].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[3].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[4].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[5].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[6].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[7].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[8].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[9].ram32m_i                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                 Shift_Logic_Module_I                                                                    |     0.000 |
|                 Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                     |    <0.001 |
|                 Using_DAXI_ALU_Carry.Post_MUXCY_I                                                       |     0.000 |
|                 Using_DAXI_ALU_Carry.direct_lut_INST                                                    |     0.000 |
|                 Zero_Detect_I                                                                           |    <0.001 |
|                   Part_Of_Zero_Carry_Start                                                              |    <0.001 |
|                   Zero_Detecting[2].I_Part_Of_Zero_Detect                                               |     0.000 |
|                   Zero_Detecting[3].I_Part_Of_Zero_Detect                                               |    <0.001 |
|                 exception_registers_I1                                                                  |     0.001 |
|                   CarryIn_MUXCY                                                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                          |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                        |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                            |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                           |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                         |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                           |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                             |    <0.001 |
|                 msr_reg_i                                                                               |    <0.001 |
|                   MEM_MSR_Bits[28].Using_FDR.MSR_I                                                      |    <0.001 |
|                   MEM_MSR_Bits[29].Using_FDR.MSR_I                                                      |    <0.001 |
|                   MEM_MSR_Bits[30].Using_FDR.MSR_I                                                      |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                 |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                                 |    <0.001 |
|               Decode_I                                                                                  |     0.006 |
|                 PC_Module_I                                                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                              |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                              |    <0.001 |
|                   Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                     |    <0.001 |
|                   Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                    |    <0.001 |
|                   Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                    |     0.000 |
|                   Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                     |    <0.001 |
|                   Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                     |     0.000 |
|                   Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                     |    <0.001 |
|                   Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                     |     0.000 |
|                 PreFetch_Buffer_I1                                                                      |     0.002 |
|                   Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                    |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                       |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                   |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                            |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                             |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                           |    <0.001 |
|                   Last_Sel_DFF                                                                          |    <0.001 |
|                   Mux_Select_Empty_LUT6                                                                 |    <0.001 |
|                   Mux_Select_OF_Valid_LUT6                                                              |    <0.001 |
|                   OF_Valid_DFF                                                                          |    <0.001 |
|                 Use_MuxCy[10].OF_Piperun_Stage                                                          |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[11].OF_Piperun_Stage                                                          |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[1].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[2].OF_Piperun_Stage                                                           |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[3].OF_Piperun_Stage                                                           |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[4].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[5].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[6].OF_Piperun_Stage                                                           |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_MuxCy[7].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[8].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Use_MuxCy[9].OF_Piperun_Stage                                                           |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                              |    <0.001 |
|                 Using_FPGA_2.ex_byte_access_i_Inst                                                      |    <0.001 |
|                 Using_FPGA_2.ex_doublet_access_i_Inst                                                   |    <0.001 |
|                 Using_FPGA_2.ex_is_load_instr_Inst                                                      |    <0.001 |
|                 Using_FPGA_2.ex_is_lwx_instr_Inst                                                       |    <0.001 |
|                 Using_FPGA_2.ex_is_swx_instr_Inst                                                       |    <0.001 |
|                 Using_FPGA_2.ex_load_store_instr_Inst                                                   |    <0.001 |
|                 Using_FPGA_2.ex_reverse_mem_access_inst                                                 |    <0.001 |
|                 Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                |    <0.001 |
|                 Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                 |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                        |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                        |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                       |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                       |    <0.001 |
|                 Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                        |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 if_pc_incr_carry_and_0                                                                  |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 if_pc_incr_carry_and_3                                                                  |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 jump_logic_I1                                                                           |    <0.001 |
|                   MUXCY_JUMP_CARRY                                                                      |     0.000 |
|                   MUXCY_JUMP_CARRY2                                                                     |    <0.001 |
|                   MUXCY_JUMP_CARRY3                                                                     |    <0.001 |
|                   MUXCY_JUMP_CARRY4                                                                     |     0.000 |
|                   MUXCY_JUMP_CARRY5                                                                     |     0.000 |
|                   MUXCY_JUMP_CARRY6                                                                     |    <0.001 |
|                 mem_PipeRun_carry_and                                                                   |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 mem_wait_on_ready_N_carry_or                                                            |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|               Use_DBUS.DAXI_Interface_I1                                                                |    <0.001 |
|               Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                  |    <0.001 |
|               Use_Debug_Logic.Master_Core.Debug_Perf                                                    |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_1                                                                |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_3                                                                |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_4                                                                |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                   |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_brk_hit                                                        |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_hit                                                            |    <0.001 |
|                   sync_bits[0].sync_bit                                                                 |    <0.001 |
|                 Serial_Dbg_Intf.sync_pause                                                              |     0.000 |
|                 Serial_Dbg_Intf.sync_running_clock                                                      |    <0.001 |
|                 Serial_Dbg_Intf.sync_sample                                                             |    <0.001 |
|                   sync_bits[0].sync_bit                                                                 |    <0.001 |
|                   sync_bits[1].sync_bit                                                                 |    <0.001 |
|                   sync_bits[2].sync_bit                                                                 |    <0.001 |
|                   sync_bits[3].sync_bit                                                                 |    <0.001 |
|                   sync_bits[4].sync_bit                                                                 |    <0.001 |
|                   sync_bits[5].sync_bit                                                                 |    <0.001 |
|                   sync_bits[6].sync_bit                                                                 |    <0.001 |
|                   sync_bits[7].sync_bit                                                                 |    <0.001 |
|                   sync_bits[9].sync_bit                                                                 |    <0.001 |
|                 Serial_Dbg_Intf.sync_sleep                                                              |    <0.001 |
|                 Serial_Dbg_Intf.sync_stop_CPU                                                           |    <0.001 |
|                 Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                    |    <0.001 |
|                   Compare[0].MUXCY_I                                                                    |    <0.001 |
|                   Compare[0].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[1].MUXCY_I                                                                    |     0.000 |
|                   Compare[1].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[2].MUXCY_I                                                                    |     0.000 |
|                   Compare[2].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[3].MUXCY_I                                                                    |     0.000 |
|                   Compare[3].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[4].MUXCY_I                                                                    |    <0.001 |
|                   Compare[4].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[5].MUXCY_I                                                                    |     0.000 |
|                   Compare[5].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[6].MUXCY_I                                                                    |     0.000 |
|                   Compare[6].SRLC16E_I                                                                  |    <0.001 |
|                   Compare[7].MUXCY_I                                                                    |     0.000 |
|                   Compare[7].SRLC16E_I                                                                  |    <0.001 |
|                   The_First_BreakPoints.MUXCY_Post                                                      |    <0.001 |
|                 sync_trig_out_0                                                                         |    <0.001 |
|               instr_mux_I                                                                               |    <0.001 |
|                 Mux_LD.LD_inst                                                                          |    <0.001 |
|                   Mux_Loop[0].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[10].I_MUX_LUT6                                                               |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[11].I_MUX_LUT6                                                               |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[12].I_MUX_LUT6                                                               |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[13].I_MUX_LUT6                                                               |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[14].I_MUX_LUT6                                                               |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[15].I_MUX_LUT6                                                               |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[1].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[2].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[3].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[4].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[5].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[6].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[7].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[8].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Mux_Loop[9].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|               mem_databus_ready_sel_carry_or                                                            |    <0.001 |
|                 MUXCY_I                                                                                 |    <0.001 |
|             Reset_DFF                                                                                   |    <0.001 |
|             Using_Async_Interrupt.Interrupt_DFF                                                         |    <0.001 |
|             Using_Async_Wakeup_0.Wakeup_DFF                                                             |    <0.001 |
|             Using_Async_Wakeup_1.Wakeup_DFF                                                             |    <0.001 |
|       mb_bram_ctrl                                                                                      |     0.002 |
|         U0                                                                                              |     0.002 |
|           gext_inst.abcv4_0_ext_inst                                                                    |     0.002 |
|             GEN_AXI4.I_FULL_AXI                                                                         |     0.002 |
|               GEN_ARB.I_SNG_PORT                                                                        |    <0.001 |
|               I_RD_CHNL                                                                                 |     0.001 |
|                 I_WRAP_BRST                                                                             |    <0.001 |
|               I_WR_CHNL                                                                                 |    <0.001 |
|                 BID_FIFO                                                                                |    <0.001 |
|                 I_WRAP_BRST                                                                             |    <0.001 |
|       microblaze_0_axi_periph                                                                           |     0.011 |
|         m00_couplers                                                                                    |    <0.001 |
|           m00_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m01_couplers                                                                                    |    <0.001 |
|           m01_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m02_couplers                                                                                    |    <0.001 |
|           m02_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m03_couplers                                                                                    |    <0.001 |
|           m03_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m04_couplers                                                                                    |    <0.001 |
|           m04_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m05_couplers                                                                                    |    <0.001 |
|           m05_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m06_couplers                                                                                    |    <0.001 |
|           m06_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m07_couplers                                                                                    |    <0.001 |
|           m07_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m08_couplers                                                                                    |    <0.001 |
|           m08_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m09_couplers                                                                                    |    <0.001 |
|           m09_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m10_couplers                                                                                    |    <0.001 |
|           m10_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m11_couplers                                                                                    |    <0.001 |
|           m11_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         s00_couplers                                                                                    |     0.001 |
|           s00_regslice                                                                                  |     0.001 |
|             inst                                                                                        |     0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         xbar                                                                                            |     0.004 |
|           inst                                                                                          |     0.004 |
|             gen_sasd.crossbar_sasd_0                                                                    |     0.004 |
|               addr_arbiter_inst                                                                         |     0.001 |
|               gen_decerr.decerr_slave_inst                                                              |    <0.001 |
|               reg_slice_r                                                                               |     0.002 |
|               splitter_ar                                                                               |    <0.001 |
|               splitter_aw                                                                               |    <0.001 |
|       rpi_gpio                                                                                          |     0.002 |
|         U0                                                                                              |     0.002 |
|           AXI_LITE_IPIF_I                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|           INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                            |    <0.001 |
|           gpio_core_1                                                                                   |     0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                                 |    <0.001 |
|       rst_clk_wiz_1_100M                                                                                |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           EXT_LPF                                                                                       |    <0.001 |
|             ACTIVE_HIGH_AUX.ACT_HI_AUX                                                                  |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|           SEQ                                                                                           |    <0.001 |
|             SEQ_COUNTER                                                                                 |    <0.001 |
|       spi_subsystem                                                                                     |     0.008 |
|         spi_0                                                                                           |     0.004 |
|           U0                                                                                            |     0.004 |
|             NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                               |     0.004 |
|               QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                        |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|                   I_DECODER                                                                             |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                  |     0.004 |
|                 CONTROL_REG_I                                                                           |    <0.001 |
|                 FIFO_EXISTS.CLK_CROSS_I                                                                 |    <0.001 |
|                 FIFO_EXISTS.FIFO_IF_MODULE_I                                                            |    <0.001 |
|                 FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                            |    <0.001 |
|                 FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                           |    <0.001 |
|                 FIFO_EXISTS.RX_FIFO_II                                                                  |     0.001 |
|                   xpm_fifo_instance.xpm_fifo_async_inst                                                 |     0.001 |
|                     gnuram_async_fifo.xpm_fifo_base_inst                                                |    <0.001 |
|                       gaf_wptr_p3.wrpp3_inst                                                            |    <0.001 |
|                       gen_cdc_pntr.rd_pntr_cdc_inst                                                     |    <0.001 |
|                       gen_cdc_pntr.rpw_gray_reg                                                         |    <0.001 |
|                       gen_cdc_pntr.wpr_gray_reg                                                         |    <0.001 |
|                       gen_cdc_pntr.wpr_gray_reg_dc                                                      |    <0.001 |
|                       gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                  |    <0.001 |
|                       gen_cdc_pntr.wr_pntr_cdc_inst                                                     |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                               |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7                                       |    <0.001 |
|                       rdp_inst                                                                          |    <0.001 |
|                       rdpp1_inst                                                                        |    <0.001 |
|                       rst_d1_inst                                                                       |    <0.001 |
|                       wrp_inst                                                                          |    <0.001 |
|                       wrpp1_inst                                                                        |    <0.001 |
|                       wrpp2_inst                                                                        |    <0.001 |
|                       xpm_fifo_rst_inst                                                                 |    <0.001 |
|                         gen_rst_ic.rrst_wr_inst                                                         |    <0.001 |
|                         gen_rst_ic.wrst_rd_inst                                                         |    <0.001 |
|                 FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                        |    <0.001 |
|                 FIFO_EXISTS.TX_FIFO_II                                                                  |     0.001 |
|                   xpm_fifo_instance.xpm_fifo_async_inst                                                 |     0.001 |
|                     gnuram_async_fifo.xpm_fifo_base_inst                                                |     0.001 |
|                       gaf_wptr_p3.wrpp3_inst                                                            |    <0.001 |
|                       gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                  |    <0.001 |
|                       gen_cdc_pntr.rd_pntr_cdc_inst                                                     |    <0.001 |
|                       gen_cdc_pntr.rpw_gray_reg                                                         |    <0.001 |
|                       gen_cdc_pntr.rpw_gray_reg_dc                                                      |    <0.001 |
|                       gen_cdc_pntr.wpr_gray_reg                                                         |    <0.001 |
|                       gen_cdc_pntr.wr_pntr_cdc_inst                                                     |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                               |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7                                       |    <0.001 |
|                       rdp_inst                                                                          |    <0.001 |
|                       rdpp1_inst                                                                        |    <0.001 |
|                       rst_d1_inst                                                                       |    <0.001 |
|                       wrp_inst                                                                          |    <0.001 |
|                       wrpp1_inst                                                                        |    <0.001 |
|                       wrpp2_inst                                                                        |    <0.001 |
|                       xpm_fifo_rst_inst                                                                 |    <0.001 |
|                         gen_rst_ic.rrst_wr_inst                                                         |    <0.001 |
|                         gen_rst_ic.wrst_rd_inst                                                         |    <0.001 |
|                 INTERRUPT_CONTROL_I                                                                     |    <0.001 |
|                 LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                         |    <0.001 |
|                 RESET_SYNC_AXI_SPI_CLK_INST                                                             |    <0.001 |
|                 SOFT_RESET_I                                                                            |    <0.001 |
|                 STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                            |    <0.001 |
|         spi_1                                                                                           |     0.004 |
|           U0                                                                                            |     0.004 |
|             NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                               |     0.004 |
|               QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                        |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|                   I_DECODER                                                                             |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                      |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|                     MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                  |     0.003 |
|                 CONTROL_REG_I                                                                           |    <0.001 |
|                 FIFO_EXISTS.CLK_CROSS_I                                                                 |    <0.001 |
|                 FIFO_EXISTS.FIFO_IF_MODULE_I                                                            |    <0.001 |
|                 FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                            |    <0.001 |
|                 FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                           |    <0.001 |
|                 FIFO_EXISTS.RX_FIFO_II                                                                  |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_async_inst                                                 |    <0.001 |
|                     gnuram_async_fifo.xpm_fifo_base_inst                                                |    <0.001 |
|                       gaf_wptr_p3.wrpp3_inst                                                            |    <0.001 |
|                       gen_cdc_pntr.rd_pntr_cdc_inst                                                     |    <0.001 |
|                       gen_cdc_pntr.rpw_gray_reg                                                         |    <0.001 |
|                       gen_cdc_pntr.wpr_gray_reg                                                         |    <0.001 |
|                       gen_cdc_pntr.wpr_gray_reg_dc                                                      |    <0.001 |
|                       gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                  |    <0.001 |
|                       gen_cdc_pntr.wr_pntr_cdc_inst                                                     |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                               |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7                                       |    <0.001 |
|                       rdp_inst                                                                          |    <0.001 |
|                       rdpp1_inst                                                                        |    <0.001 |
|                       rst_d1_inst                                                                       |    <0.001 |
|                       wrp_inst                                                                          |    <0.001 |
|                       wrpp1_inst                                                                        |    <0.001 |
|                       wrpp2_inst                                                                        |    <0.001 |
|                       xpm_fifo_rst_inst                                                                 |    <0.001 |
|                         gen_rst_ic.rrst_wr_inst                                                         |    <0.001 |
|                         gen_rst_ic.wrst_rd_inst                                                         |    <0.001 |
|                 FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                        |    <0.001 |
|                 FIFO_EXISTS.TX_FIFO_II                                                                  |     0.001 |
|                   xpm_fifo_instance.xpm_fifo_async_inst                                                 |     0.001 |
|                     gnuram_async_fifo.xpm_fifo_base_inst                                                |     0.001 |
|                       gaf_wptr_p3.wrpp3_inst                                                            |    <0.001 |
|                       gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                  |    <0.001 |
|                       gen_cdc_pntr.rd_pntr_cdc_inst                                                     |    <0.001 |
|                       gen_cdc_pntr.rpw_gray_reg                                                         |    <0.001 |
|                       gen_cdc_pntr.rpw_gray_reg_dc                                                      |    <0.001 |
|                       gen_cdc_pntr.wpr_gray_reg                                                         |    <0.001 |
|                       gen_cdc_pntr.wr_pntr_cdc_inst                                                     |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                               |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7                                       |    <0.001 |
|                       rdp_inst                                                                          |    <0.001 |
|                       rdpp1_inst                                                                        |    <0.001 |
|                       rst_d1_inst                                                                       |    <0.001 |
|                       wrp_inst                                                                          |    <0.001 |
|                       wrpp1_inst                                                                        |    <0.001 |
|                       wrpp2_inst                                                                        |    <0.001 |
|                       xpm_fifo_rst_inst                                                                 |    <0.001 |
|                         gen_rst_ic.rrst_wr_inst                                                         |    <0.001 |
|                         gen_rst_ic.wrst_rd_inst                                                         |    <0.001 |
|                 INTERRUPT_CONTROL_I                                                                     |    <0.001 |
|                 LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                         |    <0.001 |
|                 RESET_SYNC_AXI_SPI_CLK_INST                                                             |    <0.001 |
|                 SOFT_RESET_I                                                                            |    <0.001 |
|                 STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                            |    <0.001 |
|       timers_subsystem                                                                                  |     0.007 |
|         mb4_timer_pwm                                                                                   |     0.000 |
|         mb4_timers_interrupt                                                                            |     0.000 |
|         timer_0                                                                                         |     0.003 |
|           U0                                                                                            |     0.003 |
|             AXI4_LITE_I                                                                                 |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|                 I_DECODER                                                                               |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|             TC_CORE_I                                                                                   |     0.003 |
|               COUNTER_0_I                                                                               |     0.001 |
|                 COUNTER_I                                                                               |     0.001 |
|               GEN_SECOND_TIMER.COUNTER_1_I                                                              |     0.001 |
|                 COUNTER_I                                                                               |     0.001 |
|               READ_MUX_I                                                                                |    <0.001 |
|               TIMER_CONTROL_I                                                                           |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                                       |    <0.001 |
|                 INPUT_DOUBLE_REGS2                                                                      |    <0.001 |
|                 INPUT_DOUBLE_REGS3                                                                      |    <0.001 |
|         timer_1                                                                                         |     0.003 |
|           U0                                                                                            |     0.003 |
|             AXI4_LITE_I                                                                                 |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|                 I_DECODER                                                                               |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                         |    <0.001 |
|             TC_CORE_I                                                                                   |     0.002 |
|               COUNTER_0_I                                                                               |     0.001 |
|                 COUNTER_I                                                                               |     0.001 |
|               GEN_SECOND_TIMER.COUNTER_1_I                                                              |    <0.001 |
|                 COUNTER_I                                                                               |    <0.001 |
|               READ_MUX_I                                                                                |    <0.001 |
|               TIMER_CONTROL_I                                                                           |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                                       |    <0.001 |
|                 INPUT_DOUBLE_REGS2                                                                      |    <0.001 |
|                 INPUT_DOUBLE_REGS3                                                                      |    <0.001 |
|       uartlite                                                                                          |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           AXI_LITE_IPIF_I                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|               I_DECODER                                                                                 |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|           UARTLITE_CORE_I                                                                               |    <0.001 |
|             BAUD_RATE_I                                                                                 |    <0.001 |
|             UARTLITE_RX_I                                                                               |    <0.001 |
|               INPUT_DOUBLE_REGS3                                                                        |    <0.001 |
|               SRL_FIFO_I                                                                                |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                   DYNSHREG_F_I                                                                          |    <0.001 |
|             UARTLITE_TX_I                                                                               |    <0.001 |
|               SRL_FIFO_I                                                                                |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                   DYNSHREG_F_I                                                                          |    <0.001 |
|     leds_gpio                                                                                           |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                            |    <0.001 |
|             I_DECODER                                                                                   |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                              |    <0.001 |
|         gpio_core_1                                                                                     |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                   |    <0.001 |
|     mb_iop_arduino_intr_ack                                                                             |     0.000 |
|     mb_iop_arduino_reset                                                                                |     0.000 |
|     mb_iop_pmoda_intr_ack                                                                               |     0.000 |
|     mb_iop_pmoda_reset                                                                                  |     0.000 |
|     mb_iop_pmodb_intr_ack                                                                               |     0.000 |
|     mb_iop_pmodb_reset                                                                                  |     0.000 |
|     mb_iop_rpi_intr_ack                                                                                 |     0.000 |
|     mb_iop_rpi_reset                                                                                    |     0.000 |
|     mdm_1                                                                                               |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         MDM_Core_I1                                                                                     |    <0.001 |
|           JTAG_CONTROL_I                                                                                |    <0.001 |
|             Use_BSCAN.FDC_I                                                                             |    <0.001 |
|             Use_BSCAN.SYNC_FDRE                                                                         |    <0.001 |
|             Use_Config_SRL16E.SRL16E_1                                                                  |    <0.001 |
|             Use_Config_SRL16E.SRL16E_2                                                                  |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_1                                                                   |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_2                                                                   |    <0.001 |
|         No_Dbg_Reg_Access.BUFG_DRCK                                                                     |    <0.001 |
|         Use_E2.BSCAN_I                                                                                  |    <0.001 |
|     pmoda_rp_pin_sel_RnM                                                                                |     0.000 |
|     ps7_0                                                                                               |     1.275 |
|       inst                                                                                              |     1.275 |
|     ps7_0_axi_periph                                                                                    |     0.045 |
|       m00_couplers                                                                                      |     0.006 |
|         auto_pc                                                                                         |     0.005 |
|           inst                                                                                          |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                        |     0.005 |
|               RD.ar_channel_0                                                                           |    <0.001 |
|                 ar_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               RD.r_channel_0                                                                            |     0.001 |
|                 rd_data_fifo_0                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                      |    <0.001 |
|               SI_REG                                                                                    |     0.002 |
|                 ar.ar_pipe                                                                              |    <0.001 |
|                 aw.aw_pipe                                                                              |    <0.001 |
|                 b.b_pipe                                                                                |    <0.001 |
|                 r.r_pipe                                                                                |    <0.001 |
|               WR.aw_channel_0                                                                           |     0.001 |
|                 aw_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               WR.b_channel_0                                                                            |    <0.001 |
|                 bid_fifo_0                                                                              |    <0.001 |
|                 bresp_fifo_0                                                                            |    <0.001 |
|         m00_regslice                                                                                    |    <0.001 |
|           inst                                                                                          |    <0.001 |
|             ar.ar_pipe                                                                                  |    <0.001 |
|             aw.aw_pipe                                                                                  |    <0.001 |
|             b.b_pipe                                                                                    |    <0.001 |
|             r.r_pipe                                                                                    |    <0.001 |
|             w.w_pipe                                                                                    |    <0.001 |
|       m01_couplers                                                                                      |     0.005 |
|         auto_pc                                                                                         |     0.005 |
|           inst                                                                                          |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                        |     0.005 |
|               RD.ar_channel_0                                                                           |    <0.001 |
|                 ar_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               RD.r_channel_0                                                                            |     0.001 |
|                 rd_data_fifo_0                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                      |    <0.001 |
|               SI_REG                                                                                    |     0.002 |
|                 ar.ar_pipe                                                                              |    <0.001 |
|                 aw.aw_pipe                                                                              |    <0.001 |
|                 b.b_pipe                                                                                |    <0.001 |
|                 r.r_pipe                                                                                |    <0.001 |
|               WR.aw_channel_0                                                                           |     0.001 |
|                 aw_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               WR.b_channel_0                                                                            |    <0.001 |
|                 bid_fifo_0                                                                              |    <0.001 |
|                 bresp_fifo_0                                                                            |    <0.001 |
|         m01_regslice                                                                                    |    <0.001 |
|           inst                                                                                          |    <0.001 |
|             ar.ar_pipe                                                                                  |    <0.001 |
|             aw.aw_pipe                                                                                  |    <0.001 |
|             b.b_pipe                                                                                    |    <0.001 |
|             r.r_pipe                                                                                    |    <0.001 |
|             w.w_pipe                                                                                    |    <0.001 |
|       m02_couplers                                                                                      |     0.005 |
|         auto_pc                                                                                         |     0.004 |
|           inst                                                                                          |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                        |     0.004 |
|               RD.ar_channel_0                                                                           |    <0.001 |
|                 ar_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               RD.r_channel_0                                                                            |    <0.001 |
|                 rd_data_fifo_0                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                      |    <0.001 |
|               SI_REG                                                                                    |     0.001 |
|                 ar.ar_pipe                                                                              |    <0.001 |
|                 aw.aw_pipe                                                                              |    <0.001 |
|                 b.b_pipe                                                                                |    <0.001 |
|                 r.r_pipe                                                                                |    <0.001 |
|               WR.aw_channel_0                                                                           |    <0.001 |
|                 aw_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               WR.b_channel_0                                                                            |    <0.001 |
|                 bid_fifo_0                                                                              |    <0.001 |
|                 bresp_fifo_0                                                                            |    <0.001 |
|         m02_regslice                                                                                    |    <0.001 |
|           inst                                                                                          |    <0.001 |
|             ar.ar_pipe                                                                                  |    <0.001 |
|             aw.aw_pipe                                                                                  |    <0.001 |
|             b.b_pipe                                                                                    |    <0.001 |
|             r.r_pipe                                                                                    |    <0.001 |
|             w.w_pipe                                                                                    |    <0.001 |
|       m03_couplers                                                                                      |     0.005 |
|         auto_pc                                                                                         |     0.004 |
|           inst                                                                                          |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                        |     0.004 |
|               RD.ar_channel_0                                                                           |    <0.001 |
|                 ar_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               RD.r_channel_0                                                                            |    <0.001 |
|                 rd_data_fifo_0                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                      |    <0.001 |
|               SI_REG                                                                                    |     0.001 |
|                 ar.ar_pipe                                                                              |    <0.001 |
|                 aw.aw_pipe                                                                              |    <0.001 |
|                 b.b_pipe                                                                                |    <0.001 |
|                 r.r_pipe                                                                                |    <0.001 |
|               WR.aw_channel_0                                                                           |    <0.001 |
|                 aw_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               WR.b_channel_0                                                                            |    <0.001 |
|                 bid_fifo_0                                                                              |    <0.001 |
|                 bresp_fifo_0                                                                            |    <0.001 |
|         m03_regslice                                                                                    |    <0.001 |
|           inst                                                                                          |    <0.001 |
|             ar.ar_pipe                                                                                  |    <0.001 |
|             aw.aw_pipe                                                                                  |    <0.001 |
|             b.b_pipe                                                                                    |    <0.001 |
|             r.r_pipe                                                                                    |    <0.001 |
|             w.w_pipe                                                                                    |    <0.001 |
|       m04_couplers                                                                                      |     0.005 |
|         auto_pc                                                                                         |     0.004 |
|           inst                                                                                          |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                        |     0.004 |
|               RD.ar_channel_0                                                                           |    <0.001 |
|                 ar_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               RD.r_channel_0                                                                            |    <0.001 |
|                 rd_data_fifo_0                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                      |    <0.001 |
|               SI_REG                                                                                    |     0.001 |
|                 ar.ar_pipe                                                                              |    <0.001 |
|                 aw.aw_pipe                                                                              |    <0.001 |
|                 b.b_pipe                                                                                |    <0.001 |
|                 r.r_pipe                                                                                |    <0.001 |
|               WR.aw_channel_0                                                                           |    <0.001 |
|                 aw_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               WR.b_channel_0                                                                            |    <0.001 |
|                 bid_fifo_0                                                                              |    <0.001 |
|                 bresp_fifo_0                                                                            |    <0.001 |
|         m04_regslice                                                                                    |    <0.001 |
|           inst                                                                                          |    <0.001 |
|             ar.ar_pipe                                                                                  |    <0.001 |
|             aw.aw_pipe                                                                                  |    <0.001 |
|             b.b_pipe                                                                                    |    <0.001 |
|             r.r_pipe                                                                                    |    <0.001 |
|             w.w_pipe                                                                                    |    <0.001 |
|       m05_couplers                                                                                      |     0.001 |
|         m05_regslice                                                                                    |     0.001 |
|           inst                                                                                          |     0.001 |
|             ar.ar_pipe                                                                                  |    <0.001 |
|             aw.aw_pipe                                                                                  |    <0.001 |
|             b.b_pipe                                                                                    |    <0.001 |
|             r.r_pipe                                                                                    |    <0.001 |
|             w.w_pipe                                                                                    |    <0.001 |
|       m06_couplers                                                                                      |     0.001 |
|         m06_regslice                                                                                    |     0.001 |
|           inst                                                                                          |     0.001 |
|             ar.ar_pipe                                                                                  |    <0.001 |
|             aw.aw_pipe                                                                                  |    <0.001 |
|             b.b_pipe                                                                                    |    <0.001 |
|             r.r_pipe                                                                                    |    <0.001 |
|             w.w_pipe                                                                                    |    <0.001 |
|       m07_couplers                                                                                      |     0.005 |
|         auto_pc                                                                                         |     0.005 |
|           inst                                                                                          |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                        |     0.005 |
|               RD.ar_channel_0                                                                           |    <0.001 |
|                 ar_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               RD.r_channel_0                                                                            |    <0.001 |
|                 rd_data_fifo_0                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                      |    <0.001 |
|               SI_REG                                                                                    |     0.002 |
|                 ar.ar_pipe                                                                              |    <0.001 |
|                 aw.aw_pipe                                                                              |    <0.001 |
|                 b.b_pipe                                                                                |    <0.001 |
|                 r.r_pipe                                                                                |    <0.001 |
|               WR.aw_channel_0                                                                           |    <0.001 |
|                 aw_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               WR.b_channel_0                                                                            |    <0.001 |
|                 bid_fifo_0                                                                              |    <0.001 |
|                 bresp_fifo_0                                                                            |    <0.001 |
|         m07_regslice                                                                                    |    <0.001 |
|           inst                                                                                          |    <0.001 |
|             ar.ar_pipe                                                                                  |    <0.001 |
|             aw.aw_pipe                                                                                  |    <0.001 |
|             b.b_pipe                                                                                    |    <0.001 |
|             r.r_pipe                                                                                    |    <0.001 |
|             w.w_pipe                                                                                    |    <0.001 |
|       s00_couplers                                                                                      |     0.002 |
|         auto_pc                                                                                         |     0.000 |
|           inst                                                                                          |     0.000 |
|         s00_regslice                                                                                    |     0.002 |
|           inst                                                                                          |     0.002 |
|             ar.ar_pipe                                                                                  |    <0.001 |
|             aw.aw_pipe                                                                                  |    <0.001 |
|             b.b_pipe                                                                                    |    <0.001 |
|             r.r_pipe                                                                                    |    <0.001 |
|             w.w_pipe                                                                                    |    <0.001 |
|       xbar                                                                                              |     0.011 |
|         inst                                                                                            |     0.011 |
|           gen_samd.crossbar_samd                                                                        |     0.011 |
|             addr_arbiter_ar                                                                             |     0.001 |
|             addr_arbiter_aw                                                                             |     0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                          |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[5].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[6].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[7].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[8].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                             |     0.002 |
|               gen_multi_thread.arbiter_resp_inst                                                        |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                                                    |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                            |     0.002 |
|               gen_multi_thread.arbiter_resp_inst                                                        |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                                                    |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                              |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                              |    <0.001 |
|               wrouter_aw_fifo                                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1                                                          |    <0.001 |
|             splitter_aw_mi                                                                              |    <0.001 |
|     ps7_0_axi_periph1                                                                                   |     0.014 |
|       m00_couplers                                                                                      |     0.001 |
|         m00_regslice                                                                                    |     0.001 |
|           inst                                                                                          |     0.001 |
|             ar.ar_pipe                                                                                  |    <0.001 |
|             aw.aw_pipe                                                                                  |    <0.001 |
|             b.b_pipe                                                                                    |    <0.001 |
|             r.r_pipe                                                                                    |    <0.001 |
|             w.w_pipe                                                                                    |    <0.001 |
|       m01_couplers                                                                                      |     0.001 |
|         m01_regslice                                                                                    |     0.001 |
|           inst                                                                                          |     0.001 |
|             ar.ar_pipe                                                                                  |    <0.001 |
|             aw.aw_pipe                                                                                  |    <0.001 |
|             b.b_pipe                                                                                    |    <0.001 |
|             r.r_pipe                                                                                    |    <0.001 |
|             w.w_pipe                                                                                    |    <0.001 |
|       m02_couplers                                                                                      |     0.001 |
|         m02_regslice                                                                                    |     0.001 |
|           inst                                                                                          |     0.001 |
|             ar.ar_pipe                                                                                  |    <0.001 |
|             aw.aw_pipe                                                                                  |    <0.001 |
|             b.b_pipe                                                                                    |    <0.001 |
|             r.r_pipe                                                                                    |    <0.001 |
|             w.w_pipe                                                                                    |    <0.001 |
|       m03_couplers                                                                                      |     0.001 |
|         m03_regslice                                                                                    |     0.001 |
|           inst                                                                                          |     0.001 |
|             ar.ar_pipe                                                                                  |    <0.001 |
|             aw.aw_pipe                                                                                  |    <0.001 |
|             b.b_pipe                                                                                    |    <0.001 |
|             r.r_pipe                                                                                    |    <0.001 |
|             w.w_pipe                                                                                    |    <0.001 |
|       s00_couplers                                                                                      |     0.002 |
|         s00_regslice                                                                                    |     0.002 |
|           inst                                                                                          |     0.002 |
|             ar.ar_pipe                                                                                  |    <0.001 |
|             aw.aw_pipe                                                                                  |    <0.001 |
|             b.b_pipe                                                                                    |    <0.001 |
|             r.r_pipe                                                                                    |    <0.001 |
|             w.w_pipe                                                                                    |    <0.001 |
|       xbar                                                                                              |     0.006 |
|         inst                                                                                            |     0.006 |
|           gen_samd.crossbar_samd                                                                        |     0.006 |
|             addr_arbiter_ar                                                                             |    <0.001 |
|             addr_arbiter_aw                                                                             |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                          |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                                            |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                             |     0.001 |
|               gen_multi_thread.arbiter_resp_inst                                                        |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                                                    |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                            |     0.001 |
|               gen_multi_thread.arbiter_resp_inst                                                        |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                                                    |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                              |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                              |    <0.001 |
|               wrouter_aw_fifo                                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                          |    <0.001 |
|             splitter_aw_mi                                                                              |    <0.001 |
|     ps7_0_axi_periph_1                                                                                  |     0.005 |
|       s00_couplers                                                                                      |     0.004 |
|         auto_pc                                                                                         |     0.004 |
|           inst                                                                                          |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                        |     0.004 |
|               RD.ar_channel_0                                                                           |    <0.001 |
|                 ar_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               RD.r_channel_0                                                                            |    <0.001 |
|                 rd_data_fifo_0                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                      |    <0.001 |
|               SI_REG                                                                                    |     0.001 |
|                 ar.ar_pipe                                                                              |    <0.001 |
|                 aw.aw_pipe                                                                              |    <0.001 |
|                 b.b_pipe                                                                                |    <0.001 |
|                 r.r_pipe                                                                                |    <0.001 |
|               WR.aw_channel_0                                                                           |    <0.001 |
|                 aw_cmd_fsm_0                                                                            |    <0.001 |
|                 cmd_translator_0                                                                        |    <0.001 |
|                   incr_cmd_0                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                            |    <0.001 |
|               WR.b_channel_0                                                                            |    <0.001 |
|                 bid_fifo_0                                                                              |    <0.001 |
|                 bresp_fifo_0                                                                            |    <0.001 |
|       xbar                                                                                              |     0.001 |
|         inst                                                                                            |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                                      |     0.001 |
|             addr_arbiter_inst                                                                           |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                |    <0.001 |
|             reg_slice_r                                                                                 |    <0.001 |
|             splitter_ar                                                                                 |    <0.001 |
|             splitter_aw                                                                                 |    <0.001 |
|     rgbleds_gpio                                                                                        |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                            |    <0.001 |
|             I_DECODER                                                                                   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|         gpio_core_1                                                                                     |    <0.001 |
|     rst_ps7_0_fclk0                                                                                     |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         EXT_LPF                                                                                         |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                     |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                     |    <0.001 |
|         SEQ                                                                                             |    <0.001 |
|           SEQ_COUNTER                                                                                   |    <0.001 |
|     rst_ps7_0_fclk1                                                                                     |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         EXT_LPF                                                                                         |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                     |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                     |    <0.001 |
|         SEQ                                                                                             |    <0.001 |
|           SEQ_COUNTER                                                                                   |    <0.001 |
|     rst_ps7_0_fclk3                                                                                     |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         EXT_LPF                                                                                         |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                     |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                     |    <0.001 |
|         SEQ                                                                                             |    <0.001 |
|           SEQ_COUNTER                                                                                   |    <0.001 |
|     switches_gpio                                                                                       |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                            |    <0.001 |
|             I_DECODER                                                                                   |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                              |    <0.001 |
|         gpio_core_1                                                                                     |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                   |    <0.001 |
|     system_interrupts                                                                                   |     0.001 |
|       U0                                                                                                |     0.001 |
|         AXI_LITE_IPIF_I                                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                            |    <0.001 |
|             I_DECODER                                                                                   |    <0.001 |
|         INTC_CORE_I                                                                                     |    <0.001 |
|     trace_analyzer_pi                                                                                   |     0.011 |
|       axi_dma_0                                                                                         |     0.007 |
|         U0                                                                                              |     0.007 |
|           INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                                |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                     |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                          |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                        |    <0.001 |
|           I_AXI_DMA_REG_MODULE                                                                          |    <0.001 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                               |    <0.001 |
|             GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                      |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                             |     0.006 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                           |     0.006 |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                     |    <0.001 |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                       |     0.001 |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                   |    <0.001 |
|                 I_DATA_FIFO                                                                             |    <0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |    <0.001 |
|                       xpm_fifo_base_inst                                                                |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         rst_d1_inst                                                                     |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|                 I_XD_FIFO                                                                               |    <0.001 |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |    <0.001 |
|                       xpm_fifo_base_inst                                                                |    <0.001 |
|                         gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11                                    |    <0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         rst_d1_inst                                                                     |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                     |    <0.001 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                    |     0.002 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                      |     0.001 |
|                   I_MSSAI_SKID_BUF                                                                      |    <0.001 |
|                   I_TSTRB_FIFO                                                                          |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                    |    <0.001 |
|                   SLICE_INSERTION                                                                       |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_STATUS                                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                 I_CMD_FIFO                                                                              |    <0.001 |
|               I_RESET                                                                                   |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                      |    <0.001 |
|               I_WR_DATA_CNTL                                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 GEN_INDET_BTT.I_STRT_STRB_GEN                                                           |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                         |    <0.001 |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|           I_RST_MODULE                                                                                  |    <0.001 |
|             GEN_RESET_FOR_S2MM.RESET_I                                                                  |    <0.001 |
|             REG_HRD_RST                                                                                 |    <0.001 |
|             REG_HRD_RST_OUT                                                                             |    <0.001 |
|       axis_data_fifo_0                                                                                  |    <0.001 |
|         inst                                                                                            |    <0.001 |
|           gen_fifo_generator.fifo_generator_inst                                                        |    <0.001 |
|             inst_fifo_gen                                                                               |    <0.001 |
|               gaxis_fifo.gaxisf.axisf                                                                   |    <0.001 |
|                 grf.rf                                                                                  |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                              |    <0.001 |
|                     gr1.gr1_int.rfwft                                                                   |    <0.001 |
|                     grss.rsts                                                                           |    <0.001 |
|                     rpntr                                                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                              |    <0.001 |
|                     gwss.wsts                                                                           |    <0.001 |
|                     wpntr                                                                               |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                 |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                            |    <0.001 |
|                       inst_blk_mem_gen                                                                  |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                            |    <0.001 |
|                           valid.cstr                                                                    |    <0.001 |
|                             ramloop[0].ram.r                                                            |    <0.001 |
|                               prim_noinit.ram                                                           |    <0.001 |
|                             ramloop[1].ram.r                                                            |    <0.001 |
|                               prim_noinit.ram                                                           |    <0.001 |
|                   rstblk                                                                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                        |    <0.001 |
|       constant_tkeep_tstrb                                                                              |     0.000 |
|       trace_cntrl_64_0                                                                                  |     0.004 |
|         inst                                                                                            |     0.004 |
|           trace_cntrl_64_trace_cntrl_s_axi_U                                                            |    <0.001 |
|     trace_analyzer_pmodb                                                                                |     0.008 |
|       axi_dma_0                                                                                         |     0.005 |
|         U0                                                                                              |     0.005 |
|           INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                                |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                     |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                          |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                        |    <0.001 |
|           I_AXI_DMA_REG_MODULE                                                                          |    <0.001 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                               |    <0.001 |
|             GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                      |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                             |     0.004 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                           |     0.004 |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                     |    <0.001 |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                       |    <0.001 |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                   |    <0.001 |
|                 I_DATA_FIFO                                                                             |    <0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |    <0.001 |
|                       xpm_fifo_base_inst                                                                |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         rst_d1_inst                                                                     |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|                 I_XD_FIFO                                                                               |    <0.001 |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |    <0.001 |
|                       xpm_fifo_base_inst                                                                |    <0.001 |
|                         gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_6_10                                    |    <0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         rst_d1_inst                                                                     |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                     |    <0.001 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                    |     0.001 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                      |     0.001 |
|                   I_MSSAI_SKID_BUF                                                                      |    <0.001 |
|                   I_TSTRB_FIFO                                                                          |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                    |    <0.001 |
|                   SLICE_INSERTION                                                                       |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_STATUS                                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                 I_CMD_FIFO                                                                              |    <0.001 |
|               I_RESET                                                                                   |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                      |    <0.001 |
|               I_WR_DATA_CNTL                                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                         |    <0.001 |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|           I_RST_MODULE                                                                                  |    <0.001 |
|             GEN_RESET_FOR_S2MM.RESET_I                                                                  |    <0.001 |
|             REG_HRD_RST                                                                                 |    <0.001 |
|             REG_HRD_RST_OUT                                                                             |    <0.001 |
|       axis_data_fifo_0                                                                                  |    <0.001 |
|         inst                                                                                            |    <0.001 |
|           gen_fifo_generator.fifo_generator_inst                                                        |    <0.001 |
|             inst_fifo_gen                                                                               |    <0.001 |
|               gaxis_fifo.gaxisf.axisf                                                                   |    <0.001 |
|                 grf.rf                                                                                  |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                              |    <0.001 |
|                     gr1.gr1_int.rfwft                                                                   |    <0.001 |
|                     grss.rsts                                                                           |    <0.001 |
|                     rpntr                                                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                              |    <0.001 |
|                     gwss.wsts                                                                           |    <0.001 |
|                     wpntr                                                                               |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                 |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                            |    <0.001 |
|                       inst_blk_mem_gen                                                                  |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                            |    <0.001 |
|                           valid.cstr                                                                    |    <0.001 |
|                             ramloop[0].ram.r                                                            |    <0.001 |
|                               prim_noinit.ram                                                           |    <0.001 |
|                   rstblk                                                                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                        |    <0.001 |
|       constant_tkeep_tstrb                                                                              |     0.000 |
|       trace_cntrl_32_0                                                                                  |     0.002 |
|         inst                                                                                            |     0.002 |
|           trace_cntrl_32_trace_cntrl_s_axi_U                                                            |    <0.001 |
|     video                                                                                               |     0.512 |
|       axi_interconnect_0                                                                                |     0.018 |
|         m00_couplers                                                                                    |    <0.001 |
|           m00_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m01_couplers                                                                                    |     0.002 |
|           auto_cc                                                                                       |     0.001 |
|             inst                                                                                        |     0.001 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                                 |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                                 |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                                  |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                                 |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                                 |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|           m01_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m02_couplers                                                                                    |     0.002 |
|           auto_cc                                                                                       |     0.001 |
|             inst                                                                                        |     0.001 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                                 |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                                 |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                                  |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                                 |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                                 |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|           m02_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m03_couplers                                                                                    |    <0.001 |
|           m03_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m04_couplers                                                                                    |    <0.001 |
|           m04_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m05_couplers                                                                                    |    <0.001 |
|           m05_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m06_couplers                                                                                    |     0.002 |
|           auto_cc                                                                                       |     0.001 |
|             inst                                                                                        |     0.001 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                                 |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                                 |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                                  |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                                 |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                                 |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|           m06_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m07_couplers                                                                                    |     0.002 |
|           auto_cc                                                                                       |     0.001 |
|             inst                                                                                        |     0.001 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                                 |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                                 |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                                  |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                                 |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                                 |    <0.001 |
|                 handshake                                                                               |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                                          |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                                          |    <0.001 |
|           m07_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m08_couplers                                                                                    |    <0.001 |
|           m08_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         m09_couplers                                                                                    |    <0.001 |
|           m09_regslice                                                                                  |    <0.001 |
|             inst                                                                                        |    <0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         s00_couplers                                                                                    |     0.006 |
|           auto_pc                                                                                       |     0.005 |
|             inst                                                                                        |     0.005 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                                      |     0.005 |
|                 RD.ar_channel_0                                                                         |    <0.001 |
|                   ar_cmd_fsm_0                                                                          |    <0.001 |
|                   cmd_translator_0                                                                      |    <0.001 |
|                     incr_cmd_0                                                                          |    <0.001 |
|                     wrap_cmd_0                                                                          |    <0.001 |
|                 RD.r_channel_0                                                                          |     0.001 |
|                   rd_data_fifo_0                                                                        |    <0.001 |
|                   transaction_fifo_0                                                                    |    <0.001 |
|                 SI_REG                                                                                  |     0.002 |
|                   ar.ar_pipe                                                                            |    <0.001 |
|                   aw.aw_pipe                                                                            |    <0.001 |
|                   b.b_pipe                                                                              |    <0.001 |
|                   r.r_pipe                                                                              |    <0.001 |
|                 WR.aw_channel_0                                                                         |     0.001 |
|                   aw_cmd_fsm_0                                                                          |    <0.001 |
|                   cmd_translator_0                                                                      |    <0.001 |
|                     incr_cmd_0                                                                          |    <0.001 |
|                     wrap_cmd_0                                                                          |    <0.001 |
|                 WR.b_channel_0                                                                          |    <0.001 |
|                   bid_fifo_0                                                                            |    <0.001 |
|                   bresp_fifo_0                                                                          |    <0.001 |
|           s00_regslice                                                                                  |     0.001 |
|             inst                                                                                        |     0.001 |
|               ar.ar_pipe                                                                                |    <0.001 |
|               aw.aw_pipe                                                                                |    <0.001 |
|               b.b_pipe                                                                                  |    <0.001 |
|               r.r_pipe                                                                                  |    <0.001 |
|               w.w_pipe                                                                                  |    <0.001 |
|         xbar                                                                                            |     0.001 |
|           inst                                                                                          |     0.001 |
|             gen_sasd.crossbar_sasd_0                                                                    |     0.001 |
|               addr_arbiter_inst                                                                         |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                              |    <0.001 |
|               reg_slice_r                                                                               |    <0.001 |
|               splitter_ar                                                                               |    <0.001 |
|               splitter_aw                                                                               |    <0.001 |
|       axi_mem_intercon                                                                                  |     0.005 |
|         m00_couplers                                                                                    |     0.002 |
|           auto_pc                                                                                       |     0.002 |
|             inst                                                                                        |     0.002 |
|               gen_axi4_axi3.axi3_conv_inst                                                              |     0.002 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                                                     |    <0.001 |
|                   USE_R_CHANNEL.cmd_queue                                                               |    <0.001 |
|                     inst                                                                                |    <0.001 |
|                       fifo_gen_inst                                                                     |    <0.001 |
|                         inst_fifo_gen                                                                   |    <0.001 |
|                           gconvfifo.rf                                                                  |    <0.001 |
|                             grf.rf                                                                      |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                       |    <0.001 |
|                                 grss.rsts                                                               |    <0.001 |
|                                 rpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                                 gwss.wsts                                                               |    <0.001 |
|                                 wpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                                 gdm.dm_gen.dm                                                           |    <0.001 |
|                                   RAM_reg_0_31_0_0                                                      |    <0.001 |
|                               rstblk                                                                    |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|                 USE_WRITE.USE_SPLIT_W.write_resp_inst                                                   |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                               |     0.001 |
|                   USE_BURSTS.cmd_queue                                                                  |    <0.001 |
|                     inst                                                                                |    <0.001 |
|                       fifo_gen_inst                                                                     |    <0.001 |
|                         inst_fifo_gen                                                                   |    <0.001 |
|                           gconvfifo.rf                                                                  |    <0.001 |
|                             grf.rf                                                                      |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                       |    <0.001 |
|                                 grss.rsts                                                               |    <0.001 |
|                                 rpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                                 gwss.wsts                                                               |    <0.001 |
|                                 wpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                                 gdm.dm_gen.dm                                                           |    <0.001 |
|                                   RAM_reg_0_31_0_4                                                      |    <0.001 |
|                               rstblk                                                                    |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                                                             |    <0.001 |
|                     inst                                                                                |    <0.001 |
|                       fifo_gen_inst                                                                     |    <0.001 |
|                         inst_fifo_gen                                                                   |    <0.001 |
|                           gconvfifo.rf                                                                  |    <0.001 |
|                             grf.rf                                                                      |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                       |    <0.001 |
|                                 grss.rsts                                                               |    <0.001 |
|                                 rpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                                 gwss.wsts                                                               |    <0.001 |
|                                 wpntr                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                                 gdm.dm_gen.dm                                                           |    <0.001 |
|                                   RAM_reg_0_31_0_4                                                      |    <0.001 |
|                               rstblk                                                                    |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|                 USE_WRITE.write_data_inst                                                               |    <0.001 |
|         s01_couplers                                                                                    |     0.001 |
|           auto_us                                                                                       |     0.001 |
|             inst                                                                                        |     0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                             |     0.001 |
|                 USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                  |    <0.001 |
|                   r.r_pipe                                                                              |    <0.001 |
|                 USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                          |    <0.001 |
|                 USE_READ.read_addr_inst                                                                 |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                                                               |    <0.001 |
|                 si_register_slice_inst                                                                  |    <0.001 |
|                   ar.ar_pipe                                                                            |    <0.001 |
|         xbar                                                                                            |     0.002 |
|           inst                                                                                          |     0.002 |
|             gen_samd.crossbar_samd                                                                      |     0.002 |
|               addr_arbiter_ar                                                                           |    <0.001 |
|               addr_arbiter_aw                                                                           |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                                                        |    <0.001 |
|               gen_master_slots[0].gen_mi_write.wdata_mux_w                                              |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                                   |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                        |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                                                          |    <0.001 |
|                 b.b_pipe                                                                                |    <0.001 |
|                 r.r_pipe                                                                                |    <0.001 |
|               gen_master_slots[1].gen_mi_write.wdata_mux_w                                              |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                                   |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                        |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                                                          |    <0.001 |
|                 b.b_pipe                                                                                |    <0.001 |
|                 r.r_pipe                                                                                |    <0.001 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw                                          |    <0.001 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si                                            |    <0.001 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w                                            |    <0.001 |
|                 wrouter_aw_fifo                                                                         |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                        |    <0.001 |
|               gen_slave_slots[1].gen_si_read.si_transactor_ar                                           |    <0.001 |
|               splitter_aw_mi                                                                            |    <0.001 |
|       axi_vdma                                                                                          |     0.021 |
|         U0                                                                                              |     0.021 |
|           AXI_LITE_REG_INTERFACE_I                                                                      |     0.002 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                               |     0.002 |
|               GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I                            |    <0.001 |
|               GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                            |    <0.001 |
|             GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I                     |    <0.001 |
|             GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I                     |    <0.001 |
|           GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                                      |     0.002 |
|             I_CMDSTS                                                                                    |    <0.001 |
|             I_SM                                                                                        |    <0.001 |
|             I_STS_MNGR                                                                                  |    <0.001 |
|             VIDEO_GENLOCK_I                                                                             |    <0.001 |
|               GENLOCK_FOR_SLAVE.GENLOCK_MUX_I                                                           |    <0.001 |
|             VIDEO_REG_I                                                                                 |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                      |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                           |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO                           |    <0.001 |
|               fg_inst                                                                                   |    <0.001 |
|                 inst_fifo_gen                                                                           |    <0.001 |
|                   gconvfifo.rf                                                                          |    <0.001 |
|                     grf.rf                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                         gr1.gr1_int.rfwft                                                               |    <0.001 |
|                         grss.rsts                                                                       |    <0.001 |
|                           c1                                                                            |    <0.001 |
|                           c2                                                                            |    <0.001 |
|                         rpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                         gwss.wsts                                                                       |    <0.001 |
|                           c0                                                                            |    <0.001 |
|                           c1                                                                            |    <0.001 |
|                         wpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                         gbm.gbmg.gbmgb.ngecc.bmg                                                        |    <0.001 |
|                           inst_blk_mem_gen                                                              |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                               valid.cstr                                                                |    <0.001 |
|                                 ramloop[0].ram.r                                                        |    <0.001 |
|                                   prim_noinit.ram                                                       |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                               |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                      |    <0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                                             |    <0.001 |
|             I_DMA_REGISTER                                                                              |    <0.001 |
|             LITE_READ_MUX_I                                                                             |     0.000 |
|           GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                  |    <0.001 |
|           GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF                                 |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                  |     0.002 |
|             I_CMDSTS                                                                                    |    <0.001 |
|             I_SM                                                                                        |    <0.001 |
|             I_STS_MNGR                                                                                  |    <0.001 |
|             VIDEO_GENLOCK_I                                                                             |    <0.001 |
|               GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I                                      |    <0.001 |
|             VIDEO_REG_I                                                                                 |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                      |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                           |    <0.001 |
|             GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO |    <0.001 |
|               fg_inst                                                                                   |    <0.001 |
|                 inst_fifo_gen                                                                           |    <0.001 |
|                   gconvfifo.rf                                                                          |    <0.001 |
|                     grf.rf                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                         gr1.gr1_int.rfwft                                                               |    <0.001 |
|                         grss.rsts                                                                       |    <0.001 |
|                           c1                                                                            |    <0.001 |
|                           c2                                                                            |    <0.001 |
|                         rpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                         gwss.wsts                                                                       |    <0.001 |
|                           c0                                                                            |    <0.001 |
|                           c1                                                                            |    <0.001 |
|                         wpntr                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                         gbm.gbmg.gbmgb.ngecc.bmg                                                        |    <0.001 |
|                           inst_blk_mem_gen                                                              |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                               valid.cstr                                                                |    <0.001 |
|                                 ramloop[0].ram.r                                                        |    <0.001 |
|                                   prim_noinit.ram                                                       |    <0.001 |
|                                 ramloop[1].ram.r                                                        |    <0.001 |
|                                   prim_noinit.ram                                                       |    <0.001 |
|                                 ramloop[2].ram.r                                                        |    <0.001 |
|                                   prim_noinit.ram                                                       |    <0.001 |
|                                 ramloop[3].ram.r                                                        |    <0.001 |
|                                   prim_noinit.ram                                                       |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                      |    <0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                                             |    <0.001 |
|             I_DMA_REGISTER                                                                              |    <0.001 |
|             LITE_READ_MUX_I                                                                             |     0.000 |
|           GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                  |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                              |    <0.001 |
|           I_AXI_DMA_INTRPT                                                                              |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                             |     0.009 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                           |     0.002 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_STATUS                                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_CMD_FIFO                                                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_MSTR_PCC                                                                                |    <0.001 |
|               I_RD_DATA_CNTL                                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                         |    <0.001 |
|               I_RESET                                                                                   |    <0.001 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                           |     0.007 |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                       |     0.003 |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                   |    <0.001 |
|                 I_DATA_FIFO                                                                             |     0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |     0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |     0.001 |
|                       xpm_fifo_base_inst                                                                |     0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         rst_d1_inst                                                                     |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|                 I_XD_FIFO                                                                               |    <0.001 |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                |    <0.001 |
|                       xpm_fifo_base_inst                                                                |    <0.001 |
|                         gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                     |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_6_10                                    |    <0.001 |
|                         rdp_inst                                                                        |    <0.001 |
|                         rdpp1_inst                                                                      |    <0.001 |
|                         rst_d1_inst                                                                     |    <0.001 |
|                         wrp_inst                                                                        |    <0.001 |
|                         wrpp1_inst                                                                      |    <0.001 |
|                         xpm_fifo_rst_inst                                                               |    <0.001 |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                     |     0.001 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                    |     0.001 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                      |     0.001 |
|                   I_MSSAI_SKID_BUF                                                                      |    <0.001 |
|                   I_TSTRB_FIFO                                                                          |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                         DYNSHREG_F_I                                                                    |    <0.001 |
|                   SLICE_INSERTION                                                                       |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_STATUS                                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_CMD_FIFO                                                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_RESET                                                                                   |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                      |    <0.001 |
|               I_WR_DATA_CNTL                                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                         |    <0.001 |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|           I_RST_MODULE                                                                                  |    <0.001 |
|             GEN_RESET_FOR_MM2S.RESET_I                                                                  |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                        |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                        |    <0.001 |
|               GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                      |    <0.001 |
|               GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                      |    <0.001 |
|             GEN_RESET_FOR_S2MM.RESET_I                                                                  |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                        |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                         |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                          |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                        |    <0.001 |
|               GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                      |    <0.001 |
|               GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                      |    <0.001 |
|       hdmi_in                                                                                           |     0.186 |
|         axis_register_slice_0                                                                           |     0.001 |
|           inst                                                                                          |     0.001 |
|             axisc_register_slice_0                                                                      |     0.001 |
|         color_convert                                                                                   |     0.024 |
|           inst                                                                                          |     0.024 |
|             color_convert_AXILiteS_s_axi_U                                                              |    <0.001 |
|             color_convert_maccud_U4                                                                     |     0.002 |
|               color_convert_maccud_DSP48_1_U                                                            |     0.002 |
|             color_convert_maccud_U5                                                                     |     0.002 |
|               color_convert_maccud_DSP48_1_U                                                            |     0.002 |
|             color_convert_maccud_U6                                                                     |     0.002 |
|               color_convert_maccud_DSP48_1_U                                                            |     0.002 |
|         frontend                                                                                        |     0.151 |
|           axi_gpio_hdmiin                                                                               |    <0.001 |
|             U0                                                                                          |    <0.001 |
|               AXI_LITE_IPIF_I                                                                           |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|                   I_DECODER                                                                             |    <0.001 |
|               INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                        |    <0.001 |
|               gpio_core_1                                                                               |    <0.001 |
|                 Dual.INPUT_DOUBLE_REGS4                                                                 |    <0.001 |
|                 Dual.INPUT_DOUBLE_REGS5                                                                 |    <0.001 |
|           color_swap_0                                                                                  |     0.000 |
|           dvi2rgb_0                                                                                     |     0.129 |
|             U0                                                                                          |     0.129 |
|               DataDecoders[0].DecoderX                                                                  |     0.012 |
|                 ChannelBondX                                                                            |    <0.001 |
|                   pFIFO_reg_0_31_0_5                                                                    |    <0.001 |
|                   pFIFO_reg_0_31_6_9                                                                    |    <0.001 |
|                 InputSERDES_X                                                                           |     0.011 |
|                 PhaseAlignX                                                                             |    <0.001 |
|                 SyncBaseOvf                                                                             |    <0.001 |
|                   SyncAsyncx                                                                            |    <0.001 |
|                 SyncBaseRst                                                                             |    <0.001 |
|                   SyncAsyncx                                                                            |    <0.001 |
|               DataDecoders[1].DecoderX                                                                  |     0.012 |
|                 ChannelBondX                                                                            |    <0.001 |
|                   pFIFO_reg_0_31_0_5                                                                    |    <0.001 |
|                   pFIFO_reg_0_31_6_9                                                                    |    <0.001 |
|                 InputSERDES_X                                                                           |     0.011 |
|                 PhaseAlignX                                                                             |    <0.001 |
|                 SyncBaseOvf                                                                             |    <0.001 |
|                   SyncAsyncx                                                                            |    <0.001 |
|                 SyncBaseRst                                                                             |    <0.001 |
|                   SyncAsyncx                                                                            |    <0.001 |
|               DataDecoders[2].DecoderX                                                                  |     0.012 |
|                 ChannelBondX                                                                            |    <0.001 |
|                   pFIFO_reg_0_31_0_5                                                                    |    <0.001 |
|                   pFIFO_reg_0_31_6_9                                                                    |    <0.001 |
|                 InputSERDES_X                                                                           |     0.011 |
|                 PhaseAlignX                                                                             |    <0.001 |
|                 SyncBaseOvf                                                                             |    <0.001 |
|                   SyncAsyncx                                                                            |    <0.001 |
|                 SyncBaseRst                                                                             |    <0.001 |
|                   SyncAsyncx                                                                            |    <0.001 |
|               GenerateDDC.DDC_EEPROM                                                                    |     0.002 |
|                 I2C_SlaveController                                                                     |     0.002 |
|                   GlitchF_SCL                                                                           |    <0.001 |
|                   GlitchF_SDA                                                                           |    <0.001 |
|                   SyncSCL                                                                               |    <0.001 |
|                   SyncSDA                                                                               |    <0.001 |
|               LockLostReset                                                                             |    <0.001 |
|                 SyncAsyncx                                                                              |    <0.001 |
|               TMDS_ClockingX                                                                            |     0.090 |
|                 LockLostReset                                                                           |    <0.001 |
|                   SyncAsyncx                                                                            |    <0.001 |
|                 MMCM_LockSync                                                                           |    <0.001 |
|                 RdyLostReset                                                                            |    <0.001 |
|                   SyncAsyncx                                                                            |    <0.001 |
|           v_vid_in_axi4s_0                                                                              |     0.006 |
|             inst                                                                                        |     0.006 |
|               COUPLER_INST                                                                              |     0.006 |
|                 generate_async_fifo.FIFO_INST                                                           |     0.006 |
|                   XPM_FIFO_ASYNC_INST                                                                   |     0.006 |
|                     gnuram_async_fifo.xpm_fifo_base_inst                                                |     0.006 |
|                       gen_cdc_pntr.rd_pntr_cdc_inst                                                     |    <0.001 |
|                       gen_cdc_pntr.rpw_gray_reg                                                         |    <0.001 |
|                       gen_cdc_pntr.wpr_gray_reg                                                         |    <0.001 |
|                       gen_cdc_pntr.wr_pntr_cdc_inst                                                     |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                   |     0.003 |
|                       rdp_inst                                                                          |    <0.001 |
|                       rdpp1_inst                                                                        |    <0.001 |
|                       rst_d1_inst                                                                       |    <0.001 |
|                       wrp_inst                                                                          |    <0.001 |
|                       wrpp1_inst                                                                        |    <0.001 |
|                       wrpp2_inst                                                                        |    <0.001 |
|                       xpm_fifo_rst_inst                                                                 |    <0.001 |
|                         gen_rst_ic.rrst_wr_inst                                                         |    <0.001 |
|                         gen_rst_ic.wrst_rd_inst                                                         |    <0.001 |
|               FORMATTER_INST                                                                            |    <0.001 |
|           vtc_in                                                                                        |     0.015 |
|             U0                                                                                          |     0.015 |
|               U_TC_TOP                                                                                  |     0.004 |
|                 GEN_DETECTION.U_tc_DET                                                                  |     0.004 |
|               U_VIDEO_CTRL                                                                              |     0.011 |
|                 AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                                     |    <0.001 |
|                   I_SLAVE_ATTACHMENT                                                                    |    <0.001 |
|                     I_DECODER                                                                           |    <0.001 |
|                 AXI4_LITE_INTERFACE.CORE_MUX0                                                           |    <0.001 |
|                 AXI4_LITE_INTERFACE.GENR_MUX0                                                           |     0.003 |
|                 AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                                      |    <0.001 |
|                 AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                                       |     0.002 |
|         pixel_pack                                                                                      |     0.010 |
|           inst                                                                                          |     0.010 |
|             pixel_pack_AXILiteS_s_axi_U                                                                 |    <0.001 |
|       hdmi_out                                                                                          |     0.282 |
|         axis_register_slice_0                                                                           |    <0.001 |
|           inst                                                                                          |    <0.001 |
|             axisc_register_slice_0                                                                      |    <0.001 |
|         color_convert                                                                                   |     0.018 |
|           inst                                                                                          |     0.018 |
|             color_convert_AXILiteS_s_axi_U                                                              |    <0.001 |
|             color_convert_maccud_U4                                                                     |     0.001 |
|               color_convert_maccud_DSP48_1_U                                                            |     0.001 |
|             color_convert_maccud_U5                                                                     |     0.001 |
|               color_convert_maccud_DSP48_1_U                                                            |     0.001 |
|             color_convert_maccud_U6                                                                     |     0.001 |
|               color_convert_maccud_DSP48_1_U                                                            |     0.001 |
|         frontend                                                                                        |     0.262 |
|           axi_dynclk                                                                                    |     0.109 |
|             U0                                                                                          |     0.109 |
|               Inst_mmcme2_drp                                                                           |     0.108 |
|               axi_dynclk_S00_AXI_inst                                                                   |     0.001 |
|           color_swap_0                                                                                  |     0.000 |
|           hdmi_out_hpd_video                                                                            |    <0.001 |
|             U0                                                                                          |    <0.001 |
|               AXI_LITE_IPIF_I                                                                           |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|                   I_DECODER                                                                             |    <0.001 |
|               INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                        |    <0.001 |
|               gpio_core_1                                                                               |    <0.001 |
|                 Not_Dual.INPUT_DOUBLE_REGS3                                                             |    <0.001 |
|           rgb2dvi_0                                                                                     |     0.134 |
|             U0                                                                                          |     0.134 |
|               ClockSerializer                                                                           |     0.033 |
|               DataEncoders[0].DataEncoder                                                               |    <0.001 |
|               DataEncoders[0].DataSerializer                                                            |     0.033 |
|               DataEncoders[1].DataEncoder                                                               |    <0.001 |
|               DataEncoders[1].DataSerializer                                                            |     0.033 |
|               DataEncoders[2].DataEncoder                                                               |    <0.001 |
|               DataEncoders[2].DataSerializer                                                            |     0.033 |
|               LockLostReset                                                                             |    <0.001 |
|                 SyncAsyncx                                                                              |    <0.001 |
|           v_axi4s_vid_out_0                                                                             |     0.006 |
|             inst                                                                                        |     0.006 |
|               COUPLER_INST                                                                              |     0.006 |
|                 generate_async_fifo.FIFO_INST                                                           |     0.005 |
|                   XPM_FIFO_ASYNC_INST                                                                   |     0.005 |
|                     gnuram_async_fifo.xpm_fifo_base_inst                                                |     0.005 |
|                       gen_cdc_pntr.rd_pntr_cdc_inst                                                     |    <0.001 |
|                       gen_cdc_pntr.rpw_gray_reg                                                         |    <0.001 |
|                       gen_cdc_pntr.wpr_gray_reg                                                         |    <0.001 |
|                       gen_cdc_pntr.wpr_gray_reg_dc                                                      |    <0.001 |
|                       gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                  |    <0.001 |
|                       gen_cdc_pntr.wr_pntr_cdc_inst                                                     |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                               |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                   |     0.002 |
|                       rdp_inst                                                                          |    <0.001 |
|                       rdpp1_inst                                                                        |    <0.001 |
|                       rst_d1_inst                                                                       |    <0.001 |
|                       wrp_inst                                                                          |    <0.001 |
|                       wrpp1_inst                                                                        |    <0.001 |
|                       wrpp2_inst                                                                        |    <0.001 |
|                       xpm_fifo_rst_inst                                                                 |    <0.001 |
|                         gen_rst_ic.rrst_wr_inst                                                         |    <0.001 |
|                         gen_rst_ic.wrst_rd_inst                                                         |    <0.001 |
|               FORMATTER_INST                                                                            |    <0.001 |
|               SYNC_INST                                                                                 |    <0.001 |
|           vtc_out                                                                                       |     0.011 |
|             U0                                                                                          |     0.011 |
|               U_TC_TOP                                                                                  |     0.001 |
|                 GEN_GENERATOR.U_TC_GEN                                                                  |     0.001 |
|               U_VIDEO_CTRL                                                                              |     0.010 |
|                 AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                                     |    <0.001 |
|                   I_SLAVE_ATTACHMENT                                                                    |    <0.001 |
|                     I_DECODER                                                                           |    <0.001 |
|                 AXI4_LITE_INTERFACE.CORE_MUX0                                                           |    <0.001 |
|                 AXI4_LITE_INTERFACE.GENR_MUX0                                                           |     0.002 |
|                 AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                                      |    <0.001 |
|                 AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                                       |     0.001 |
|         pixel_unpack                                                                                    |     0.002 |
|           inst                                                                                          |     0.002 |
|             pixel_unpack_AXILiteS_s_axi_U                                                               |    <0.001 |
|       proc_sys_reset_pixelclk                                                                           |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           EXT_LPF                                                                                       |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|           SEQ                                                                                           |    <0.001 |
|             SEQ_COUNTER                                                                                 |    <0.001 |
|       xlconcat_0                                                                                        |     0.000 |
+---------------------------------------------------------------------------------------------------------+-----------+


