Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\nvade\OneDrive\Dokumenty\Workspace\usb3_fpga_card\fpga\ip\vio.qsys --block-symbol-file --output-directory=C:\Users\nvade\OneDrive\Dokumenty\Workspace\usb3_fpga_card\fpga\ip\vio --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading ip/vio.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 21.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\nvade\OneDrive\Dokumenty\Workspace\usb3_fpga_card\fpga\ip\vio.qsys --synthesis=VERILOG --output-directory=C:\Users\nvade\OneDrive\Dokumenty\Workspace\usb3_fpga_card\fpga\ip\vio\synthesis --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading ip/vio.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 21.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: vio: Generating vio "vio" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "vio" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: vio: Done "vio" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
