$date
	Sat Sep 20 15:11:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fc $end
$var wire 20 ! out [19:0] $end
$var reg 8 " bias [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ en $end
$var reg 32 % in_vec [31:0] $end
$var reg 1 & rst $end
$var reg 32 ' weights [31:0] $end
$scope module uut $end
$var wire 8 ( bias [7:0] $end
$var wire 1 # clk $end
$var wire 1 $ en $end
$var wire 32 ) in_vec [31:0] $end
$var wire 1 & rst $end
$var wire 32 * weights [31:0] $end
$var parameter 32 + N $end
$var parameter 32 , WIDTH $end
$var reg 16 - acc [15:0] $end
$var reg 8 . in_i [7:0] $end
$var reg 20 / out [19:0] $end
$var reg 8 0 w_i [7:0] $end
$var integer 32 1 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 ,
b100 +
$end
#0
$dumpvars
bx 1
bx 0
b0 /
bx .
bx -
b10111111110000000000000001 *
b100000000110000001000000001 )
b1 (
b10111111110000000000000001 '
1&
b100000000110000001000000001 %
0$
0#
b1 "
b0 !
$end
#5000
1#
#10000
0#
#12000
1$
0&
#15000
b111 !
b111 /
b10 0
b100 .
b100 1
b110 -
1#
#20000
0#
#25000
b10 0
b100 .
b100 1
b110 -
1#
#30000
0#
#32000
