<!-- build time:Mon Feb 10 2025 22:46:08 GMT+0800 (ä¸­å›½æ ‡å‡†æ—¶é—´) --><!DOCTYPE html><html lang="zh-CN"><head><meta charset="UTF-8"><meta name="viewport" content="width=device-width,initial-scale=1,maximum-scale=2"><meta name="theme-color" content="#FFF"><script src="http://echarts.baidu.com/dist/echarts.common.min.js"></script><script src="https://cdn.jsdelivr.net/npm/echarts@4.7.0/dist/echarts.min.js"></script><script src="https://cdn.jsdelivr.net/npm/echarts@4.7.0/map/js/china.min.js"></script><link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon.png"><link rel="icon" type="image/ico" sizes="32x32" href="/images/favicon.ico"><meta http-equiv="Cache-Control" content="no-transform"><meta http-equiv="Cache-Control" content="no-siteapp"><meta name="yandex-verification" content="fadb7324b0f3dbe2"><link rel="alternate" type="application/rss+xml" title="æˆ‘åœ¨äººé—´è´©å–é»„æ˜ï¼Œåªä¸ºæ”¶é›†ä¸–é—´æ¸©æŸ”é‡è§ä½ ." href="https://flechazoclf.github.io/FlechazoCLF.github.io/rss.xml"><link rel="alternate" type="application/atom+xml" title="æˆ‘åœ¨äººé—´è´©å–é»„æ˜ï¼Œåªä¸ºæ”¶é›†ä¸–é—´æ¸©æŸ”é‡è§ä½ ." href="https://flechazoclf.github.io/FlechazoCLF.github.io/atom.xml"><link rel="alternate" type="application/json" title="æˆ‘åœ¨äººé—´è´©å–é»„æ˜ï¼Œåªä¸ºæ”¶é›†ä¸–é—´æ¸©æŸ”é‡è§ä½ ." href="https://flechazoclf.github.io/FlechazoCLF.github.io/feed.json"><link rel="stylesheet" href="//fonts.googleapis.com/css?family=Mulish:300,300italic,400,400italic,700,700italic%7CFredericka%20the%20Great:300,300italic,400,400italic,700,700italic%7CNoto%20Serif%20JP:300,300italic,400,400italic,700,700italic%7CNoto%20Serif%20SC:300,300italic,400,400italic,700,700italic%7CInconsolata:300,300italic,400,400italic,700,700italic&amp;display=swap&amp;subset=latin,latin-ext"><link rel="stylesheet" href="/css/app.css?v=0.2.5"><meta name="keywords" content="AUTOSAR,åµŒå…¥å¼,è½¯ä»¶å¼€å‘"><link rel="canonical" href="https://flechazoclf.github.io/FlechazoCLF.github.io/archives/3c7f112.html"><title>å°æŸ´å¸¦ä½ å­¦AutoSarç³»åˆ—ä¸€ã€åŸºç¡€çŸ¥è¯†ç¯‡ï¼ˆ6ï¼‰è½¦è§„çº§MCUå…¥é—¨RH850 - AUTOSAR - æŠ€æœ¯æ•™ç¨‹ğŸƒ | flechazo = æˆ‘åœ¨äººé—´è´©å–é»„æ˜ï¼Œåªä¸ºæ”¶é›†ä¸–é—´æ¸©æŸ”é‡è§ä½ . = æœ‰å¹¸æ¥åˆ°äººé—´çš„æ—…äºº</title><meta name="generator" content="Hexo 6.2.0"></head><body itemscope="" itemtype="http://schema.org/WebPage"><div id="loading"><div class="cat"><div class="body"></div><div class="head"><div class="face"></div></div><div class="foot"><div class="tummy-end"></div><div class="bottom"></div><div class="legs left"></div><div class="legs right"></div></div><div class="paw"><div class="hands left"></div><div class="hands right"></div></div></div></div><div id="container"><header id="header" itemscope="" itemtype="http://schema.org/WPHeader"><div class="inner"><div id="brand"><div class="pjax"><h1 itemprop="name headline">å°æŸ´å¸¦ä½ å­¦AutoSarç³»åˆ—ä¸€ã€åŸºç¡€çŸ¥è¯†ç¯‡ï¼ˆ6ï¼‰è½¦è§„çº§MCUå…¥é—¨RH850</h1><div class="meta"><span class="item" title="åˆ›å»ºæ—¶é—´ï¼š2024-06-23 00:00:00"><span class="icon"><i class="ic i-calendar"></i> </span><span class="text">å‘è¡¨äº</span> <time itemprop="dateCreated datePublished" datetime="2024-06-23T00:00:00+08:00">2024-06-23</time></span></div></div></div><nav id="nav"><div class="inner"><div class="toggle"><div class="lines" aria-label="åˆ‡æ¢å¯¼èˆªæ "><span class="line"></span> <span class="line"></span> <span class="line"></span></div></div><ul class="menu"><li class="item title"><a href="/" rel="start">flechazo</a></li></ul><ul class="right"><li class="item theme"><i class="ic i-sun"></i></li><li class="item search"><i class="ic i-search"></i></li></ul></div></nav></div><div id="imgs" class="pjax"><img src="/archives/3c7f112.html../../../wallpaper/6.png"></div></header><div id="waves"><svg class="waves" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" viewBox="0 24 150 28" preserveAspectRatio="none" shape-rendering="auto"><defs><path id="gentle-wave" d="M-160 44c30 0 58-18 88-18s 58 18 88 18 58-18 88-18 58 18 88 18 v44h-352z"></path></defs><g class="parallax"><use xlink:href="#gentle-wave" x="48" y="0"></use><use xlink:href="#gentle-wave" x="48" y="3"></use><use xlink:href="#gentle-wave" x="48" y="5"></use><use xlink:href="#gentle-wave" x="48" y="7"></use></g></svg></div><main><div class="inner"><div id="main" class="pjax"><div class="article wrap"><div class="breadcrumb" itemscope="" itemtype="https://schema.org/BreadcrumbList"><i class="ic i-home"></i> <span><a href="/">é¦–é¡µ</a></span><i class="ic i-angle-right"></i> <span itemprop="itemListElement" itemscope="" itemtype="https://schema.org/ListItem"><a href="/categories/technique/" itemprop="item" rel="index" title="åˆ†ç±»äº æŠ€æœ¯æ•™ç¨‹ğŸƒ"><span itemprop="name">æŠ€æœ¯æ•™ç¨‹ğŸƒ</span></a><meta itemprop="position" content="1"></span><i class="ic i-angle-right"></i> <span class="current" itemprop="itemListElement" itemscope="" itemtype="https://schema.org/ListItem"><a href="/categories/technique/AUTOSAR/" itemprop="item" rel="index" title="åˆ†ç±»äº AUTOSAR"><span itemprop="name">AUTOSAR</span></a><meta itemprop="position" content="2"></span></div><article itemscope="" itemtype="http://schema.org/Article" class="post block" lang="zh-CN"><link itemprop="mainEntityOfPage" href="https://flechazoclf.github.io/FlechazoCLF.github.io/archives/3c7f112.html"><span hidden="" itemprop="author" itemscope="" itemtype="http://schema.org/Person"><meta itemprop="image" content="/images/avatar.jpg"><meta itemprop="name" content="flechazo"><meta itemprop="description" content="æœ‰å¹¸æ¥åˆ°äººé—´çš„æ—…äºº, æˆ‘åœ¨äººé—´è´©å–æ˜Ÿå…‰"></span><span hidden="" itemprop="publisher" itemscope="" itemtype="http://schema.org/Organization"><meta itemprop="name" content="æˆ‘åœ¨äººé—´è´©å–é»„æ˜ï¼Œåªä¸ºæ”¶é›†ä¸–é—´æ¸©æŸ”é‡è§ä½ ."></span><div class="body md" itemprop="articleBody"><p></p><div class="links"><div class="item" title="ã€çŸ¥ä¹ã€‘flechazo" style="--block-color:#21d4fd"><span class="exturl image" data-url="aHR0cHM6Ly93d3cuemhpaHUuY29tL3Blb3BsZS9qaXVfc2hlbmc=" data-background-image="https://foruda.gitee.com/avatar/1680342439464493317/9010997_flechazo5201314_1680342439.png!avatar200"></span><div class="info"><span class="exturl title" data-url="aHR0cHM6Ly93d3cuemhpaHUuY29tL3Blb3BsZS9qaXVfc2hlbmc=">ã€çŸ¥ä¹ã€‘flechazo</span><p class="desc">https://www.zhihu.com/people/jiu_sheng</p></div></div></div><p></p><p></p><div class="links"><div class="item" title="ã€CSDNã€‘å°æŸ´å¸¦ä½ å­¦AutoSaræ€»ç›®å½•" style="--block-color:#21d4fd"><span class="exturl image" data-url="aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3FpYW5zaGFuZzUyMDEzL2FydGljbGUvZGV0YWlscy8xMzgxNDAyMzU/c3BtPTEwMDEuMjAxNC4zMDAxLjU1MDE=" data-background-image="https://foruda.gitee.com/avatar/1680342439464493317/9010997_flechazo5201314_1680342439.png!avatar200"></span><div class="info"><span class="exturl title" data-url="aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3FpYW5zaGFuZzUyMDEzL2FydGljbGUvZGV0YWlscy8xMzgxNDAyMzU/c3BtPTEwMDEuMjAxNC4zMDAxLjU1MDE=">ã€CSDNã€‘å°æŸ´å¸¦ä½ å­¦AutoSaræ€»ç›®å½•</span><p class="desc">https://blog.csdn.net/qianshang52013/article/details/138140235?spm=1001.2014.3001.5501</p></div></div></div><p></p><p>Autosar ç³»åˆ—æ•™ç¨‹ï¼š<span class="exturl" data-url="aHR0cHM6Ly9tcC53ZWl4aW4ucXEuY29tL3M/X19iaXo9TXpBeE9ETTJOVFEwTnc9PSZhbXA7bWlkPTIyNDc0OTIzMjYmYW1wO2lkeD0xJmFtcDtzbj1kNDdhYWM4YTE4MWJkZjM0NGNmMzJhOThmNzAxMjkyNyZhbXA7Y2hrc209OWJkNWNmOGVhY2EyNDY5ODgyMzcxZTEyOTY5Yzc3NzdiMDY1NGRiMGE3MDVlNWE1ZDNkZGFmNjRjODk5ZjhmYzUyYmRhNTM4MzczMiZhbXA7cGF5cmVhZHRpY2tldD1IQjBaZE1Tc3RNVmVRVXF2RkdBb2E1U2Q3Mnk2bzJOb192OF9PLUhsaXRxMHBaOWcxVzFablBrbmwwQmJySGZZajcxeUtkZyNyZA==">å°æŸ´å¸¦ä½ å­¦ AutoSar æ€»ç›®å½•</span></p><h1 id="å°æŸ´å¸¦ä½ å­¦autosarç³»åˆ—ä¸€-åŸºç¡€çŸ¥è¯†ç¯‡6è½¦è§„çº§mcuå…¥é—¨rh850"><a class="anchor" href="#å°æŸ´å¸¦ä½ å­¦autosarç³»åˆ—ä¸€-åŸºç¡€çŸ¥è¯†ç¯‡6è½¦è§„çº§mcuå…¥é—¨rh850">#</a> å°æŸ´å¸¦ä½ å­¦ AutoSar ç³»åˆ—ä¸€ã€åŸºç¡€çŸ¥è¯†ç¯‡ï¼ˆ6ï¼‰è½¦è§„çº§ MCU å…¥é—¨ RH850</h1><h1 id="ç¼˜èµ·"><a class="anchor" href="#ç¼˜èµ·">#</a> ç¼˜èµ·</h1><p>è¿™é‡Œå‘¢å°±è¦æµ…æµ…çš„è¯´ä¸€ä¸‹ TH850 äº†</p><p>å½“åˆçœ‹æ‰‹å†Œçš„æ—¶å€™çœŸçš„æƒŠå‘†æˆ‘å•¦</p><p>6679 é¡µğŸ¤¯ï¼Ÿ</p><p>è¿™å¾—çœ‹åˆ°çŒ´å¹´é©¬æœˆå•Š</p><p>ç„¶åå°±æ‰“äº†é€€å ‚é¼“</p><p>å“ˆå“ˆå“ˆå“ˆ</p><p>ä»Šå¤©å‘¢å’±å°±æŠŠè¿™ 6000 é¡µçš„æ–‡æ¡£å¤§æ¦‚æ¢³ç†ä¸€ä¸‹ã€‚</p><p>çŸ¥è¯†å‘¢å­¦ä¸å®Œï¼Œæ ¹æœ¬å­¦ä¸å®ŒğŸ¤‘ï¼</p><p>æ‰€ä»¥èƒ½å¿«é€Ÿçš„ä»è‡ªå·±çš„çŸ¥è¯†åº“ä¸­æ£€ç´¢çŸ¥è¯†æ‰æ˜¯å¿…ä¿®è¯¾å§ğŸ˜ï¼</p><hr><h1 id="rh850"><a class="anchor" href="#rh850">#</a> RH850</h1><p>RH850 ç³»åˆ—èŠ¯ç‰‡æ˜¯ç”±ç‘è¨ç”µå­ï¼ˆRenesas Electronicsï¼‰æ¨å‡ºçš„ä¸€ç³»åˆ—é«˜æ€§èƒ½å¾®æ§åˆ¶å™¨ï¼ˆMCUï¼‰ï¼Œå¹¿æ³›åº”ç”¨äºæ±½è½¦ç”µå­é¢†åŸŸã€‚</p><p>åºŸè¯ä¸å¤šè¯´å•¦ï¼å»ºè®®å¤§å®¶å­¦ä¼šçœ‹å®˜æ–¹æ‰‹å†Œï¼Œå¸®å¤§å®¶å»äº†è§£å®˜æ–¹æ‰‹å†Œã€‚</p><p>ã€èŠ¯ç‰‡æ‰‹å†Œã€‘RH850U2A</p><blockquote><p>æˆ‘ç”¨å¤¸å…‹ç½‘ç›˜åˆ†äº«äº†ã€ŒRH850U2A.pdfã€ï¼Œç‚¹å‡»é“¾æ¥å³å¯ä¿å­˜ã€‚æ‰“å¼€ã€Œå¤¸å…‹ APPã€åœ¨çº¿æŸ¥çœ‹ï¼Œæ”¯æŒå¤šç§æ–‡æ¡£æ ¼å¼è½¬æ¢ã€‚<br>é“¾æ¥ï¼š<span class="exturl" data-url="aHR0cHM6Ly9wYW4ucXVhcmsuY24vcy80Yzc2ZDEyNjk2NmQ=">https://pan.quark.cn/s/4c76d126966d</span><br>æå–ç ï¼šCrVy</p></blockquote><p>ã€å†…æ ¸æ‰‹å†Œã€‘RH850G4MH</p><blockquote><p>æˆ‘ç”¨å¤¸å…‹ç½‘ç›˜åˆ†äº«äº†ã€Œrh850g4mh.pdfã€ï¼Œç‚¹å‡»é“¾æ¥å³å¯ä¿å­˜ã€‚æ‰“å¼€ã€Œå¤¸å…‹ APPã€åœ¨çº¿æŸ¥çœ‹ï¼Œæ”¯æŒå¤šç§æ–‡æ¡£æ ¼å¼è½¬æ¢ã€‚<br>é“¾æ¥ï¼š<span class="exturl" data-url="aHR0cHM6Ly9wYW4ucXVhcmsuY24vcy8zYmRiMWZmOGY0NDM=">https://pan.quark.cn/s/3bdb1ff8f443</span><br>æå–ç ï¼šEuAN</p></blockquote><h1 id="é‚£æˆ‘ä»¬å¼€å§‹å–½"><a class="anchor" href="#é‚£æˆ‘ä»¬å¼€å§‹å–½">#</a> é‚£æˆ‘ä»¬å¼€å§‹å–½</h1><p>ğŸ¤©</p><h1 id="æ–‡æ¡£ç›®å½•ç»“æ„"><a class="anchor" href="#æ–‡æ¡£ç›®å½•ç»“æ„">#</a> æ–‡æ¡£ç›®å½•ç»“æ„</h1><p>å…ˆæ¥å¤§æ¦‚äº†è§£ä¸€ä¸‹ç›®å½•ï¼Œæ‰€æœ‰çš„æ¨¡å—åŸºæœ¬ä¸Šéƒ½æ˜¯è¿™ä¸ªç›®å½•</p><ul><li>æ¨¡å—åç§°<ul><li><strong>Features</strong>â‘¢<ul><li>æè¿°å…³äºå…·ä½“èŠ¯ç‰‡çš„ç‰¹æ€§</li></ul></li><li><strong>Overview</strong>â‘ <ul><li>åŠŸèƒ½çš„æ€»è§ˆä»‹ç»</li></ul></li><li><strong>Registers</strong>â‘£<ul><li>ç‰¹åˆ«è¯¦ç»†çš„å¯„å­˜å™¨ä»‹ç»</li></ul></li><li><strong>Operation</strong>â‘¡<ul><li>å…·ä½“çš„æ“ä½œæµç¨‹</li></ul></li></ul></li></ul><p>ç†Ÿæ‚‰ç›®å½•ç»“æ„æ–¹ä¾¿å¿«é€ŸæŸ¥æ‰¾</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623122221902.png" alt="image-20240623122221902"></p><h1 id="section-1-overview"><a class="anchor" href="#section-1-overview">#</a> Section 1 Overview</h1><p>RH850 çš„ç‰¹æ€§ã€è¿™ä¸€å—çš„è¯è¿˜æ˜¯å»ºè®®å¤§å®¶è¿‡ä¸€éçš„ï¼Œæ˜¯æ•´ä¸ªèŠ¯ç‰‡çš„åŠŸèƒ½æ€»è§ˆã€‚è¦å®åœ¨çœ‹ä¸ä¸‹å»å°±è·³è¿‡å§å“ˆå“ˆå“ˆã€‘</p><ul><li><p>CPU0/1/2/3 core</p><ul><li>RH850G4MH2</li></ul></li><li><p>CPU0/1/2/3 instruction cache memory (for Code Flash)</p><ul><li>16 KB</li></ul></li><li><p>CPU0/1/2/3 data buffer (for Code Flash)</p><ul><li>4 lines (256 bit/line)</li></ul></li><li><p>Minimum CPU0/1/2/3 instruction execution time</p><ul><li>2.5ns (during internal 400 MHz operation)</li></ul></li><li><p>General CPU0/1/2/3 registers</p><ul><li>Thirty-two 32-bit registers</li></ul></li><li><p>CPU0/1/2/3 instruction sets</p><ul><li><p>Signed multiplication (32 bits Ã— 32 bits â†’ 64 bits): 1 to 2 CPU clocks</p></li><li><p>Saturated operation instructions (with overflow/underflow detection function)</p></li><li><p>32-bit arithmetic/logical shift instructions: 1 CPU clock</p></li><li><p>Bit manipulation instructions</p></li><li><p>Load/store instructions with long/short formats</p></li><li><p>Signed load instructions</p></li></ul></li><li><p>Inter-Processor Interrupt (IPIR)</p><ul><li><p>Support of inter-Processor interrupt function of 4 channels</p></li><li><p>Support level detection of interrupts</p></li><li><p>Accessible from all clusters and all PEs</p></li><li><p>identification of interrupt request source PE is possible.</p></li><li><p>Unintended inter-PE interrupts can be prevented by masking interrupt requests.</p></li><li><p>SET1, CLR1, and NOT1 can be executed as atomic operation instructions to IPIR.</p></li></ul></li><li><p>Barrier-Synchronization (BARR)</p><ul><li><p>The 16-ch barrier synchronization registers are provided. Barrier synchronization can be implemented using the same code for all the cores. Accessible from all clusters and all PEs within the systemTime Protection Timer (TPTM) Interval timer Ã— 2ch (down counter), free-run timer Ã— 1ch (up counter), up timer Ã— 2ch (up counter)Start, Stop and Restart of counter for the interval timers, the free-run timer and the up timers.</p></li><li><p>Divided counter of the timers can be configured for the interval timers, the free-run timer, up timer respectively.</p></li><li><p>Simultaneous count control for the interval timers belonging to the same PE.</p></li><li><p>Simultaneous count control for the up timers belonging to the same PE using registers prepared for each PE.</p></li><li><p>Globally simultaneous count control registers are prepared. A PE can control all up counters including ones owned by other PEs.</p></li><li><p>Underflow interrupt for the interval timers.</p></li><li><p>Comparison value matching interrupts for the up timers.</p></li><li><p>Each timer set has 3 control signals to stop timers while in debug mode. One is for interval timers and the free-run timer, another is for up timer 0, the other is for up timer 1.</p></li></ul></li><li><p>Memory space</p><ul><li>4-GB address space (common to program and data)</li></ul></li><li><p>Code flash</p><ul><li><p>Two types of memory areaâ€“ User area:</p><ul><li><p>16 MB (common to each CPU, ICUMHA) [For U2A-EVA and U2A16 Only]</p></li><li><p>User area: 8 MB (common to each CPU, ICUMHA) [For U2A8 Only]</p></li><li><p>User area: 6 MB (common to each CPU, ICUMHA) [For U2A6 Only]</p></li><li><p>User boot area: 64 KB high-speed reading through cache enabled.</p></li></ul></li><li><p>OTA (Over-the-Air) update support</p></li></ul></li><li><p>Data flash</p><ul><li><p>512 KB + 64 KB (dedicated to ICUMHA) [For U2A-EVA and U2A16 Only]</p></li><li><p>256 KB + 64 KB (dedicated to ICUMHA) [For U2A8 Only]</p></li><li><p>192 KB + 64 KB (dedicated to ICUMHA) [For U2A6 Only]</p></li></ul></li><li><p>RAM</p><ul><li><p>Local RAM: 64 KB (CPU0/1/2/3 [For U2A-EVA and U2A16 Only])</p></li><li><p>Local RAM: 64 KB (CPU0/1 [For U2A8 and U2A6 Only])</p></li><li><p>Cluster RAM: 3328 KB (common to each CPU) (256 KB: Retention RAM) [For U2A-EVA and U2A16 Only]</p></li><li><p>Cluster RAM: 1664 KB (common to each CPU) (128 KB: Retention RAM) [For U2A8 Only]</p></li><li><p>Cluster RAM: 640 KB (common to each CPU) (128 KB: Retention RAM) [For U2A6 Only]</p></li><li><p>Cluster Emulation RAM: 2 MB (1 MB for each cluster 0 &amp; 1) [For U2A-EVA Only]</p></li><li><p>Cluster Emulation RAM: 32 KB (cluster 0) [For U2A6 Only]</p></li><li><p>Global Emulation RAM: 2 MB [For U2A-EVA Only]</p></li></ul></li><li><p>Serial Flash Memory I/F (SFMA)</p><ul><li><p>1 unit incorporated [For U2A-EVA, U2A16, U2A8, U2A6 (BGA-292) and U2A6 (QFP-176) Only]One serial Flash Memory device can be connected.</p></li><li><p>A data bus width of 1 bit, 2 bits, or 4 bits can be selected.</p></li><li><p>4 GB address space</p></li><li><p>Efficient data reception due to built-in read cache (64-bit line Ã— 16 entries)</p></li><li><p>Arbitrary bit rate settable by the on-chip baud rate generator</p></li></ul></li><li><p>Multimedia Card Interface (eMMC)</p><ul><li><p>1 unit incorporated [For U2A-EVA, U2A16, U2A8, U2A6 (BGA-292) and U2A6 (QFP-176) Only]ï‚·</p></li><li><p>Compliant with JEDEC STANDARD JESD84-A441 (neither DDR mode nor 1.8-V operation is supported).</p></li><li><p>Supports 1-/4-/8-bit MMC bus widths.</p></li><li><p>Supports the backward-compatible mode.</p></li><li><p>High-speed mode is supported.</p></li><li><p>MMC Clock frequency = MMCA module clock frequency/2k (k = 1 to 10).</p></li><li><p>Supports block transfer.</p></li><li><p>Supports boot operation.</p></li><li><p>Supports high priority interrupts (HPI).</p></li><li><p>Supports background operation.</p></li><li><p>Interrupt requests: normal operation and error/timeout.</p></li><li><p>DMA transfer requests: buffer write and buffer read.</p></li></ul></li><li><p>Interrupts/exceptions</p><ul><li><p>1 non-maskable interrupt (NMI pin)</p></li><li><p>1 FE level interrupt</p></li><li><p>768 maskable interrupts (high-speed: 32, low-speed: 736)</p></li><li><p>Simultaneous distribution of interrupt sources to multiple cores (each CPU)</p></li><li><p>Applicable sources: non-maskable interrupt (NMI pin), FE level interrupt, 32 high-speed maskable interrupts</p></li><li><p>External interrupt input function (IRQ pins)</p></li><li><p>Software interrupt function (SINT)</p></li><li><p>Inter-processor interrupt function (IPIR)</p></li><li><p>64-level priority specifiable for maskable interrupts</p></li><li><p>For RH850G4MH2 exceptions, see Section 3.2.4, Exceptions and Interrupts.</p></li></ul></li><li><p>sDMA controller</p><ul><li><p>32 channels incorporated (16 channels Ã— 2 units)</p></li><li><p>Transfer data length: 1 byte, 2 bytes, 4 bytes, 8 bytes, 16 bytes, 32 bytes, 64 bytes</p></li><li><p>Parallel reads and writes (fly-by)</p></li><li><p>Address mode: dual address mode</p></li><li><p>Transfer requests: auto request, peripheral hardware request.</p></li><li><p>Bus modes: normal speed mode, slow speed mode</p></li><li><p>Arbitration modes: fixed priority mode, round-robin modeInterrupt requests: termination of descriptor step, the termination of data transfer, the occurrence of address error.</p></li><li><p>Descriptor memory: 8 KB (shared at all channels).</p></li><li><p>Scatter-gather transfer</p></li><li><p>Transfer target: On-chip memory, on-chip peripheral modules (excluding DTS and sDMAC)</p></li></ul></li><li><p>DTS controller</p><ul><li><p>128 channels incorporated</p></li><li><p>Transfer unit: 8 bits/16 bits/32 bits/64 bits/128 bits64-bit Ã— 2-burst transfer</p></li><li><p>Dual-address transfer mode</p></li><li><p>Address reloading function</p></li><li><p>Chain transfer function</p></li><li><p>Three transfer modes: Single transfer, block transfer 1 (specified by number of transfer times), and block transfer 2 (specified by address count)</p></li><li><p>Transfer target: On-chip memory, on-chip peripheral modules (excluding the DTS and sDMAC)</p></li><li><p>Transfer requests can be set by interrupt sources and the software.</p></li></ul></li><li><p>I/O</p><ul><li><p>Output driving ability of specific input/output pins is selectable</p></li><li><p>Inversion or non-inversion of output values of specific input/output pins is selectable</p></li><li><p>Pull-up or pull-down off of specific input/output pins is selectable</p></li></ul></li><li><p>Safety functions</p><ul><li><p>Flash memory ECC error detection function</p></li><li><p>RAM ECC error detection function</p></li><li><p>Peripheral module RAM ECC error detection function (e.g. FlexRay, CAN, GTM)</p></li><li><p>Clock monitor</p></li><li><p>Error Control Module (ECM)</p></li><li><p>Duplexing of modules (e.g. CPUs, ECM, error output pins)</p></li><li><p>Automatic Power-on BIST execution after reset</p></li><li><p>Standby Resume BIST (SR-BIST) execution selection after wake-up from DeepSTOP mode.</p></li></ul></li><li><p>Error Control Module (ECM)</p><ul><li><p>Collects information for each error check system and safety function and indicates error status.</p></li><li><p>When an error is detected, an error signal can be output from the error pin to the external.</p></li><li><p>Interrupts and internal reset signals can be generated upon detection of an error.</p></li><li><p>Provided with a function to generate a pseudo-error for debugging and self-diagnosis.</p></li></ul></li><li><p>Data CRC Function (KCRC)</p><ul><li>The data CRC (Cyclic Redundancy Check) function can verify or generate data streams protected by a CRC with various lengths and different bit widths.</li></ul></li><li><p>Window Watchdog Timer (WDTB)</p><ul><li><p>5 units incorporated [For U2A-EVA and U2A16 Only]</p></li><li><p>3 units incorporated [For U2A8 and U2A6 Only]</p></li><li><p>Can generate a signal to the ECM when a counter overflows (timer expires).</p></li><li><p>Can generate an interrupt at 75% of the counter overflow value.</p></li><li><p>An interrupt request can be generated at any function of the counter value.</p></li><li><p>A window open period can be set to any function of the counter value.</p></li></ul></li><li><p>Long-Term System Counter (LTSC)</p><ul><li><p>1 unit incorporated</p></li><li><p>64-bit counter without overflow.</p></li><li><p>Free-run up counting</p></li><li><p>Atomic read/write access to all registers</p></li><li><p>Anytime read access to counter registers</p></li><li><p>Application reset (SW reset) can be masked. When masked, counter keeps running on reset occurrence and counter register will not be initialized.</p></li></ul></li><li><p>OS Timer (OSTM)</p><ul><li><p>10 units incorporated [For U2A-EVA and U2A16 Only]</p></li><li><p>8 units incorporated [For U2A8 and U2A6 Only]</p></li><li><p>A 32-bit timer assuming use by OS</p></li><li><p>Interval timer mode or free-running timer mode selectable</p></li><li><p>Synchronous start between units available</p></li></ul></li><li><p>Timer Array Unit D (TAUD)</p><ul><li><p>3 units incorporated</p></li><li><p>The TAUD has the following functions:</p><ul><li><p>16 channels, 16-bit counter and 16-bit data register per channel</p></li><li><p>Independent channel operation</p></li><li><p>Synchronous channel operation (master and slave operation)</p></li><li><p>Generation of different types of output signal</p></li><li><p>Real-time output</p></li><li><p>Counter can be triggered by external signal</p></li><li><p>Interrupt generation</p></li><li><p>The TAUD can operate independently or synchronously (combine with other channels)</p></li></ul></li></ul></li><li><p>Timer Array Unit J (TAUJ)</p><ul><li><p>4 units incorporated</p></li><li><p>The TAUJ has the following functions:</p><ul><li><p>Independent channel operation function (operated using a single channel)</p></li><li><p>Synchronous channel operation function (operated using a master channel and multiple slave channels)</p></li></ul></li><li><p>The TAUJ can operate independently or synchronously (combine with other channels)</p></li></ul></li><li><p>Motor Control Timer (TSG3)</p><ul><li><p>2 units incorporated [For U2A-EVA, U2A16, U2A8, U2A6 (BGA-292) and U2A6 (QFP-176) Only]</p></li><li><p>1 unit incorporated [For U2A6 (BGA-156) and U2A6 (QFP-144) Only]</p></li><li><p>18-bit timer counter</p></li><li><p>Count clock resolution: Minimum 12.5 ns (count clock = 80 MHz)</p></li><li><p>Operating mode corresponding to various motor control methods</p></li><li><p>Compare registers with reload buffer</p></li><li><p>10-bit dead time counter</p></li><li><p>A/D conversion trigger signal generation</p></li><li><p>Forced output stop function by TAPA</p></li><li><p>Reload (simultaneous rewrite) or anytime rewrite</p></li><li><p>HT-PWM mode with 0-100% duty cycles output</p></li><li><p>Semi-automatic cruise function</p></li><li><p>Three-phase encoder function (hall sensor signals can be input).</p></li><li><p>Fail-safe function (warning interrupt or error interrupt can be generated)</p><ul><li><p>Simultaneous active output detect function for positive and inverse phase.</p></li><li><p>Abnormal input detection function of the three-phase encoder</p></li></ul></li></ul></li><li><p>Timer Option (TAPA)</p><ul><li><p>4 units incorporated [For U2A-EVA, U2A16, U2A8 and U2A6 (BGA-292) Only]</p></li><li><p>3 units incorporated [For U2A6 (QFP-176) Only]</p></li><li><p>2 units incorporated [For U2A6 (BGA-156) and U2A6 (QFP-144) Only]</p></li><li><p>Combine with the peripheral interconnect (PIC) to provide the following functions:</p><ul><li><p>Asynchronous Hi-Z control function</p></li><li><p>Interrupt signal output function</p></li><li><p>A/D conversion start trigger selection function</p></li></ul></li></ul></li><li><p>Timer Pattern Buffer (TPBA)</p><ul><li><p>2 units incorporated</p></li><li><p>Count clock resolution: Minimum 12.5 ns (count clock = 80 MHz)</p></li><li><p>16-bit counte</p></li><li><p>16-bit duty register</p></li><li><p>16-bit period setting register</p></li><li><p>7-bit address counter register</p></li><li><p>7-bit pattern number setting register</p></li><li><p>Interrupt request signals</p><ul><li><p>Period-matched detection interrupt</p></li><li><p>Duty-cycle-matched detection interrupt</p></li><li><p>Number-of-patterns matched detection interrupt</p></li></ul><p>Number of duty patternsâ€“ 64 patterns (16 bits) or 128 patterns (8 bits)</p></li><li><p>Automatic duty generation according to the number of patterns</p></li><li><p>Output control by software</p></li><li><p>The count clock can be selected from PCLK, PCLK/2, PCLK/4, and PCLK/8 according to the prescaler set value.</p></li><li><p>Synchronous start with another timer</p></li></ul></li><li><p>PWM Output/Diagnostic (PWM-Diag)</p><ul><li><p>1 PWBA block for generating clock signals.</p></li><li><p>Generates a count clock signal for PWGC</p></li><li><p>96 PWGC blocks generate PWM signals. [For U2A-EVA, U2A16, U2A8 and U2A6 (BGA-292) Only]</p></li><li><p>76 PWGC blocks generate PWM signals. [For U2A6 (QFP-176) Only]</p></li><li><p>50 PWGC blocks generate PWM signals. [For U2A6 (BGA-156) Only]</p></li><li><p>64 PWGC blocks generate PWM signals. [For U2A6 (QFP-144) Only]</p></li><li><p>Outputs PWM waveforms and A/D conversion trigger to PWSD</p></li><li><p>1 PWSD block for generating triggers for A/D conversion.ï‚·</p></li><li><p>Transmits the required setting information to the A/D converter and outputs the A/D conversion start trigger</p></li></ul></li><li><p>Real-Time Clock (RTCA)</p><ul><li><p>1 unit incorporated</p></li><li><p>Count clock selection from 240 kHz to 2.5 MHz</p></li><li><p>Counters for years, months, day of the month, day of the week, hours, minutes, seconds, and a subcounter.</p></li><li><p>One Hz pulse output function</p></li><li><p>Fixed interval interrupt function</p></li><li><p>Alarm interrupt function</p></li></ul></li><li><p>Peripheral Interconnect function (PIC1)</p><ul><li><p>1 unit incorporated</p></li><li><p>Simultaneous start trigger function</p></li><li><p>INT signal output selection function</p></li><li><p>PWM/Delay pulse output function with dead time</p></li><li><p>Trigger pulse width measurement function</p></li><li><p>Encoder capture trigger select function</p></li><li><p>Two-phase encoder control function</p></li><li><p>Three-phase pulse input control function</p></li><li><p>Three-phase encoder control function</p></li><li><p>TAUD input select function</p></li><li><p>Hi-Z control function</p></li><li><p>Timer output monitor function (PWM-Diag)</p></li><li><p>Timer input monitor function</p></li><li><p>TSG3 Synchronous Clear Function</p></li></ul></li><li><p>Peripheral Interconnect function (PIC2)</p><ul><li><p>3 units incorporated</p></li><li><p>ADCJ trigger select function</p></li><li><p>Signal routing function for GTM:</p><ul><li><p>Baud Rate Measurement for an UART (RLIN3)</p></li><li><p>Hi-Z Control Function Over External Pin for GTM Output</p></li><li><p>GTM Output Monitor for PWM Diagnostic</p></li><li><p>ENCA Trigger Selection Function</p></li><li><p>PSI5S Timestamp and the Sync Pulse Signal Selection Function</p></li><li><p>GTM Timer Input (TIM) Selection Function</p></li><li><p>ENCA Encoder Input Selection</p></li></ul></li></ul></li><li><p>Serial Communication Interface 3 (SCI3)</p><ul><li><p>3 units incorporated [For U2A-EVA, U2A16 and U2A8 Only]</p></li><li><p>Clock synchronization or start-stop system selectable</p></li><li><p>Full-duplex communication enabled</p></li><li><p>Arbitrary bit rate selectable by the on-chip baud rate generator</p></li><li><p>LSB first or MSB first selectable</p></li></ul></li><li><p>Multi-channel Serial Peripheral Interface (MSPI)</p><ul><li><p>10 units incorporated [For U2A-EVA (BGA-516) and U2A16 (BGA-516) Only]</p></li><li><p>9 units incorporated [For U2A16 (BGA-373) and U2A8 (BGA-373) Only]</p></li><li><p>6 units incorporated [For U2A16 (BGA-292), U2A8 (BGA-292), U2A6 (BGA-292), U2A6 (QFP-176) and U2A6 (BGA-156) Only]</p></li><li><p>4 units incorporated [For U2A6 (QFP-144) Only]</p></li><li><p>Chip select: Up to 8 for each unitï‚·</p></li><li><p>Three-wire serial synchronous data transfer</p></li><li><p>Master mode or slave mode selectable</p></li><li><p>Settable up to eight channels with phase of clock and data settable</p></li><li><p>Transmission rate up to 40 Mbps</p></li><li><p>Arbitrary bit rate settable by the on-chip baud rate generator</p></li></ul></li><li><p>CANFD interface (RS-CANFD)</p><ul><li><p>16 channels incorporated [For U2A-EVA, U2A16 and U2A8 Only]</p></li><li><p>12 channels incorporated [For U2A6 (BGA-292) Only]</p></li><li><p>11 channels incorporated [For U2A6 (QFP-176) Only]</p></li><li><p>8 channels incorporated [For U2A6 (BGA-156) Only]</p></li><li><p>7 channels incorporated [For U2A6 (QFP-144) Only]</p></li><li><p>Classical CAN mode (RS-CAN software compatibility mode)</p><ul><li><p>Conforming to CAN-FD ISO 11898-1 (2015)</p></li><li><p>Transfer speed up to 1 Mbps</p></li><li><p>A total of 16588 message buffers (Individual 1024 buffers + Shared 15564 buffers when 8 byte data payload) provided for 16 channels [For U2A-EVA, U2A16 and U2A8 Only]</p></li><li><p>A total of 3301 message buffers (Individual 384 buffers + Shared 2917 buffers when 8 byte data payload) provided for 12 channels [For U2A6 (BGA-292) Only]</p></li><li><p>A total of 3026 message buffers (Individual 352 buffers + Shared 2674 buffers when 8 byte data payload) provided for 11 channels [For U2A6 (QFP-176) Only]</p></li><li><p>A total of 2200 message buffers (Individual 256 buffers + Shared 1944 buffers when 8 byte data payload) provided for 8 channels [For U2A6 (BGA-156) Only]</p></li><li><p>A total of 1926 message buffers (Individual 224 buffers + Shared 1702 buffers when 8 byte data payload) provided for 7 channels [For U2A6 (QFP-144) Only]</p></li><li><p>Reception filtering</p></li></ul></li><li><p>CAN FD mode</p><ul><li><p>Conforming to CAN-FD ISO 11898-1 (2015)</p></li><li><p>Transfer speed up to 8 Mbps</p></li><li><p>A total of 5120 message buffers (Individual 1024 buffers + Shared 4096 buffers when 64 byte data payload) provided for 16 channels [For U2A-EVA, U2A16 and U2A8 Only]</p></li><li><p>A total of 1152 message buffers (Individual 384 buffers + Shared 768 buffers when 64 byte data payload) provided for 12 channels [For U2A6 (BGA-292) Only]</p></li><li><p>A total of 1056 message buffers (Individual 352 buffers + Shared 704 buffers when 64 byte data payload) provided for 11 channels [For U2A6 (QFP-176) Only]</p></li><li><p>A total of 768 message buffers (Individual 256 buffers + Shared 512 buffers when 64 byte data payload) provided for 8 channels [For U2A6 (BGA-156) Only]</p></li><li><p>A total of 672 message buffers (Individual 224 buffers + Shared 448 buffers when 64 byte data payload) provided for 7 channels [For U2A6 (QFP-144) Only]</p></li><li><p>Reception filtering</p></li></ul></li></ul></li><li><p>FlexRay(FLXA)</p><ul><li><p>2 units incorporated [For U2A-EVA, U2A16 and U2A8 Only]</p></li><li><p>1 unit incorporated [For U2A6 only]</p></li><li><p>Conforming to Protocol Specification v2.1</p></li><li><p>Buffer size: A 8-KB space is divided into up to 128 sections (for transmission, reception, and receive FIFO)</p></li><li><p>Message filtering: slot counter filter, channel filter, cycle counter filter</p></li><li><p>Bit rate: 10 Mbps</p></li></ul></li><li><p>LIN/UART interface (RLIN3)</p><ul><li><p>24 units incorporated [For U2A-EVA (BGA-516), U2A16 (BGA-516), U2A16 (BGA-373) and U2A8 (BGA-373) Only]</p></li><li><p>12 units incorporated [For U2A16 (BGA-292), U2A8 (BGA-292), U2A6 (BGA-292) and U2A6 (QFP176) Only]</p></li><li><p>8 units incorporated [For U2A6 (BGA-156) Only]</p></li><li><p>10 units incorporated [For U2A6 (QFP-144) Only]</p></li><li><p>Conforming to LIN Protocol Spec versions 1.3, 2.0, 2.1, 2.2, and SAE J2602</p></li><li><p>Three operating modes</p><ul><li><p>LIN Master mode</p></li><li><p>LIN Slave mode</p></li><li><p>UART mode (half-duplex, full-duplex)</p></li></ul></li><li><p>Arbitrary bit rate is selectable by the on-chip baud rate generator</p></li><li><p>LIN Self-test mode with internal data loop back</p></li></ul></li><li><p>Clock Extension Peripheral Interface (CXPI)</p><ul><li><p>4 units incorporated [For U2A-EVA, U2A16 and U2A8 Only]</p></li><li><p>Baud rate: 9.6 kbps/10.4 kbps/19.2 kbps/20.0 kbps</p></li><li><p>Master or Slave Mode</p></li><li><p>Event trigger method / Polling method</p></li><li><p>Output and sample the PWM waveform by PWM encoding/decoding function</p></li></ul></li><li><p>I2C Bus Interface (RIIC)</p><ul><li><p>2 units incorporated [For U2A-EVA, U2A16, U2A8, U2A6 (BGA-292), U2A6 (QFP-176) and U2A6 (BGA-156) Only]</p></li><li><p>1 unit incorporated [For U2A6 (QFP-144) Only]</p></li><li><p>I2C bus format with master mode or slave mode selectable</p></li><li><p>Transfer rate up to 400 kbps</p></li></ul></li><li><p>Single Edge Nibble Transmission (RSENT)</p><ul><li><p>8 units incorporated [For U2A-EVA, U2A16, U2A8, U2A6 (BGA-292), U2A6 (QFP-176) and U2A6 (BGA-156) Only]</p></li><li><p>6 units incorporated [For U2A6 (QFP-144) Only]</p></li><li><p>Conforming to the SENT (Single Edge Nibble Transmission) protocol specified in the SAE J2716_201604 standard and the SPC (Short PWM Code) extension to the SENT specification</p></li><li><p>Unidirectional or bidirectional transfer is possible through a single pin</p></li><li><p>Bidirectional transfer is possible through two pins</p></li><li><p>Data transfer protected by a CRC is possible</p></li></ul></li><li><p>Peripheral Sensor Interface 5 (PSI5)</p><ul><li><p>4 channels incorporated [For U2A-EVA, U2A16, U2A8, U2A6 (BGA-292), U2A6 (QFP-176) and U2A6 (BGA-156) Only]</p></li><li><p>3 channels incorporated [For U2A6 (QFP-144) Only]</p></li><li><p>Conformance with PSI5 protocol specification V2.0</p></li><li><p>Bit rates: Low speed(125 kbps), High speed(189 kbps), PAS compatibility mode(250 kbps)</p></li><li><p>Communication Mode selectable</p></li></ul></li><li><p>Peripheral Sensor Interface 5 serial communication module (PSI5S)</p><ul><li><p>2 units incorporated [For U2A-EVA, U2A16, U2A8 and U2A6 (BGA-292) Only]</p></li><li><p>1 unit incorporated [For U2A6 (QFP-176), U2A6 (BGA-156) and U2A6 (QFP-144) Only]</p></li><li><p>Support the UART based communication for PSI5 transceiver</p></li><li><p>Conformance with PSI5 protocol specification V2.2</p></li><li><p>Generate a PSI5 message from the UART transfer data</p></li><li><p>The bit rate of the UART can be set by the built-in baud rate generator</p></li></ul></li><li><p>RHSIF</p><ul><li><p>1 unit incorporated [For U2A-EVA, U2A16 and U2A8 Only]</p></li><li><p>Asynchronous high speed LVDS interface based on IEEE 1596.3-1996 reduced range link</p></li><li><p>Asynchronous high speed LVDS interface supporting maximum data rates of 320 Mbps</p></li><li><p>Four channels, including one channel with data streaming capability</p></li><li><p>Bus master interface which is used by a target node to access shared memory</p></li></ul></li><li><p>Ethernet Controller(ETNB)</p><ul><li><p>1 channel of 100Mbps ethernet incorporated [For U2A-EVA, U2A16, U2A8, U2A6 (BGA-292), U2A6 (QFP-176) and U2A6 (QFP-144) Only]</p></li><li><p>1 channel of 1Gbps ethernet incorporated [For U2A-EVA, U2A16 and U2A8 Only]</p></li><li><p>Conformance with the IEEE 802.3 MAC layer standard</p></li><li><p>PHY interface: MII (Media Independent Interface) and RMII (Reduced Media Independent Interface) for 100Mbps; SGMII (Serial Gigabit Media Independent Interface) is for 1Gbps</p></li><li><p>Supports 1Gbps and 100 Mbps or 10 Mbps</p></li><li><p>Supports full-duplex mode</p></li><li><p>built-in DMA transfer function</p></li></ul></li><li><p>Analog to Digital Converter(ADCJ)</p><ul><li><p>94 channels incorporated [For U2A-EVA (BGA-516), U2A16 (BGA-516), U2A16 (BGA-373) and U2A8 (BGA-373) Only]</p></li><li><p>79 channels incorporated [For U2A16 (BGA-292), U2A8 (BGA-292) and U2A6 (BGA-292) Only]</p></li><li><p>64 channels incorporated [For U2A6 (QFP-176) Only]</p></li><li><p>29 channels incorporated [For U2A6 (BGA-156) Only]</p></li><li><p>39 channels incorporated [For U2A6 (QFP-144) Only]</p></li><li><p>A/D conversion method: Successive approximation</p></li><li><p>Configuration of analog input pins</p><ul><li><p>ADCJ0/ADCJ1/ADCJ2 high accuracy inputs: 20/20/20 [For U2A-EVA (BGA-516) and U2A16 (BGA-516), U2A16 (BGA-373) and U2A8 (BGA-373) Only]</p></li><li><p>ADCJ0/ADCJ1/ADCJ2 high accuracy inputs: 20/20/5 [For U2A16 (BGA-292), U2A8 (BGA292) and U2A6 (BGA-292) Only]</p></li><li><p>ADCJ0/ADCJ1/ADCJ2 high accuracy inputs: 14/14/5 [For U2A6 (QFP-176) Only]</p></li><li><p>ADCJ0/ADCJ1/ADCJ2 high accuracy inputs: 8/8/0 [For U2A6 (BGA-156) Only]</p></li><li><p>ADCJ0/ADCJ1/ADCJ2 high accuracy inputs: 10/10/0 [For U2A6 (QFP-144) Only]</p></li><li><p>ADCJ0/ADCJ1/ADCJ2 low accuracy inputs: 10/14/10 [For U2A-EVA, U2A16, U2A8 and U2A6 (BGA-292) Only]</p></li><li><p>ADCJ0/ADCJ1/ADCJ2 low accuracy inputs: 10/14/7 [For U2A6 (QFP-176) Only]</p></li><li><p>ADCJ0/ADCJ1/ADCJ2 low accuracy inputs: 6/7/0 [For U2A6 (BGA-156) Only]</p></li><li><p>ADCJ0/ADCJ1/ADCJ2 low accuracy inputs: 3/10/6 [For U2A6 (QFP-144) Only]</p></li></ul></li><li><p>Resolution: 12-bit</p></li><li><p>Conversion speed: 1.0 Î¼s</p></li><li><p>Scan groups for five systems for each converter</p></li><li><p>Two scan modes (multicycle scan mode and continuous scan mode)</p></li><li><p>ADCJ0: Up to 64 virtual channels</p></li><li><p>ADCJ1: Up to 64 virtual channels</p></li><li><p>ADCJ2: Up to 64 virtual channels</p></li><li><p>Addition mode A/D conversion functions incorporated</p></li><li><p>Can enter data directly to the Generic Timer Module.</p></li><li><p>Safety functions</p></li><li><p>Supporting an upper / lower-limit-excess-notice-function for the ADC Voltage Monitor Secondary Error Generator in each virtual channel</p></li><li><p>Track &amp; Hold (T&amp;H) input channels</p></li><li><p>4 channel inputs per unit can select T&amp;H circuit for synchronize conversion.</p></li></ul></li><li><p>Power supply</p><ul><li><p>Supports both of 5 V, 3.3 V and 1.09 V power supplies with the exception of the core supply.</p></li><li><p>The power on / off sequence has no constraints.</p></li></ul></li><li><p>Power supply voltage monitor</p><ul><li><p>The power supply voltage monitor is used for monitoring power domain E0VCC, VCC, ISOVDD and AWOVDD.</p></li><li><p>The power supply voltage monitor has High-side (HDET) and Low-side (LDET) voltage detectors, which detect if the monitored voltage is more or less than the specified voltage.</p></li><li><p>The power supply voltage monitor have two types detection function of Primary detection and Secondary detection.</p></li><li><p>The Primary detection function is performed by Voltage Monitor. The Secondary detection function is performed by the ADCJ.</p></li><li><p>The Delay Monitor (DMON) assists the VMON which detects the Low-side voltage of ISOVDD.</p></li><li><p>Primary power supply voltage monitor can control on or off for the VMON reset generated by high level/low level detection of ISOVDD, VCC and E0VCC.</p></li><li><p>The Primary detection voltage value is fixed, secondary detection voltage value can be set by the ADCJ.</p></li></ul></li><li><p>Secure Watchdog Timer (SWDT)</p><ul><li><p>1 unit incorporated</p></li><li><p>Can generate an error signal for the Interrupt Controller in response to an error.</p></li><li><p>Confirmation of matching with a specified Program Counter (PC) value of the CPU0.</p></li></ul></li><li><p>Intelligent Cryptographic Unit Master (ICUMHA)</p><ul><li><p>The ICUMHA is an on-chip Hardware Security Module (HSM).</p></li><li><p>The ICUMHA supports user-defined security services to the overall system based on cryptographic primitives.</p></li></ul></li><li><p>Debugging and Calibration</p><ul><li><p>Nexus JTAG: One channel incorporated</p></li><li><p>LPD (4-pin): One channel incorporated</p></li><li><p>AUDR: One channel incorporated [For U2A-EVA Only]</p></li><li><p>Aurora Trace Interface: One channel incorporated [For U2A-EVA Only]</p></li></ul></li><li><p>Boundary scan</p><ul><li>Supports boundary scan conforming to the IEEE1149.1 standard</li></ul></li><li><p>Clock controller</p><ul><li><p>The user is able to select the crystal resonance frequency (16 MHz or 20 MHz or 24 MHz or 40 MHz).</p></li><li><p>Incorporates a crystal resonation circuit (Main OSC), which is used as a reference clock for the PLL.</p></li><li><p>Incorporates High Speed Internal Oscillator (HS IntOSC) and Low Speed Internal Oscillator (LS IntOSC), which are used as the start-up clock and backup clock.</p></li><li><p>Incorporates High Voltage Internal Oscillator (HV IntOSC), which is used as digital noise filter clock for VMON.</p></li><li><p>Incorporates a PLL circuit to generate high speed internal clocks by multiplying the Main OSC input.</p></li><li><p>Generates clock pulses used inside the chip from the internal oscillator, main oscillator and PLL.</p></li><li><p>Software configurable external clock output.</p></li></ul></li><li><p>Operating modes</p><ul><li><p>Operating modes</p></li><li><p>Normal Operating Mode</p></li><li><p>User Boot Mode</p></li><li><p>Serial Programming Mode</p></li><li><p>Boundary scan mode</p></li></ul></li><li><p>Standby controller</p><ul><li><p>This product supports various power-down modes.</p></li><li><p>The power consumption of the MCU can be reduced by selecting one of the modes:</p><ul><li><p>RUN mode</p><ul><li>RUN mode is a normal operation mode where the CPU is operating and all of other modules can operate. The CPU can enter â€œHALTâ€ state by executing the â€œHALTâ€ instruction to stop its operation in this mode.</li></ul></li><li><p>STOP mode</p><ul><li>STOP mode is a chip-level stand-by mode in which the clock supply to a certain clock domain can be stopped.</li></ul></li><li><p>DeepSTOP mode</p><ul><li>DeepSTOP mode is a chip-level stand-by mode to reduce power consumption further than STOP mode. In addition to the clock supply stop, the power supply to the Isolated area is switched off.</li></ul></li><li><p>Cyclic RUN mode</p><ul><li>Cyclic RUN mode is a low-power operation mode in which limited modules can operate at low speed.</li></ul></li><li><p>Cyclic STOP mode</p><ul><li>Cyclic STOP mode is a STOP mode in cyclic operation, and one CPU halts its operation.</li></ul></li><li><p>Module standby</p></li></ul></li></ul></li><li><p>Reset controller</p><ul><li><p>7 reset functions</p><ul><li><p>Power On Reset</p></li><li><p>System Reset 1</p></li><li><p>System Reset 2</p></li><li><p>Application Reset</p></li><li><p>DeepSTOP Reset</p></li><li><p>Module Reset</p></li><li><p>JTAG Reset</p></li></ul></li><li><p>External Reset output pin: RESETOUT</p></li><li><p>Automatic RAM initialization after reset (include DTSRAM, sDMAC Descriptor RAM, GTM RAM, MMCA RAM and MSPI RAM).</p></li></ul></li><li><p>Clock monitor</p><ul><li><p>Up to 10 clock monitors depending on the device configuration.</p></li><li><p>Detects clock disturbances that results in lower or higher frequency than target frequency, and sends an error notification to the ECM.</p></li><li><p>Supports the self-diagnosis function.</p></li></ul></li><li><p>Low-Power Sampler (LPS)</p><ul><li><p>1 unit incorporated [For U2A-EVA, U2A16, U2A8, U2A6 (BGA-292), U2A6 (QFP-176) and U2A6 (QFP-144) Only]</p></li><li><p>Support checking the digital input ports and analog input ports to monitor the external input without consuming CPU resources.</p></li></ul></li><li><p>Temperature sensor</p><ul><li><p>1 sensor incorporated.</p></li><li><p>Out of range detection of temperature.</p></li><li><p>Operating modes</p><ul><li><p>Single measurement mode</p></li><li><p>Continuous measurement mode</p></li></ul></li><li><p>Interrupt generation</p><ul><li><p>Temperature Measurement End Interrupt (INTOTSOTI)</p></li><li><p>Temperature Rise/Drop Interrupt (INTOTSOTULI)</p></li><li><p>Abnormal temperature error signal (OTABE)</p></li><li><p>Temperature Sensor Error (INTOTSOTE)</p></li></ul></li><li><p>Support self-diagnosis function</p></li></ul></li><li><p>Generic Timer Module (GTM)</p><ul><li><p>1 unit incorporated</p></li><li><p>GTM v3.5 is a modular timer unit and consists of the following submodules.</p></li><li><p>Advanced Routing Unit (ARU)</p></li><li><p>Clock Management Unit (CMU)</p></li><li><p>Cluster Configuration Module (CCM)</p></li><li><p>Time Base Unit (TBU)</p></li><li><p>Timer Input Module (TIM)</p></li><li><p>Advanced Timer Output (ATOM)</p></li><li><p>Dead Time Module (DTM)</p></li><li><p>Multi Channel Sequencer (MCS)</p></li><li><p>Interrupt Concentrator Module (ICM)</p></li><li><p>Output Compare Unit (CMP)</p></li><li><p>Monitoring Unit (MON)</p></li></ul></li><li><p>Encoder Timer (ENCA)</p><ul><li><p>2 units incorporated [For U2A-EVA, U2A16, U2A8 and U2A6 (BGA-292) Only]</p></li><li><p>1 unit incorporated [For U2A6 (QFP-176) and U2A6 (QFP-144) Only]</p></li><li><p>Generation of the counter control signal from the encoder input signal, and count operation.</p></li><li><p>Capture function for capturing the counter value with an external trigger signal</p></li><li><p>Compare function for compare match judgment with the counter valueï‚·</p></li><li><p>Two capture compare registers that can be set separately for capture operation and for compare operation</p></li><li><p>Interrupt mask function for masking the interrupt request signal output as a result of the compare match judgment during compare operation</p></li><li><p>Function for loading the value of the capture compare register to the counter upon underflow occurrence</p></li><li><p>The Encoder input signal can be applied to the timer counter clear condition</p></li><li><p>Edge or level can be selected for clearing the encoder input signal of the timer counter clear condition</p></li><li><p>Detection of counter overflow and underflow and output of error flags and error occurrence interrupts</p></li><li><p>Five interrupts: two capture compare interrupts, one counter clear interrupt, one overflow interrupt, and one underflow interrupt.</p></li></ul></li><li><p>Package</p><ul><li><p>[For U2A-EVA (BGA-516) and U2A16 (BGA-516) Only]</p></li><li><p>516-pin plastic FBGA (0.8 mm ball pitch) (25mm Ã— 25mm package size)</p></li><li><p>[For U2A16 (BGA-373) and U2A8 (BGA-373) Only]</p></li><li><p>373-pin plastic FBGA (0.8 mm ball pitch) (21mm Ã— 21mm package size)</p></li><li><p>[For U2A16 (BGA-292), U2A8 (BGA-292) and U2A6 (BGA-292) Only]</p></li><li><p>292-pin plastic FBGA (0.8 mm ball pitch) (17mm Ã— 17mm package size)</p></li><li><p>[For U2A6 (QFP-176) Only]</p></li><li><p>176-pin plastic HLQFP (0.5 mm pin pitch) (24mm Ã— 24mm package size)</p></li><li><p>[For U2A6 (BGA-156) Only]</p></li><li><p>156-pin plastic FBGA (0.65 mm ball pitch) (10mm Ã— 10mm package size)</p></li><li><p>[For U2A6 (QFP-144) Only]</p></li><li><p>144-pin plastic HLQFP (0.4 mm pin pitch) (16mm Ã— 16mm package size)</p></li></ul></li></ul><h1 id="section-2-pin-functions"><a class="anchor" href="#section-2-pin-functions">#</a> Section 2 Pin Functions</h1><h2 id="å¼•è„šåŠŸèƒ½è®¾ç½®"><a class="anchor" href="#å¼•è„šåŠŸèƒ½è®¾ç½®">#</a> å¼•è„šåŠŸèƒ½è®¾ç½®</h2><p>â€‹ é¡µç ï¼šP141</p><p>â€‹ æè¿°ï¼šè®¾ç½®å¼•è„šæ¨¡å¼çš„å¯„å­˜å™¨è¯´æ˜ã€‚è¿™é‡Œæ˜¯ç´¢å¼•ï¼Œå°†åªæ˜¯ä¸²èµ·æ¥ã€‚</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623104821867.png" alt="image-20240623104821867"></p><h2 id="icumè®¾ç½®portæœ‰æ›´é«˜çš„ä¼˜å…ˆçº§"><a class="anchor" href="#icumè®¾ç½®portæœ‰æ›´é«˜çš„ä¼˜å…ˆçº§">#</a> ICUM è®¾ç½® port æœ‰æ›´é«˜çš„ä¼˜å…ˆçº§</h2><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623105004542.png" alt="image-20240623105004542"></p><h2 id="noise-filterå™ªå£°è¿‡æ»¤"><a class="anchor" href="#noise-filterå™ªå£°è¿‡æ»¤">#</a> Noise Filter å™ªå£°è¿‡æ»¤</h2><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623105022480.png" alt="image-20240623105022480"></p><h1 id="section-3-cpu-system"><a class="anchor" href="#section-3-cpu-system">#</a> Section 3 CPU System</h1><h2 id="ä¸­æ–­ç­‰çº§ei-fe"><a class="anchor" href="#ä¸­æ–­ç­‰çº§ei-fe">#</a> ä¸­æ–­ç­‰çº§ï¼šEI &amp; FE</h2><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623105135713.png" alt="image-20240623105135713"></p><h2 id="å¯„å­˜å™¨ç»„"><a class="anchor" href="#å¯„å­˜å™¨ç»„">#</a> å¯„å­˜å™¨ç»„</h2><p>è¿™å—æ˜¯ä¸€äº›èŠ¯ç‰‡çº§åˆ«çš„å¯„å­˜å™¨ï¼Œæ“ä½œç³»ç»Ÿçš„å®ç°éœ€è¦ç”¨åˆ°è¿™äº›ã€‚è°ƒè¯•ä»£ç çš„æ—¶å€™ä¹Ÿä¼šç»å¸¸ç”¨åˆ°ï¼Œæ¶‰åŠåˆ°è¿™å—çš„ä»£ç éƒ½æ˜¯é€šè¿‡æ±‡ç¼–æ¥å†™çš„ã€‚æ±‡ç¼–çš„æŒ‡ä»¤å¯ä»¥çœ‹å®˜æ–¹æ–‡æ¡£ï¼šRH850G4MH æ–‡ç« å¼€å¤´æœ‰ä¸‹è½½é“¾æ¥å“¦ï¼</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623105203838.png" alt="image-20240623105203838"></p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240523180616404.png" alt="image-20240523180616404"></p><h3 id="pswè¯´æ˜"><a class="anchor" href="#pswè¯´æ˜">#</a> psw è¯´æ˜</h3><p>é¡µæ•°ï¼šP253</p><h3 id="eiicè¡¨ç¤ºeiä¸­æ–­çš„åŸå› "><a class="anchor" href="#eiicè¡¨ç¤ºeiä¸­æ–­çš„åŸå› ">#</a> EIIC è¡¨ç¤º EI ä¸­æ–­çš„åŸå› </h3><p>ä¸­æ–­åŸå› è¡¨åœ¨è¿™ã€‚ç¨‹åºå™¶äº†çš„æ—¶å€™å¯ä»¥è¿½æº¯åŸå› å“¦ï¼</p><p>é¡µæ•°ï¼šP334</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240523180940909-17191114271992.png" alt="image-20240523180940909"></p><h2 id="ä¸­æ–­å‘é‡è¡¨"><a class="anchor" href="#ä¸­æ–­å‘é‡è¡¨">#</a> ä¸­æ–­å‘é‡è¡¨</h2><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240524153855049.png" alt="image-20240524153855049"></p><h2 id="æ—¶é—´æˆ³"><a class="anchor" href="#æ—¶é—´æˆ³">#</a> æ—¶é—´æˆ³</h2><p>å¯„å­˜å™¨ï¼šSR2,11</p><p>å¯„å­˜å™¨åï¼šTSCTRL</p><p>æè¿°ï¼šå¯ä»¥ç”¨æ¥è·å–æ—¶é—´ï¼ŒåšçŠ¶æ€æœºä½¿ç”¨ï¼ˆå½“ç„¶ RH850 ä¹Ÿæœ‰ä¸“é—¨çš„æ—¶é—´æ¨¡å—å¹´æœˆæ—¥é‚£ç§ï¼Œå½“ç„¶å®šæ—¶å™¨ä¹Ÿå¯ä»¥ï¼‰</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623105925237.png" alt="image-20240623105925237"></p><p>ä»£ç å®ç°ï¼š</p><figure class="highlight c"><figcaption data-lang="c"></figcaption><table><tbody><tr><td data-num="1"></td><td><pre><span class="token keyword">void</span> <span class="token function">TSCTRL_Init</span><span class="token punctuation">(</span><span class="token keyword">void</span><span class="token punctuation">)</span><span class="token punctuation">{</span></pre></td></tr><tr><td data-num="2"></td><td><pre>    <span class="token function">__asm</span><span class="token punctuation">(</span><span class="token string">"mov r0, r23"</span><span class="token punctuation">)</span><span class="token punctuation">;</span></pre></td></tr><tr><td data-num="3"></td><td><pre>    <span class="token function">__asm</span><span class="token punctuation">(</span><span class="token string">"add 0x1, r23"</span><span class="token punctuation">)</span><span class="token punctuation">;</span></pre></td></tr><tr><td data-num="4"></td><td><pre>    <span class="token function">__asm</span><span class="token punctuation">(</span><span class="token string">"ldsr r23, 2, 11"</span><span class="token punctuation">)</span><span class="token punctuation">;</span><span class="token comment">/* set TSCTRL */</span></pre></td></tr><tr><td data-num="5"></td><td><pre><span class="token punctuation">}</span></pre></td></tr><tr><td data-num="6"></td><td><pre></pre></td></tr><tr><td data-num="7"></td><td><pre><span class="token keyword">asm</span> uint32 <span class="token function">Os_Hal_GetTSCOUNTL</span><span class="token punctuation">(</span><span class="token keyword">void</span><span class="token punctuation">)</span><span class="token punctuation">{</span></pre></td></tr><tr><td data-num="8"></td><td><pre>    stsr <span class="token number">0</span><span class="token punctuation">,</span> r10<span class="token punctuation">,</span> <span class="token number">11</span></pre></td></tr><tr><td data-num="9"></td><td><pre><span class="token punctuation">}</span></pre></td></tr><tr><td data-num="10"></td><td><pre></pre></td></tr><tr><td data-num="11"></td><td><pre><span class="token keyword">asm</span> uint32 <span class="token function">Os_Hal_GetTSCOUNTH</span><span class="token punctuation">(</span><span class="token keyword">void</span><span class="token punctuation">)</span><span class="token punctuation">{</span></pre></td></tr><tr><td data-num="12"></td><td><pre>    stsr <span class="token number">1</span><span class="token punctuation">,</span> r10<span class="token punctuation">,</span> <span class="token number">11</span></pre></td></tr><tr><td data-num="13"></td><td><pre><span class="token punctuation">}</span></pre></td></tr><tr><td data-num="14"></td><td><pre></pre></td></tr><tr><td data-num="15"></td><td><pre><span class="token comment">/* CPU clock 400M , TSCOUNT add 1 on every clock cycle</span></pre></td></tr><tr><td data-num="16"></td><td><pre>  Actual time = MCU_Timestamp_Get()/400 us */</pre></td></tr><tr><td data-num="17"></td><td><pre>uint64 <span class="token function">MCU_Timestamp_Get</span><span class="token punctuation">(</span><span class="token keyword">void</span><span class="token punctuation">)</span><span class="token punctuation">{</span></pre></td></tr><tr><td data-num="18"></td><td><pre>    uint32 TimeStamp_L <span class="token operator">=</span> <span class="token number">0u</span><span class="token punctuation">;</span></pre></td></tr><tr><td data-num="19"></td><td><pre>    uint32 TimeStamp_H <span class="token operator">=</span> <span class="token number">0u</span><span class="token punctuation">;</span></pre></td></tr><tr><td data-num="20"></td><td><pre></pre></td></tr><tr><td data-num="21"></td><td><pre>    TimeStamp_L <span class="token operator">=</span> <span class="token function">Os_Hal_GetTSCOUNTL</span><span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span></pre></td></tr><tr><td data-num="22"></td><td><pre>    TimeStamp_H <span class="token operator">=</span> <span class="token function">Os_Hal_GetTSCOUNTH</span><span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span></pre></td></tr><tr><td data-num="23"></td><td><pre></pre></td></tr><tr><td data-num="24"></td><td><pre>    <span class="token keyword">return</span> <span class="token punctuation">(</span><span class="token punctuation">(</span><span class="token punctuation">(</span>uint64<span class="token punctuation">)</span>TimeStamp_H <span class="token operator">&lt;&lt;</span> <span class="token number">32</span><span class="token punctuation">)</span> <span class="token operator">|</span> TimeStamp_L<span class="token punctuation">)</span><span class="token punctuation">;</span></pre></td></tr><tr><td data-num="25"></td><td><pre><span class="token punctuation">}</span></pre></td></tr></tbody></table></figure><h2 id="ç°åœºä¿å­˜"><a class="anchor" href="#ç°åœºä¿å­˜">#</a> ç°åœºä¿å­˜</h2><p>æè¿°ï¼šæ“ä½œç³»ç»Ÿåˆ‡æ¢ä¸Šä¸‹æ–‡æ—¶æ€ä¹ˆåšåˆ°çš„å‘¢ï¼Ÿçœ‹è¿™é‡Œå§</p><p>Context Saving</p><p>é¡µæ•°ï¼šP344</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623110146702.png" alt="image-20240623110146702"></p><h1 id="section-4-address-space"><a class="anchor" href="#section-4-address-space">#</a> Section 4 Address Space</h1><p>æè¿°ï¼šåœ°å€ç©ºé—´çš„åˆ’åˆ†ã€‚å¾ˆé‡è¦</p><ul><li>ç¼–è¯‘æ—¶çš„é“¾æ¥æ–‡ä»¶ä¼šç”¨åˆ°<ul><li>å…³äºç¼–è¯‘è¯·çœ‹<span class="exturl" data-url="aHR0cHM6Ly96aHVhbmxhbi56aGlodS5jb20vcC83MDExMTIzMTc=">ã€å°æŸ´å¸¦ä½ å­¦ AutoSar ç³»åˆ—ä¸€ã€åŸºç¡€çŸ¥è¯†ç¯‡ï¼ˆ4ï¼‰ç¼–è¯‘ã€‘</span></li></ul></li><li>BootLoader ä¹Ÿä¼šç”¨åˆ°å•¦</li><li>å¯ä»¥è‡ªå®šä¹‰ä»£ç å­˜æ”¾çš„åœ°å€ï¼Œè¿™æ ·æ–¹ä¾¿ç³»ç»Ÿçš„ç®¡ç†ã€‚</li><li>é‚£ä¹Ÿå°±å¯ä»¥å®ç°å·®åˆ†åŒ…å‡çº§</li></ul><p>é¡µæ•°ï¼šP533</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240527164440846.png" alt="image-20240527164440846"></p><h1 id="section-5-operating-modes"><a class="anchor" href="#section-5-operating-modes">#</a> Section 5 Operating Modes</h1><p>é¡µæ•°ï¼šP575</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623110642185.png" alt="image-20240623110642185"></p><h1 id="section-6-interrupts"><a class="anchor" href="#section-6-interrupts">#</a> Section 6 Interrupts</h1><p>æè¿°ï¼šä¸­æ–­çš„ä»‹ç»åœ¨è¿™é‡Œå•¦ å¼•è„šçš„ä¸­æ–­ã€å¼‚å¸¸çš„ä¸­æ–­éƒ½åœ¨è¿™é‡Œå¯ä»¥çœ‹åˆ°ä»‹ç»å“¦ï¼</p><p>å½“ç„¶å¦‚æœè¦æŸ¥æŸä¸ªåŠŸèƒ½çš„ä¸­æ–­å‘é‡è¡¨ä¸­çš„ä¸­æ–­å·ï¼šéœ€è¦åœ¨å¯¹åº”æ¨¡å—ä¸­çš„è¿™é‡Œæ‰¾åˆ°å“¦ï¼</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623111314958.png" alt="image-20240623111314958"></p><h1 id="section-7-sdma-controller-sdmac"><a class="anchor" href="#section-7-sdma-controller-sdmac">#</a> Section 7 sDMA Controller (sDMAC)</h1><p>å¤§å®¶åº”è¯¥éƒ½æ‡‚ï¼ŒDMA å˜›ï¼Œæ•°æ®æ¬è¿ã€‚è„±ç¦»äº† CPU æ‰€ä»¥ä¸å ç”¨ CPU èµ„æºï¼Œé€Ÿåº¦æ¯”è¾ƒå¿«ã€‚é€šè¿‡å’Œ CPU äº¤äº’å»æ¬è¿æ•°æ®ã€‚</p><p>ç”¨åˆ°çš„æ—¶å€™å†å›æ¥ç»†çœ‹å§ï¼</p><h1 id="section-8-dts-controller"><a class="anchor" href="#section-8-dts-controller">#</a> Section 8 DTS Controller</h1><blockquote><p>The Data Transfer Service (DTS) is a DMA controller used to access data without going through the CPU</p></blockquote><h1 id="section-9-reset-controller"><a class="anchor" href="#section-9-reset-controller">#</a> Section 9 Reset Controller</h1><p>é¡µæ•°ï¼šP760</p><p>æè¿°ï¼šå¤ä½çš„æ§åˆ¶ã€‚åŒ…å«ä¸€äº›å¤ä½çš„ç±»å‹ä»¥åŠä¸åŒå¤ä½ä¸åŒå¯„å­˜å™¨çš„è¡Œä¸º</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623111737223.png" alt="image-20240623111737223"></p><h2 id="reset-categories"><a class="anchor" href="#reset-categories">#</a> Reset Categories</h2><p>é¡µæ•°ï¼šP837</p><p>æè¿°ï¼šè¿™é‡Œæ˜¯è¯¦ç»†çš„å¤ä½ä»‹ç»ã€å°æŸ´å°±ä¸å±•å¼€å•¦ã€‘</p><h1 id="section-10-power-supply-circuit"><a class="anchor" href="#section-10-power-supply-circuit">#</a> Section 10 Power Supply Circuit</h1><p>é¡µæ•°ï¼šP849</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240605181004676.png" alt="image-20240605181004676"></p><h2 id="svr"><a class="anchor" href="#svr">#</a> SVR</h2><p>é¡µæ•°ï¼šP865</p><p>æè¿°ï¼šSVR controller is Synchronous Rectification Step-Down Controller and can directly drive the MOSFET.ã€åŒæ­¥æ•´æµé™å‹æ§åˆ¶å™¨ã€‘</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240605181552393.png" alt="image-20240605181552393"></p><h1 id="section-11-power-supply-voltage-monitor"><a class="anchor" href="#section-11-power-supply-voltage-monitor">#</a> Section 11 Power Supply Voltage Monitor</h1><p>P872</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623112433991.png" alt="image-20240623112433991"></p><h2 id="delay-monitor"><a class="anchor" href="#delay-monitor">#</a> Delay Monitor</h2><blockquote><p>DMON can detect abnormalities in delay time of transistor devices by using an on-chip delay monitor while the microcontroller is working.</p></blockquote><p>æ€»è€Œè¨€ä¹‹æ˜¯ä¸€äº›æ—¶é—´ä¸Šçš„å®‰å…¨æœºåˆ¶</p><h2 id="ram-retention-voltage-indicatorvlvi"><a class="anchor" href="#ram-retention-voltage-indicatorvlvi">#</a> RAM Retention Voltage Indicator(VLVI)</h2><blockquote><p>The very-low-voltage detection circuit (VLVI) is used to detect the RAM retention voltage</p></blockquote><p>å¤§ç™½è¯å°±æ˜¯æ£€æµ‹ä½ç”µå‹ç”¨çš„ï¼Œæ‰ç”µçš„ç¬é—´å¯ä»¥åšä¸€äº›å¤„ç†</p><h1 id="section-12-temperature-sensor-ots"><a class="anchor" href="#section-12-temperature-sensor-ots">#</a> Section 12 Temperature Sensor (OTS)</h1><p>é¡µæ•°ï¼šP952</p><p>æ¸©åº¦ä¼ æ„Ÿå™¨ã€ç”¨åˆ°çš„æ—¶å€™å†æ¥ç»†çœ‹å§ï¼è®°ä½å®ƒè‡ªå¸¦æ¸©åº¦ä¼ æ„Ÿå™¨å°±å¥½å•¦ã€‘</p><p>é¡µæ•°ï¼šP969</p><h2 id="æ¸©åº¦ä¼ æ„Ÿå™¨æµ‹é‡æ§åˆ¶"><a class="anchor" href="#æ¸©åº¦ä¼ æ„Ÿå™¨æµ‹é‡æ§åˆ¶">#</a> æ¸©åº¦ä¼ æ„Ÿå™¨æµ‹é‡æ§åˆ¶</h2><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240618133108658.png" alt="image-20240618133108658"></p><h1 id="section-13-clock-controller"><a class="anchor" href="#section-13-clock-controller">#</a> Section 13 Clock Controller</h1><p>é¡µæ•°ï¼šP976</p><blockquote><p>The configuration of Main OSC,PLL,and HV IntOSC is variable by <strong>Option Byte</strong> OPBT10,OPBT11,and OPBT4.</p></blockquote><p>æ§åˆ¶ï¼šé€šè¿‡è®¾ç½® OPBT æ¥æ§åˆ¶</p><h2 id="æ—¶é’Ÿé…ç½®"><a class="anchor" href="#æ—¶é’Ÿé…ç½®">#</a> æ—¶é’Ÿé…ç½®</h2><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240618133936157.png" alt="image-20240618133936157"></p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240618134111869.png" alt="image-20240618134111869"></p><h2 id="æ—¶é’Ÿé¢‘ç‡è®¾ç½®"><a class="anchor" href="#æ—¶é’Ÿé¢‘ç‡è®¾ç½®">#</a> æ—¶é’Ÿé¢‘ç‡è®¾ç½®</h2><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623113315088.png" alt="image-20240623113315088"></p><h2 id="æ—¶é’Ÿçš„å…·ä½“é…ç½®"><a class="anchor" href="#æ—¶é’Ÿçš„å…·ä½“é…ç½®">#</a> æ—¶é’Ÿçš„å…·ä½“é…ç½®</h2><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240618134642666.png" alt="image-20240618134642666"></p><h2 id="phase-locked-looppll"><a class="anchor" href="#phase-locked-looppll">#</a> Phase Locked Loop(PLL)</h2><p>é¡µæ•°ï¼šP991</p><h1 id="section-14-clock-monitor-clma"><a class="anchor" href="#section-14-clock-monitor-clma">#</a> Section 14 Clock Monitor (CLMA)</h1><p>é¡µæ•°ï¼šP1045</p><h1 id="section-15-standby-controller-stbc"><a class="anchor" href="#section-15-standby-controller-stbc">#</a> Section 15 Standby Controller (STBC)</h1><p>é¡µæ•°ï¼šP1072</p><h2 id="èŠ¯ç‰‡å¾…æœºæ¨¡å¼æ§åˆ¶"><a class="anchor" href="#èŠ¯ç‰‡å¾…æœºæ¨¡å¼æ§åˆ¶">#</a> èŠ¯ç‰‡å¾…æœºæ¨¡å¼æ§åˆ¶</h2><ul><li><p>Types of Chip Standby Mode</p><ul><li><p>RUN mode</p></li><li><p>STOP mode</p></li><li><p>DeepSTOP mode</p></li><li><p>Cyclic RUN mode</p></li><li><p>Cyclic STOP mode</p></li></ul></li></ul><h2 id="wake-up-control"><a class="anchor" href="#wake-up-control">#</a> Wake-Up Control</h2><p>é¡µæ•°ï¼šP1075</p><h2 id="å”¤é†’å› å­"><a class="anchor" href="#å”¤é†’å› å­">#</a> å”¤é†’å› å­</h2><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240618140156052.png" alt="image-20240618140156052"></p><h2 id="io-buffer-control"><a class="anchor" href="#io-buffer-control">#</a> I/O Buffer Control</h2><p>é¡µæ•°ï¼šP1080</p><p>I/O buffer åœ¨ä¿æŒçŠ¶æ€æ—¶ é€€å‡ºæ·±åº¦ç¡çœ æ¨¡å¼éœ€è¦é‡æ–°é…ç½® port å¹¶è®¾ç½® IOHOLDn è¿™ä¸ªå¯„å­˜å™¨ï¼ˆå…·ä½“è¯·è§æ–‡æ¡£ï¼‰</p><h2 id="types-of-module-standby-mode"><a class="anchor" href="#types-of-module-standby-mode">#</a> Types of Module Standby Mode</h2><h2 id="chip-standby-mode-transition"><a class="anchor" href="#chip-standby-mode-transition">#</a> Chip Standby Mode Transition</h2><p>é¡µæ•°ï¼šP1146</p><p>æè¿°ï¼šä»‹ç»äº†æ¨¡å¼è½¬æ¢çš„å¤„ç†è¿‡ç¨‹</p><h2 id="clock-oscillator-behavior-during-chip-standby-mode-transition"><a class="anchor" href="#clock-oscillator-behavior-during-chip-standby-mode-transition">#</a> Clock Oscillator Behavior During Chip Standby Mode Transition</h2><p>é¡µæ•°ï¼šP1158</p><p>æè¿°ï¼šä»‹ç»äº†åœ¨å¾…æœºæ¨¡å¼ä¸­æ—¶é’Ÿæ™¶æŒ¯çš„è¡Œä¸º</p><h1 id="section-16-low-power-sampler-lps"><a class="anchor" href="#section-16-low-power-sampler-lps">#</a> Section 16 Low-Power Sampler (LPS)</h1><p>é¡µæ•°ï¼šP1170</p><p>ä½åŠŸè€—é‡‡æ ·å™¨</p><p>åœ¨ä¸æ¶ˆè€— CPU èµ„æºçš„æƒ…å†µä¸‹ç›‘æ§å¤–éƒ¨è¾“å…¥ï¼ˆæ¨¡æ‹Ÿä¿¡å· / æ•°å­—ä¿¡å·ï¼‰</p><h2 id="digital-input-mode"><a class="anchor" href="#digital-input-mode">#</a> Digital Input Mode</h2><p>é¡µæ•°ï¼šP1189</p><p>æè¿°ï¼šå…·ä½“çš„é…ç½®æµç¨‹ç”¨åˆ°æ—¶å†æ¥æŸ¥å§</p><h2 id="analog-input-mode"><a class="anchor" href="#analog-input-mode">#</a> Analog Input Mode</h2><h1 id="section-17-serial-flash-memory-interface-a-sfma"><a class="anchor" href="#section-17-serial-flash-memory-interface-a-sfma">#</a> Section 17 Serial Flash Memory Interface A (SFMA)</h1><blockquote><p>The Serial Flash Memory Interface outputs control signals to the serial flash memory connected to the SPI multi I/O bus space, thus enabling direct connection of the serial flash memory.</p><p>This module allows the connected serial flash memory to be accessed by directly reading the SPI multi I/O bus space, or using SPI operating mode to transmit and receive data.</p></blockquote><p>é€šè¿‡ SPI å®ç°ä¸²è¡Œ flash å†…å­˜çš„ç›´æ¥è¿æ¥ã€‚ä¸ºäº†ç›´æ¥è¿æ¥ååœ°å€ mapping åˆ°ä¸€å—å†…å­˜ã€‚è¿™æ ·åœ¨ç¨‹åºä¸­å°±å¯ä»¥ç›´æ¥è®¿é—®ã€‚</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623113932168.png" alt="image-20240623113932168"></p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623113937825.png" alt="image-20240623113937825"></p><h2 id="operating-modes"><a class="anchor" href="#operating-modes">#</a> Operating Modes</h2><p>é¡µæ•°ï¼šP1227</p><p>External Address Space Read Mode</p><ul><li>Normal Read Operation (åœ°å€æ˜¯è¿ç»­çš„)</li><li>Burst Read Operationï¼ˆè¯»çš„åœ°å€ä¸æ˜¯è¿ç»­çš„ï¼‰</li><li>Burst Read Operation with Automatic SPBSSL Negation</li></ul><h2 id="initial-setting-flow"><a class="anchor" href="#initial-setting-flow">#</a> Initial Setting Flow</h2><p>é¡µæ•°ï¼šP1231</p><h2 id="read-cache"><a class="anchor" href="#read-cache">#</a> Read Cache</h2><h2 id="transfer-format"><a class="anchor" href="#transfer-format">#</a> Transfer Format</h2><p>é¡µæ•°ï¼šP1236</p><h1 id="section-18-multi-media-card-interface-a-mmca"><a class="anchor" href="#section-18-multi-media-card-interface-a-mmca">#</a> Section 18 Multi Media Card Interface A (MMCA)</h1><p>é¡µæ•°ï¼šP1245</p><p>æè¿°ï¼šå¤šåª’ä½“å¡æ”¯æŒ SD å¡</p><h1 id="section-19-multichannel-serial-peripheral-interface-mspi"><a class="anchor" href="#section-19-multichannel-serial-peripheral-interface-mspi">#</a> Section 19 Multichannel Serial Peripheral Interface (MSPI)</h1><p>é¡µæ•°ï¼šP1292</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240618151710450.png" alt="image-20240618151710450"></p><h2 id="interrupt-requests-and-error-notifications"><a class="anchor" href="#interrupt-requests-and-error-notifications">#</a> Interrupt Requests and Error Notifications</h2><p>é¡µæ•°ï¼šP1294</p><p>ä¸­æ–­å·</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240618151858619.png" alt="image-20240618151858619"></p><h2 id="dmadts-trigger"><a class="anchor" href="#dmadts-trigger">#</a> DMA/DTS Trigger</h2><p>é¡µæ•°ï¼šP1302</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240618152048993.png" alt="image-20240618152048993"></p><h2 id="å¼•è„š"><a class="anchor" href="#å¼•è„š">#</a> å¼•è„š</h2><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240618152239307.png" alt="image-20240618152239307"></p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240618152434336.png" alt="image-20240618152434336"></p><h2 id="æ”¯æŒçš„åŠŸèƒ½"><a class="anchor" href="#æ”¯æŒçš„åŠŸèƒ½">#</a> æ”¯æŒçš„åŠŸèƒ½</h2><p>é¡µæ•°ï¼šP1310</p><blockquote><ul><li>Three-wire serial synchronous data transfer</li><li>Master mode and slave mode selectable</li><li>Multiple slaves configuration thanks to up eight configurable chip select output signals</li><li>Maximum transmission speed in master/slave mode<ul><li>In LVDS mode: up to 40 MHzï¼ˆMSPI0-1ï¼‰</li><li>In Single end mode: up to 20MHzï¼ˆMSPI0-5ï¼‰,up to 10MHzï¼ˆMSPI6-9ï¼‰</li></ul></li><li>Phase of clock and data selectable for each channel</li><li>Dara transfer with MSB or LSB first selectable for each channel</li><li>Transfer data length selectable from 2 to 128 incremented in 1-bit units for channel</li><li>Three selectable transfer modes:<ul><li>Transmit-only mode</li><li>Receive-only mode</li><li>Transmit/receive mode</li></ul></li><li>Error detection<ul><li>Parity error</li><li>Data consistency error</li><li>Over-write error</li><li>Over-read error</li><li>Overrun error</li></ul></li><li>Support of JOB concept for AUTOSAR</li><li>JOB enable control bit for AUTOSAR is provided</li><li>LBM(Loop Back Mode)function for self-test</li><li>Enforced chip select idle setting</li><li>Support Safe-SPI ver1.00 only in master mode</li><li>MSPI has four different interrupt requests<ul><li>Communication status</li><li>Reception status</li><li>Communication error</li><li>Job completion</li></ul></li><li>MSPI has three DMA requests<ul><li>Communication status</li><li>Reception status</li><li>Job completion</li></ul></li><li>Receive sample point<ul><li>The sample point for the RX can be shifted to the next SCK edge</li></ul></li></ul></blockquote><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240618154242230.png" alt="image-20240618154242230"></p><h2 id="dma"><a class="anchor" href="#dma">#</a> DMA</h2><p>é¡µæ•°ï¼šP1315</p><p>DMA ä¸­æ–­</p><p>DMA ä¾‹å­</p><h2 id="basic-operation"><a class="anchor" href="#basic-operation">#</a> Basic Operation</h2><p>é¡µæ•°ï¼šP1361</p><ul><li>Master/Slave Mode Operation</li><li>Frame Length and Frame Count</li><li>Chip Select Signal Function</li><li>Clock Polarity and Data Phase</li><li>SOUT Default Level and idle time Level</li><li>Serial Data Direction Selection</li><li>Channel Priority Control</li><li>Error Detection</li><li>Communication Stop or IP initialize</li><li>Loop back mode</li><li>Safe-SPI</li></ul><h2 id="memory-modes"><a class="anchor" href="#memory-modes">#</a> Memory Modes</h2><p>MSPI æœ‰ä¸€ä¸ªå¯é…ç½®çš„ RAM æ¥ç”¨ä½œç¼“å†² buffer</p><ul><li>Direct Memory Mode</li><li>Fixed Buffer Memory Mode</li><li>Fixed FIFO memory Mode</li></ul><h2 id="mspiçš„ä¸€äº›é—®é¢˜å’Œè§£å†³åŠæ³•"><a class="anchor" href="#mspiçš„ä¸€äº›é—®é¢˜å’Œè§£å†³åŠæ³•">#</a> MSPI çš„ä¸€äº›é—®é¢˜å’Œè§£å†³åŠæ³•</h2><p>é¡µæ•°ï¼šP1428</p><h1 id="section-20-serial-communication-interface-3-sci3"><a class="anchor" href="#section-20-serial-communication-interface-3-sci3">#</a> Section 20 Serial Communication Interface 3 (SCI3)</h1><p>é¡µæ•°ï¼šP1433</p><p>ä¸²è¡Œé€šä¿¡æ¥å£å¯åº”ç”¨äº UART å’Œ ACIA</p><h2 id="åˆå§‹åŒ–æµç¨‹"><a class="anchor" href="#åˆå§‹åŒ–æµç¨‹">#</a> åˆå§‹åŒ–æµç¨‹</h2><p>é¡µæ•°ï¼šP1459</p><h2 id="multi-processor-communication-function"><a class="anchor" href="#multi-processor-communication-function">#</a> Multi-Processor Communication Function</h2><blockquote><p>Using the multi-processor communication function allows data transmission and reception by sharing a communication line between multiple processors by using asynchronous serial communication in which the multi-processor bit is added.</p></blockquote><p>ä¸€å †ä¾‹å­</p><h1 id="section-21-linuart-interface-rlin3"><a class="anchor" href="#section-21-linuart-interface-rlin3">#</a> Section 21 LIN/UART Interface (RLIN3)</h1><p>æ¥å£</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240618164051929.png" alt="image-20240618164051929"></p><p>ä¸­æ–­</p><p>é¡µæ•°ï¼šP1489</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240618164159478.png" alt="image-20240618164159478"></p><blockquote><p>The LIN/UART interface is provided with UART mode and can also be used as a UART.</p></blockquote><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240618165027003.png" alt="image-20240618165027003"></p><h2 id="å„ç§æ¨¡å¼"><a class="anchor" href="#å„ç§æ¨¡å¼">#</a> å„ç§æ¨¡å¼</h2><ul><li>LIN Reset Mode</li><li>LIN Mode</li><li>UART Mode</li><li>LIN Self-Test Mode</li></ul><h2 id="baud-rate-generator"><a class="anchor" href="#baud-rate-generator">#</a> Baud Rate Generator</h2><p>æ³¢ç‰¹ç‡</p><p>é¡µæ•°ï¼šP1634</p><h2 id="noise-filter"><a class="anchor" href="#noise-filter">#</a> Noise Filter</h2><p>å™ªå£°è¿‡æ»¤</p><p>é¡µæ•°ï¼šP1637</p><h1 id="section-22-i2c-bus-interface-riic"><a class="anchor" href="#section-22-i2c-bus-interface-riic">#</a> Section 22 I2C Bus Interface (RIIC)</h1><p>é¡µæ•°ï¼šP1640</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623115141822.png" alt="image-20240623115141822"></p><h2 id="functional-overview"><a class="anchor" href="#functional-overview">#</a> Functional Overview</h2><blockquote><ul><li><strong>Communications format</strong><ul><li>I2C bus format</li><li>Master mode or slave mode selectable</li><li>Automatic securing of the various set-up times, hold times, and bus-free times according to the specified transfer rate.</li></ul></li><li><strong>Transfer rate</strong><ul><li>Up to 400 kbps</li></ul></li><li><strong>SCL clock</strong><ul><li>For master operation, the duty cycle of the SCL clock is selectable in the following range: 0% &lt; Duty &lt; 100%</li></ul></li><li><strong>Issuing and detecting conditions</strong><ul><li>Start, restart, and stop conditions are automatically generated. Start conditions (including restart conditions) and stop conditions are detectable.</li></ul></li><li><strong>Slave address</strong><ul><li>Up to three slave-address settings can be made.</li><li>Seven- and ten-bit address formats are supported (along with the use of both at once).</li><li>General call addresses and device ID addresses are detectable.</li></ul></li><li><strong>Acknowledgement</strong><ul><li>For transmission, the acknowledge bit is automatically loaded<ul><li>Transfer of the next data for transmission can be automatically suspended on detection of a not-acknowledge bit.</li></ul></li><li>For reception, the acknowledge bit is automatically transmitted<ul><li>If a wait between the eighth and ninth clock cycles has been selected, software control of the value in the acknowledge field in response to the received value is possible.</li></ul></li></ul></li><li><strong>Wait function</strong><ul><li>In reception, the following periods of waiting can be obtained by holding the clock signal (SCL) at the low level:<ul><li>Waiting between the eighth and ninth clock cycles</li><li>Waiting between the ninth clock cycle and the first clock cycle of the next transfer (WAIT function)</li></ul></li></ul></li><li><strong>SDA output delay function</strong><ul><li>Timing of the output of transmitted data, including the acknowledge bit, can be delayed.</li></ul></li><li><strong>Arbitration</strong><ul><li>For multi-master operation<ul><li>Operation to synchronize the SCL (clock) signal in cases of conflict with the SCL signal from another master is possible.</li><li>When issuing the start condition would create a conflict on the bus, loss of arbitration is detected by testing for non-matching between the internal signal for the SDA line and the level on the SDA line.</li><li>In master operation, loss of arbitration is detected by testing for non-matching of internal and line levels for transmit data.</li></ul></li><li>Loss of arbitration due to detection of the start condition while the bus is busy can be detected (to prevent the issuing of double start conditions).</li><li>Loss of arbitration in transfer of a not-acknowledge bit due to the internal signal for the SDA line and the level on the SDA line not matching can be detected.</li><li>Loss of arbitration due to non-matching of internal and line levels for data can be detected in slave transmission.</li></ul></li><li><strong>Timeout function</strong> P1723<ul><li>The internal time-out function is capable of detecting long-interval stop of the SCL (clock signal).</li></ul></li><li><strong>Noise removal</strong><ul><li>The interface incorporates digital noise filters for both the SCL and SDA signals, and the width for noise cancellation by the filters is adjustable by software.</li></ul></li><li><strong>Interrupt sources</strong><ul><li>Error in transfer or occurrence of events (detection of arbitration loss, NACK, time-out, a start condition including a restart condition, or a stop condition)</li><li>Reception complete (including matching with a slave address)</li><li>Transmit-data-empty (including matching with a slave address)</li><li>Transmission complete</li></ul></li></ul></blockquote><h2 id="interrupt-sources"><a class="anchor" href="#interrupt-sources">#</a> Interrupt Sources</h2><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623115156381.png" alt="image-20240623115156381"></p><h2 id="communication-data-format"><a class="anchor" href="#communication-data-format">#</a> Communication Data Format</h2><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623115204174.png" alt="image-20240623115204174"></p><h2 id="initial-settings"><a class="anchor" href="#initial-settings">#</a> Initial Settings</h2><p>é¡µæ•°ï¼šP1687</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623115246777.png" alt="image-20240623115246777"></p><h1 id="section-23-canfd-interface-rs-canfd"><a class="anchor" href="#section-23-canfd-interface-rs-canfd">#</a> Section 23 CANFD Interface (RS-CANFD)</h1><h2 id="interrupt-requests-and-error-notifications-2"><a class="anchor" href="#interrupt-requests-and-error-notifications-2">#</a> Interrupt Requests and Error Notifications</h2><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240618171752383.png" alt="image-20240618171752383"></p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240618171812345.png" alt="image-20240618171812345"></p><h2 id="canfdé…ç½®"><a class="anchor" href="#canfdé…ç½®">#</a> CANFD é…ç½®</h2><p>é¡µæ•°ï¼šP1738</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623115334068.png" alt="image-20240623115334068"></p><h2 id="can-mode"><a class="anchor" href="#can-mode">#</a> CAN Mode</h2><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623115343872.png" alt="image-20240623115343872"></p><h2 id="register-behavior-in-globalchannel-modes"><a class="anchor" href="#register-behavior-in-globalchannel-modes">#</a> Register behavior in global/channel Modes</h2><p>é¡µæ•°ï¼šP2013</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240619114426111.png" alt="image-20240619114426111"></p><h2 id="initialization"><a class="anchor" href="#initialization">#</a> Initialization</h2><blockquote><p>Before joining CAN communications the following shall be configured:</p><p>Clock setting</p><p>Bit timing setting (nominal and data rate)</p><p>Baud Rate setting (nominal and data rate)</p><p>CANFD setting</p><p>Acceptance Filter setting (configuration of Global Acceptance Filter List)</p><p>Reception-, Transmission- and GW-FIFO setting</p><p>CAN Communication Mode setting</p></blockquote><h2 id="acceptance-filtering-function-using-global-acceptance-filter-list-afl"><a class="anchor" href="#acceptance-filtering-function-using-global-acceptance-filter-list-afl">#</a> Acceptance Filtering Function using Global Acceptance Filter List (AFL)</h2><p>é¡µæ•°ï¼šP2036</p><p>æè¿°ï¼šè¿‡æ»¤é…ç½®</p><h2 id="fifo-buffers-normal-mb-configuration"><a class="anchor" href="#fifo-buffers-normal-mb-configuration">#</a> FIFO Buffers &amp; Normal MB Configuration</h2><p>é¡µæ•°ï¼šP2047</p><p>æè¿°ï¼šBuffer è®¾ç½®</p><h2 id="reception-and-transmission"><a class="anchor" href="#reception-and-transmission">#</a> Reception and Transmission</h2><p>é¡µæ•°ï¼šP2066</p><blockquote><p>In the RS-CANFD module, CAN messages received on any of the channels, will be stored in RX Message Buffers or in RX FIFO Buffers or Transmit/Receive FIFO Buffers configured in RX Mode or GW Mode depending upon the Acceptance Filter List entries:</p></blockquote><p><strong>Timestamp</strong></p><h2 id="bus-traffic-measurement"><a class="anchor" href="#bus-traffic-measurement">#</a> Bus traffic measurement</h2><p>é¡µæ•°ï¼šP2114</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240619135507396.png" alt="image-20240619135507396"></p><h1 id="section-24-flexray-flxa"><a class="anchor" href="#section-24-flexray-flxa">#</a> Section 24 FlexRay (FLXA)</h1><p>é¡µæ•°ï¼šP2127</p><blockquote><p><strong>The FlexRay IP-module supports the following features:</strong></p></blockquote><p>ç‰¹æ€§</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623115615622.png" alt="image-20240623115615622"></p><p>é¡µæ•°ï¼šP2128</p><p>æè¿°ï¼šè¿™é‡Œå¯ä»¥çœ‹åˆ°ä¸€äº›æ¶‰åŠåˆ°çš„æ¨¡å—ï¼Œæ¥äº†è§£ FlexRay çš„å·¥ä½œæœºç†</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623115631659.png" alt="image-20240623115631659"></p><h1 id="section-25-ethernet-avb-etnb"><a class="anchor" href="#section-25-ethernet-avb-etnb">#</a> Section 25 Ethernet AVB (ETNB)</h1><p>é¡µæ•°ï¼šP2399</p><p>ç‰¹æ€§</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623115728568.png" alt="image-20240623115728568"></p><p>å‰©ä¸‹çš„å…·ä½“ç”¨åˆ°å†çœ‹å§</p><h1 id="section-26-single-edge-nibble-transmission-rsent"><a class="anchor" href="#section-26-single-edge-nibble-transmission-rsent">#</a> Section 26 Single Edge Nibble Transmission (RSENT)</h1><p>é¡µæ•°ï¼šP2667</p><h1 id="section-27-peripheral-sensor-interface-5-psi5"><a class="anchor" href="#section-27-peripheral-sensor-interface-5-psi5">#</a> Section 27 Peripheral Sensor Interface 5 (PSI5)</h1><p>é¡µæ•°ï¼šP2747</p><h1 id="section-28-peripheral-sensor-interface-5-s-psi5s"><a class="anchor" href="#section-28-peripheral-sensor-interface-5-s-psi5s">#</a> Section 28 Peripheral Sensor Interface 5 S (PSI5S)</h1><p>é¡µæ•°ï¼šP2814</p><h1 id="section-29-renesas-high-speed-serial-if-rhsif"><a class="anchor" href="#section-29-renesas-high-speed-serial-if-rhsif">#</a> Section 29 Renesas High-Speed Serial I/F (RHSIF)</h1><p>é¡µæ•°ï¼šP3029</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623120108683.png" alt="image-20240623120108683"></p><h1 id="section-30-clock-extension-peripheral-interface-cxpi"><a class="anchor" href="#section-30-clock-extension-peripheral-interface-cxpi">#</a> Section 30 Clock Extension Peripheral Interface (CXPI)</h1><p>é¡µæ•°ï¼šP3190</p><h1 id="section-31-window-watchdog-timer-wdtb"><a class="anchor" href="#section-31-window-watchdog-timer-wdtb">#</a> Section 31 Window Watchdog Timer (WDTB)</h1><p>é¡µæ•°ï¼šP3372</p><h1 id="section-32-os-timer-ostm"><a class="anchor" href="#section-32-os-timer-ostm">#</a> Section 32 OS Timer (OSTM)</h1><p>é¡µæ•°ï¼šP3409</p><h1 id="section-33-timer-array-unit-d-taud"><a class="anchor" href="#section-33-timer-array-unit-d-taud">#</a> Section 33 Timer Array Unit D (TAUD)</h1><p>é¡µæ•°ï¼šP3443</p><blockquote><p>The Timer Array Unit D is used to perform various count or timer operations and to output a signal which depends on the result of the operation.</p></blockquote><h1 id="section-34-timer-array-unit-j-tauj"><a class="anchor" href="#section-34-timer-array-unit-j-tauj">#</a> Section 34 Timer Array Unit J (TAUJ)</h1><p>é¡µæ•°ï¼šP3779</p><blockquote><p>The timer array unit J is used to perform various count or timer operations and to output a signal which depends on the result of the operation.</p></blockquote><h1 id="section-35-motor-control-timer-tsg3"><a class="anchor" href="#section-35-motor-control-timer-tsg3">#</a> Section 35 Motor Control Timer (TSG3)</h1><p>é¡µæ•°ï¼šP3888</p><h1 id="section-36-timer-option-tapa"><a class="anchor" href="#section-36-timer-option-tapa">#</a> Section 36 Timer Option (TAPA)</h1><p>é¡µæ•°ï¼šP4102</p><h1 id="section-37-timer-pattern-buffer-tpba"><a class="anchor" href="#section-37-timer-pattern-buffer-tpba">#</a> Section 37 Timer Pattern Buffer (TPBA)</h1><p>é¡µæ•°ï¼šP4125</p><blockquote><p>TPBAn is a 16-bit PWM timer with the duty setting buffer.</p></blockquote><h1 id="section-38-generic-timer-module-gtm"><a class="anchor" href="#section-38-generic-timer-module-gtm">#</a> Section 38 Generic Timer Module (GTM)</h1><p>é¡µæ•°ï¼šP4154</p><h1 id="section-39-real-time-clock-rtca"><a class="anchor" href="#section-39-real-time-clock-rtca">#</a> Section 39 Real-Time Clock (RTCA)</h1><p>é¡µæ•°ï¼šP5149</p><blockquote><p>Real-Time Clock (RTCA) has following features:</p><ul><li>Count clock selection from 240 kHz to 2.5 MHz</li><li>Counters for years, months, day of month, day of week, hours, minutes, seconds, and a sub counter. Calendar covers 99 years. Leap years are handled by hardware automatically.</li><li>One Hz pulse output function</li><li>Fixed interval interrupt function</li><li>Alarm interrupt function</li></ul></blockquote><p>æ—¶é’Ÿï¼šå¹´æœˆæ—¥å‘¨æ—¶åˆ†ç§’</p><h1 id="section-40-encoder-timer-a-enca"><a class="anchor" href="#section-40-encoder-timer-a-enca">#</a> Section 40 Encoder Timer A (ENCA)</h1><p>é¡µæ•°ï¼šP5197</p><h1 id="section-41-peripheral-interconnect-pic"><a class="anchor" href="#section-41-peripheral-interconnect-pic">#</a> Section 41 Peripheral Interconnect (PIC)</h1><p>é¡µæ•°ï¼šP5255</p><h1 id="section-42-pwm-outputdiagnostic-pwm-diag"><a class="anchor" href="#section-42-pwm-outputdiagnostic-pwm-diag">#</a> Section 42 PWM Output/Diagnostic (PWM-Diag)</h1><p>é¡µæ•°ï¼šP5455</p><blockquote><p>This function is comprised of four types of units: clock divider (PWBA), PWM generator (PWGC), A/D conversion trigger select function (PWSD), and A/D converter (ADCJ).</p><ul><li><strong>PWBA</strong></li><li><strong>PWGC</strong></li><li><strong>PWSD</strong></li><li><strong>ADCJ</strong></li></ul></blockquote><h1 id="section-43-analog-to-digital-converter-adcj"><a class="anchor" href="#section-43-analog-to-digital-converter-adcj">#</a> Section 43 Analog to Digital Converter (ADCJ)</h1><p>é¡µæ•°ï¼šP5508</p><h1 id="section-44-functional-safety"><a class="anchor" href="#section-44-functional-safety">#</a> Section 44 Functional Safety</h1><p>é¡µæ•°ï¼šP5726</p><blockquote><p>This section describes the intended safety mechanisms provided to detect the MCU failures with a short detection time. Here, the failures include both the recoverable transient failures such as soft errors of a memory and the unrecoverable permanent failures.</p></blockquote><h1 id="section-45-error-control-module-ecm"><a class="anchor" href="#section-45-error-control-module-ecm">#</a> Section 45 Error Control Module (ECM)</h1><p>é¡µæ•°ï¼šP6265</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240620114935143.png" alt="image-20240620114935143"></p><h1 id="section-46-data-crc-function-k-kcrc"><a class="anchor" href="#section-46-data-crc-function-k-kcrc">#</a> Section 46 Data CRC Function K (KCRC)</h1><p>é¡µæ•°ï¼šP6326</p><h1 id="section-47-basic-hardware-protection-bhp"><a class="anchor" href="#section-47-basic-hardware-protection-bhp">#</a> Section 47 Basic Hardware Protection (BHP)</h1><p>é¡µæ•°ï¼šP6344</p><blockquote><p>To protect the code flash memory, data flash memory and Flash extra area, this product has several Flash protection functions.</p><p>The security function that is used by the ID authentication and setting of Flash Option Byte is described in this section. The ID code and the Flash Option Byte that is described in this section are mapped at Security Settings area and Block Protection Settings area.</p></blockquote><blockquote><p><strong>Functional features</strong></p><ul><li><p><strong>(1) Mode and connection entry protection</strong></p></li><li><p>System requires some password base authentication to enter other than Normal operation mode.</p></li><li><p>Authentication ID and related option can be configured by Security settings area.</p></li><li><p>The 256 bit SPID password authentication is needed to enter Serial programming mode.</p></li><li><p>The 256 bit OCDID password authentication is needed when On-chip debug.</p></li><li><p>The RHSIF ID authentication is needed to connect to RHSIF Link Partner [For U2A-EVA/U2A16/U2A8 only].</p></li><li><p><strong>(2) Flash Protection by ID authentication</strong></p></li><li><p>The system requires 256 bit Customer ID authentication for re-programming to User area by each block.</p></li><li><p>The Customer ID authentication is needed to read the User/User boot area when debugger is connected.</p></li><li><p>The system requires 256 bit Data Flash ID authentication for re-programming to Data area.</p></li><li><p>The Data Flash ID authentication is needed to read the Data area when debugger is connected.</p></li><li><p><strong>(3) Flash protection by OTP</strong></p></li><li><p>User area on code flash supports OTP (One Time Programmable) functionality for each block.</p></li><li><p>Flash extra area protection by OTP</p></li><li><p>Dedicated configuration area supports OTP functionality for each 4 Byte unit.</p></li><li><p><strong>(4) ID code</strong></p></li><li><p><em>Table 47.1</em>* shows the ID code that can be set in this product.</p></li><li><p>The system requires each ID authentication for programming and reading the ID.</p></li><li><p><strong>Table 47.1 ID Code</strong></p></li><li><table><thead><tr><th><strong>ID Code</strong></th><th><strong>Function</strong></th></tr></thead><tbody><tr><td>OCD ID</td><td>Protection for debug connection</td></tr><tr><td>Serial Programmer ID</td><td>Protection to enter the serial programming mode</td></tr><tr><td>RHSIF ID</td><td>Protection for RHSIF Link Partner [For U2A-EVA/U2A16/U2A8 only]</td></tr><tr><td>Customer ID A, B, C</td><td>Protection for Code Flash and Flash extra area</td></tr><tr><td>Data Flash ID</td><td>Protection for Data Flash</td></tr><tr><td>C-TEST ID</td><td>Refer to the <em>RH850/U2A-EVA Group Security Userâ€™s Manual: Hardware.</em></td></tr></tbody></table></li><li><p>The setting and function that related each ID code can select the Flash Option Byte. The system</p></li><li><p><strong>(5) Flash protection by the security function of ICUMHA</strong></p></li><li><p>When security function settings by ICUMHA is enabled, programming/erase of the code flash area from masters other than the ICUMHA or Hardware property setting is prohibited. For details, see the <em>RH850/U2A-EVA Group Security Userâ€™s Manual: Hardware</em>.</p></li></ul></blockquote><h1 id="section-48-intelligent-cryptographic-unitmaster-icumha"><a class="anchor" href="#section-48-intelligent-cryptographic-unitmaster-icumha">#</a> Section 48 Intelligent Cryptographic Unit/Master (ICUMHA)</h1><p>é¡µæ•°ï¼šP6387</p><blockquote><p>The Intelligent Cryptographic Unit/Master (ICUMHA) is a hardware security module (HSM). ICUMHA can be activated by Option Byte <strong>setting</strong></p><p>The Intelligent Cryptographic Unit/Master (ICUMHA) is a hardware security module (HSM)</p><p>The features of ICUMHA are described below.</p><ul><li>ICUMHA integrates an Intelligent Cryptographic Unit Processor (ICUP) that controls the ICUMHA sub-system and runs the user-defined security services.</li><li>ICUMHA integrates an accelerator that supports a block cipher algorithm based on the AES (Advanced Encryption Standard, FIPS PUB 197).</li><li>ICUMHA integrates several public key cryptographic algorithms like RSA, ECC.</li><li>ICUMHA integrates an accelerator that supports HASH function based on SHA-1, SHA-224 and SHA-256 (Secure Hash Algorithm, FIPS-PUB 180).</li><li>ICUMHA integrates a true random number generator.</li><li>ICUMHA can be used as a slave peripheral to run security services upon request. Also the ICUMHA handles processing of other user-defined security services (for example, checking contents of memory for completeness and integrity) and operates as a master handling procedure to strengthen measures for security.</li><li>ICUMHA has an exclusive read access and programming access to a specific area of non-volatile (flash) memory which contains confidential data (keys and certificates) and highly confidential code for operating security services.</li></ul></blockquote><h1 id="section-49-secure-watchdog-timer-swdt"><a class="anchor" href="#section-49-secure-watchdog-timer-swdt">#</a> Section 49 Secure Watchdog Timer (SWDT)</h1><p>é¡µæ•°ï¼šP6391</p><h1 id="section-50-debugging-and-calibration"><a class="anchor" href="#section-50-debugging-and-calibration">#</a> Section 50 Debugging and Calibration</h1><p>é¡µæ•°ï¼šP6392</p><h1 id="section-51-flash-memory"><a class="anchor" href="#section-51-flash-memory">#</a> Section 51 Flash Memory</h1><p>é¡µæ•°ï¼šP6408</p><blockquote><p><strong>Code Flash</strong></p><ul><li>Capacity: Up to 16 Mbytes of User Area and 2x 64 Kbytes of User Boot Area.</li><li>Multi banked configuration.</li><li>Program unit: 512 bytes</li><li>Erase unit: 16 Kbytes for 8 blocks and 64 Kbytes for remaining blocks in each User Area</li><li>OTP (One Time Programmable) is supported for each block.</li><li>Address map swapping between banks is supported</li></ul><p><strong>Data Flash</strong></p><ul><li>Data Area:<ul><li>Capacity: Up to 512 Kbytes (Two Data Areas: 256 Kbytes + 256 Kbytes) and 64K bytes for ICUMHA exclusively</li><li>Program unit: 4, 8, 16, 32, 64, 128 bytes DMA can initiate 4-byte program in multiple time without software overhead. (within one Data Area)</li><li>Erase unit: Nx 4 Kbytes (N = 1, 2, 3 â€¦) (within one Data Area)</li></ul></li><li>Hardware Property Area:<ul><li>The settings of this product can be configured in Hardware Property Area in Data Flash Memory. Hardware Property Area consists of Configuration Setting Area, Extended Data Area, Security Setting Area, Block Protection Area, Switch Area, TAG Area and Erase Counter Area.</li><li>Configuration Setting Area: To store the System Configuration Parameters. (Flash Option Byte, Reset Vector, Software Configuration Option Byte, etc.)</li><li>Security Setting Area: To store the Security Parameters. (ID Codes, Security Setting flag, etc.)</li><li>Block Protection Area: To store the Code Flash Protection Settings. (OTP flag, etc.)</li><li>Switch Area and TAG Area: To update Configuration Setting Area, Security Setting Area and Block Protection Area in an atomic and robust way.</li><li>Erase Counter Area: To store the Erase Counter.</li><li>Extended Data Area To store any data to use by user software.Capacity: 2 Kbytes</li></ul></li></ul><p><strong>Other Functions</strong></p><ul><li>Multi FPSYS Operation support<ul><li>The Flash memories that are belonging to the different FPSYS can be programmed/erased simultaneously.</li></ul></li></ul></blockquote><h2 id="5133-mapping-of-hardware-property-area-in-data-flash-memory"><a class="anchor" href="#5133-mapping-of-hardware-property-area-in-data-flash-memory">#</a> 51.3.3 Mapping of Hardware Property Area in Data Flash Memory</h2><p>é¡µæ•°ï¼šP6422</p><h2 id="5184-switching-of-hardware-property-area"><a class="anchor" href="#5184-switching-of-hardware-property-area">#</a> 51.8.4 Switching of Hardware Property Area</h2><p>é¡µæ•°ï¼šP6437</p><h2 id="5112-configuration-setting-area-option-bytes-reset-vector"><a class="anchor" href="#5112-configuration-setting-area-option-bytes-reset-vector">#</a> 51.12 Configuration Setting Area (Option Bytes, Reset Vector)</h2><p>é¡µæ•°ï¼šP6457</p><h2 id="5116-extended-data-area"><a class="anchor" href="#5116-extended-data-area">#</a> 51.16 Extended Data Area</h2><p>é¡µæ•°ï¼šP6510</p><p>ç”¨æˆ·æ•°æ®åŒº</p><h1 id="section-52-ram"><a class="anchor" href="#section-52-ram">#</a> Section 52 RAM</h1><p>é¡µæ•°ï¼šP6532</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240620171338169.png" alt="image-20240620171338169"></p><h1 id="section-53-boundary-scan"><a class="anchor" href="#section-53-boundary-scan">#</a> Section 53 Boundary Scan</h1><p>é¡µæ•°ï¼šP6535</p><p><img data-src="../../../img.assets/24-06-07%E5%B5%8C%E5%85%A5%E5%BC%8F%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6%E4%B9%A0AutoSar%E7%B3%BB%E5%88%97%E4%B8%80%E3%80%81%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%87%EF%BC%886%EF%BC%89%E8%BD%A6%E8%A7%84%E7%BA%A7MCU/image-20240623121803913.png" alt="image-20240623121803913"></p><h1 id="section-54-package"><a class="anchor" href="#section-54-package">#</a> Section 54 Package</h1><p>é¡µæ•°ï¼šP6546</p><p>å°è£…</p><h1 id="section-55-electrical-characteristics"><a class="anchor" href="#section-55-electrical-characteristics">#</a> Section 55 Electrical Characteristics</h1><p>é¡µæ•°ï¼šP6553</p><p>ç”µæ°”ç‰¹æ€§</p><ul><li><strong>55.1 Absolute Maximum Ratings</strong></li><li><strong>55.2 General &amp; DC Characteristics</strong><ul><li><strong>55.2.1 Operational Condition</strong><ul><li><strong>55.2.1.1 Supply Voltage Characteristics</strong></li></ul></li></ul></li><li><strong>55.3 AC Characteristics</strong></li><li><strong>55.4 A/D Converter Characteristics</strong></li><li><strong>55.5 Code Flash Characteristics</strong></li><li><strong>55.6 Data Flash Characteristics</strong></li><li><strong>55.7 Temperature Sensor Characteristics</strong></li><li><strong>55.8 Thermal Characteristics</strong></li><li><strong>55.9 BSCAN Timing</strong></li></ul><h1 id="section-90-long-term-system-counter-ltsc"><a class="anchor" href="#section-90-long-term-system-counter-ltsc">#</a> Section 90 Long-Term System Counter (LTSC)</h1><blockquote><p><strong>90.2.1 Functional overview</strong></p><ul><li>1Ã—64-bit counter</li><li>Free-run up counting</li><li>Atomic read/write access to all registers</li><li>No compare functions</li><li>Clock sources: Peripheral Clock PCLK</li><li>No interrupt functions</li><li>No functions to start/stop multiple counter channels synchronously (Only 1channel)</li><li>Anytime read access to counter registers</li><li>Application reset (SW reset) can be masked. When masked, counter keeps running on reset occurrence and counter register will not be initialized.</li><li>Stop control by Supervisor</li></ul></blockquote><blockquote><p>The counter register can be read at any time.</p></blockquote><h1 id="ç¼˜è½"><a class="anchor" href="#ç¼˜è½">#</a> ç¼˜è½</h1><p>å½“ç„¶å•¦ï¼å°æŸ´è¿˜æ˜¯å»ºè®®å¤§å®¶å»çœ‹å®˜æ–¹æ‰‹å†Œï¼ï¼ï¼</p><p>è¿™é‡Œåªæ˜¯æˆ‘çš„ä¸€äº›å¿«é€ŸæŸ¥æ‰¾çŸ¥è¯†çš„ç¬”è®°ã€‚</p><p>åƒé‚£äº›å…·ä½“çš„åŠŸèƒ½å‘¢ç”¨åˆ°çš„æ—¶å€™å†å»å¿«é€Ÿçš„ç¿»åˆ°å¯¹åº”çš„ä½ç½®ã€‚è¿™é‡Œå°±ä¸å±•å¼€äº†ã€‚æ¯•ç«Ÿå®˜æ–¹æ‰‹å†Œéƒ½ 6000 å¤šé¡µå•¦ğŸ˜«</p><div class="tags"><a href="/tags/AUTOSAR/" rel="tag"><i class="ic i-tag"></i> AUTOSAR</a></div></div><footer><div class="meta"><span class="item"><span class="icon"><i class="ic i-calendar-check"></i> </span><span class="text">æ›´æ–°äº</span> <time title="ä¿®æ”¹æ—¶é—´ï¼š2024-09-22 10:34:00" itemprop="dateModified" datetime="2024-09-22T10:34:00+08:00">2024-09-22</time> </span><span id="archives/3c7f112.html" class="item leancloud_visitors" data-flag-title="å°æŸ´å¸¦ä½ å­¦AutoSarç³»åˆ—ä¸€ã€åŸºç¡€çŸ¥è¯†ç¯‡ï¼ˆ6ï¼‰è½¦è§„çº§MCUå…¥é—¨RH850" title="é˜…è¯»æ¬¡æ•°"><span class="icon"><i class="ic i-eye"></i> </span><span class="text">é˜…è¯»æ¬¡æ•°</span> <span class="leancloud-visitors-count"></span> <span class="text">æ¬¡</span></span></div><div class="reward"><button><i class="ic i-heartbeat"></i> èµèµ</button><p>è¯·æˆ‘å–[èŒ¶]~(ï¿£â–½ï¿£)~*</p><div id="qr"><div><img data-src="/images/wechatpay.png" alt="flechazo å¾®ä¿¡æ”¯ä»˜"><p>å¾®ä¿¡æ”¯ä»˜</p></div><div><img data-src="/images/alipay.png" alt="flechazo æ”¯ä»˜å®"><p>æ”¯ä»˜å®</p></div><div><img data-src="/images/paypal.png" alt="flechazo è´å®"><p>è´å®</p></div></div></div><div id="copyright"><ul><li class="author"><strong>æœ¬æ–‡ä½œè€…ï¼š </strong>flechazo <i class="ic i-at"><em>@</em></i>æˆ‘åœ¨äººé—´è´©å–é»„æ˜ï¼Œåªä¸ºæ”¶é›†ä¸–é—´æ¸©æŸ”é‡è§ä½ .</li><li class="link"><strong>æœ¬æ–‡é“¾æ¥ï¼š</strong> <a href="https://flechazoclf.github.io/FlechazoCLF.github.io/archives/3c7f112.html" title="å°æŸ´å¸¦ä½ å­¦AutoSarç³»åˆ—ä¸€ã€åŸºç¡€çŸ¥è¯†ç¯‡ï¼ˆ6ï¼‰è½¦è§„çº§MCUå…¥é—¨RH850">https://flechazoclf.github.io/FlechazoCLF.github.io/archives/3c7f112.html</a></li><li class="license"><strong>ç‰ˆæƒå£°æ˜ï¼š </strong>æœ¬ç«™æ‰€æœ‰æ–‡ç« é™¤ç‰¹åˆ«å£°æ˜å¤–ï¼Œå‡é‡‡ç”¨ <span class="exturl" data-url="aHR0cHM6Ly9jcmVhdGl2ZWNvbW1vbnMub3JnL2xpY2Vuc2VzL2J5LW5jLXNhLzQuMC9kZWVkLnpo"><i class="ic i-creative-commons"><em>(CC)</em></i>BY-NC-SA</span> è®¸å¯åè®®ã€‚è½¬è½½è¯·æ³¨æ˜å‡ºå¤„ï¼</li></ul></div></footer></article></div><div class="post-nav"><div class="item left"><a href="/archives/0.html" itemprop="url" rel="prev" data-background-image="https://s2.loli.net/2022/07/28/LtElgB3SniPhDeW.jpg" title="æœªå‘½å"><span class="type">ä¸Šä¸€ç¯‡</span> <span class="category"><i class="ic i-flag"></i></span><h3>æœªå‘½å</h3></a></div><div class="item right"><a href="/archives/7ab3c68a.html" itemprop="url" rel="next" data-background-image="/archives/7ab3c68a.html../../../wallpaper/1.png" title="æˆ‘çš„æ—¥è®°ã€flechazoã€‘"><span class="type">ä¸‹ä¸€ç¯‡</span> <span class="category"><i class="ic i-flag"></i> è‡ªæˆ‘æå‡</span><h3>æˆ‘çš„æ—¥è®°ã€flechazoã€‘</h3></a></div></div><div class="wrap" id="comments"></div></div><div id="sidebar"><div class="inner"><div class="panels"><div class="inner"><div class="contents panel pjax" data-title="æ–‡ç« ç›®å½•"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%B0%8F%E6%9F%B4%E5%B8%A6%E4%BD%A0%E5%AD%A6autosar%E7%B3%BB%E5%88%97%E4%B8%80-%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86%E7%AF%876%E8%BD%A6%E8%A7%84%E7%BA%A7mcu%E5%85%A5%E9%97%A8rh850"><span class="toc-number">1.</span> <span class="toc-text">å°æŸ´å¸¦ä½ å­¦ AutoSar ç³»åˆ—ä¸€ã€åŸºç¡€çŸ¥è¯†ç¯‡ï¼ˆ6ï¼‰è½¦è§„çº§ MCU å…¥é—¨ RH850</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E7%BC%98%E8%B5%B7"><span class="toc-number">2.</span> <span class="toc-text">ç¼˜èµ·</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#rh850"><span class="toc-number">3.</span> <span class="toc-text">RH850</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E9%82%A3%E6%88%91%E4%BB%AC%E5%BC%80%E5%A7%8B%E5%96%BD"><span class="toc-number">4.</span> <span class="toc-text">é‚£æˆ‘ä»¬å¼€å§‹å–½</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%96%87%E6%A1%A3%E7%9B%AE%E5%BD%95%E7%BB%93%E6%9E%84"><span class="toc-number">5.</span> <span class="toc-text">æ–‡æ¡£ç›®å½•ç»“æ„</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-1-overview"><span class="toc-number">6.</span> <span class="toc-text">Section 1 Overview</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-2-pin-functions"><span class="toc-number">7.</span> <span class="toc-text">Section 2 Pin Functions</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%BC%95%E8%84%9A%E5%8A%9F%E8%83%BD%E8%AE%BE%E7%BD%AE"><span class="toc-number">7.1.</span> <span class="toc-text">å¼•è„šåŠŸèƒ½è®¾ç½®</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#icum%E8%AE%BE%E7%BD%AEport%E6%9C%89%E6%9B%B4%E9%AB%98%E7%9A%84%E4%BC%98%E5%85%88%E7%BA%A7"><span class="toc-number">7.2.</span> <span class="toc-text">ICUM è®¾ç½® port æœ‰æ›´é«˜çš„ä¼˜å…ˆçº§</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#noise-filter%E5%99%AA%E5%A3%B0%E8%BF%87%E6%BB%A4"><span class="toc-number">7.3.</span> <span class="toc-text">Noise Filter å™ªå£°è¿‡æ»¤</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-3-cpu-system"><span class="toc-number">8.</span> <span class="toc-text">Section 3 CPU System</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%AD%E6%96%AD%E7%AD%89%E7%BA%A7ei-fe"><span class="toc-number">8.1.</span> <span class="toc-text">ä¸­æ–­ç­‰çº§ï¼šEI &amp; FE</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AF%84%E5%AD%98%E5%99%A8%E7%BB%84"><span class="toc-number">8.2.</span> <span class="toc-text">å¯„å­˜å™¨ç»„</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#psw%E8%AF%B4%E6%98%8E"><span class="toc-number">8.2.1.</span> <span class="toc-text">psw è¯´æ˜</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#eiic%E8%A1%A8%E7%A4%BAei%E4%B8%AD%E6%96%AD%E7%9A%84%E5%8E%9F%E5%9B%A0"><span class="toc-number">8.2.2.</span> <span class="toc-text">EIIC è¡¨ç¤º EI ä¸­æ–­çš„åŸå› </span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%AD%E6%96%AD%E5%90%91%E9%87%8F%E8%A1%A8"><span class="toc-number">8.3.</span> <span class="toc-text">ä¸­æ–­å‘é‡è¡¨</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%97%B6%E9%97%B4%E6%88%B3"><span class="toc-number">8.4.</span> <span class="toc-text">æ—¶é—´æˆ³</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%8E%B0%E5%9C%BA%E4%BF%9D%E5%AD%98"><span class="toc-number">8.5.</span> <span class="toc-text">ç°åœºä¿å­˜</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-4-address-space"><span class="toc-number">9.</span> <span class="toc-text">Section 4 Address Space</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-5-operating-modes"><span class="toc-number">10.</span> <span class="toc-text">Section 5 Operating Modes</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-6-interrupts"><span class="toc-number">11.</span> <span class="toc-text">Section 6 Interrupts</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-7-sdma-controller-sdmac"><span class="toc-number">12.</span> <span class="toc-text">Section 7 sDMA Controller (sDMAC)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-8-dts-controller"><span class="toc-number">13.</span> <span class="toc-text">Section 8 DTS Controller</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-9-reset-controller"><span class="toc-number">14.</span> <span class="toc-text">Section 9 Reset Controller</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#reset-categories"><span class="toc-number">14.1.</span> <span class="toc-text">Reset Categories</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-10-power-supply-circuit"><span class="toc-number">15.</span> <span class="toc-text">Section 10 Power Supply Circuit</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#svr"><span class="toc-number">15.1.</span> <span class="toc-text">SVR</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-11-power-supply-voltage-monitor"><span class="toc-number">16.</span> <span class="toc-text">Section 11 Power Supply Voltage Monitor</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#delay-monitor"><span class="toc-number">16.1.</span> <span class="toc-text">Delay Monitor</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#ram-retention-voltage-indicatorvlvi"><span class="toc-number">16.2.</span> <span class="toc-text">RAM Retention Voltage Indicator(VLVI)</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-12-temperature-sensor-ots"><span class="toc-number">17.</span> <span class="toc-text">Section 12 Temperature Sensor (OTS)</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%B8%A9%E5%BA%A6%E4%BC%A0%E6%84%9F%E5%99%A8%E6%B5%8B%E9%87%8F%E6%8E%A7%E5%88%B6"><span class="toc-number">17.1.</span> <span class="toc-text">æ¸©åº¦ä¼ æ„Ÿå™¨æµ‹é‡æ§åˆ¶</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-13-clock-controller"><span class="toc-number">18.</span> <span class="toc-text">Section 13 Clock Controller</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%97%B6%E9%92%9F%E9%85%8D%E7%BD%AE"><span class="toc-number">18.1.</span> <span class="toc-text">æ—¶é’Ÿé…ç½®</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%97%B6%E9%92%9F%E9%A2%91%E7%8E%87%E8%AE%BE%E7%BD%AE"><span class="toc-number">18.2.</span> <span class="toc-text">æ—¶é’Ÿé¢‘ç‡è®¾ç½®</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%97%B6%E9%92%9F%E7%9A%84%E5%85%B7%E4%BD%93%E9%85%8D%E7%BD%AE"><span class="toc-number">18.3.</span> <span class="toc-text">æ—¶é’Ÿçš„å…·ä½“é…ç½®</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#phase-locked-looppll"><span class="toc-number">18.4.</span> <span class="toc-text">Phase Locked Loop(PLL)</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-14-clock-monitor-clma"><span class="toc-number">19.</span> <span class="toc-text">Section 14 Clock Monitor (CLMA)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-15-standby-controller-stbc"><span class="toc-number">20.</span> <span class="toc-text">Section 15 Standby Controller (STBC)</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%8A%AF%E7%89%87%E5%BE%85%E6%9C%BA%E6%A8%A1%E5%BC%8F%E6%8E%A7%E5%88%B6"><span class="toc-number">20.1.</span> <span class="toc-text">èŠ¯ç‰‡å¾…æœºæ¨¡å¼æ§åˆ¶</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#wake-up-control"><span class="toc-number">20.2.</span> <span class="toc-text">Wake-Up Control</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%94%A4%E9%86%92%E5%9B%A0%E5%AD%90"><span class="toc-number">20.3.</span> <span class="toc-text">å”¤é†’å› å­</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#io-buffer-control"><span class="toc-number">20.4.</span> <span class="toc-text">I/O Buffer Control</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#types-of-module-standby-mode"><span class="toc-number">20.5.</span> <span class="toc-text">Types of Module Standby Mode</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#chip-standby-mode-transition"><span class="toc-number">20.6.</span> <span class="toc-text">Chip Standby Mode Transition</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#clock-oscillator-behavior-during-chip-standby-mode-transition"><span class="toc-number">20.7.</span> <span class="toc-text">Clock Oscillator Behavior During Chip Standby Mode Transition</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-16-low-power-sampler-lps"><span class="toc-number">21.</span> <span class="toc-text">Section 16 Low-Power Sampler (LPS)</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#digital-input-mode"><span class="toc-number">21.1.</span> <span class="toc-text">Digital Input Mode</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#analog-input-mode"><span class="toc-number">21.2.</span> <span class="toc-text">Analog Input Mode</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-17-serial-flash-memory-interface-a-sfma"><span class="toc-number">22.</span> <span class="toc-text">Section 17 Serial Flash Memory Interface A (SFMA)</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#operating-modes"><span class="toc-number">22.1.</span> <span class="toc-text">Operating Modes</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#initial-setting-flow"><span class="toc-number">22.2.</span> <span class="toc-text">Initial Setting Flow</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#read-cache"><span class="toc-number">22.3.</span> <span class="toc-text">Read Cache</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#transfer-format"><span class="toc-number">22.4.</span> <span class="toc-text">Transfer Format</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-18-multi-media-card-interface-a-mmca"><span class="toc-number">23.</span> <span class="toc-text">Section 18 Multi Media Card Interface A (MMCA)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-19-multichannel-serial-peripheral-interface-mspi"><span class="toc-number">24.</span> <span class="toc-text">Section 19 Multichannel Serial Peripheral Interface (MSPI)</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#interrupt-requests-and-error-notifications"><span class="toc-number">24.1.</span> <span class="toc-text">Interrupt Requests and Error Notifications</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#dmadts-trigger"><span class="toc-number">24.2.</span> <span class="toc-text">DMA/DTS Trigger</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%BC%95%E8%84%9A"><span class="toc-number">24.3.</span> <span class="toc-text">å¼•è„š</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%94%AF%E6%8C%81%E7%9A%84%E5%8A%9F%E8%83%BD"><span class="toc-number">24.4.</span> <span class="toc-text">æ”¯æŒçš„åŠŸèƒ½</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#dma"><span class="toc-number">24.5.</span> <span class="toc-text">DMA</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#basic-operation"><span class="toc-number">24.6.</span> <span class="toc-text">Basic Operation</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#memory-modes"><span class="toc-number">24.7.</span> <span class="toc-text">Memory Modes</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#mspi%E7%9A%84%E4%B8%80%E4%BA%9B%E9%97%AE%E9%A2%98%E5%92%8C%E8%A7%A3%E5%86%B3%E5%8A%9E%E6%B3%95"><span class="toc-number">24.8.</span> <span class="toc-text">MSPI çš„ä¸€äº›é—®é¢˜å’Œè§£å†³åŠæ³•</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-20-serial-communication-interface-3-sci3"><span class="toc-number">25.</span> <span class="toc-text">Section 20 Serial Communication Interface 3 (SCI3)</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%88%9D%E5%A7%8B%E5%8C%96%E6%B5%81%E7%A8%8B"><span class="toc-number">25.1.</span> <span class="toc-text">åˆå§‹åŒ–æµç¨‹</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#multi-processor-communication-function"><span class="toc-number">25.2.</span> <span class="toc-text">Multi-Processor Communication Function</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-21-linuart-interface-rlin3"><span class="toc-number">26.</span> <span class="toc-text">Section 21 LIN/UART Interface (RLIN3)</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%90%84%E7%A7%8D%E6%A8%A1%E5%BC%8F"><span class="toc-number">26.1.</span> <span class="toc-text">å„ç§æ¨¡å¼</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#baud-rate-generator"><span class="toc-number">26.2.</span> <span class="toc-text">Baud Rate Generator</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#noise-filter"><span class="toc-number">26.3.</span> <span class="toc-text">Noise Filter</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-22-i2c-bus-interface-riic"><span class="toc-number">27.</span> <span class="toc-text">Section 22 I2C Bus Interface (RIIC)</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#functional-overview"><span class="toc-number">27.1.</span> <span class="toc-text">Functional Overview</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#interrupt-sources"><span class="toc-number">27.2.</span> <span class="toc-text">Interrupt Sources</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#communication-data-format"><span class="toc-number">27.3.</span> <span class="toc-text">Communication Data Format</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#initial-settings"><span class="toc-number">27.4.</span> <span class="toc-text">Initial Settings</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-23-canfd-interface-rs-canfd"><span class="toc-number">28.</span> <span class="toc-text">Section 23 CANFD Interface (RS-CANFD)</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#interrupt-requests-and-error-notifications-2"><span class="toc-number">28.1.</span> <span class="toc-text">Interrupt Requests and Error Notifications</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#canfd%E9%85%8D%E7%BD%AE"><span class="toc-number">28.2.</span> <span class="toc-text">CANFD é…ç½®</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#can-mode"><span class="toc-number">28.3.</span> <span class="toc-text">CAN Mode</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#register-behavior-in-globalchannel-modes"><span class="toc-number">28.4.</span> <span class="toc-text">Register behavior in global/channel Modes</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#initialization"><span class="toc-number">28.5.</span> <span class="toc-text">Initialization</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#acceptance-filtering-function-using-global-acceptance-filter-list-afl"><span class="toc-number">28.6.</span> <span class="toc-text">Acceptance Filtering Function using Global Acceptance Filter List (AFL)</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#fifo-buffers-normal-mb-configuration"><span class="toc-number">28.7.</span> <span class="toc-text">FIFO Buffers &amp; Normal MB Configuration</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#reception-and-transmission"><span class="toc-number">28.8.</span> <span class="toc-text">Reception and Transmission</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#bus-traffic-measurement"><span class="toc-number">28.9.</span> <span class="toc-text">Bus traffic measurement</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-24-flexray-flxa"><span class="toc-number">29.</span> <span class="toc-text">Section 24 FlexRay (FLXA)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-25-ethernet-avb-etnb"><span class="toc-number">30.</span> <span class="toc-text">Section 25 Ethernet AVB (ETNB)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-26-single-edge-nibble-transmission-rsent"><span class="toc-number">31.</span> <span class="toc-text">Section 26 Single Edge Nibble Transmission (RSENT)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-27-peripheral-sensor-interface-5-psi5"><span class="toc-number">32.</span> <span class="toc-text">Section 27 Peripheral Sensor Interface 5 (PSI5)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-28-peripheral-sensor-interface-5-s-psi5s"><span class="toc-number">33.</span> <span class="toc-text">Section 28 Peripheral Sensor Interface 5 S (PSI5S)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-29-renesas-high-speed-serial-if-rhsif"><span class="toc-number">34.</span> <span class="toc-text">Section 29 Renesas High-Speed Serial I/F (RHSIF)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-30-clock-extension-peripheral-interface-cxpi"><span class="toc-number">35.</span> <span class="toc-text">Section 30 Clock Extension Peripheral Interface (CXPI)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-31-window-watchdog-timer-wdtb"><span class="toc-number">36.</span> <span class="toc-text">Section 31 Window Watchdog Timer (WDTB)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-32-os-timer-ostm"><span class="toc-number">37.</span> <span class="toc-text">Section 32 OS Timer (OSTM)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-33-timer-array-unit-d-taud"><span class="toc-number">38.</span> <span class="toc-text">Section 33 Timer Array Unit D (TAUD)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-34-timer-array-unit-j-tauj"><span class="toc-number">39.</span> <span class="toc-text">Section 34 Timer Array Unit J (TAUJ)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-35-motor-control-timer-tsg3"><span class="toc-number">40.</span> <span class="toc-text">Section 35 Motor Control Timer (TSG3)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-36-timer-option-tapa"><span class="toc-number">41.</span> <span class="toc-text">Section 36 Timer Option (TAPA)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-37-timer-pattern-buffer-tpba"><span class="toc-number">42.</span> <span class="toc-text">Section 37 Timer Pattern Buffer (TPBA)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-38-generic-timer-module-gtm"><span class="toc-number">43.</span> <span class="toc-text">Section 38 Generic Timer Module (GTM)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-39-real-time-clock-rtca"><span class="toc-number">44.</span> <span class="toc-text">Section 39 Real-Time Clock (RTCA)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-40-encoder-timer-a-enca"><span class="toc-number">45.</span> <span class="toc-text">Section 40 Encoder Timer A (ENCA)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-41-peripheral-interconnect-pic"><span class="toc-number">46.</span> <span class="toc-text">Section 41 Peripheral Interconnect (PIC)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-42-pwm-outputdiagnostic-pwm-diag"><span class="toc-number">47.</span> <span class="toc-text">Section 42 PWM Output/Diagnostic (PWM-Diag)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-43-analog-to-digital-converter-adcj"><span class="toc-number">48.</span> <span class="toc-text">Section 43 Analog to Digital Converter (ADCJ)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-44-functional-safety"><span class="toc-number">49.</span> <span class="toc-text">Section 44 Functional Safety</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-45-error-control-module-ecm"><span class="toc-number">50.</span> <span class="toc-text">Section 45 Error Control Module (ECM)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-46-data-crc-function-k-kcrc"><span class="toc-number">51.</span> <span class="toc-text">Section 46 Data CRC Function K (KCRC)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-47-basic-hardware-protection-bhp"><span class="toc-number">52.</span> <span class="toc-text">Section 47 Basic Hardware Protection (BHP)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-48-intelligent-cryptographic-unitmaster-icumha"><span class="toc-number">53.</span> <span class="toc-text">Section 48 Intelligent Cryptographic Unit/Master (ICUMHA)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-49-secure-watchdog-timer-swdt"><span class="toc-number">54.</span> <span class="toc-text">Section 49 Secure Watchdog Timer (SWDT)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-50-debugging-and-calibration"><span class="toc-number">55.</span> <span class="toc-text">Section 50 Debugging and Calibration</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-51-flash-memory"><span class="toc-number">56.</span> <span class="toc-text">Section 51 Flash Memory</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#5133-mapping-of-hardware-property-area-in-data-flash-memory"><span class="toc-number">56.1.</span> <span class="toc-text">51.3.3 Mapping of Hardware Property Area in Data Flash Memory</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#5184-switching-of-hardware-property-area"><span class="toc-number">56.2.</span> <span class="toc-text">51.8.4 Switching of Hardware Property Area</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#5112-configuration-setting-area-option-bytes-reset-vector"><span class="toc-number">56.3.</span> <span class="toc-text">51.12 Configuration Setting Area (Option Bytes, Reset Vector)</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#5116-extended-data-area"><span class="toc-number">56.4.</span> <span class="toc-text">51.16 Extended Data Area</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-52-ram"><span class="toc-number">57.</span> <span class="toc-text">Section 52 RAM</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-53-boundary-scan"><span class="toc-number">58.</span> <span class="toc-text">Section 53 Boundary Scan</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-54-package"><span class="toc-number">59.</span> <span class="toc-text">Section 54 Package</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-55-electrical-characteristics"><span class="toc-number">60.</span> <span class="toc-text">Section 55 Electrical Characteristics</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#section-90-long-term-system-counter-ltsc"><span class="toc-number">61.</span> <span class="toc-text">Section 90 Long-Term System Counter (LTSC)</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E7%BC%98%E8%90%BD"><span class="toc-number">62.</span> <span class="toc-text">ç¼˜è½</span></a></li></ol></div><div class="related panel pjax" data-title="ç³»åˆ—æ–‡ç« "><ul><li><a href="/archives/dfcb5141.html" rel="bookmark" title="LDæ–‡ä»¶åœ¨AUTOSARå·¥ç¨‹ä¸­çš„ä½œç”¨å’Œè¯­æ³•è§£æ">LDæ–‡ä»¶åœ¨AUTOSARå·¥ç¨‹ä¸­çš„ä½œç”¨å’Œè¯­æ³•è§£æ</a></li><li><a href="/archives/cbed58a6.html" rel="bookmark" title="å°æŸ´å¸¦ä½ å­¦AutoSaræ€»ç›®å½•">å°æŸ´å¸¦ä½ å­¦AutoSaræ€»ç›®å½•</a></li><li><a href="/archives/b20010d9.html" rel="bookmark" title="å°æŸ´å¸¦ä½ å­¦AutoSarç³»åˆ—ä¸€ã€åŸºç¡€çŸ¥è¯†ç¯‡ï¼ˆ1ï¼‰æ¦‚å¿µå’Œç›®æ ‡">å°æŸ´å¸¦ä½ å­¦AutoSarç³»åˆ—ä¸€ã€åŸºç¡€çŸ¥è¯†ç¯‡ï¼ˆ1ï¼‰æ¦‚å¿µå’Œç›®æ ‡</a></li><li><a href="/archives/e0c2534f.html" rel="bookmark" title="å°æŸ´å¸¦ä½ å­¦AutoSarç³»åˆ—ä¸‰ã€æ ‡å‡†å’Œè§„èŒƒç¯‡ï¼ˆ5ï¼‰CommunicationManagement">å°æŸ´å¸¦ä½ å­¦AutoSarç³»åˆ—ä¸‰ã€æ ‡å‡†å’Œè§„èŒƒç¯‡ï¼ˆ5ï¼‰CommunicationManagement</a></li><li><a href="/archives/e8a5cc27.html" rel="bookmark" title="å°æŸ´å¸¦ä½ å­¦AutoSarç³»åˆ—ä¸€ã€åŸºç¡€çŸ¥è¯†ç¯‡ï¼ˆ2ï¼‰AutoSaræ¶æ„">å°æŸ´å¸¦ä½ å­¦AutoSarç³»åˆ—ä¸€ã€åŸºç¡€çŸ¥è¯†ç¯‡ï¼ˆ2ï¼‰AutoSaræ¶æ„</a></li><li><a href="/archives/e8bc299.html" rel="bookmark" title="å°æŸ´å¸¦ä½ å­¦AutoSarç³»åˆ—ä¸€ã€åŸºç¡€çŸ¥è¯†ç¯‡ï¼ˆ5ï¼‰makefileåŸºç¡€">å°æŸ´å¸¦ä½ å­¦AutoSarç³»åˆ—ä¸€ã€åŸºç¡€çŸ¥è¯†ç¯‡ï¼ˆ5ï¼‰makefileåŸºç¡€</a></li><li><a href="/archives/5e71c9a6.html" rel="bookmark" title="å°æŸ´å¸¦ä½ å­¦AutoSarç³»åˆ—ä¸€ã€åŸºç¡€çŸ¥è¯†ç¯‡ï¼ˆ3ï¼‰Cè¯­è¨€åŸºç¡€">å°æŸ´å¸¦ä½ å­¦AutoSarç³»åˆ—ä¸€ã€åŸºç¡€çŸ¥è¯†ç¯‡ï¼ˆ3ï¼‰Cè¯­è¨€åŸºç¡€</a></li><li><a href="/archives/7cac95ec.html" rel="bookmark" title="å°æŸ´å¸¦ä½ å­¦AutoSarç³»åˆ—ä¸€ã€åŸºç¡€çŸ¥è¯†ç¯‡ï¼ˆ4ï¼‰ç¼–è¯‘">å°æŸ´å¸¦ä½ å­¦AutoSarç³»åˆ—ä¸€ã€åŸºç¡€çŸ¥è¯†ç¯‡ï¼ˆ4ï¼‰ç¼–è¯‘</a></li><li class="active"><a href="/archives/3c7f112.html" rel="bookmark" title="å°æŸ´å¸¦ä½ å­¦AutoSarç³»åˆ—ä¸€ã€åŸºç¡€çŸ¥è¯†ç¯‡ï¼ˆ6ï¼‰è½¦è§„çº§MCUå…¥é—¨RH850">å°æŸ´å¸¦ä½ å­¦AutoSarç³»åˆ—ä¸€ã€åŸºç¡€çŸ¥è¯†ç¯‡ï¼ˆ6ï¼‰è½¦è§„çº§MCUå…¥é—¨RH850</a></li><li><a href="/archives/3f4a19e2.html" rel="bookmark" title="å°æŸ´å¸¦ä½ å­¦AutoSarç³»åˆ—ä¸€ã€åŸºç¡€çŸ¥è¯†ç¯‡ï¼ˆ7ï¼‰æœ¯è¯­">å°æŸ´å¸¦ä½ å­¦AutoSarç³»åˆ—ä¸€ã€åŸºç¡€çŸ¥è¯†ç¯‡ï¼ˆ7ï¼‰æœ¯è¯­</a></li><li><a href="/archives/962e9003.html" rel="bookmark" title="å°æŸ´å¸¦ä½ å­¦ä¹ AutoSarç³»åˆ—ä¸‰ã€æ ‡å‡†å’Œè§„èŒƒç¯‡ï¼ˆ1ï¼‰General">å°æŸ´å¸¦ä½ å­¦ä¹ AutoSarç³»åˆ—ä¸‰ã€æ ‡å‡†å’Œè§„èŒƒç¯‡ï¼ˆ1ï¼‰General</a></li><li><a href="/archives/db4ff6ff.html" rel="bookmark" title="å°æŸ´å¸¦ä½ å­¦ä¹ AutoSarç³»åˆ—ä¸‰ã€æ ‡å‡†å’Œè§„èŒƒç¯‡ï¼ˆ2ï¼‰BSWGeneral">å°æŸ´å¸¦ä½ å­¦ä¹ AutoSarç³»åˆ—ä¸‰ã€æ ‡å‡†å’Œè§„èŒƒç¯‡ï¼ˆ2ï¼‰BSWGeneral</a></li><li><a href="/archives/c9ca48bd.html" rel="bookmark" title="å°æŸ´å¸¦ä½ å­¦ä¹ AutoSarç³»åˆ—ä¸‰ã€æ ‡å‡†å’Œè§„èŒƒç¯‡ï¼ˆ3ï¼‰ModeManagement">å°æŸ´å¸¦ä½ å­¦ä¹ AutoSarç³»åˆ—ä¸‰ã€æ ‡å‡†å’Œè§„èŒƒç¯‡ï¼ˆ3ï¼‰ModeManagement</a></li><li><a href="/archives/fd244a42.html" rel="bookmark" title="å°æŸ´å¸¦ä½ å­¦AutoSarç³»åˆ—ä¸‰ã€æ ‡å‡†å’Œè§„èŒƒç¯‡ï¼ˆ4ï¼‰RTE">å°æŸ´å¸¦ä½ å­¦AutoSarç³»åˆ—ä¸‰ã€æ ‡å‡†å’Œè§„èŒƒç¯‡ï¼ˆ4ï¼‰RTE</a></li></ul></div><div class="overview panel" data-title="ç«™ç‚¹æ¦‚è§ˆ"><div class="author" itemprop="author" itemscope="" itemtype="http://schema.org/Person"><img class="image" itemprop="image" alt="flechazo" data-src="/images/avatar.jpg"><p class="name" itemprop="name">flechazo</p><div class="description" itemprop="description">æˆ‘åœ¨äººé—´è´©å–æ˜Ÿå…‰</div></div><nav class="state"><div class="item posts"><a href="/archives/"><span class="count">192</span> <span class="name">æ–‡ç« </span></a></div><div class="item categories"><a href="/categories/"><span class="count">44</span> <span class="name">åˆ†ç±»</span></a></div><div class="item tags"><a href="/tags/"><span class="count">41</span> <span class="name">æ ‡ç­¾</span></a></div></nav><div class="social"><span class="exturl item github" data-url="aHR0cHM6Ly9naXRodWIuY29tL0Fnb25pMzdD" title="https://github.com/Agoni37C"><i class="ic i-github"></i></span> <span class="exturl item zhihu" data-url="aHR0cHM6Ly93d3cuemhpaHUuY29tL3Blb3BsZS9qaXVfc2hlbmc=" title="https://www.zhihu.com/people/jiu_sheng"><i class="ic i-zhihu"></i></span> <span class="exturl item music" data-url="aHR0cHM6Ly9tdXNpYy4xNjMuY29tLyMvcGxheWxpc3Q/aWQ9NzE3NTI4NzIwNQ==" title="https://music.163.com/#/playlist?id=7175287205"><i class="ic i-cloud-music"></i></span> <span class="exturl item weixin" data-url="aHR0cDovL21wLndlaXhpbi5xcS5jb20vbXAvaG9tZXBhZ2U/X19iaXo9TXpBeE9ETTJOVFEwTnc9PSZoaWQ9MiZzbj05ZThkZGVkOGU3MTgxYTA4YTA1MjFiOTQ2MjIyY2Q3MiZzY2VuZT0xOCN3ZWNoYXRfcmVkaXJlY3Q=" title="http://mp.weixin.qq.com/mp/homepage?__biz=MzAxODM2NTQ0Nw==&amp;hid=2&amp;sn=9e8dded8e7181a08a0521b946222cd72&amp;scene=18#wechat_redirect"><i class="ic i-address-card"></i></span> <span class="exturl item bilibili" data-url="aHR0cHM6Ly9zcGFjZS5iaWxpYmlsaS5jb20vNDQxODc1ODQ0P3NwbV9pZF9mcm9tPTMzMy4xMDA3LjAuMA==" title="https://space.bilibili.com/441875844?spm_id_from=333.1007.0.0"><i class="ic i-bilibili"></i></span></div><ul class="menu"><li class="item"><span class="exturl" data-url="aHR0cDovLzEyMS4zNy4xNi4zMDo4MDAwLw=="><i class="ic i-home"></i>é¦–é¡µ</span></li><li class="item"><a href="/about/" rel="section"><i class="ic i-user"></i>å…³äº</a></li><li class="item dropdown"><a href="javascript:void(0);"><i class="ic i-feather"></i>æ–‡ç« </a><ul class="submenu"><li class="item"><a href="/archives/" rel="section"><i class="ic i-list-alt"></i>å½’æ¡£</a></li><li class="item"><a href="/categories/" rel="section"><i class="ic i-th"></i>åˆ†ç±»</a></li><li class="item"><a href="/tags/" rel="section"><i class="ic i-tags"></i>æ ‡ç­¾</a></li></ul></li><li class="item"><a href="/friends/" rel="section"><i class="ic i-heart"></i>å°ä¼™ä¼´ä»¬</a></li><li class="item"><span class="exturl" data-url="aHR0cDovLzEyMS4zNy4xNi4zMDo4MDAxLw=="><i class="ic i-magic"></i>å¯¼èˆªé¡µğŸš€</span></li><li class="item dropdown"><a href="javascript:void(0);"><i class="ic i-feather"></i>å°å¤©åœ°ğŸ¼</a><ul class="submenu"><li class="item"><a href="/broken-thoughts/" rel="section"><i class="ic i-heart"></i>ç¢ç¢å¿µ</a></li><li class="item"><span class="exturl" data-url="aHR0cDovLzEyMS4zNy4xNi4zMDo4MDAyLw=="><i class="ic i-heart"></i>äº‘å°ğŸªç›˜</span></li><li class="item"><a href="/mypages/Videoparse/" rel="section"><i class="ic i-heart"></i>è§†é¢‘è§£æ</a></li><li class="item"><a href="/movies/" rel="section"><i class="ic i-heart"></i>å½±é›†</a></li><li class="item"><span class="exturl" data-url="aHR0cDovLzEyMS4zNy4xNi4zMDo4MDA5Lw=="><i class="ic i-heart"></i>æ¸¸æˆğŸ®å°ç«™</span></li><li class="item"><span class="exturl" data-url="aHR0cDovLzEyMS4zNy4xNi4zMDo4MDA2Lw=="><i class="ic i-heart"></i>åŠ¨æ„Ÿå¤©åœ°ğŸ¶</span></li><li class="item"><span class="exturl" data-url="aHR0cDovLzEyMS4zNy4xNi4zMDo4MDAzLw=="><i class="ic i-heart"></i>4kå£çº¸â„</span></li></ul></li><li class="item dropdown"><a href="javascript:void(0);"><i class="ic i-feather"></i>æœ‰è¶£å•é¡µ</a><ul class="submenu"><li class="item"><a href="/mypageslayout/barrage/" rel="section"><i class="ic i-list-alt"></i>å¼¹å¹•å¢™</a></li><li class="item"><a href="/mypages/crossing-the-cliff/" rel="section"><i class="ic i-th"></i>åœ£è¯è€äººè¿‡æ¡¥</a></li><li class="item"><a href="/mypages/eat/" rel="section"><i class="ic i-tags"></i>ä»Šå¤©åƒä»€ä¹ˆ</a></li><li class="item"><a href="/mypages/clock/" rel="section"><i class="ic i-list-alt"></i>å¥½çœ‹çš„é—¹é’Ÿ</a></li><li class="item"><a href="/mypages/QQpage/" rel="section"><i class="ic i-list-alt"></i>QQå±•ç¤ºé¡µ</a></li><li class="item"><a href="/mypages/jianli/" rel="section"><i class="ic i-th"></i>ç®€å†</a></li><li class="item"><a href="/mypages/love/" rel="section"><i class="ic i-tags"></i>æ‰§å­ä¹‹æ‰‹</a></li><li class="item"><a href="/mypages/tiangou/" rel="section"><i class="ic i-list-alt"></i>èˆ”ç‹—è¯­å½•</a></li><li class="item"><a href="/mypages/washing/" rel="section"><i class="ic i-th"></i>æ´—è¡£æœº</a></li><li class="item"><a href="/mypages/todolist/" rel="section"><i class="ic i-tags"></i>è¡ŒåŠ¨æ¸…å•</a></li><li class="item"><a href="/mypages/yindao2/" rel="section"><i class="ic i-list-alt"></i>å¼•å¯¼é¡µ</a></li></ul></li></ul></div></div></div><ul id="quick"><li class="prev pjax"><a href="/archives/0.html" rel="prev" title="ä¸Šä¸€ç¯‡"><i class="ic i-chevron-left"></i></a></li><li class="up"><i class="ic i-arrow-up"></i></li><li class="down"><i class="ic i-arrow-down"></i></li><li class="next pjax"><a href="/archives/7ab3c68a.html" rel="next" title="ä¸‹ä¸€ç¯‡"><i class="ic i-chevron-right"></i></a></li><li class="percent"></li></ul></div></div><div class="dimmer"></div></div></main><footer id="footer"><div class="inner"><div class="widgets"><div class="rpost pjax"><h2>éšæœºæ–‡ç« </h2><ul><li class="item"><div class="breadcrumb"><a href="/categories/blog/" title="åˆ†ç±»äº blogğŸŒ®">blogğŸŒ®</a> <i class="ic i-angle-right"></i> <a href="/categories/blog/hexo/" title="åˆ†ç±»äº hexo">hexo</a></div><span><a href="/archives/e6d435e5.html" title="ğŸHexo-Github-Pageæ­å»ºSEOä¼˜åŒ–ç™¾åº¦-è°·æ­Œæ”¶å½•ğŸ">ğŸHexo-Github-Pageæ­å»ºSEOä¼˜åŒ–ç™¾åº¦-è°·æ­Œæ”¶å½•ğŸ</a></span></li><li class="item"><div class="breadcrumb"><a href="/categories/blog/" title="åˆ†ç±»äº blogğŸŒ®">blogğŸŒ®</a> <i class="ic i-angle-right"></i> <a href="/categories/blog/shoka/" title="åˆ†ç±»äº shoka">shoka</a></div><span><a href="/archives/929cad9c.html" title="â›„Step1ä¾èµ–æ’ä»¶â˜ƒ">â›„Step1ä¾èµ–æ’ä»¶â˜ƒ</a></span></li><li class="item"><div class="breadcrumb"><a href="/categories/english/" title="åˆ†ç±»äº english">english</a> <i class="ic i-angle-right"></i> <a href="/categories/english/%E4%BB%8E%E9%9B%B6%E5%BC%80%E5%A7%8B%E5%AD%A6%E8%8B%B1%E8%AF%ADq/" title="åˆ†ç±»äº ä»é›¶å¼€å§‹å­¦è‹±è¯­q">ä»é›¶å¼€å§‹å­¦è‹±è¯­q</a></div><span><a href="/archives/a600fc9f.html" title="ğŸ¥—50ä¸ªæœ€å¸¸è§çš„èº«ä½“åŠ¨ä½œå•è¯">ğŸ¥—50ä¸ªæœ€å¸¸è§çš„èº«ä½“åŠ¨ä½œå•è¯</a></span></li><li class="item"><div class="breadcrumb"><a href="/categories/technique/" title="åˆ†ç±»äº æŠ€æœ¯æ•™ç¨‹ğŸƒ">æŠ€æœ¯æ•™ç¨‹ğŸƒ</a> <i class="ic i-angle-right"></i> <a href="/categories/technique/QT/" title="åˆ†ç±»äº QT">QT</a></div><span><a href="/archives/7f90a610.html" title="QTä¸­ä¿¡å·ä¸æ§½çš„è¿æ¥">QTä¸­ä¿¡å·ä¸æ§½çš„è¿æ¥</a></span></li><li class="item"><div class="breadcrumb"><a href="/categories/technique/" title="åˆ†ç±»äº æŠ€æœ¯æ•™ç¨‹ğŸƒ">æŠ€æœ¯æ•™ç¨‹ğŸƒ</a> <i class="ic i-angle-right"></i> <a href="/categories/technique/%E5%B5%8C%E5%85%A5%E5%BC%8F%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E5%B8%88/" title="åˆ†ç±»äº åµŒå…¥å¼ç³»ç»Ÿè®¾è®¡å¸ˆ">åµŒå…¥å¼ç³»ç»Ÿè®¾è®¡å¸ˆ</a></div><span><a href="/archives/c3251f5b.html" title="å°æŸ´å†²åˆºè½¯è€ƒä¸­çº§åµŒå…¥å¼ç³»ç»Ÿè®¾è®¡å¸ˆç³»åˆ—ä¸‰ã€åµŒå…¥å¼ç¡¬ä»¶è®¾è®¡ï¼ˆ1ï¼‰åµŒå…¥å¼ç³»ç»Ÿç”µæºç®¡ç†">å°æŸ´å†²åˆºè½¯è€ƒä¸­çº§åµŒå…¥å¼ç³»ç»Ÿè®¾è®¡å¸ˆç³»åˆ—ä¸‰ã€åµŒå…¥å¼ç¡¬ä»¶è®¾è®¡ï¼ˆ1ï¼‰åµŒå…¥å¼ç³»ç»Ÿç”µæºç®¡ç†</a></span></li><li class="item"><div class="breadcrumb"><a href="/categories/technique/" title="åˆ†ç±»äº æŠ€æœ¯æ•™ç¨‹ğŸƒ">æŠ€æœ¯æ•™ç¨‹ğŸƒ</a> <i class="ic i-angle-right"></i> <a href="/categories/technique/%E5%BF%AB%E6%8D%B7%E9%94%AE/" title="åˆ†ç±»äº å¿«æ·é”®">å¿«æ·é”®</a></div><span><a href="/archives/cbe9ac58.html" title="å°‘çˆ·è¯·æ”¶ä¸‹Gitå‘½ä»¤å§">å°‘çˆ·è¯·æ”¶ä¸‹Gitå‘½ä»¤å§</a></span></li><li class="item"><div class="breadcrumb"><a href="/categories/technique/" title="åˆ†ç±»äº æŠ€æœ¯æ•™ç¨‹ğŸƒ">æŠ€æœ¯æ•™ç¨‹ğŸƒ</a> <i class="ic i-angle-right"></i> <a href="/categories/technique/%E5%B5%8C%E5%85%A5%E5%BC%8F%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E5%B8%88/" title="åˆ†ç±»äº åµŒå…¥å¼ç³»ç»Ÿè®¾è®¡å¸ˆ">åµŒå…¥å¼ç³»ç»Ÿè®¾è®¡å¸ˆ</a></div><span><a href="/archives/c3251f5b.html" title="å°æŸ´å†²åˆºè½¯è€ƒä¸­çº§åµŒå…¥å¼ç³»ç»Ÿè®¾è®¡å¸ˆç³»åˆ—ä¸‰ã€åµŒå…¥å¼ç¡¬ä»¶è®¾è®¡ï¼ˆ1ï¼‰åµŒå…¥å¼ç³»ç»Ÿç”µæºç®¡ç†">å°æŸ´å†²åˆºè½¯è€ƒä¸­çº§åµŒå…¥å¼ç³»ç»Ÿè®¾è®¡å¸ˆç³»åˆ—ä¸‰ã€åµŒå…¥å¼ç¡¬ä»¶è®¾è®¡ï¼ˆ1ï¼‰åµŒå…¥å¼ç³»ç»Ÿç”µæºç®¡ç†</a></span></li><li class="item"><div class="breadcrumb"><a href="/categories/technique/" title="åˆ†ç±»äº æŠ€æœ¯æ•™ç¨‹ğŸƒ">æŠ€æœ¯æ•™ç¨‹ğŸƒ</a> <i class="ic i-angle-right"></i> <a href="/categories/technique/C%E8%AF%AD%E8%A8%80/" title="åˆ†ç±»äº Cè¯­è¨€">Cè¯­è¨€</a></div><span><a href="/archives/8be44650.html" title="ç¼–ç æŠ€å·§ä¹‹dowhileçš„é«˜çº§ç”¨æ³•">ç¼–ç æŠ€å·§ä¹‹dowhileçš„é«˜çº§ç”¨æ³•</a></span></li><li class="item"><div class="breadcrumb"><a href="/categories/technique/" title="åˆ†ç±»äº æŠ€æœ¯æ•™ç¨‹ğŸƒ">æŠ€æœ¯æ•™ç¨‹ğŸƒ</a> <i class="ic i-angle-right"></i> <a href="/categories/technique/python/" title="åˆ†ç±»äº python">python</a></div><span><a href="/archives/2a77ad93.html" title="Pythonæ­£åˆ™çš„å­¦ä¹ ">Pythonæ­£åˆ™çš„å­¦ä¹ </a></span></li><li class="item"><div class="breadcrumb"><a href="/categories/technique/" title="åˆ†ç±»äº æŠ€æœ¯æ•™ç¨‹ğŸƒ">æŠ€æœ¯æ•™ç¨‹ğŸƒ</a> <i class="ic i-angle-right"></i> <a href="/categories/technique/%E5%B5%8C%E5%85%A5%E5%BC%8F%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E5%B8%88/" title="åˆ†ç±»äº åµŒå…¥å¼ç³»ç»Ÿè®¾è®¡å¸ˆ">åµŒå…¥å¼ç³»ç»Ÿè®¾è®¡å¸ˆ</a></div><span><a href="/archives/4a79581c.html" title="å°æŸ´å†²åˆºè½¯è€ƒä¸­çº§åµŒå…¥å¼ç³»ç»Ÿè®¾è®¡å¸ˆç³»åˆ—ä¸€ã€è®¡ç®—æœºç³»ç»ŸåŸºç¡€çŸ¥è¯†ï¼ˆ1ï¼‰åµŒå…¥å¼è®¡ç®—æœºç³»ç»Ÿæ¦‚è¿°">å°æŸ´å†²åˆºè½¯è€ƒä¸­çº§åµŒå…¥å¼ç³»ç»Ÿè®¾è®¡å¸ˆç³»åˆ—ä¸€ã€è®¡ç®—æœºç³»ç»ŸåŸºç¡€çŸ¥è¯†ï¼ˆ1ï¼‰åµŒå…¥å¼è®¡ç®—æœºç³»ç»Ÿæ¦‚è¿°</a></span></li></ul></div><div><h2>æœ€æ–°è¯„è®º</h2><ul class="leancloud-recent-comment"></ul></div></div><div class="status"><div class="copyright">Â© 2020 â€“ <span itemprop="copyrightYear">2025</span> <span class="with-love"><i class="ic i-sakura rotate"></i> </span><span class="author" itemprop="copyrightHolder">flechazo @ flechazo</span></div><div class="count"><span class="post-meta-item-icon"><i class="ic i-chart-area"></i> </span><span title="ç«™ç‚¹æ€»å­—æ•°">906k å­—</span> <span class="post-meta-divider">|</span> <span class="post-meta-item-icon"><i class="ic i-coffee"></i> </span><span title="ç«™ç‚¹é˜…è¯»æ—¶é•¿">13:44</span></div><div class="powered-by">åŸºäº <span class="exturl" data-url="aHR0cHM6Ly9oZXhvLmlv">Hexo</span> &amp; Theme.<span class="exturl" data-url="aHR0cHM6Ly9naXRodWIuY29tL2FtZWhpbWUvaGV4by10aGVtZS1zaG9rYQ==">Shoka</span></div></div></div></footer></div><script data-config="" type="text/javascript">var LOCAL={path:"archives/3c7f112.html",favicon:{show:"flechazo",hide:"(Â´Ğ”ï½€)å®¢å®˜åˆ«èµ°ï¼"},search:{placeholder:"æ–‡ç« æœç´¢",empty:"å…³äº ã€Œ ${query} ã€ï¼Œä»€ä¹ˆä¹Ÿæ²¡æœåˆ°",stats:"${time} ms å†…æ‰¾åˆ° ${hits} æ¡ç»“æœ"},valine:!0,fancybox:!0,copyright:'å¤åˆ¶æˆåŠŸï¼Œè½¬è½½è¯·éµå®ˆ <i class="ic i-creative-commons"></i>BY-NC-SA åè®®ã€‚',ignores:[function(e){return e.includes("#")},function(e){return new RegExp(LOCAL.path+"$").test(e)}]}</script><script src="https://cdn.polyfill.io/v2/polyfill.js"></script><script src="//cdn.jsdelivr.net/combine/npm/pace-js@1.0.2/pace.min.js,npm/pjax@0.2.8/pjax.min.js,npm/whatwg-fetch@3.4.0/dist/fetch.umd.min.js,npm/animejs@3.2.0/lib/anime.min.js,npm/algoliasearch@4/dist/algoliasearch-lite.umd.js,npm/instantsearch.js@4/dist/instantsearch.production.min.js,npm/lozad@1/dist/lozad.min.js,npm/quicklink@2/dist/quicklink.umd.js"></script><script src="/js/app.js?v=0.2.5"></script><script type="text/javascript" charset="utf-8" src="/js/lazyload-plugin/lazyload.intersectionObserver.min.js"></script></body></html><!-- rebuild by hrmmi -->