<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2025.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>3.048</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>3.048</CP_FINAL>
  <CP_ROUTE>3.048</CP_ROUTE>
  <CP_SYNTH>2.597</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>6.952</SLACK_FINAL>
  <SLACK_ROUTE>6.952</SLACK_ROUTE>
  <SLACK_SYNTH>7.403</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>6.952</WNS_FINAL>
  <WNS_ROUTE>6.952</WNS_ROUTE>
  <WNS_SYNTH>7.403</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>142</FF>
    <LATCH>0</LATCH>
    <LUT>176</LUT>
    <SLICE>61</SLICE>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>10</BRAM>
    <CLB>0</CLB>
    <DSP>10</DSP>
    <FF>7500</FF>
    <LUT>3750</LUT>
    <SLICE>2000</SLICE>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="wGenerator" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="2">grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32 grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24</SubModules>
    <Resources FF="142" LUT="176" LogicLUT="176"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32" DEPTH="1" FILE_NAME="wGenerator.v" ORIG_REF_NAME="wGenerator_wGenerator_Pipeline_VITIS_LOOP_12_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="123" LUT="164" LogicLUT="164"/>
    <LocalResources FF="121" LUT="158" LogicLUT="158"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="wGenerator_wGenerator_Pipeline_VITIS_LOOP_12_2.v" ORIG_REF_NAME="wGenerator_flow_control_loop_pipe_sequential_init">
  </RtlModule>
  <RtlModule CELL="inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24" DEPTH="1" FILE_NAME="wGenerator.v" ORIG_REF_NAME="wGenerator_wGenerator_Pipeline_VITIS_LOOP_9_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
  </RtlModule>
  <RtlModule CELL="inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="wGenerator_wGenerator_Pipeline_VITIS_LOOP_9_1.v" ORIG_REF_NAME="wGenerator_flow_control_loop_pipe_sequential_init">
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="2.807" DATAPATH_LOGIC_DELAY="0.854" DATAPATH_NET_DELAY="1.953" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/D" LOGIC_LEVELS="3" MAX_FANOUT="12" SLACK="6.952" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="wGenerator.v" LINE_NUMBER="159"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/i_fu_34[4]_i_3" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="wGenerator_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="wGenerator_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24/flow_control_loop_pipe_sequential_init_U/grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_i_1" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="wGenerator.v" LINE_NUMBER="159"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.616" DATAPATH_LOGIC_DELAY="0.611" DATAPATH_NET_DELAY="2.005" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[3]/CE" LOGIC_LEVELS="1" MAX_FANOUT="64" SLACK="6.971" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="wGenerator_wGenerator_Pipeline_VITIS_LOOP_12_2.v" LINE_NUMBER="153"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395[31]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="wGenerator_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="wGenerator_wGenerator_Pipeline_VITIS_LOOP_12_2.v" LINE_NUMBER="213"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.616" DATAPATH_LOGIC_DELAY="0.611" DATAPATH_NET_DELAY="2.005" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[4]/CE" LOGIC_LEVELS="1" MAX_FANOUT="64" SLACK="6.971" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="wGenerator_wGenerator_Pipeline_VITIS_LOOP_12_2.v" LINE_NUMBER="153"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395[31]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="wGenerator_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[4]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="wGenerator_wGenerator_Pipeline_VITIS_LOOP_12_2.v" LINE_NUMBER="213"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.616" DATAPATH_LOGIC_DELAY="0.611" DATAPATH_NET_DELAY="2.005" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[5]/CE" LOGIC_LEVELS="1" MAX_FANOUT="64" SLACK="6.971" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="wGenerator_wGenerator_Pipeline_VITIS_LOOP_12_2.v" LINE_NUMBER="153"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395[31]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="wGenerator_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[5]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="wGenerator_wGenerator_Pipeline_VITIS_LOOP_12_2.v" LINE_NUMBER="213"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.616" DATAPATH_LOGIC_DELAY="0.611" DATAPATH_NET_DELAY="2.005" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[6]/CE" LOGIC_LEVELS="1" MAX_FANOUT="64" SLACK="6.971" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/ap_CS_fsm_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="wGenerator_wGenerator_Pipeline_VITIS_LOOP_12_2.v" LINE_NUMBER="153"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_3_reg_395[31]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="wGenerator_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_wGenerator_Pipeline_VITIS_LOOP_12_2_fu_32/wout_load_2_reg_390_reg[6]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="wGenerator_wGenerator_Pipeline_VITIS_LOOP_12_2.v" LINE_NUMBER="213"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/wGenerator_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/wGenerator_failfast_routed.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/wGenerator_power_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/wGenerator_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/wGenerator_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/wGenerator_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/wGenerator_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/wGenerator_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
