//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31057947
// Cuda compilation tools, release 11.6, V11.6.124
// Based on NVVM 7.0.1
//

.version 7.6
.target sm_60
.address_size 64

	// .globl	das_low_res

.visible .entry das_low_res(
	.param .u64 das_low_res_param_0,
	.param .u64 das_low_res_param_1,
	.param .u32 das_low_res_param_2,
	.param .u32 das_low_res_param_3,
	.param .u32 das_low_res_param_4,
	.param .u32 das_low_res_param_5,
	.param .f64 das_low_res_param_6,
	.param .f64 das_low_res_param_7,
	.param .u64 das_low_res_param_8,
	.param .u32 das_low_res_param_9,
	.param .u32 das_low_res_param_10,
	.param .u32 das_low_res_param_11,
	.param .u64 das_low_res_param_12
)
{
	.reg .pred 	%p<24>;
	.reg .b32 	%r<61>;
	.reg .f64 	%fd<39>;
	.reg .b64 	%rd<33>;


	ld.param.u64 	%rd11, [das_low_res_param_0];
	ld.param.u32 	%r30, [das_low_res_param_2];
	ld.param.u32 	%r31, [das_low_res_param_3];
	ld.param.u32 	%r32, [das_low_res_param_4];
	ld.param.u32 	%r33, [das_low_res_param_5];
	ld.param.f64 	%fd3, [das_low_res_param_7];
	ld.param.u64 	%rd12, [das_low_res_param_8];
	ld.param.u32 	%r34, [das_low_res_param_9];
	ld.param.u64 	%rd13, [das_low_res_param_12];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd13;
	mov.u32 	%r35, %ntid.x;
	mov.u32 	%r36, %ctaid.x;
	mul.lo.s32 	%r1, %r36, %r35;
	mov.u32 	%r2, %tid.x;
	add.s32 	%r3, %r1, %r2;
	mov.u32 	%r37, %ntid.y;
	mov.u32 	%r38, %ctaid.y;
	mov.u32 	%r39, %tid.y;
	mad.lo.s32 	%r4, %r38, %r37, %r39;
	setp.ge.s32 	%p1, %r3, %r32;
	setp.ge.s32 	%p2, %r4, %r33;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB0_18;

	mad.lo.s32 	%r53, %r3, %r33, %r4;
	mul.lo.s32 	%r6, %r33, %r32;
	mad.lo.s32 	%r7, %r6, %r34, %r53;
	mul.wide.s32 	%rd14, %r7, 8;
	add.s64 	%rd15, %rd2, %rd14;
	ld.global.f64 	%fd1, [%rd15];
	setp.lt.s32 	%p4, %r30, 1;
	@%p4 bra 	$L__BB0_18;

	cvta.to.global.u64 	%rd16, %rd11;
	add.s32 	%r41, %r31, -1;
	cvt.rn.f64.s32 	%fd2, %r41;
	add.s64 	%rd3, %rd1, %rd14;
	mul.wide.s32 	%rd18, %r53, 8;
	add.s64 	%rd4, %rd16, %rd18;
	and.b32  	%r60, %r30, 3;
	add.s32 	%r42, %r30, -1;
	setp.lt.u32 	%p5, %r42, 3;
	mov.u32 	%r58, 0;
	@%p5 bra 	$L__BB0_13;

	add.s32 	%r44, %r2, %r32;
	add.s32 	%r45, %r44, %r1;
	mad.lo.s32 	%r56, %r33, %r45, %r4;
	shl.b32 	%r10, %r6, 2;
	shl.b32 	%r46, %r32, 1;
	add.s32 	%r47, %r3, %r46;
	mad.lo.s32 	%r55, %r33, %r47, %r4;
	mad.lo.s32 	%r48, %r32, 3, %r3;
	mad.lo.s32 	%r54, %r33, %r48, %r4;
	sub.s32 	%r13, %r60, %r30;
	mul.wide.s32 	%rd5, %r6, 8;

$L__BB0_4:
	cvt.s64.s32 	%rd6, %r53;
	mul.wide.s32 	%rd19, %r53, 8;
	add.s64 	%rd7, %rd2, %rd19;
	ld.global.f64 	%fd4, [%rd7];
	add.f64 	%fd5, %fd1, %fd4;
	fma.rn.f64 	%fd6, %fd5, %fd3, 0d3FF0000000000000;
	setp.ltu.f64 	%p6, %fd6, 0d3FF0000000000000;
	setp.gtu.f64 	%p7, %fd6, %fd2;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_6;

	add.s64 	%rd21, %rd1, %rd19;
	ld.global.f64 	%fd7, [%rd3];
	ld.global.f64 	%fd8, [%rd21];
	ld.global.f64 	%fd9, [%rd4];
	fma.rn.f64 	%fd10, %fd8, %fd7, %fd9;
	st.global.f64 	[%rd4], %fd10;

$L__BB0_6:
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.f64 	%fd11, [%rd8];
	add.f64 	%fd12, %fd1, %fd11;
	fma.rn.f64 	%fd13, %fd12, %fd3, 0d3FF0000000000000;
	setp.ltu.f64 	%p9, %fd13, 0d3FF0000000000000;
	setp.gtu.f64 	%p10, %fd13, %fd2;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_8;

	mul.wide.s32 	%rd22, %r56, 8;
	add.s64 	%rd23, %rd1, %rd22;
	ld.global.f64 	%fd14, [%rd3];
	ld.global.f64 	%fd15, [%rd23];
	ld.global.f64 	%fd16, [%rd4];
	fma.rn.f64 	%fd17, %fd15, %fd14, %fd16;
	st.global.f64 	[%rd4], %fd17;

$L__BB0_8:
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.f64 	%fd18, [%rd9];
	add.f64 	%fd19, %fd1, %fd18;
	fma.rn.f64 	%fd20, %fd19, %fd3, 0d3FF0000000000000;
	setp.ltu.f64 	%p12, %fd20, 0d3FF0000000000000;
	setp.gtu.f64 	%p13, %fd20, %fd2;
	or.pred  	%p14, %p12, %p13;
	@%p14 bra 	$L__BB0_10;

	mul.wide.s32 	%rd24, %r55, 8;
	add.s64 	%rd25, %rd1, %rd24;
	ld.global.f64 	%fd21, [%rd3];
	ld.global.f64 	%fd22, [%rd25];
	ld.global.f64 	%fd23, [%rd4];
	fma.rn.f64 	%fd24, %fd22, %fd21, %fd23;
	st.global.f64 	[%rd4], %fd24;

$L__BB0_10:
	add.s64 	%rd26, %rd9, %rd5;
	ld.global.f64 	%fd25, [%rd26];
	add.f64 	%fd26, %fd1, %fd25;
	fma.rn.f64 	%fd27, %fd26, %fd3, 0d3FF0000000000000;
	setp.ltu.f64 	%p15, %fd27, 0d3FF0000000000000;
	setp.gtu.f64 	%p16, %fd27, %fd2;
	or.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_12;

	mul.wide.s32 	%rd27, %r54, 8;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.f64 	%fd28, [%rd3];
	ld.global.f64 	%fd29, [%rd28];
	ld.global.f64 	%fd30, [%rd4];
	fma.rn.f64 	%fd31, %fd29, %fd28, %fd30;
	st.global.f64 	[%rd4], %fd31;

$L__BB0_12:
	cvt.u32.u64 	%r49, %rd6;
	add.s32 	%r56, %r56, %r10;
	add.s32 	%r55, %r55, %r10;
	add.s32 	%r54, %r54, %r10;
	add.s32 	%r53, %r49, %r10;
	add.s32 	%r58, %r58, 4;
	add.s32 	%r50, %r13, %r58;
	setp.ne.s32 	%p18, %r50, 0;
	@%p18 bra 	$L__BB0_4;

$L__BB0_13:
	setp.eq.s32 	%p19, %r60, 0;
	@%p19 bra 	$L__BB0_18;

	mad.lo.s32 	%r51, %r58, %r32, %r3;
	mad.lo.s32 	%r59, %r33, %r51, %r4;

$L__BB0_15:
	.pragma "nounroll";
	cvt.s64.s32 	%rd10, %r59;
	mul.wide.s32 	%rd29, %r59, 8;
	add.s64 	%rd30, %rd2, %rd29;
	ld.global.f64 	%fd32, [%rd30];
	add.f64 	%fd33, %fd1, %fd32;
	fma.rn.f64 	%fd34, %fd33, %fd3, 0d3FF0000000000000;
	setp.ltu.f64 	%p20, %fd34, 0d3FF0000000000000;
	setp.gtu.f64 	%p21, %fd34, %fd2;
	or.pred  	%p22, %p20, %p21;
	@%p22 bra 	$L__BB0_17;

	add.s64 	%rd32, %rd1, %rd29;
	ld.global.f64 	%fd35, [%rd3];
	ld.global.f64 	%fd36, [%rd32];
	ld.global.f64 	%fd37, [%rd4];
	fma.rn.f64 	%fd38, %fd36, %fd35, %fd37;
	st.global.f64 	[%rd4], %fd38;

$L__BB0_17:
	cvt.u32.u64 	%r52, %rd10;
	add.s32 	%r59, %r52, %r6;
	add.s32 	%r60, %r60, -1;
	setp.ne.s32 	%p23, %r60, 0;
	@%p23 bra 	$L__BB0_15;

$L__BB0_18:
	ret;

}

