0.6
2019.1
May 24 2019
15:06:07
E:/TUK_Summer2023/Sep 08_2023/Vhdl_eduvance/lab6_Full_adder_using_Half_adders/lab6_Full_adder_using_Half_adders.srcs/sim_1/new/Full_adder_TB.vhd,1699569828,vhdl,,,,full_adder_tb,,,,,,,,
E:/TUK_Summer2023/Sep 08_2023/Vhdl_eduvance/lab6_Full_adder_using_Half_adders/lab6_Full_adder_using_Half_adders.srcs/sources_1/new/Half_adder.vhd,1699565564,vhdl,,,,half_adder,,,,,,,,
E:/TUK_Summer2023/Sep 08_2023/Vhdl_eduvance/lab6_Full_adder_using_Half_adders/lab6_Full_adder_using_Half_adders.srcs/sources_1/new/lab6_Full_adder_using_Half_adders.vhd,1699568235,vhdl,,,,lab6_full_adder_using_half_adders,,,,,,,,
