
*** Running vivado
    with args -log BlockCipher.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BlockCipher.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source BlockCipher.tcl -notrace
Command: synth_design -top BlockCipher -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5968
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1030.047 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BlockCipher' [Z:/Documents/Embedded/CyberSec/Hardware-based-CTF/VHDL/VHDL.srcs/sources_1/new/BlockCipher.vhd:24]
INFO: [Synth 8-3491] module 'LFSR' declared at 'Z:/Documents/Embedded/CyberSec/Hardware-based-CTF/VHDL/VHDL.srcs/sources_1/new/LFSR.vhd:5' bound to instance 'LFSR_COMP' of component 'LFSR' [Z:/Documents/Embedded/CyberSec/Hardware-based-CTF/VHDL/VHDL.srcs/sources_1/new/BlockCipher.vhd:73]
INFO: [Synth 8-638] synthesizing module 'LFSR' [Z:/Documents/Embedded/CyberSec/Hardware-based-CTF/VHDL/VHDL.srcs/sources_1/new/LFSR.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (1#1) [Z:/Documents/Embedded/CyberSec/Hardware-based-CTF/VHDL/VHDL.srcs/sources_1/new/LFSR.vhd:15]
INFO: [Synth 8-3491] module 'ALFSR' declared at 'Z:/Documents/Embedded/CyberSec/Hardware-based-CTF/VHDL/VHDL.srcs/sources_1/new/ALFSR.vhd:4' bound to instance 'ALFSR_COMP' of component 'ALFSR' [Z:/Documents/Embedded/CyberSec/Hardware-based-CTF/VHDL/VHDL.srcs/sources_1/new/BlockCipher.vhd:75]
INFO: [Synth 8-638] synthesizing module 'ALFSR' [Z:/Documents/Embedded/CyberSec/Hardware-based-CTF/VHDL/VHDL.srcs/sources_1/new/ALFSR.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ALFSR' (2#1) [Z:/Documents/Embedded/CyberSec/Hardware-based-CTF/VHDL/VHDL.srcs/sources_1/new/ALFSR.vhd:13]
INFO: [Synth 8-3491] module 'FA' declared at 'Z:/Documents/Embedded/CyberSec/Hardware-based-CTF/VHDL/VHDL.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_COMP' of component 'FA' [Z:/Documents/Embedded/CyberSec/Hardware-based-CTF/VHDL/VHDL.srcs/sources_1/new/BlockCipher.vhd:77]
INFO: [Synth 8-638] synthesizing module 'FA' [Z:/Documents/Embedded/CyberSec/Hardware-based-CTF/VHDL/VHDL.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'FA' (3#1) [Z:/Documents/Embedded/CyberSec/Hardware-based-CTF/VHDL/VHDL.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'EDGE' declared at 'Z:/Documents/Embedded/CyberSec/Hardware-based-CTF/VHDL/VHDL.srcs/sources_1/new/EDGE.vhd:5' bound to instance 'EDGE_COMP' of component 'EDGE' [Z:/Documents/Embedded/CyberSec/Hardware-based-CTF/VHDL/VHDL.srcs/sources_1/new/BlockCipher.vhd:79]
INFO: [Synth 8-638] synthesizing module 'EDGE' [Z:/Documents/Embedded/CyberSec/Hardware-based-CTF/VHDL/VHDL.srcs/sources_1/new/EDGE.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'EDGE' (4#1) [Z:/Documents/Embedded/CyberSec/Hardware-based-CTF/VHDL/VHDL.srcs/sources_1/new/EDGE.vhd:13]
INFO: [Synth 8-3491] module 'NET' declared at 'Z:/Documents/Embedded/CyberSec/Hardware-based-CTF/VHDL/VHDL.srcs/sources_1/new/NET.vhd:4' bound to instance 'NET_COMP' of component 'NET' [Z:/Documents/Embedded/CyberSec/Hardware-based-CTF/VHDL/VHDL.srcs/sources_1/new/BlockCipher.vhd:81]
INFO: [Synth 8-638] synthesizing module 'NET' [Z:/Documents/Embedded/CyberSec/Hardware-based-CTF/VHDL/VHDL.srcs/sources_1/new/NET.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'NET' (5#1) [Z:/Documents/Embedded/CyberSec/Hardware-based-CTF/VHDL/VHDL.srcs/sources_1/new/NET.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'BlockCipher' (6#1) [Z:/Documents/Embedded/CyberSec/Hardware-based-CTF/VHDL/VHDL.srcs/sources_1/new/BlockCipher.vhd:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1030.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1030.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1030.047 ; gain = 0.000
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:56 . Memory (MB): peak = 1030.047 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 1030.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 1030.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 1030.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 1030.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 1030.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 1030.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:06 . Memory (MB): peak = 1030.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:06 . Memory (MB): peak = 1030.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    66|
|3     |LUT1   |     3|
|4     |LUT2   |   260|
|5     |LUT3   |   512|
|6     |LUT4   |   264|
|7     |LUT5   |     5|
|8     |LUT6   |     9|
|9     |FDRE   |  1046|
|10    |IBUF   |   262|
|11    |OBUF   |     7|
+------+-------+------+

Report Instance Areas: 
+------+-------------+-------+------+
|      |Instance     |Module |Cells |
+------+-------------+-------+------+
|1     |top          |       |  2435|
|2     |  ALFSR_COMP |ALFSR  |   728|
|3     |  EDGE_COMP  |EDGE   |    13|
|4     |  LFSR_COMP  |LFSR   |  1416|
+------+-------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:06 . Memory (MB): peak = 1030.047 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 1030.047 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 1030.047 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1030.047 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1030.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:16 . Memory (MB): peak = 1030.047 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/Embedded/CyberSec/Hardware-based-CTF/VHDL/VHDL.runs/synth_1/BlockCipher.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BlockCipher_utilization_synth.rpt -pb BlockCipher_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul  1 00:56:42 2022...
