static T_1 F_1 ( T_2 * V_1 , T_3 * V_2 ,\r\nT_3 V_3 , const T_4 * V_4 ) {\r\nint V_5 ;\r\nT_3 V_6 = V_4 -> V_6 ;\r\nT_5 V_7 = V_4 -> V_7 ;\r\nif ( V_3 > V_6 ) {\r\nF_2 ( V_1 , ( V_8 ) ( V_7 << ( V_3 - V_6 ) ) ) ;\r\nreturn ( T_1 ) ( V_3 - V_6 ) ;\r\n}\r\nif ( V_3 == V_6 ) {\r\nF_3 ( V_1 , ( V_8 ) V_7 ) ;\r\n-- * V_2 ;\r\nreturn 8 ;\r\n}\r\nF_3 ( V_1 , ( V_8 ) ( V_7 >> ( V_6 - V_3 ) ) ) ;\r\n-- * V_2 ;\r\nV_6 -= V_3 ;\r\nif ( V_6 & 0x7 ) {\r\nV_7 <<= 8 - ( V_6 & 0x7 ) ;\r\n}\r\nif ( * V_2 < ( V_6 + 7 ) / 8 ) {\r\nV_5 = F_4 ( V_1 ) ;\r\nif ( V_5 != 0 ) {\r\nreturn V_5 ;\r\n}\r\n* V_2 = F_5 ( V_1 ) ;\r\nassert ( * V_2 >= 3 ) ;\r\n}\r\nif ( V_6 < 8 ) {\r\nF_6 ( V_1 , ( V_8 ) V_7 ) ;\r\n* V_2 = F_5 ( V_1 ) ;\r\nreturn ( T_1 ) ( 8 - V_6 ) ;\r\n}\r\nif ( V_6 > 24 ) {\r\nF_7 ( V_1 , ( V_8 ) ( V_7 >> 24 ) ) ;\r\nV_6 -= 8 ;\r\n}\r\nif ( V_6 > 16 ) {\r\nF_7 ( V_1 , ( V_8 ) ( V_7 >> 16 ) ) ;\r\nV_6 -= 8 ;\r\n}\r\nif ( V_6 > 8 ) {\r\nF_7 ( V_1 , ( V_8 ) ( V_7 >> 8 ) ) ;\r\nV_6 -= 8 ;\r\n}\r\nif ( V_6 == 8 ) {\r\nF_7 ( V_1 , ( V_8 ) V_7 ) ;\r\n* V_2 = F_5 ( V_1 ) ;\r\nreturn 8 ;\r\n}\r\nF_6 ( V_1 , ( V_8 ) V_7 ) ;\r\n* V_2 = F_5 ( V_1 ) ;\r\nreturn ( T_1 ) ( 8 - V_6 ) ;\r\n}\r\nT_3 F_8 ( const V_8 * V_9 , T_3 V_10 ) {\r\nT_3 V_11 ;\r\nT_3 V_6 = 0 ;\r\nfor ( V_11 = 0 ; V_11 < V_10 ; ++ V_11 ) {\r\nV_6 += V_12 [ V_9 [ V_11 ] ] . V_6 ;\r\n}\r\nreturn ( V_6 + 7 ) / 8 ;\r\n}\r\nint F_9 ( T_2 * V_1 , const V_8 * V_9 ,\r\nT_3 V_13 ) {\r\nint V_5 ;\r\nT_1 V_3 = 8 ;\r\nT_3 V_11 ;\r\nT_3 V_14 ;\r\nV_14 = F_5 ( V_1 ) ;\r\nfor ( V_11 = 0 ; V_11 < V_13 ; ++ V_11 ) {\r\nconst T_4 * V_4 = & V_12 [ V_9 [ V_11 ] ] ;\r\nif ( V_3 == 8 ) {\r\nif ( V_14 ) {\r\nF_6 ( V_1 , 0 ) ;\r\n} else {\r\nV_5 = F_10 ( V_1 , 0 ) ;\r\nif ( V_5 != 0 ) {\r\nreturn V_5 ;\r\n}\r\nV_14 = F_5 ( V_1 ) ;\r\n}\r\n}\r\nV_3 = F_1 ( V_1 , & V_14 , ( T_3 ) V_3 , V_4 ) ;\r\nif ( V_3 < 0 ) {\r\nreturn ( int ) V_3 ;\r\n}\r\n}\r\nif ( V_3 < 8 ) {\r\nconst T_4 * V_4 = & V_12 [ 256 ] ;\r\nassert ( V_14 ) ;\r\nF_3 (\r\nV_1 , ( V_8 ) ( V_4 -> V_7 >> ( V_4 -> V_6 - ( T_3 ) V_3 ) ) ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid F_11 ( T_6 * V_15 ) {\r\nV_15 -> V_16 = 0 ;\r\nV_15 -> V_17 = 1 ;\r\n}\r\nT_1 F_12 ( T_6 * V_15 ,\r\nT_7 * V_18 , const V_8 * V_9 ,\r\nT_3 V_13 , int V_19 ) {\r\nT_3 V_11 ;\r\nfor ( V_11 = 0 ; V_11 < V_13 ; ++ V_11 ) {\r\nconst T_8 * V_20 ;\r\nV_20 = & V_21 [ V_15 -> V_16 ] [ V_9 [ V_11 ] >> 4 ] ;\r\nif ( V_20 -> V_22 & V_23 ) {\r\nreturn V_24 ;\r\n}\r\nif ( V_20 -> V_22 & V_25 ) {\r\n* V_18 -> V_26 ++ = V_20 -> V_4 ;\r\n}\r\nV_20 = & V_21 [ V_20 -> V_16 ] [ V_9 [ V_11 ] & 0xf ] ;\r\nif ( V_20 -> V_22 & V_23 ) {\r\nreturn V_24 ;\r\n}\r\nif ( V_20 -> V_22 & V_25 ) {\r\n* V_18 -> V_26 ++ = V_20 -> V_4 ;\r\n}\r\nV_15 -> V_16 = V_20 -> V_16 ;\r\nV_15 -> V_17 = ( V_20 -> V_22 & V_27 ) != 0 ;\r\n}\r\nif ( V_19 && ! V_15 -> V_17 ) {\r\nreturn V_24 ;\r\n}\r\nreturn ( T_1 ) V_11 ;\r\n}
