module mux4_1_tb;
reg a,b,c,d;
reg selectline1,selectline2;
wire y;
mux4_1 uut(.a(a),.b(b),.c(c),.d(d),.selectline1(selectline1),.selectline2(selectline2));
initial
begin
a=1'b0;b=1'b0;c=1'b0;d=1'b0;

#10 selectline1=1'b0;selectline2=1'b0;
#10 selectline1=1'b0;selectline2=1'b1;
#10 selectline1=1'b1;selectline2=1'b0;
#10 selectline1=1'b1;selectline2=1'b1;
end
endmodule
