#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000288738d93f0 .scope module, "WB_stage_tb" "WB_stage_tb" 2 6;
 .timescale -9 -12;
v0000028873948680_0 .var "ALU_result", 31 0;
v00000288739487c0_0 .var "DR", 4 0;
v0000028873948180_0 .var "MD", 1 0;
v0000028873948900_0 .var "N_xor_V", 0 0;
v0000028873948b80_0 .var "RW", 0 0;
v00000288739489a0_0 .net "WB_addr", 4 0, L_000002887394a0d0;  1 drivers
v0000028873948ea0_0 .net "WB_data", 31 0, v00000288738e75e0_0;  1 drivers
v0000028873948400_0 .net "WB_en", 0 0, L_000002887394a220;  1 drivers
v0000028873948cc0_0 .var "mem_data", 31 0;
S_00000288738d74e0 .scope module, "dut" "WB_stage" 2 22, 3 1 0, S_00000288738d93f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /INPUT 32 "mem_data";
    .port_info 2 /INPUT 1 "N_xor_V";
    .port_info 3 /INPUT 2 "MD";
    .port_info 4 /INPUT 1 "RW";
    .port_info 5 /INPUT 5 "DR";
    .port_info 6 /OUTPUT 32 "WB_data";
    .port_info 7 /OUTPUT 5 "WB_addr";
    .port_info 8 /OUTPUT 1 "WB_en";
L_000002887394a0d0 .functor BUFZ 5, v00000288739487c0_0, C4<00000>, C4<00000>, C4<00000>;
L_000002887394a220 .functor BUFZ 1, v0000028873948b80_0, C4<0>, C4<0>, C4<0>;
v00000288738e7680_0 .net "ALU_result", 31 0, v0000028873948680_0;  1 drivers
v00000288738e7720_0 .net "DR", 4 0, v00000288739487c0_0;  1 drivers
v00000288738e77c0_0 .net "MD", 1 0, v0000028873948180_0;  1 drivers
v00000288738960e0_0 .net "N_xor_V", 0 0, v0000028873948900_0;  1 drivers
v0000028873896180_0 .net "RW", 0 0, v0000028873948b80_0;  1 drivers
v0000028873896220_0 .net "WB_addr", 4 0, L_000002887394a0d0;  alias, 1 drivers
v00000288738962c0_0 .net "WB_data", 31 0, v00000288738e75e0_0;  alias, 1 drivers
v0000028873896360_0 .net "WB_en", 0 0, L_000002887394a220;  alias, 1 drivers
v0000028873948360_0 .net "mem_data", 31 0, v0000028873948cc0_0;  1 drivers
S_00000288738d7670 .scope module, "mux_d" "muxD" 3 26, 4 1 0, S_00000288738d74e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /INPUT 32 "mem_data";
    .port_info 2 /INPUT 1 "N_xor_V";
    .port_info 3 /INPUT 2 "MD";
    .port_info 4 /OUTPUT 32 "out";
v00000288738d9620_0 .net "ALU_result", 31 0, v0000028873948680_0;  alias, 1 drivers
v00000288738e7400_0 .net "MD", 1 0, v0000028873948180_0;  alias, 1 drivers
v00000288738e74a0_0 .net "N_xor_V", 0 0, v0000028873948900_0;  alias, 1 drivers
v00000288738e7540_0 .net "mem_data", 31 0, v0000028873948cc0_0;  alias, 1 drivers
v00000288738e75e0_0 .var "out", 31 0;
E_00000288738ddab0 .event anyedge, v00000288738e7400_0, v00000288738d9620_0, v00000288738e7540_0, v00000288738e74a0_0;
S_0000028873896400 .scope task, "test_control_signals" "test_control_signals" 2 65, 2 65 0, S_00000288738d93f0;
 .timescale -9 -12;
v0000028873948540_0 .var "dr_val", 4 0;
v0000028873948860_0 .var "rw_val", 0 0;
TD_WB_stage_tb.test_control_signals ;
    %load/vec4 v0000028873948860_0;
    %store/vec4 v0000028873948b80_0, 0, 1;
    %load/vec4 v0000028873948540_0;
    %store/vec4 v00000288739487c0_0, 0, 5;
    %delay 2000, 0;
    %vpi_call 2 76 "$display", "Testing control signals: RW=%b, DR=%h", v0000028873948860_0, v0000028873948540_0 {0 0 0};
    %load/vec4 v00000288739489a0_0;
    %load/vec4 v0000028873948540_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 80 "$display", "FAIL: WB_addr = %h, expected %h", v00000288739489a0_0, v0000028873948540_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 82 "$display", "PASS: WB_addr = %h as expected", v00000288739489a0_0 {0 0 0};
T_0.1 ;
    %load/vec4 v0000028873948400_0;
    %load/vec4 v0000028873948860_0;
    %cmp/ne;
    %jmp/0xz  T_0.2, 6;
    %vpi_call 2 85 "$display", "FAIL: WB_en = %b, expected %b", v0000028873948400_0, v0000028873948860_0 {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 87 "$display", "PASS: WB_en = %b as expected", v0000028873948400_0 {0 0 0};
T_0.3 ;
    %end;
S_00000288738df740 .scope task, "test_md_selection" "test_md_selection" 2 35, 2 35 0, S_00000288738d93f0;
 .timescale -9 -12;
v0000028873948040_0 .var "alu_val", 31 0;
v0000028873948c20_0 .var "expected_data", 31 0;
v0000028873948d60_0 .var "md_val", 1 0;
v0000028873948ae0_0 .var "mem_val", 31 0;
v00000288739485e0_0 .var "n_xor_v_val", 0 0;
TD_WB_stage_tb.test_md_selection ;
    %load/vec4 v0000028873948040_0;
    %store/vec4 v0000028873948680_0, 0, 32;
    %load/vec4 v0000028873948ae0_0;
    %store/vec4 v0000028873948cc0_0, 0, 32;
    %load/vec4 v00000288739485e0_0;
    %store/vec4 v0000028873948900_0, 0, 1;
    %load/vec4 v0000028873948d60_0;
    %store/vec4 v0000028873948180_0, 0, 2;
    %delay 2000, 0;
    %vpi_call 2 51 "$display", "Testing MD selection: MD=%b, ALU=%h, MEM=%h, N_xor_V=%b", v0000028873948d60_0, v0000028873948040_0, v0000028873948ae0_0, v00000288739485e0_0 {0 0 0};
    %load/vec4 v0000028873948ea0_0;
    %load/vec4 v0000028873948c20_0;
    %cmp/ne;
    %jmp/0xz  T_1.4, 6;
    %vpi_call 2 56 "$display", "FAIL: WB_data = %h, expected %h for MD=%b", v0000028873948ea0_0, v0000028873948c20_0, v0000028873948d60_0 {0 0 0};
    %jmp T_1.5;
T_1.4 ;
    %vpi_call 2 59 "$display", "PASS: WB_data = %h as expected for MD=%b", v0000028873948ea0_0, v0000028873948d60_0 {0 0 0};
T_1.5 ;
    %end;
    .scope S_00000288738d7670;
T_2 ;
    %wait E_00000288738ddab0;
    %load/vec4 v00000288738e7400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %load/vec4 v00000288738d9620_0;
    %store/vec4 v00000288738e75e0_0, 0, 32;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v00000288738d9620_0;
    %store/vec4 v00000288738e75e0_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v00000288738e7540_0;
    %store/vec4 v00000288738e75e0_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v00000288738e74a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000288738e75e0_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000288738d93f0;
T_3 ;
    %vpi_call 2 94 "$dumpfile", "WB_stage_tb.vcd" {0 0 0};
    %vpi_call 2 95 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000288738d93f0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028873948680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028873948cc0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028873948900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028873948180_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028873948b80_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000288739487c0_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 107 "$display", "=== WB Stage Unit Test ===" {0 0 0};
    %vpi_call 2 109 "$display", "\012=== Testing MD Selection ===" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028873948d60_0, 0, 2;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0000028873948040_0, 0, 32;
    %pushi/vec4 3149642683, 0, 32;
    %store/vec4 v0000028873948ae0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000288739485e0_0, 0, 1;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0000028873948c20_0, 0, 32;
    %fork TD_WB_stage_tb.test_md_selection, S_00000288738df740;
    %join;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028873948d60_0, 0, 2;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0000028873948040_0, 0, 32;
    %pushi/vec4 3149642683, 0, 32;
    %store/vec4 v0000028873948ae0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000288739485e0_0, 0, 1;
    %pushi/vec4 3149642683, 0, 32;
    %store/vec4 v0000028873948c20_0, 0, 32;
    %fork TD_WB_stage_tb.test_md_selection, S_00000288738df740;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028873948d60_0, 0, 2;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0000028873948040_0, 0, 32;
    %pushi/vec4 3149642683, 0, 32;
    %store/vec4 v0000028873948ae0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000288739485e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028873948c20_0, 0, 32;
    %fork TD_WB_stage_tb.test_md_selection, S_00000288738df740;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028873948d60_0, 0, 2;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0000028873948040_0, 0, 32;
    %pushi/vec4 3149642683, 0, 32;
    %store/vec4 v0000028873948ae0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000288739485e0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000028873948c20_0, 0, 32;
    %fork TD_WB_stage_tb.test_md_selection, S_00000288738df740;
    %join;
    %vpi_call 2 120 "$display", "\012=== Testing Control Signal Propagation ===" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028873948860_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000028873948540_0, 0, 5;
    %fork TD_WB_stage_tb.test_control_signals, S_0000028873896400;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028873948860_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000028873948540_0, 0, 5;
    %fork TD_WB_stage_tb.test_control_signals, S_0000028873896400;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028873948860_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000028873948540_0, 0, 5;
    %fork TD_WB_stage_tb.test_control_signals, S_0000028873896400;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028873948860_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0000028873948540_0, 0, 5;
    %fork TD_WB_stage_tb.test_control_signals, S_0000028873896400;
    %join;
    %vpi_call 2 134 "$display", "\012=== WB Stage Unit Test Complete ===" {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 136 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "WB_stage_tb.v";
    "./../WB_stage.v";
    "./../muxD.v";
