{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1516932384757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1516932384757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 25 21:06:24 2018 " "Processing started: Thu Jan 25 21:06:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1516932384757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516932384757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c LogicalStep_Lab2_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c LogicalStep_Lab2_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516932384757 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1516932385289 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" mux.vhd(11) " "VHDL syntax error at mux.vhd(11) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "mux.vhd" "" { Text "N:/ECE124/lab2/mux.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516932397373 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" mux.vhd(15) " "VHDL syntax error at mux.vhd(15) near text \")\";  expecting \":\", or \",\"" {  } { { "mux.vhd" "" { Text "N:/ECE124/lab2/mux.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516932397373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mux.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516932397373 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "901 " "Peak virtual memory: 901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516932398138 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 25 21:06:38 2018 " "Processing ended: Thu Jan 25 21:06:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516932398138 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516932398138 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516932398138 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1516932398138 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1516932399217 ""}
