 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Aug 26 19:51:10 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: Reg_file/REG_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][6]/CK (DFFRHQX2M)                   0.00       0.00 r
  Reg_file/REG_reg[1][6]/Q (DFFRHQX2M)                    0.38       0.38 f
  Reg_file/U5/Y (BUFX32M)                                 0.23       0.61 f
  Reg_file/REG_1[6] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.61 f
  ALU/B[6] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.61 f
  ALU/div_48/b[6] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW_div_uns_0)
                                                          0.00       0.61 f
  ALU/div_48/U48/Y (NOR2X12M)                             0.29       0.90 r
  ALU/div_48/U57/Y (AND3X12M)                             0.27       1.17 r
  ALU/div_48/U33/Y (AND2X12M)                             0.23       1.39 r
  ALU/div_48/U17/Y (AND4X8M)                              0.30       1.69 r
  ALU/div_48/U11/Y (MX2X4M)                               0.39       2.08 r
  ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)       0.42       2.50 r
  ALU/div_48/U45/Y (AND2X12M)                             0.23       2.72 r
  ALU/div_48/U13/Y (MX2X4M)                               0.38       3.10 f
  ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)       0.42       3.53 f
  ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.46       3.99 f
  ALU/div_48/U43/Y (CLKAND2X2M)                           0.42       4.40 f
  ALU/div_48/U7/Y (BUFX14M)                               0.26       4.66 f
  ALU/div_48/U35/Y (MX2X6M)                               0.33       4.99 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)       0.47       5.46 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)       0.29       5.75 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX8M)       0.27       6.01 f
  ALU/div_48/U32/Y (CLKAND2X2M)                           0.38       6.40 f
  ALU/div_48/U16/Y (BUFX14M)                              0.27       6.67 f
  ALU/div_48/U23/Y (MX2X8M)                               0.36       7.03 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX8M)       0.42       7.45 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)       0.32       7.77 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)       0.29       8.06 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)       0.27       8.33 f
  ALU/div_48/U21/Y (NAND3X4M)                             0.22       8.55 r
  ALU/div_48/U15/Y (INVX12M)                              0.18       8.73 f
  ALU/div_48/U39/Y (MX2X6M)                               0.40       9.13 r
  ALU/div_48/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX8M)       0.40       9.53 r
  ALU/div_48/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)        0.44       9.98 r
  ALU/div_48/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)       0.30      10.27 r
  ALU/div_48/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)        0.44      10.72 r
  ALU/div_48/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)       0.38      11.10 r
  ALU/div_48/U26/Y (CLKAND2X6M)                           0.29      11.39 r
  ALU/div_48/U14/Y (BUFX16M)                              0.28      11.67 r
  ALU/div_48/U41/Y (MX2X6M)                               0.40      12.07 f
  ALU/div_48/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX8M)       0.42      12.49 f
  ALU/div_48/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)        0.47      12.95 f
  ALU/div_48/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)        0.51      13.46 f
  ALU/div_48/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)        0.51      13.97 f
  ALU/div_48/u_div/u_fa_PartRem_0_1_5/CO (ADDFX4M)        0.54      14.50 f
  ALU/div_48/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX8M)       0.30      14.80 f
  ALU/div_48/U47/Y (AND2X12M)                             0.29      15.09 f
  ALU/div_48/U24/Y (CLKMX2X4M)                            0.34      15.43 f
  ALU/div_48/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)        0.62      16.05 f
  ALU/div_48/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX2M)       0.39      16.44 f
  ALU/div_48/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)        0.49      16.93 f
  ALU/div_48/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)        0.51      17.44 f
  ALU/div_48/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)        0.51      17.95 f
  ALU/div_48/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)        0.51      18.45 f
  ALU/div_48/u_div/u_fa_PartRem_0_0_7/CO (ADDFX4M)        0.51      18.97 f
  ALU/div_48/quotient[0] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW_div_uns_0)
                                                          0.00      18.97 f
  ALU/U3/Y (NAND2X4M)                                     0.19      19.15 r
  ALU/U14/Y (AND3X6M)                                     0.25      19.40 r
  ALU/U13/Y (NAND3X4M)                                    0.18      19.58 f
  ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                         0.00      19.58 f
  data arrival time                                                 19.58

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: Reg_file/REG_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][6]/CK (DFFRHQX2M)                   0.00       0.00 r
  Reg_file/REG_reg[1][6]/Q (DFFRHQX2M)                    0.38       0.38 f
  Reg_file/U5/Y (BUFX32M)                                 0.23       0.61 f
  Reg_file/REG_1[6] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.61 f
  ALU/B[6] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.61 f
  ALU/div_48/b[6] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW_div_uns_0)
                                                          0.00       0.61 f
  ALU/div_48/U48/Y (NOR2X12M)                             0.29       0.90 r
  ALU/div_48/U57/Y (AND3X12M)                             0.27       1.17 r
  ALU/div_48/U33/Y (AND2X12M)                             0.23       1.39 r
  ALU/div_48/U17/Y (AND4X8M)                              0.30       1.69 r
  ALU/div_48/U11/Y (MX2X4M)                               0.39       2.08 r
  ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)       0.42       2.50 r
  ALU/div_48/U45/Y (AND2X12M)                             0.23       2.72 r
  ALU/div_48/U13/Y (MX2X4M)                               0.38       3.10 f
  ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)       0.42       3.53 f
  ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.46       3.99 f
  ALU/div_48/U43/Y (CLKAND2X2M)                           0.42       4.40 f
  ALU/div_48/U7/Y (BUFX14M)                               0.26       4.66 f
  ALU/div_48/U35/Y (MX2X6M)                               0.33       4.99 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)       0.47       5.46 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)       0.29       5.75 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX8M)       0.27       6.01 f
  ALU/div_48/U32/Y (CLKAND2X2M)                           0.38       6.40 f
  ALU/div_48/U16/Y (BUFX14M)                              0.27       6.67 f
  ALU/div_48/U23/Y (MX2X8M)                               0.36       7.03 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX8M)       0.42       7.45 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)       0.32       7.77 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)       0.29       8.06 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)       0.27       8.33 f
  ALU/div_48/U21/Y (NAND3X4M)                             0.22       8.55 r
  ALU/div_48/U15/Y (INVX12M)                              0.18       8.73 f
  ALU/div_48/U39/Y (MX2X6M)                               0.40       9.13 r
  ALU/div_48/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX8M)       0.40       9.53 r
  ALU/div_48/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)        0.44       9.98 r
  ALU/div_48/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)       0.30      10.27 r
  ALU/div_48/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)        0.44      10.72 r
  ALU/div_48/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)       0.38      11.10 r
  ALU/div_48/U26/Y (CLKAND2X6M)                           0.29      11.39 r
  ALU/div_48/U14/Y (BUFX16M)                              0.28      11.67 r
  ALU/div_48/U41/Y (MX2X6M)                               0.40      12.07 f
  ALU/div_48/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX8M)       0.42      12.49 f
  ALU/div_48/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)        0.47      12.95 f
  ALU/div_48/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)        0.51      13.46 f
  ALU/div_48/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)        0.51      13.97 f
  ALU/div_48/u_div/u_fa_PartRem_0_1_5/CO (ADDFX4M)        0.54      14.50 f
  ALU/div_48/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX8M)       0.30      14.80 f
  ALU/div_48/U47/Y (AND2X12M)                             0.29      15.09 f
  ALU/div_48/quotient[1] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW_div_uns_0)
                                                          0.00      15.09 f
  ALU/U31/Y (AND2X1M)                                     0.38      15.47 f
  ALU/U21/Y (NOR3X2M)                                     0.75      16.22 r
  ALU/U20/Y (NAND3X2M)                                    0.45      16.66 f
  ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                         0.00      16.66 f
  data arrival time                                                 16.66

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                -16.66
  --------------------------------------------------------------------------
  slack (MET)                                                        2.90


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U5/Y (NAND3X4M)                                1.11       3.57 f
  SYS_CTRL/U39/Y (NOR2X4M)                                1.01       4.58 r
  SYS_CTRL/ALU_FUN[1] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       4.58 r
  ALU/ALU_FUN[1] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)          0.00       4.58 r
  ALU/U87/Y (INVX2M)                                      0.50       5.08 f
  ALU/U36/Y (NOR2X4M)                                     0.89       5.97 r
  ALU/U67/Y (NAND2X2M)                                    0.63       6.60 f
  ALU/U51/Y (NOR2BX2M)                                    0.38       6.99 f
  ALU/U50/Y (INVX2M)                                      0.46       7.45 r
  ALU/U48/Y (INVX4M)                                      0.58       8.03 f
  ALU/U105/Y (OAI22X4M)                                   0.67       8.70 r
  ALU/U24/Y (NOR2BX2M)                                    0.42       9.12 f
  ALU/U23/Y (OAI2BB1XLM)                                  0.74       9.85 f
  ALU/U185/Y (OAI211X1M)                                  0.55      10.40 r
  ALU/U186/Y (OAI221X1M)                                  0.74      11.14 f
  ALU/U187/Y (AOI32X1M)                                   0.86      12.00 r
  ALU/U188/Y (OAI21X1M)                                   0.57      12.57 f
  ALU/U189/Y (AOI32X1M)                                   0.88      13.46 r
  ALU/U16/Y (OAI2B2X4M)                                   0.42      13.87 f
  ALU/U190/Y (NOR4X1M)                                    0.97      14.84 r
  ALU/U83/Y (OAI2BB1X2M)                                  0.56      15.40 r
  ALU/U63/Y (NAND4BBX1M)                                  0.44      15.84 r
  ALU/OUT_VALID_reg/D (DFFRQX2M)                          0.00      15.84 r
  data arrival time                                                 15.84

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/OUT_VALID_reg/CK (DFFRQX2M)                         0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                -15.84
  --------------------------------------------------------------------------
  slack (MET)                                                        3.59


  Startpoint: Reg_file/REG_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][3]/CK (DFFRHQX8M)                   0.00       0.00 r
  Reg_file/REG_reg[1][3]/Q (DFFRHQX8M)                    0.74       0.74 r
  Reg_file/REG_1[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.74 r
  ALU/B[3] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.74 r
  ALU/mult_42/B[3] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                                          0.00       0.74 r
  ALU/mult_42/U30/Y (CLKINVX4M)                           1.00       1.74 f
  ALU/mult_42/U14/Y (NOR2X2M)                             1.08       2.82 r
  ALU/mult_42/U48/Y (XOR2X1M)                             0.69       3.51 r
  ALU/mult_42/S2_2_2/CO (ADDFX2M)                         0.56       4.07 r
  ALU/mult_42/S2_3_2/CO (ADDFX2M)                         0.77       4.84 r
  ALU/mult_42/S2_4_2/CO (ADDFX2M)                         0.77       5.61 r
  ALU/mult_42/S2_5_2/CO (ADDFX2M)                         0.77       6.38 r
  ALU/mult_42/S2_6_2/CO (ADDFX2M)                         0.77       7.14 r
  ALU/mult_42/S4_2/CO (ADDFX2M)                           0.93       8.08 r
  ALU/mult_42/U35/Y (CLKXOR2X2M)                          0.68       8.76 f
  ALU/mult_42/FS_1/A[8] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_1)
                                                          0.00       8.76 f
  ALU/mult_42/FS_1/U4/Y (NOR2X2M)                         0.86       9.62 r
  ALU/mult_42/FS_1/U24/Y (OA21X1M)                        0.74      10.35 r
  ALU/mult_42/FS_1/U3/Y (AOI2BB1X2M)                      0.91      11.26 r
  ALU/mult_42/FS_1/U21/Y (OA21X1M)                        0.78      12.04 r
  ALU/mult_42/FS_1/U2/Y (OAI21BX4M)                       0.46      12.50 f
  ALU/mult_42/FS_1/U16/Y (OAI21X1M)                       0.73      13.22 r
  ALU/mult_42/FS_1/U15/Y (OAI2BB1X1M)                     0.50      13.72 f
  ALU/mult_42/FS_1/U9/Y (CLKXOR2X2M)                      0.53      14.25 f
  ALU/mult_42/FS_1/SUM[13] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_1)
                                                          0.00      14.25 f
  ALU/mult_42/PRODUCT[15] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                                          0.00      14.25 f
  ALU/U81/Y (OAI2BB1XLM)                                  0.70      14.96 f
  ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                        0.00      14.96 f
  data arrival time                                                 14.96

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                -14.96
  --------------------------------------------------------------------------
  slack (MET)                                                        4.54


  Startpoint: Reg_file/REG_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][3]/CK (DFFRHQX8M)                   0.00       0.00 r
  Reg_file/REG_reg[1][3]/Q (DFFRHQX8M)                    0.74       0.74 r
  Reg_file/REG_1[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.74 r
  ALU/B[3] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.74 r
  ALU/mult_42/B[3] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                                          0.00       0.74 r
  ALU/mult_42/U30/Y (CLKINVX4M)                           1.00       1.74 f
  ALU/mult_42/U14/Y (NOR2X2M)                             1.08       2.82 r
  ALU/mult_42/U48/Y (XOR2X1M)                             0.69       3.51 r
  ALU/mult_42/S2_2_2/CO (ADDFX2M)                         0.56       4.07 r
  ALU/mult_42/S2_3_2/CO (ADDFX2M)                         0.77       4.84 r
  ALU/mult_42/S2_4_2/CO (ADDFX2M)                         0.77       5.61 r
  ALU/mult_42/S2_5_2/CO (ADDFX2M)                         0.77       6.38 r
  ALU/mult_42/S2_6_2/CO (ADDFX2M)                         0.77       7.14 r
  ALU/mult_42/S4_2/CO (ADDFX2M)                           0.93       8.08 r
  ALU/mult_42/U35/Y (CLKXOR2X2M)                          0.68       8.76 f
  ALU/mult_42/FS_1/A[8] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_1)
                                                          0.00       8.76 f
  ALU/mult_42/FS_1/U4/Y (NOR2X2M)                         0.86       9.62 r
  ALU/mult_42/FS_1/U24/Y (OA21X1M)                        0.74      10.35 r
  ALU/mult_42/FS_1/U3/Y (AOI2BB1X2M)                      0.91      11.26 r
  ALU/mult_42/FS_1/U21/Y (OA21X1M)                        0.78      12.04 r
  ALU/mult_42/FS_1/U2/Y (OAI21BX4M)                       0.46      12.50 f
  ALU/mult_42/FS_1/U17/Y (XOR3XLM)                        0.67      13.16 f
  ALU/mult_42/FS_1/SUM[12] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_1)
                                                          0.00      13.16 f
  ALU/mult_42/PRODUCT[14] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                                          0.00      13.16 f
  ALU/U80/Y (OAI2BB1XLM)                                  0.76      13.92 f
  ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                        0.00      13.92 f
  data arrival time                                                 13.92

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                -13.92
  --------------------------------------------------------------------------
  slack (MET)                                                        5.58


  Startpoint: Reg_file/REG_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][3]/CK (DFFRHQX8M)                   0.00       0.00 r
  Reg_file/REG_reg[1][3]/Q (DFFRHQX8M)                    0.74       0.74 r
  Reg_file/REG_1[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.74 r
  ALU/B[3] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.74 r
  ALU/mult_42/B[3] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                                          0.00       0.74 r
  ALU/mult_42/U30/Y (CLKINVX4M)                           1.00       1.74 f
  ALU/mult_42/U14/Y (NOR2X2M)                             1.08       2.82 r
  ALU/mult_42/U48/Y (XOR2X1M)                             0.69       3.51 r
  ALU/mult_42/S2_2_2/CO (ADDFX2M)                         0.56       4.07 r
  ALU/mult_42/S2_3_2/CO (ADDFX2M)                         0.77       4.84 r
  ALU/mult_42/S2_4_2/CO (ADDFX2M)                         0.77       5.61 r
  ALU/mult_42/S2_5_2/CO (ADDFX2M)                         0.77       6.38 r
  ALU/mult_42/S2_6_2/CO (ADDFX2M)                         0.77       7.14 r
  ALU/mult_42/S4_2/CO (ADDFX2M)                           0.93       8.08 r
  ALU/mult_42/U35/Y (CLKXOR2X2M)                          0.68       8.76 f
  ALU/mult_42/FS_1/A[8] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_1)
                                                          0.00       8.76 f
  ALU/mult_42/FS_1/U4/Y (NOR2X2M)                         0.86       9.62 r
  ALU/mult_42/FS_1/U24/Y (OA21X1M)                        0.74      10.35 r
  ALU/mult_42/FS_1/U3/Y (AOI2BB1X2M)                      0.91      11.26 r
  ALU/mult_42/FS_1/U21/Y (OA21X1M)                        0.78      12.04 r
  ALU/mult_42/FS_1/U18/Y (XNOR2X1M)                       0.62      12.65 r
  ALU/mult_42/FS_1/SUM[11] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_1)
                                                          0.00      12.65 r
  ALU/mult_42/PRODUCT[13] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                                          0.00      12.65 r
  ALU/U88/Y (OAI2BB1XLM)                                  0.59      13.25 r
  ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                        0.00      13.25 r
  data arrival time                                                 13.25

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                -13.25
  --------------------------------------------------------------------------
  slack (MET)                                                        6.16


  Startpoint: Reg_file/REG_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][6]/CK (DFFRHQX2M)                   0.00       0.00 r
  Reg_file/REG_reg[1][6]/Q (DFFRHQX2M)                    0.38       0.38 f
  Reg_file/U5/Y (BUFX32M)                                 0.23       0.61 f
  Reg_file/REG_1[6] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.61 f
  ALU/B[6] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.61 f
  ALU/div_48/b[6] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW_div_uns_0)
                                                          0.00       0.61 f
  ALU/div_48/U48/Y (NOR2X12M)                             0.29       0.90 r
  ALU/div_48/U57/Y (AND3X12M)                             0.27       1.17 r
  ALU/div_48/U33/Y (AND2X12M)                             0.23       1.39 r
  ALU/div_48/U17/Y (AND4X8M)                              0.30       1.69 r
  ALU/div_48/U11/Y (MX2X4M)                               0.39       2.08 r
  ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)       0.42       2.50 r
  ALU/div_48/U45/Y (AND2X12M)                             0.23       2.72 r
  ALU/div_48/U13/Y (MX2X4M)                               0.38       3.10 f
  ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)       0.42       3.53 f
  ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.46       3.99 f
  ALU/div_48/U43/Y (CLKAND2X2M)                           0.42       4.40 f
  ALU/div_48/U7/Y (BUFX14M)                               0.26       4.66 f
  ALU/div_48/U35/Y (MX2X6M)                               0.33       4.99 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)       0.47       5.46 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)       0.29       5.75 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX8M)       0.27       6.01 f
  ALU/div_48/U32/Y (CLKAND2X2M)                           0.38       6.40 f
  ALU/div_48/U16/Y (BUFX14M)                              0.27       6.67 f
  ALU/div_48/U23/Y (MX2X8M)                               0.36       7.03 r
  ALU/div_48/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX8M)       0.40       7.43 r
  ALU/div_48/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)       0.29       7.72 r
  ALU/div_48/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)       0.25       7.96 r
  ALU/div_48/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)       0.22       8.19 r
  ALU/div_48/U21/Y (NAND3X4M)                             0.23       8.42 f
  ALU/div_48/U15/Y (INVX12M)                              0.30       8.72 r
  ALU/div_48/U39/Y (MX2X6M)                               0.41       9.13 f
  ALU/div_48/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX8M)       0.42       9.55 f
  ALU/div_48/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)        0.48      10.03 f
  ALU/div_48/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)       0.33      10.37 f
  ALU/div_48/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)        0.48      10.84 f
  ALU/div_48/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)       0.39      11.23 f
  ALU/div_48/U26/Y (CLKAND2X6M)                           0.24      11.47 f
  ALU/div_48/U14/Y (BUFX16M)                              0.23      11.70 f
  ALU/div_48/quotient[2] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW_div_uns_0)
                                                          0.00      11.70 f
  ALU/U100/Y (AOI222X2M)                                  0.91      12.61 r
  ALU/U97/Y (NAND3X2M)                                    0.48      13.09 f
  ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                         0.00      13.09 f
  data arrival time                                                 13.09

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                -13.09
  --------------------------------------------------------------------------
  slack (MET)                                                        6.46


  Startpoint: Reg_file/REG_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][3]/CK (DFFRHQX8M)                   0.00       0.00 r
  Reg_file/REG_reg[1][3]/Q (DFFRHQX8M)                    0.74       0.74 r
  Reg_file/REG_1[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.74 r
  ALU/B[3] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.74 r
  ALU/mult_42/B[3] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                                          0.00       0.74 r
  ALU/mult_42/U30/Y (CLKINVX4M)                           1.00       1.74 f
  ALU/mult_42/U14/Y (NOR2X2M)                             1.08       2.82 r
  ALU/mult_42/U48/Y (XOR2X1M)                             0.69       3.51 r
  ALU/mult_42/S2_2_2/CO (ADDFX2M)                         0.56       4.07 r
  ALU/mult_42/S2_3_2/CO (ADDFX2M)                         0.77       4.84 r
  ALU/mult_42/S2_4_2/CO (ADDFX2M)                         0.77       5.61 r
  ALU/mult_42/S2_5_2/CO (ADDFX2M)                         0.77       6.38 r
  ALU/mult_42/S2_6_2/CO (ADDFX2M)                         0.77       7.14 r
  ALU/mult_42/S4_2/CO (ADDFX2M)                           0.93       8.08 r
  ALU/mult_42/U35/Y (CLKXOR2X2M)                          0.68       8.76 f
  ALU/mult_42/FS_1/A[8] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_1)
                                                          0.00       8.76 f
  ALU/mult_42/FS_1/U4/Y (NOR2X2M)                         0.86       9.62 r
  ALU/mult_42/FS_1/U24/Y (OA21X1M)                        0.74      10.35 r
  ALU/mult_42/FS_1/U3/Y (AOI2BB1X2M)                      0.91      11.26 r
  ALU/mult_42/FS_1/U22/Y (CLKXOR2X2M)                     0.65      11.91 f
  ALU/mult_42/FS_1/SUM[10] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_1)
                                                          0.00      11.91 f
  ALU/mult_42/PRODUCT[12] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                                          0.00      11.91 f
  ALU/U90/Y (OAI2BB1XLM)                                  0.70      12.61 f
  ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                        0.00      12.61 f
  data arrival time                                                 12.61

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                -12.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.89


  Startpoint: Reg_file/REG_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][3]/CK (DFFRHQX8M)                   0.00       0.00 r
  Reg_file/REG_reg[1][3]/Q (DFFRHQX8M)                    0.74       0.74 r
  Reg_file/REG_1[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.74 r
  ALU/B[3] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.74 r
  ALU/mult_42/B[3] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                                          0.00       0.74 r
  ALU/mult_42/U30/Y (CLKINVX4M)                           1.00       1.74 f
  ALU/mult_42/U14/Y (NOR2X2M)                             1.08       2.82 r
  ALU/mult_42/U48/Y (XOR2X1M)                             0.69       3.51 r
  ALU/mult_42/S2_2_2/CO (ADDFX2M)                         0.56       4.07 r
  ALU/mult_42/S2_3_2/CO (ADDFX2M)                         0.77       4.84 r
  ALU/mult_42/S2_4_2/CO (ADDFX2M)                         0.77       5.61 r
  ALU/mult_42/S2_5_2/CO (ADDFX2M)                         0.77       6.38 r
  ALU/mult_42/S2_6_2/CO (ADDFX2M)                         0.77       7.14 r
  ALU/mult_42/S4_2/CO (ADDFX2M)                           0.93       8.08 r
  ALU/mult_42/U35/Y (CLKXOR2X2M)                          0.68       8.76 f
  ALU/mult_42/FS_1/A[8] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_1)
                                                          0.00       8.76 f
  ALU/mult_42/FS_1/U4/Y (NOR2X2M)                         0.86       9.62 r
  ALU/mult_42/FS_1/U24/Y (OA21X1M)                        0.74      10.35 r
  ALU/mult_42/FS_1/U11/Y (XNOR2X1M)                       0.61      10.96 r
  ALU/mult_42/FS_1/SUM[9] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_1)
                                                          0.00      10.96 r
  ALU/mult_42/PRODUCT[11] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                                          0.00      10.96 r
  ALU/U91/Y (OAI2BB1XLM)                                  0.59      11.56 r
  ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                        0.00      11.56 r
  data arrival time                                                 11.56

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.40      19.40
  data required time                                                19.40
  --------------------------------------------------------------------------
  data required time                                                19.40
  data arrival time                                                -11.56
  --------------------------------------------------------------------------
  slack (MET)                                                        7.85


  Startpoint: Reg_file/REG_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][3]/CK (DFFRHQX8M)                   0.00       0.00 r
  Reg_file/REG_reg[1][3]/Q (DFFRHQX8M)                    0.74       0.74 r
  Reg_file/REG_1[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.74 r
  ALU/B[3] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.74 r
  ALU/mult_42/B[3] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                                          0.00       0.74 r
  ALU/mult_42/U30/Y (CLKINVX4M)                           1.00       1.74 f
  ALU/mult_42/U14/Y (NOR2X2M)                             1.08       2.82 r
  ALU/mult_42/U48/Y (XOR2X1M)                             0.69       3.51 r
  ALU/mult_42/S2_2_2/CO (ADDFX2M)                         0.56       4.07 r
  ALU/mult_42/S2_3_2/CO (ADDFX2M)                         0.77       4.84 r
  ALU/mult_42/S2_4_2/CO (ADDFX2M)                         0.77       5.61 r
  ALU/mult_42/S2_5_2/CO (ADDFX2M)                         0.77       6.38 r
  ALU/mult_42/S2_6_2/CO (ADDFX2M)                         0.77       7.14 r
  ALU/mult_42/S4_2/CO (ADDFX2M)                           0.93       8.08 r
  ALU/mult_42/U35/Y (CLKXOR2X2M)                          0.68       8.76 f
  ALU/mult_42/FS_1/A[8] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_1)
                                                          0.00       8.76 f
  ALU/mult_42/FS_1/U4/Y (NOR2X2M)                         0.86       9.62 r
  ALU/mult_42/FS_1/U14/Y (NAND2BX1M)                      0.44      10.06 r
  ALU/mult_42/FS_1/U13/Y (CLKXOR2X2M)                     0.48      10.54 f
  ALU/mult_42/FS_1/SUM[8] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_1)
                                                          0.00      10.54 f
  ALU/mult_42/PRODUCT[10] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                                          0.00      10.54 f
  ALU/U92/Y (OAI2BB1XLM)                                  0.70      11.24 f
  ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                        0.00      11.24 f
  data arrival time                                                 11.24

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                -11.24
  --------------------------------------------------------------------------
  slack (MET)                                                        8.25


  Startpoint: Reg_file/REG_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][6]/CK (DFFRHQX2M)                   0.00       0.00 r
  Reg_file/REG_reg[1][6]/Q (DFFRHQX2M)                    0.38       0.38 f
  Reg_file/U5/Y (BUFX32M)                                 0.23       0.61 f
  Reg_file/REG_1[6] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.61 f
  ALU/B[6] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.61 f
  ALU/div_48/b[6] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW_div_uns_0)
                                                          0.00       0.61 f
  ALU/div_48/U48/Y (NOR2X12M)                             0.29       0.90 r
  ALU/div_48/U57/Y (AND3X12M)                             0.27       1.17 r
  ALU/div_48/U33/Y (AND2X12M)                             0.23       1.39 r
  ALU/div_48/U17/Y (AND4X8M)                              0.30       1.69 r
  ALU/div_48/U11/Y (MX2X4M)                               0.39       2.08 r
  ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)       0.42       2.50 r
  ALU/div_48/U45/Y (AND2X12M)                             0.23       2.72 r
  ALU/div_48/U13/Y (MX2X4M)                               0.38       3.10 f
  ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)       0.42       3.53 f
  ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.46       3.99 f
  ALU/div_48/U43/Y (CLKAND2X2M)                           0.42       4.40 f
  ALU/div_48/U7/Y (BUFX14M)                               0.26       4.66 f
  ALU/div_48/U35/Y (MX2X6M)                               0.33       4.99 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)       0.47       5.46 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)       0.29       5.75 f
  ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX8M)       0.27       6.01 f
  ALU/div_48/U32/Y (CLKAND2X2M)                           0.38       6.40 f
  ALU/div_48/U16/Y (BUFX14M)                              0.27       6.67 f
  ALU/div_48/U23/Y (MX2X8M)                               0.36       7.03 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX8M)       0.42       7.45 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)       0.32       7.77 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)       0.29       8.06 f
  ALU/div_48/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)       0.27       8.33 f
  ALU/div_48/U21/Y (NAND3X4M)                             0.22       8.55 r
  ALU/div_48/U15/Y (INVX12M)                              0.18       8.73 f
  ALU/div_48/quotient[3] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW_div_uns_0)
                                                          0.00       8.73 f
  ALU/U109/Y (AOI222X2M)                                  0.92       9.65 r
  ALU/U106/Y (NAND3X2M)                                   0.48      10.13 f
  ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                         0.00      10.13 f
  data arrival time                                                 10.13

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (MET)                                                        9.43


  Startpoint: Reg_file/REG_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][3]/CK (DFFRHQX8M)                   0.00       0.00 r
  Reg_file/REG_reg[1][3]/Q (DFFRHQX8M)                    0.74       0.74 r
  Reg_file/REG_1[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.74 r
  ALU/B[3] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.74 r
  ALU/mult_42/B[3] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                                          0.00       0.74 r
  ALU/mult_42/U30/Y (CLKINVX4M)                           1.00       1.74 f
  ALU/mult_42/U13/Y (NOR2X2M)                             1.08       2.82 r
  ALU/mult_42/U50/Y (XOR2X1M)                             0.68       3.50 r
  ALU/mult_42/S2_2_1/CO (ADDFX2M)                         0.56       4.06 r
  ALU/mult_42/S2_3_1/CO (ADDFX2M)                         0.77       4.83 r
  ALU/mult_42/S2_4_1/CO (ADDFX2M)                         0.77       5.60 r
  ALU/mult_42/S2_5_1/CO (ADDFX2M)                         0.77       6.37 r
  ALU/mult_42/S2_6_1/CO (ADDFX2M)                         0.77       7.13 r
  ALU/mult_42/S4_1/CO (ADDFX2M)                           0.93       8.07 r
  ALU/mult_42/U34/Y (CLKXOR2X2M)                          0.69       8.76 f
  ALU/mult_42/FS_1/A[7] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_1)
                                                          0.00       8.76 f
  ALU/mult_42/FS_1/U10/Y (CLKXOR2X2M)                     0.48       9.24 f
  ALU/mult_42/FS_1/SUM[7] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_1)
                                                          0.00       9.24 f
  ALU/mult_42/PRODUCT[9] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                                          0.00       9.24 f
  ALU/U94/Y (OAI2BB1XLM)                                  0.70       9.94 f
  ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                         0.00       9.94 f
  data arrival time                                                  9.94

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -9.94
  --------------------------------------------------------------------------
  slack (MET)                                                        9.55


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U5/Y (NAND3X4M)                                1.11       3.57 f
  SYS_CTRL/U39/Y (NOR2X4M)                                1.01       4.58 r
  SYS_CTRL/ALU_FUN[1] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       4.58 r
  ALU/ALU_FUN[1] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)          0.00       4.58 r
  ALU/U37/Y (NOR2X4M)                                     0.49       5.07 f
  ALU/U71/Y (NAND2X2M)                                    0.53       5.60 r
  ALU/U73/Y (OAI2BB1X2M)                                  0.31       5.92 f
  ALU/U72/Y (CLKBUFX6M)                                   0.82       6.74 f
  ALU/U172/Y (AOI221X2M)                                  0.95       7.69 r
  ALU/U171/Y (OAI222X1M)                                  0.79       8.48 f
  ALU/U117/Y (AOI221X2M)                                  0.95       9.44 r
  ALU/U115/Y (NAND3X2M)                                   0.43       9.87 f
  ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                         0.00       9.87 f
  data arrival time                                                  9.87

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                 -9.87
  --------------------------------------------------------------------------
  slack (MET)                                                        9.69


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U5/Y (NAND3X4M)                                1.11       3.57 f
  SYS_CTRL/U39/Y (NOR2X4M)                                1.01       4.58 r
  SYS_CTRL/ALU_FUN[1] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       4.58 r
  ALU/ALU_FUN[1] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)          0.00       4.58 r
  ALU/U37/Y (NOR2X4M)                                     0.49       5.07 f
  ALU/U71/Y (NAND2X2M)                                    0.53       5.60 r
  ALU/U73/Y (OAI2BB1X2M)                                  0.31       5.92 f
  ALU/U72/Y (CLKBUFX6M)                                   0.82       6.74 f
  ALU/U175/Y (AOI221X2M)                                  0.95       7.69 r
  ALU/U174/Y (OAI222X1M)                                  0.79       8.48 f
  ALU/U132/Y (AOI221X2M)                                  0.95       9.44 r
  ALU/U130/Y (NAND3X2M)                                   0.43       9.87 f
  ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                         0.00       9.87 f
  data arrival time                                                  9.87

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                 -9.87
  --------------------------------------------------------------------------
  slack (MET)                                                        9.69


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U5/Y (NAND3X4M)                                1.11       3.57 f
  SYS_CTRL/U39/Y (NOR2X4M)                                1.01       4.58 r
  SYS_CTRL/ALU_FUN[1] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       4.58 r
  ALU/ALU_FUN[1] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)          0.00       4.58 r
  ALU/U37/Y (NOR2X4M)                                     0.49       5.07 f
  ALU/U71/Y (NAND2X2M)                                    0.53       5.60 r
  ALU/U73/Y (OAI2BB1X2M)                                  0.31       5.92 f
  ALU/U72/Y (CLKBUFX6M)                                   0.82       6.74 f
  ALU/U154/Y (AOI221X2M)                                  0.95       7.69 r
  ALU/U153/Y (OAI222X1M)                                  0.79       8.48 f
  ALU/U142/Y (AOI221X2M)                                  0.95       9.44 r
  ALU/U140/Y (NAND3X2M)                                   0.43       9.86 f
  ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                         0.00       9.86 f
  data arrival time                                                  9.86

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        9.69


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U5/Y (NAND3X4M)                                1.11       3.57 f
  SYS_CTRL/U39/Y (NOR2X4M)                                1.01       4.58 r
  SYS_CTRL/ALU_FUN[1] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       4.58 r
  ALU/ALU_FUN[1] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)          0.00       4.58 r
  ALU/U37/Y (NOR2X4M)                                     0.49       5.07 f
  ALU/U71/Y (NAND2X2M)                                    0.53       5.60 r
  ALU/U73/Y (OAI2BB1X2M)                                  0.31       5.92 f
  ALU/U72/Y (CLKBUFX6M)                                   0.82       6.74 f
  ALU/U157/Y (AOI221X2M)                                  0.95       7.69 r
  ALU/U156/Y (OAI222X1M)                                  0.79       8.48 f
  ALU/U136/Y (AOI221X2M)                                  0.95       9.44 r
  ALU/U134/Y (NAND3X2M)                                   0.43       9.86 f
  ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                         0.00       9.86 f
  data arrival time                                                  9.86

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        9.70


  Startpoint: Reg_file/REG_reg[0][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[0][2]/CK (DFFRQX2M)                    0.00       0.00 r
  Reg_file/REG_reg[0][2]/Q (DFFRQX2M)                     0.85       0.85 r
  Reg_file/REG_0[2] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.85 r
  ALU/A[2] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.85 r
  ALU/U41/Y (CLKBUFX6M)                                   1.01       1.86 r
  ALU/mult_42/A[2] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                                          0.00       1.86 r
  ALU/mult_42/U51/Y (INVX4M)                              0.72       2.58 f
  ALU/mult_42/U109/Y (NOR2X1M)                            0.73       3.31 r
  ALU/mult_42/S1_2_0/CO (ADDFX2M)                         0.74       4.06 r
  ALU/mult_42/S1_3_0/CO (ADDFX2M)                         0.77       4.83 r
  ALU/mult_42/S1_4_0/CO (ADDFX2M)                         0.77       5.59 r
  ALU/mult_42/S1_5_0/CO (ADDFX2M)                         0.77       6.36 r
  ALU/mult_42/S1_6_0/CO (ADDFX2M)                         0.77       7.13 r
  ALU/mult_42/S4_0/CO (ADDFX2M)                           0.93       8.06 r
  ALU/mult_42/U58/Y (CLKXOR2X2M)                          0.50       8.56 f
  ALU/mult_42/FS_1/A[6] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_1)
                                                          0.00       8.56 f
  ALU/mult_42/FS_1/SUM[6] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_1)
                                                          0.00       8.56 f
  ALU/mult_42/PRODUCT[8] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                                          0.00       8.56 f
  ALU/U126/Y (AOI2BB2X2M)                                 0.52       9.08 r
  ALU/U125/Y (OAI2B11X1M)                                 0.61       9.69 f
  ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                         0.00       9.69 f
  data arrival time                                                  9.69

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.69
  --------------------------------------------------------------------------
  slack (MET)                                                        9.82


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_RX/DUT2/sample_3_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.36      54.62 r
  UART_RX/rx_in (UART_RX)                                 0.00      54.62 r
  UART_RX/DUT2/rx_in (data_sampling)                      0.00      54.62 r
  UART_RX/DUT2/U17/Y (INVX2M)                             0.46      55.08 f
  UART_RX/DUT2/U23/Y (OAI2BB2X1M)                         0.71      55.79 r
  UART_RX/DUT2/sample_3_reg/D (DFFRQX1M)                  0.00      55.79 r
  data arrival time                                                 55.79

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT2/sample_3_reg/CK (DFFRQX1M)                 0.00     271.10 r
  library setup time                                     -0.45     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                -55.79
  --------------------------------------------------------------------------
  slack (MET)                                                      214.86


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_RX/DUT2/sample_2_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.36      54.62 r
  UART_RX/rx_in (UART_RX)                                 0.00      54.62 r
  UART_RX/DUT2/rx_in (data_sampling)                      0.00      54.62 r
  UART_RX/DUT2/U17/Y (INVX2M)                             0.46      55.08 f
  UART_RX/DUT2/U21/Y (OAI2BB2X1M)                         0.71      55.80 r
  UART_RX/DUT2/sample_2_reg/D (DFFRQX2M)                  0.00      55.80 r
  data arrival time                                                 55.80

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT2/sample_2_reg/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.42     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                -55.80
  --------------------------------------------------------------------------
  slack (MET)                                                      214.88


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_RX/DUT2/sample_1_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.36      54.62 r
  UART_RX/rx_in (UART_RX)                                 0.00      54.62 r
  UART_RX/DUT2/rx_in (data_sampling)                      0.00      54.62 r
  UART_RX/DUT2/U17/Y (INVX2M)                             0.46      55.08 f
  UART_RX/DUT2/U19/Y (OAI2BB2X1M)                         0.71      55.80 r
  UART_RX/DUT2/sample_1_reg/D (DFFRQX2M)                  0.00      55.80 r
  data arrival time                                                 55.80

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT2/sample_1_reg/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.42     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                -55.80
  --------------------------------------------------------------------------
  slack (MET)                                                      214.88


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_RX/DUT0/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.36      54.62 r
  UART_RX/rx_in (UART_RX)                                 0.00      54.62 r
  UART_RX/DUT0/rx_in (fsm)                                0.00      54.62 r
  UART_RX/DUT0/U31/Y (NOR4X2M)                            0.28      54.90 f
  UART_RX/DUT0/U30/Y (AOI31X2M)                           0.55      55.45 r
  UART_RX/DUT0/U29/Y (OAI21X1M)                           0.49      55.94 f
  UART_RX/DUT0/current_state_reg[0]/D (DFFRQX1M)          0.00      55.94 f
  data arrival time                                                 55.94

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT0/current_state_reg[0]/CK (DFFRQX1M)         0.00     271.10 r
  library setup time                                     -0.23     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                -55.94
  --------------------------------------------------------------------------
  slack (MET)                                                      214.93


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CLK_GATE/latch_out_reg
            (negative level-sensitive latch clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              0.86       0.86 f
  SYS_CTRL/U41/Y (INVX2M)                                 0.92       1.79 r
  SYS_CTRL/U62/Y (NAND2X2M)                               0.77       2.55 f
  SYS_CTRL/U60/Y (NOR2X4M)                                0.78       3.33 r
  SYS_CTRL/U46/Y (INVX2M)                                 0.47       3.80 f
  SYS_CTRL/U59/Y (NOR2X4M)                                0.73       4.53 r
  SYS_CTRL/U61/Y (NOR2X2M)                                0.45       4.98 f
  SYS_CTRL/U63/Y (NAND3X2M)                               0.36       5.33 r
  SYS_CTRL/CLK_GATE_EN (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.33 r
  CLK_GATE/CLK_EN (CLK_GATE)                              0.00       5.33 r
  CLK_GATE/latch_out_reg/D (TLATNX1M)                     0.00       5.33 r
  data arrival time                                                  5.33

  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  CLK_GATE/latch_out_reg/GN (TLATNX1M)                    0.00       9.80 f
  time borrowed from endpoint                             0.00       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                 -5.33
  --------------------------------------------------------------------------
  slack (MET)                                                        4.47

  Time Borrowing Information
  --------------------------------------------------------------
  REF_CLK nominal pulse width                            10.00   
  library setup time                                     -0.14   
  --------------------------------------------------------------
  max time borrow                                         9.86   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/RD_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U114/Y (BUFX2M)                                0.94       8.59 r
  Reg_file/U90/Y (BUFX2M)                                 0.53       9.12 r
  Reg_file/U43/Y (CLKBUFX8M)                              0.99      10.11 r
  Reg_file/U36/Y (MX4XLM)                                 0.88      10.99 f
  Reg_file/U275/Y (MX4XLM)                                0.84      11.82 f
  Reg_file/U274/Y (AO22X1M)                               0.67      12.50 f
  Reg_file/RD_DATA_reg[4]/D (DFFRQX1M)                    0.00      12.50 f
  data arrival time                                                 12.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/RD_DATA_reg[4]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                -12.50
  --------------------------------------------------------------------------
  slack (MET)                                                        7.12


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/RD_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U114/Y (BUFX2M)                                0.94       8.59 r
  Reg_file/U90/Y (BUFX2M)                                 0.53       9.12 r
  Reg_file/U43/Y (CLKBUFX8M)                              0.99      10.11 r
  Reg_file/U35/Y (MX4XLM)                                 0.88      10.99 f
  Reg_file/U272/Y (MX4XLM)                                0.84      11.82 f
  Reg_file/U271/Y (AO22X1M)                               0.67      12.50 f
  Reg_file/RD_DATA_reg[3]/D (DFFRQX1M)                    0.00      12.50 f
  data arrival time                                                 12.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/RD_DATA_reg[3]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                -12.50
  --------------------------------------------------------------------------
  slack (MET)                                                        7.12


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/RD_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U114/Y (BUFX2M)                                0.94       8.59 r
  Reg_file/U90/Y (BUFX2M)                                 0.53       9.12 r
  Reg_file/U43/Y (CLKBUFX8M)                              0.99      10.11 r
  Reg_file/U34/Y (MX4XLM)                                 0.88      10.99 f
  Reg_file/U269/Y (MX4XLM)                                0.84      11.82 f
  Reg_file/U268/Y (AO22X1M)                               0.67      12.50 f
  Reg_file/RD_DATA_reg[2]/D (DFFRQX1M)                    0.00      12.50 f
  data arrival time                                                 12.50

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/RD_DATA_reg[2]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                -12.50
  --------------------------------------------------------------------------
  slack (MET)                                                        7.12


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/RD_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U114/Y (BUFX2M)                                0.94       8.59 r
  Reg_file/U90/Y (BUFX2M)                                 0.53       9.12 r
  Reg_file/U45/Y (CLKBUFX6M)                              0.95      10.07 r
  Reg_file/U33/Y (MX4XLM)                                 0.87      10.95 f
  Reg_file/U294/Y (MX4XLM)                                0.84      11.78 f
  Reg_file/U293/Y (AO22X1M)                               0.67      12.46 f
  Reg_file/RD_DATA_reg[1]/D (DFFRQX1M)                    0.00      12.46 f
  data arrival time                                                 12.46

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/RD_DATA_reg[1]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                -12.46
  --------------------------------------------------------------------------
  slack (MET)                                                        7.16


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/RD_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U114/Y (BUFX2M)                                0.94       8.59 r
  Reg_file/U90/Y (BUFX2M)                                 0.53       9.12 r
  Reg_file/U45/Y (CLKBUFX6M)                              0.95      10.07 r
  Reg_file/U32/Y (MX4XLM)                                 0.87      10.95 f
  Reg_file/U291/Y (MX4XLM)                                0.84      11.78 f
  Reg_file/U290/Y (AO22X1M)                               0.67      12.46 f
  Reg_file/RD_DATA_reg[0]/D (DFFRQX1M)                    0.00      12.46 f
  data arrival time                                                 12.46

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/RD_DATA_reg[0]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                -12.46
  --------------------------------------------------------------------------
  slack (MET)                                                        7.16


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/RD_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U114/Y (BUFX2M)                                0.94       8.59 r
  Reg_file/U90/Y (BUFX2M)                                 0.53       9.12 r
  Reg_file/U43/Y (CLKBUFX8M)                              0.99      10.11 r
  Reg_file/U267/Y (MX4X1M)                                0.71      10.82 f
  Reg_file/U284/Y (MX4XLM)                                0.83      11.66 f
  Reg_file/U283/Y (AO22X1M)                               0.67      12.33 f
  Reg_file/RD_DATA_reg[7]/D (DFFRQX1M)                    0.00      12.33 f
  data arrival time                                                 12.33

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/RD_DATA_reg[7]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                -12.33
  --------------------------------------------------------------------------
  slack (MET)                                                        7.28


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/RD_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U114/Y (BUFX2M)                                0.94       8.59 r
  Reg_file/U90/Y (BUFX2M)                                 0.53       9.12 r
  Reg_file/U45/Y (CLKBUFX6M)                              0.95      10.07 r
  Reg_file/U266/Y (MX4X1M)                                0.71      10.78 f
  Reg_file/U281/Y (MX4XLM)                                0.83      11.62 f
  Reg_file/U280/Y (AO22X1M)                               0.67      12.29 f
  Reg_file/RD_DATA_reg[6]/D (DFFRQX1M)                    0.00      12.29 f
  data arrival time                                                 12.29

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/RD_DATA_reg[6]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                -12.29
  --------------------------------------------------------------------------
  slack (MET)                                                        7.33


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/RD_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U114/Y (BUFX2M)                                0.94       8.59 r
  Reg_file/U57/Y (BUFX2M)                                 0.99       9.58 r
  Reg_file/U37/Y (MX4XLM)                                 0.88      10.47 f
  Reg_file/U278/Y (MX4XLM)                                0.83      11.30 f
  Reg_file/U277/Y (AO22X1M)                               0.67      11.97 f
  Reg_file/RD_DATA_reg[5]/D (DFFRQX1M)                    0.00      11.97 f
  data arrival time                                                 11.97

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/RD_DATA_reg[5]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                -11.97
  --------------------------------------------------------------------------
  slack (MET)                                                        7.64


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U104/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U63/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U253/Y (OAI2BB2X1M)                            0.61      10.23 f
  Reg_file/REG_reg[2][0]/D (DFFSQX4M)                     0.00      10.23 f
  data arrival time                                                 10.23

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[2][0]/CK (DFFSQX4M)                    0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                -10.23
  --------------------------------------------------------------------------
  slack (MET)                                                        9.20


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U103/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U65/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U237/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[0][6]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[0][6]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U103/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U65/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U134/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[0][5]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[0][5]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U108/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U68/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U177/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[6][0]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[6][0]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U106/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U66/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U165/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[4][0]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[4][0]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U108/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U68/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U182/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[6][7]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[6][7]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U108/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U68/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U243/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[6][6]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[6][6]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U108/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U68/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U181/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[6][5]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[6][5]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U108/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U68/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U180/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[6][4]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[6][4]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U108/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U68/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U140/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[6][3]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[6][3]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U108/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U68/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U179/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[6][2]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[6][2]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U108/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U68/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U178/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[6][1]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[6][1]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U106/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U66/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U170/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[4][7]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[4][7]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U106/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U66/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U241/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[4][6]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[4][6]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U106/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U66/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U169/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[4][5]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[4][5]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U106/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U66/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U168/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[4][4]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[4][4]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U106/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U66/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U138/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[4][3]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[4][3]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U106/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U66/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U167/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[4][2]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[4][2]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U106/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U66/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U166/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[4][1]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[4][1]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[10][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U101/Y (NAND2X2M)                              0.52       8.68 r
  Reg_file/U61/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U201/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[10][0]/D (DFFRQX1M)                    0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[10][0]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[8][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U99/Y (NAND2X2M)                               0.52       8.68 r
  Reg_file/U59/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U189/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[8][0]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[8][0]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[10][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U101/Y (NAND2X2M)                              0.52       8.68 r
  Reg_file/U61/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U206/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[10][7]/D (DFFRQX1M)                    0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[10][7]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[10][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U101/Y (NAND2X2M)                              0.52       8.68 r
  Reg_file/U61/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U247/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[10][6]/D (DFFRQX1M)                    0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[10][6]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[10][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U101/Y (NAND2X2M)                              0.52       8.68 r
  Reg_file/U61/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U205/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[10][5]/D (DFFRQX1M)                    0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[10][5]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[10][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U101/Y (NAND2X2M)                              0.52       8.68 r
  Reg_file/U61/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U204/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[10][4]/D (DFFRQX1M)                    0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[10][4]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[10][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U101/Y (NAND2X2M)                              0.52       8.68 r
  Reg_file/U61/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U144/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[10][3]/D (DFFRQX1M)                    0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[10][3]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[10][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U101/Y (NAND2X2M)                              0.52       8.68 r
  Reg_file/U61/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U203/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[10][2]/D (DFFRQX1M)                    0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[10][2]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[10][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U101/Y (NAND2X2M)                              0.52       8.68 r
  Reg_file/U61/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U202/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[10][1]/D (DFFRQX1M)                    0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[10][1]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[8][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U99/Y (NAND2X2M)                               0.52       8.68 r
  Reg_file/U59/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U194/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[8][7]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[8][7]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[8][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U99/Y (NAND2X2M)                               0.52       8.68 r
  Reg_file/U59/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U245/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[8][6]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[8][6]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[8][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U99/Y (NAND2X2M)                               0.52       8.68 r
  Reg_file/U59/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U193/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[8][5]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[8][5]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[8][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U99/Y (NAND2X2M)                               0.52       8.68 r
  Reg_file/U59/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U192/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[8][4]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[8][4]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[8][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U99/Y (NAND2X2M)                               0.52       8.68 r
  Reg_file/U59/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U142/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[8][3]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[8][3]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[8][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U99/Y (NAND2X2M)                               0.52       8.68 r
  Reg_file/U59/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U191/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[8][2]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[8][2]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[8][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U99/Y (NAND2X2M)                               0.52       8.68 r
  Reg_file/U59/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U190/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[8][1]/D (DFFRQX1M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[8][1]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[12][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U110/Y (NAND2X2M)                              0.52       8.68 r
  Reg_file/U70/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U213/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[12][0]/D (DFFRQX1M)                    0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[12][0]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[12][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U110/Y (NAND2X2M)                              0.52       8.68 r
  Reg_file/U70/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U218/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[12][7]/D (DFFRQX1M)                    0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[12][7]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[12][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U110/Y (NAND2X2M)                              0.52       8.68 r
  Reg_file/U70/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U249/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[12][6]/D (DFFRQX1M)                    0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[12][6]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[12][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U110/Y (NAND2X2M)                              0.52       8.68 r
  Reg_file/U70/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U217/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[12][5]/D (DFFRQX1M)                    0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[12][5]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[12][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U110/Y (NAND2X2M)                              0.52       8.68 r
  Reg_file/U70/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U216/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[12][4]/D (DFFRQX1M)                    0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[12][4]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[12][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U110/Y (NAND2X2M)                              0.52       8.68 r
  Reg_file/U70/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U146/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[12][3]/D (DFFRQX1M)                    0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[12][3]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[12][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U110/Y (NAND2X2M)                              0.52       8.68 r
  Reg_file/U70/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U215/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[12][2]/D (DFFRQX1M)                    0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[12][2]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[12][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U110/Y (NAND2X2M)                              0.52       8.68 r
  Reg_file/U70/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U214/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[12][1]/D (DFFRQX1M)                    0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[12][1]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[14][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U112/Y (NAND2X2M)                              0.52       8.68 r
  Reg_file/U72/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U225/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[14][0]/D (DFFRQX1M)                    0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[14][0]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[14][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U112/Y (NAND2X2M)                              0.52       8.68 r
  Reg_file/U72/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U230/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[14][7]/D (DFFRQX1M)                    0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[14][7]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[14][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U112/Y (NAND2X2M)                              0.52       8.68 r
  Reg_file/U72/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U251/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[14][6]/D (DFFRQX1M)                    0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[14][6]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[14][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U112/Y (NAND2X2M)                              0.52       8.68 r
  Reg_file/U72/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U229/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[14][5]/D (DFFRQX1M)                    0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[14][5]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[14][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U112/Y (NAND2X2M)                              0.52       8.68 r
  Reg_file/U72/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U228/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[14][4]/D (DFFRQX1M)                    0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[14][4]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[14][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U112/Y (NAND2X2M)                              0.52       8.68 r
  Reg_file/U72/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U148/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[14][3]/D (DFFRQX1M)                    0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[14][3]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[14][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U112/Y (NAND2X2M)                              0.52       8.68 r
  Reg_file/U72/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U227/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[14][2]/D (DFFRQX1M)                    0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[14][2]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[14][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U96/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U112/Y (NAND2X2M)                              0.52       8.68 r
  Reg_file/U72/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U226/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[14][1]/D (DFFRQX1M)                    0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[14][1]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.25


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U103/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U65/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U11/Y (OAI2BB2X1M)                             0.49      10.11 r
  Reg_file/REG_reg[0][7]/D (DFFRQX4M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[0][7]/CK (DFFRQX4M)                    0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.26


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U103/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U65/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U129/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[0][3]/D (DFFRQX2M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[0][3]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.26


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U103/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U65/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U132/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[0][2]/D (DFFRQX2M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[0][2]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.26


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U103/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U65/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U133/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[0][4]/D (DFFRQX2M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[0][4]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.26


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U104/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U63/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U156/Y (OAI2BB2X1M)                            0.49      10.11 r
  Reg_file/REG_reg[2][1]/D (DFFRQX2M)                     0.00      10.11 r
  data arrival time                                                 10.11

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[2][1]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -10.11
  --------------------------------------------------------------------------
  slack (MET)                                                        9.26


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U103/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U65/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U130/Y (OAI2BB2X1M)                            0.58      10.20 f
  Reg_file/REG_reg[0][0]/D (DFFRHQX8M)                    0.00      10.20 f
  data arrival time                                                 10.20

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[0][0]/CK (DFFRHQX8M)                   0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                -10.20
  --------------------------------------------------------------------------
  slack (MET)                                                        9.32


  Startpoint: SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/DUT2/WR_ADDR_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)              0.86       0.86 f
  SYS_CTRL/U41/Y (INVX2M)                                 0.92       1.79 r
  SYS_CTRL/U62/Y (NAND2X2M)                               0.77       2.55 f
  SYS_CTRL/U60/Y (NOR2X4M)                                0.78       3.33 r
  SYS_CTRL/U46/Y (INVX2M)                                 0.47       3.80 f
  SYS_CTRL/U59/Y (NOR2X4M)                                0.73       4.53 r
  SYS_CTRL/U61/Y (NOR2X2M)                                0.45       4.98 f
  SYS_CTRL/U40/Y (OAI21X2M)                               0.91       5.89 r
  SYS_CTRL/TX_DATA_VALID (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.89 r
  FIFO/W_INC (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)            0.00       5.89 r
  FIFO/DUT2/W_INC (FIFO_WR_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       5.89 r
  FIFO/DUT2/U3/Y (NAND2X2M)                               0.98       6.87 f
  FIFO/DUT2/U4/Y (INVX4M)                                 1.09       7.96 r
  FIFO/DUT2/U14/Y (AND2X2M)                               0.55       8.51 r
  FIFO/DUT2/U13/Y (NAND2X2M)                              0.47       8.98 f
  FIFO/DUT2/U11/Y (NOR2BX2M)                              0.54       9.52 r
  FIFO/DUT2/U10/Y (CLKXOR2X2M)                            0.52      10.04 r
  FIFO/DUT2/WR_ADDR_reg[3]/D (DFFRQX1M)                   0.00      10.04 r
  data arrival time                                                 10.04

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  FIFO/DUT2/WR_ADDR_reg[3]/CK (DFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.36      19.44
  data required time                                                19.44
  --------------------------------------------------------------------------
  data required time                                                19.44
  data arrival time                                                -10.04
  --------------------------------------------------------------------------
  slack (MET)                                                        9.40


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U104/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U79/Y (BUFX4M)                                 0.78       9.46 r
  Reg_file/U254/Y (OAI2BB2X1M)                            0.56      10.02 f
  Reg_file/REG_reg[2][7]/D (DFFSQX2M)                     0.00      10.02 f
  data arrival time                                                 10.02

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[2][7]/CK (DFFSQX2M)                    0.00      19.80 r
  library setup time                                     -0.36      19.44
  data required time                                                19.44
  --------------------------------------------------------------------------
  data required time                                                19.44
  data arrival time                                                -10.02
  --------------------------------------------------------------------------
  slack (MET)                                                        9.41


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U103/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U65/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U131/Y (OAI2BB2X1M)                            0.50      10.13 r
  Reg_file/REG_reg[0][1]/D (DFFRHQX8M)                    0.00      10.13 r
  data arrival time                                                 10.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[0][1]/CK (DFFRHQX8M)                   0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (MET)                                                        9.43


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U104/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U63/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U239/Y (OAI2BB2X1M)                            0.50      10.13 r
  Reg_file/REG_reg[2][6]/D (DFFRHQX8M)                    0.00      10.13 r
  data arrival time                                                 10.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[2][6]/CK (DFFRHQX8M)                   0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (MET)                                                        9.43


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U104/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U63/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U159/Y (OAI2BB2X1M)                            0.50      10.13 r
  Reg_file/REG_reg[2][5]/D (DFFRHQX8M)                    0.00      10.13 r
  data arrival time                                                 10.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[2][5]/CK (DFFRHQX8M)                   0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (MET)                                                        9.43


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U104/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U63/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U158/Y (OAI2BB2X1M)                            0.50      10.13 r
  Reg_file/REG_reg[2][4]/D (DFFRHQX8M)                    0.00      10.13 r
  data arrival time                                                 10.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[2][4]/CK (DFFRHQX8M)                   0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (MET)                                                        9.43


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U104/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U63/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U136/Y (OAI2BB2X1M)                            0.50      10.13 r
  Reg_file/REG_reg[2][3]/D (DFFRHQX8M)                    0.00      10.13 r
  data arrival time                                                 10.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[2][3]/CK (DFFRHQX8M)                   0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (MET)                                                        9.43


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U101/Y (OAI222X1M)                             0.87       5.00 r
  SYS_CTRL/U100/Y (BUFX2M)                                0.99       5.99 r
  SYS_CTRL/ADDRESS[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       5.99 r
  Reg_file/ADDRESS[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       5.99 r
  Reg_file/U41/Y (INVX2M)                                 0.70       6.69 f
  Reg_file/U119/Y (INVX2M)                                0.95       7.65 r
  Reg_file/U95/Y (NOR2BX4M)                               0.50       8.15 f
  Reg_file/U104/Y (NAND2X2M)                              0.53       8.68 r
  Reg_file/U63/Y (BUFX4M)                                 0.94       9.62 r
  Reg_file/U157/Y (OAI2BB2X1M)                            0.50      10.13 r
  Reg_file/REG_reg[2][2]/D (DFFRHQX8M)                    0.00      10.13 r
  data arrival time                                                 10.13

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[2][2]/CK (DFFRHQX8M)                   0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                -10.13
  --------------------------------------------------------------------------
  slack (MET)                                                        9.43


  Startpoint: Reg_file/REG_reg[2][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNC/stages_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[2][2]/CK (DFFRHQX8M)                   0.00       0.00 r
  Reg_file/REG_reg[2][2]/Q (DFFRHQX8M)                    0.80       0.80 r
  Reg_file/REG_2[2] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.80 r
  UART_RX/prescale[0] (UART_RX)                           0.00       0.80 r
  UART_RX/DUT0/prescale[0] (fsm)                          0.00       0.80 r
  UART_RX/DUT0/U28/Y (INVX2M)                             0.53       1.33 f
  UART_RX/DUT0/U11/Y (NAND2BX2M)                          0.69       2.02 r
  UART_RX/DUT0/U15/Y (OR2X2M)                             0.69       2.71 r
  UART_RX/DUT0/U14/Y (OR2X2M)                             0.69       3.40 r
  UART_RX/DUT0/U12/Y (OR2X2M)                             0.70       4.10 r
  UART_RX/DUT0/U10/Y (NOR2X2M)                            0.41       4.51 f
  UART_RX/DUT0/U42/Y (AO21XLM)                            0.68       5.20 f
  UART_RX/DUT0/U45/Y (NAND4BBX1M)                         1.01       6.21 f
  UART_RX/DUT0/U5/Y (NOR4X4M)                             0.96       7.16 r
  UART_RX/DUT0/U23/Y (CLKINVX4M)                          1.01       8.17 f
  UART_RX/DUT0/U24/Y (NOR2X2M)                            0.97       9.14 r
  UART_RX/DUT0/U3/Y (NOR3BX2M)                            0.77       9.91 r
  UART_RX/DUT0/data_valid (fsm)                           0.00       9.91 r
  UART_RX/data_valid (UART_RX)                            0.00       9.91 r
  DATA_SYNC/BUS_EN (DATA_SYNC_BUS_WIDTH8)                 0.00       9.91 r
  DATA_SYNC/stages_reg[0]/D (DFFRQX1M)                    0.00       9.91 r
  data arrival time                                                  9.91

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DATA_SYNC/stages_reg[0]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.45      19.35
  data required time                                                19.35
  --------------------------------------------------------------------------
  data required time                                                19.35
  data arrival time                                                 -9.91
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[15][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U113/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U73/Y (BUFX4M)                                 0.65       8.99 f
  Reg_file/U231/Y (OAI2BB2X1M)                            0.74       9.74 r
  Reg_file/REG_reg[15][0]/D (DFFRQX1M)                    0.00       9.74 r
  data arrival time                                                  9.74

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[15][0]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.74
  --------------------------------------------------------------------------
  slack (MET)                                                        9.62


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[13][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U111/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U71/Y (BUFX4M)                                 0.65       8.99 f
  Reg_file/U219/Y (OAI2BB2X1M)                            0.74       9.74 r
  Reg_file/REG_reg[13][0]/D (DFFRQX1M)                    0.00       9.74 r
  data arrival time                                                  9.74

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[13][0]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.74
  --------------------------------------------------------------------------
  slack (MET)                                                        9.62


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[11][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U102/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U62/Y (BUFX4M)                                 0.65       8.99 f
  Reg_file/U207/Y (OAI2BB2X1M)                            0.74       9.74 r
  Reg_file/REG_reg[11][0]/D (DFFRQX1M)                    0.00       9.74 r
  data arrival time                                                  9.74

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[11][0]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.74
  --------------------------------------------------------------------------
  slack (MET)                                                        9.62


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[9][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U100/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U60/Y (BUFX4M)                                 0.65       8.99 f
  Reg_file/U195/Y (OAI2BB2X1M)                            0.74       9.74 r
  Reg_file/REG_reg[9][0]/D (DFFRQX1M)                     0.00       9.74 r
  data arrival time                                                  9.74

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[9][0]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.74
  --------------------------------------------------------------------------
  slack (MET)                                                        9.62


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[13][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U111/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U86/Y (BUFX4M)                                 0.57       8.92 f
  Reg_file/U224/Y (OAI2BB2X1M)                            0.72       9.63 r
  Reg_file/REG_reg[13][7]/D (DFFRQX1M)                    0.00       9.63 r
  data arrival time                                                  9.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[13][7]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.72


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[13][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U111/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U86/Y (BUFX4M)                                 0.57       8.92 f
  Reg_file/U250/Y (OAI2BB2X1M)                            0.72       9.63 r
  Reg_file/REG_reg[13][6]/D (DFFRQX1M)                    0.00       9.63 r
  data arrival time                                                  9.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[13][6]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.72


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[13][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U111/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U86/Y (BUFX4M)                                 0.57       8.92 f
  Reg_file/U223/Y (OAI2BB2X1M)                            0.72       9.63 r
  Reg_file/REG_reg[13][5]/D (DFFRQX1M)                    0.00       9.63 r
  data arrival time                                                  9.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[13][5]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.72


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[13][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U111/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U86/Y (BUFX4M)                                 0.57       8.92 f
  Reg_file/U222/Y (OAI2BB2X1M)                            0.72       9.63 r
  Reg_file/REG_reg[13][4]/D (DFFRQX1M)                    0.00       9.63 r
  data arrival time                                                  9.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[13][4]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.72


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[13][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U111/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U86/Y (BUFX4M)                                 0.57       8.92 f
  Reg_file/U147/Y (OAI2BB2X1M)                            0.72       9.63 r
  Reg_file/REG_reg[13][3]/D (DFFRQX1M)                    0.00       9.63 r
  data arrival time                                                  9.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[13][3]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.72


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[13][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U111/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U86/Y (BUFX4M)                                 0.57       8.92 f
  Reg_file/U221/Y (OAI2BB2X1M)                            0.72       9.63 r
  Reg_file/REG_reg[13][2]/D (DFFRQX1M)                    0.00       9.63 r
  data arrival time                                                  9.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[13][2]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.72


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[13][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U111/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U86/Y (BUFX4M)                                 0.57       8.92 f
  Reg_file/U220/Y (OAI2BB2X1M)                            0.72       9.63 r
  Reg_file/REG_reg[13][1]/D (DFFRQX1M)                    0.00       9.63 r
  data arrival time                                                  9.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[13][1]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.72


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[11][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U102/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U78/Y (BUFX4M)                                 0.57       8.92 f
  Reg_file/U212/Y (OAI2BB2X1M)                            0.72       9.63 r
  Reg_file/REG_reg[11][7]/D (DFFRQX1M)                    0.00       9.63 r
  data arrival time                                                  9.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[11][7]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.72


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[11][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U102/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U78/Y (BUFX4M)                                 0.57       8.92 f
  Reg_file/U248/Y (OAI2BB2X1M)                            0.72       9.63 r
  Reg_file/REG_reg[11][6]/D (DFFRQX1M)                    0.00       9.63 r
  data arrival time                                                  9.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[11][6]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.72


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[11][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U102/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U78/Y (BUFX4M)                                 0.57       8.92 f
  Reg_file/U211/Y (OAI2BB2X1M)                            0.72       9.63 r
  Reg_file/REG_reg[11][5]/D (DFFRQX1M)                    0.00       9.63 r
  data arrival time                                                  9.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[11][5]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.72


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[11][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U102/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U78/Y (BUFX4M)                                 0.57       8.92 f
  Reg_file/U210/Y (OAI2BB2X1M)                            0.72       9.63 r
  Reg_file/REG_reg[11][4]/D (DFFRQX1M)                    0.00       9.63 r
  data arrival time                                                  9.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[11][4]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.72


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[11][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U102/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U78/Y (BUFX4M)                                 0.57       8.92 f
  Reg_file/U145/Y (OAI2BB2X1M)                            0.72       9.63 r
  Reg_file/REG_reg[11][3]/D (DFFRQX1M)                    0.00       9.63 r
  data arrival time                                                  9.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[11][3]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.72


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[11][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U102/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U78/Y (BUFX4M)                                 0.57       8.92 f
  Reg_file/U209/Y (OAI2BB2X1M)                            0.72       9.63 r
  Reg_file/REG_reg[11][2]/D (DFFRQX1M)                    0.00       9.63 r
  data arrival time                                                  9.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[11][2]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.72


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[11][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U102/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U78/Y (BUFX4M)                                 0.57       8.92 f
  Reg_file/U208/Y (OAI2BB2X1M)                            0.72       9.63 r
  Reg_file/REG_reg[11][1]/D (DFFRQX1M)                    0.00       9.63 r
  data arrival time                                                  9.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[11][1]/CK (DFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.72


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[9][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U100/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U76/Y (BUFX4M)                                 0.57       8.92 f
  Reg_file/U200/Y (OAI2BB2X1M)                            0.72       9.63 r
  Reg_file/REG_reg[9][7]/D (DFFRQX1M)                     0.00       9.63 r
  data arrival time                                                  9.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[9][7]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.72


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[9][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U100/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U76/Y (BUFX4M)                                 0.57       8.92 f
  Reg_file/U246/Y (OAI2BB2X1M)                            0.72       9.63 r
  Reg_file/REG_reg[9][6]/D (DFFRQX1M)                     0.00       9.63 r
  data arrival time                                                  9.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[9][6]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.72


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[9][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U100/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U76/Y (BUFX4M)                                 0.57       8.92 f
  Reg_file/U199/Y (OAI2BB2X1M)                            0.72       9.63 r
  Reg_file/REG_reg[9][5]/D (DFFRQX1M)                     0.00       9.63 r
  data arrival time                                                  9.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[9][5]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.72


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[9][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U100/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U76/Y (BUFX4M)                                 0.57       8.92 f
  Reg_file/U198/Y (OAI2BB2X1M)                            0.72       9.63 r
  Reg_file/REG_reg[9][4]/D (DFFRQX1M)                     0.00       9.63 r
  data arrival time                                                  9.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[9][4]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.72


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[9][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U100/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U76/Y (BUFX4M)                                 0.57       8.92 f
  Reg_file/U143/Y (OAI2BB2X1M)                            0.72       9.63 r
  Reg_file/REG_reg[9][3]/D (DFFRQX1M)                     0.00       9.63 r
  data arrival time                                                  9.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[9][3]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.72


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[9][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U100/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U76/Y (BUFX4M)                                 0.57       8.92 f
  Reg_file/U197/Y (OAI2BB2X1M)                            0.72       9.63 r
  Reg_file/REG_reg[9][2]/D (DFFRQX1M)                     0.00       9.63 r
  data arrival time                                                  9.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[9][2]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.72


  Startpoint: SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[9][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[1]/CK (DFFRQX1M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[1]/Q (DFFRQX1M)              0.92       0.92 r
  SYS_CTRL/U91/Y (INVX2M)                                 0.58       1.50 f
  SYS_CTRL/U4/Y (NOR2X4M)                                 0.96       2.46 r
  SYS_CTRL/U66/Y (NAND3X2M)                               0.92       3.38 f
  SYS_CTRL/U49/Y (OR2X2M)                                 0.76       4.14 f
  SYS_CTRL/U33/Y (OAI22X1M)                               0.83       4.97 r
  SYS_CTRL/U32/Y (CLKBUFX6M)                              1.03       6.00 r
  SYS_CTRL/ADDRESS[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       6.00 r
  Reg_file/ADDRESS[3] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       6.00 r
  Reg_file/U118/Y (AND2X1M)                               0.73       6.73 r
  Reg_file/U31/Y (NOR2BX4M)                               0.96       7.69 r
  Reg_file/U100/Y (NAND2X2M)                              0.66       8.34 f
  Reg_file/U76/Y (BUFX4M)                                 0.57       8.92 f
  Reg_file/U196/Y (OAI2BB2X1M)                            0.72       9.63 r
  Reg_file/REG_reg[9][1]/D (DFFRQX1M)                     0.00       9.63 r
  data arrival time                                                  9.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  Reg_file/REG_reg[9][1]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.72


  Startpoint: UART_TX/DUT1/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX_OUT (output port clocked by UART_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT1/current_state_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  UART_TX/DUT1/current_state_reg[0]/Q (DFFRQX2M)          0.83       0.83 f
  UART_TX/DUT1/U11/Y (INVX2M)                             0.90       1.74 r
  UART_TX/DUT1/U5/Y (NAND3X2M)                            1.01       2.75 f
  UART_TX/DUT1/U3/Y (OAI21X2M)                            0.73       3.48 r
  UART_TX/DUT1/MUX_SEL[0] (FSM)                           0.00       3.48 r
  UART_TX/DUT3/MUX_SEL[0] (MUX)                           0.00       3.48 r
  UART_TX/DUT3/U4/Y (CLKINVX2M)                           0.54       4.02 f
  UART_TX/DUT3/U6/Y (OAI2B11X2M)                          0.60       4.62 r
  UART_TX/DUT3/U3/Y (BUFX2M)                              0.85       5.46 r
  UART_TX/DUT3/TX_OUT (MUX)                               0.00       5.46 r
  UART_TX/TX_OUT (UART_TX)                                0.00       5.46 r
  TX_OUT (out)                                            0.00       5.46 r
  data arrival time                                                  5.46

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  output external delay                                 -54.26     217.04
  data required time                                               217.04
  --------------------------------------------------------------------------
  data required time                                               217.04
  data arrival time                                                 -5.46
  --------------------------------------------------------------------------
  slack (MET)                                                      211.57


  Startpoint: UART_TX/DUT1/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: BUSY (output port clocked by UART_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT1/current_state_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  UART_TX/DUT1/current_state_reg[0]/Q (DFFRQX2M)          0.83       0.83 f
  UART_TX/DUT1/U11/Y (INVX2M)                             0.90       1.74 r
  UART_TX/DUT1/U5/Y (NAND3X2M)                            1.01       2.75 f
  UART_TX/DUT1/U8/Y (NAND2BX4M)                           0.83       3.58 r
  UART_TX/DUT1/BUSY (FSM)                                 0.00       3.58 r
  UART_TX/BUSY (UART_TX)                                  0.00       3.58 r
  BUSY (out)                                              0.00       3.58 r
  data arrival time                                                  3.58

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  output external delay                                 -54.26     217.04
  data required time                                               217.04
  --------------------------------------------------------------------------
  data required time                                               217.04
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                      213.46


  Startpoint: UART_RX/DUT5/stp_error_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: STOP_ERROR (output port clocked by UART_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT5/stp_error_reg/CK (DFFRQX1M)                0.00       0.00 r
  UART_RX/DUT5/stp_error_reg/Q (DFFRQX1M)                 0.64       0.64 r
  UART_RX/DUT5/U3/Y (INVXLM)                              0.45       1.09 f
  UART_RX/DUT5/U4/Y (INVX4M)                              0.78       1.86 r
  UART_RX/DUT5/stp_error (stop_check)                     0.00       1.86 r
  UART_RX/stp_error (UART_RX)                             0.00       1.86 r
  STOP_ERROR (out)                                        0.00       1.86 r
  data arrival time                                                  1.86

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  output external delay                                 -54.26     217.04
  data required time                                               217.04
  --------------------------------------------------------------------------
  data required time                                               217.04
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                      215.17


  Startpoint: UART_RX/DUT3/par_error_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: PARITY_ERROR
            (output port clocked by UART_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT3/par_error_reg/CK (DFFRQX4M)                0.00       0.00 r
  UART_RX/DUT3/par_error_reg/Q (DFFRQX4M)                 0.96       0.96 r
  UART_RX/DUT3/par_error (parity_check)                   0.00       0.96 r
  UART_RX/par_error (UART_RX)                             0.00       0.96 r
  PARITY_ERROR (out)                                      0.00       0.96 r
  data arrival time                                                  0.96

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  output external delay                                 -54.26     217.04
  data required time                                               217.04
  --------------------------------------------------------------------------
  data required time                                               217.04
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                      216.08


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT6/p_data_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.64       0.64 r
  UART_RX/DUT1/U16/Y (INVXLM)                             0.47       1.12 f
  UART_RX/DUT1/U17/Y (INVX6M)                             0.83       1.95 r
  UART_RX/DUT1/edge_count[0] (counter)                    0.00       1.95 r
  UART_RX/DUT0/edge_count[0] (fsm)                        0.00       1.95 r
  UART_RX/DUT0/U8/Y (NOR2BX2M)                            0.47       2.42 f
  UART_RX/DUT0/U44/Y (OAI2B2X1M)                          0.77       3.19 r
  UART_RX/DUT0/U45/Y (NAND4BBX1M)                         0.90       4.09 f
  UART_RX/DUT0/U5/Y (NOR4X4M)                             0.96       5.04 r
  UART_RX/DUT0/U23/Y (CLKINVX4M)                          1.01       6.05 f
  UART_RX/DUT0/U21/Y (NOR2X4M)                            0.91       6.96 r
  UART_RX/DUT0/deser_en (fsm)                             0.00       6.96 r
  UART_RX/DUT6/deser_en (deserializer)                    0.00       6.96 r
  UART_RX/DUT6/U16/Y (NAND2X4M)                           0.75       7.71 f
  UART_RX/DUT6/U7/Y (NOR2X2M)                             0.97       8.68 r
  UART_RX/DUT6/U19/Y (INVX2M)                             0.52       9.20 f
  UART_RX/DUT6/U24/Y (NOR2X4M)                            0.73       9.93 r
  UART_RX/DUT6/U27/Y (NAND2X2M)                           0.57      10.49 f
  UART_RX/DUT6/U26/Y (OAI2BB2X1M)                         0.74      11.23 r
  UART_RX/DUT6/p_data_reg[1]/D (DFFRQX2M)                 0.00      11.23 r
  data arrival time                                                 11.23

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT6/p_data_reg[1]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.42     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                -11.23
  --------------------------------------------------------------------------
  slack (MET)                                                      259.44


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT6/p_data_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.64       0.64 r
  UART_RX/DUT1/U16/Y (INVXLM)                             0.47       1.12 f
  UART_RX/DUT1/U17/Y (INVX6M)                             0.83       1.95 r
  UART_RX/DUT1/edge_count[0] (counter)                    0.00       1.95 r
  UART_RX/DUT0/edge_count[0] (fsm)                        0.00       1.95 r
  UART_RX/DUT0/U8/Y (NOR2BX2M)                            0.47       2.42 f
  UART_RX/DUT0/U44/Y (OAI2B2X1M)                          0.77       3.19 r
  UART_RX/DUT0/U45/Y (NAND4BBX1M)                         0.90       4.09 f
  UART_RX/DUT0/U5/Y (NOR4X4M)                             0.96       5.04 r
  UART_RX/DUT0/U23/Y (CLKINVX4M)                          1.01       6.05 f
  UART_RX/DUT0/U21/Y (NOR2X4M)                            0.91       6.96 r
  UART_RX/DUT0/deser_en (fsm)                             0.00       6.96 r
  UART_RX/DUT6/deser_en (deserializer)                    0.00       6.96 r
  UART_RX/DUT6/U16/Y (NAND2X4M)                           0.75       7.71 f
  UART_RX/DUT6/U7/Y (NOR2X2M)                             0.97       8.68 r
  UART_RX/DUT6/U19/Y (INVX2M)                             0.52       9.20 f
  UART_RX/DUT6/U24/Y (NOR2X4M)                            0.73       9.93 r
  UART_RX/DUT6/U29/Y (NAND2X2M)                           0.53      10.45 f
  UART_RX/DUT6/U28/Y (OAI2BB2X1M)                         0.74      11.19 r
  UART_RX/DUT6/p_data_reg[2]/D (DFFRQX2M)                 0.00      11.19 r
  data arrival time                                                 11.19

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT6/p_data_reg[2]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.42     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                -11.19
  --------------------------------------------------------------------------
  slack (MET)                                                      259.49


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT6/p_data_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.64       0.64 r
  UART_RX/DUT1/U16/Y (INVXLM)                             0.47       1.12 f
  UART_RX/DUT1/U17/Y (INVX6M)                             0.83       1.95 r
  UART_RX/DUT1/edge_count[0] (counter)                    0.00       1.95 r
  UART_RX/DUT0/edge_count[0] (fsm)                        0.00       1.95 r
  UART_RX/DUT0/U8/Y (NOR2BX2M)                            0.47       2.42 f
  UART_RX/DUT0/U44/Y (OAI2B2X1M)                          0.77       3.19 r
  UART_RX/DUT0/U45/Y (NAND4BBX1M)                         0.90       4.09 f
  UART_RX/DUT0/U5/Y (NOR4X4M)                             0.96       5.04 r
  UART_RX/DUT0/U23/Y (CLKINVX4M)                          1.01       6.05 f
  UART_RX/DUT0/U21/Y (NOR2X4M)                            0.91       6.96 r
  UART_RX/DUT0/deser_en (fsm)                             0.00       6.96 r
  UART_RX/DUT6/deser_en (deserializer)                    0.00       6.96 r
  UART_RX/DUT6/U16/Y (NAND2X4M)                           0.75       7.71 f
  UART_RX/DUT6/U7/Y (NOR2X2M)                             0.97       8.68 r
  UART_RX/DUT6/U19/Y (INVX2M)                             0.52       9.20 f
  UART_RX/DUT6/U24/Y (NOR2X4M)                            0.73       9.93 r
  UART_RX/DUT6/U41/Y (NAND2X2M)                           0.53      10.45 f
  UART_RX/DUT6/U40/Y (OAI2BB2X1M)                         0.73      11.18 r
  UART_RX/DUT6/p_data_reg[3]/D (DFFRQX2M)                 0.00      11.18 r
  data arrival time                                                 11.18

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT6/p_data_reg[3]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.42     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                -11.18
  --------------------------------------------------------------------------
  slack (MET)                                                      259.49


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT6/p_data_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.64       0.64 r
  UART_RX/DUT1/U16/Y (INVXLM)                             0.47       1.12 f
  UART_RX/DUT1/U17/Y (INVX6M)                             0.83       1.95 r
  UART_RX/DUT1/edge_count[0] (counter)                    0.00       1.95 r
  UART_RX/DUT0/edge_count[0] (fsm)                        0.00       1.95 r
  UART_RX/DUT0/U8/Y (NOR2BX2M)                            0.47       2.42 f
  UART_RX/DUT0/U44/Y (OAI2B2X1M)                          0.77       3.19 r
  UART_RX/DUT0/U45/Y (NAND4BBX1M)                         0.90       4.09 f
  UART_RX/DUT0/U5/Y (NOR4X4M)                             0.96       5.04 r
  UART_RX/DUT0/U23/Y (CLKINVX4M)                          1.01       6.05 f
  UART_RX/DUT0/U21/Y (NOR2X4M)                            0.91       6.96 r
  UART_RX/DUT0/deser_en (fsm)                             0.00       6.96 r
  UART_RX/DUT6/deser_en (deserializer)                    0.00       6.96 r
  UART_RX/DUT6/U16/Y (NAND2X4M)                           0.75       7.71 f
  UART_RX/DUT6/U23/Y (NOR3X8M)                            0.93       8.63 r
  UART_RX/DUT6/U17/Y (NAND2X2M)                           0.79       9.43 f
  UART_RX/DUT6/U36/Y (OAI2BB2X1M)                         0.78      10.21 r
  UART_RX/DUT6/p_data_reg[7]/D (DFFRQX2M)                 0.00      10.21 r
  data arrival time                                                 10.21

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT6/p_data_reg[7]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.42     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                      260.47


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT6/counter_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.64       0.64 r
  UART_RX/DUT1/U16/Y (INVXLM)                             0.47       1.12 f
  UART_RX/DUT1/U17/Y (INVX6M)                             0.83       1.95 r
  UART_RX/DUT1/edge_count[0] (counter)                    0.00       1.95 r
  UART_RX/DUT0/edge_count[0] (fsm)                        0.00       1.95 r
  UART_RX/DUT0/U8/Y (NOR2BX2M)                            0.47       2.42 f
  UART_RX/DUT0/U44/Y (OAI2B2X1M)                          0.77       3.19 r
  UART_RX/DUT0/U45/Y (NAND4BBX1M)                         0.90       4.09 f
  UART_RX/DUT0/U5/Y (NOR4X4M)                             0.96       5.04 r
  UART_RX/DUT0/U23/Y (CLKINVX4M)                          1.01       6.05 f
  UART_RX/DUT0/U21/Y (NOR2X4M)                            0.91       6.96 r
  UART_RX/DUT0/deser_en (fsm)                             0.00       6.96 r
  UART_RX/DUT6/deser_en (deserializer)                    0.00       6.96 r
  UART_RX/DUT6/U16/Y (NAND2X4M)                           0.75       7.71 f
  UART_RX/DUT6/U18/Y (NAND2X2M)                           0.78       8.48 r
  UART_RX/DUT6/U42/Y (OA21X2M)                            0.58       9.07 r
  UART_RX/DUT6/U25/Y (OAI21X2M)                           0.49       9.56 f
  UART_RX/DUT6/U39/Y (NOR2X2M)                            0.54      10.10 r
  UART_RX/DUT6/U38/Y (OAI2B1X2M)                          0.32      10.42 f
  UART_RX/DUT6/counter_reg[3]/D (DFFRQX1M)                0.00      10.42 f
  data arrival time                                                 10.42

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT6/counter_reg[3]/CK (DFFRQX1M)               0.00     271.10 r
  library setup time                                     -0.20     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                -10.42
  --------------------------------------------------------------------------
  slack (MET)                                                      260.48


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT6/p_data_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.64       0.64 r
  UART_RX/DUT1/U16/Y (INVXLM)                             0.47       1.12 f
  UART_RX/DUT1/U17/Y (INVX6M)                             0.83       1.95 r
  UART_RX/DUT1/edge_count[0] (counter)                    0.00       1.95 r
  UART_RX/DUT0/edge_count[0] (fsm)                        0.00       1.95 r
  UART_RX/DUT0/U8/Y (NOR2BX2M)                            0.47       2.42 f
  UART_RX/DUT0/U44/Y (OAI2B2X1M)                          0.77       3.19 r
  UART_RX/DUT0/U45/Y (NAND4BBX1M)                         0.90       4.09 f
  UART_RX/DUT0/U5/Y (NOR4X4M)                             0.96       5.04 r
  UART_RX/DUT0/U23/Y (CLKINVX4M)                          1.01       6.05 f
  UART_RX/DUT0/U21/Y (NOR2X4M)                            0.91       6.96 r
  UART_RX/DUT0/deser_en (fsm)                             0.00       6.96 r
  UART_RX/DUT6/deser_en (deserializer)                    0.00       6.96 r
  UART_RX/DUT6/U16/Y (NAND2X4M)                           0.75       7.71 f
  UART_RX/DUT6/U23/Y (NOR3X8M)                            0.93       8.63 r
  UART_RX/DUT6/U31/Y (NAND3X2M)                           0.66       9.29 f
  UART_RX/DUT6/U30/Y (OAI2BB2X1M)                         0.78      10.07 r
  UART_RX/DUT6/p_data_reg[4]/D (DFFRQX2M)                 0.00      10.07 r
  data arrival time                                                 10.07

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT6/p_data_reg[4]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.42     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                -10.07
  --------------------------------------------------------------------------
  slack (MET)                                                      260.60


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT6/counter_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.64       0.64 r
  UART_RX/DUT1/U16/Y (INVXLM)                             0.47       1.12 f
  UART_RX/DUT1/U17/Y (INVX6M)                             0.83       1.95 r
  UART_RX/DUT1/edge_count[0] (counter)                    0.00       1.95 r
  UART_RX/DUT0/edge_count[0] (fsm)                        0.00       1.95 r
  UART_RX/DUT0/U8/Y (NOR2BX2M)                            0.47       2.42 f
  UART_RX/DUT0/U44/Y (OAI2B2X1M)                          0.77       3.19 r
  UART_RX/DUT0/U45/Y (NAND4BBX1M)                         0.90       4.09 f
  UART_RX/DUT0/U5/Y (NOR4X4M)                             0.96       5.04 r
  UART_RX/DUT0/U23/Y (CLKINVX4M)                          1.01       6.05 f
  UART_RX/DUT0/U21/Y (NOR2X4M)                            0.91       6.96 r
  UART_RX/DUT0/deser_en (fsm)                             0.00       6.96 r
  UART_RX/DUT6/deser_en (deserializer)                    0.00       6.96 r
  UART_RX/DUT6/U16/Y (NAND2X4M)                           0.75       7.71 f
  UART_RX/DUT6/U18/Y (NAND2X2M)                           0.78       8.48 r
  UART_RX/DUT6/U42/Y (OA21X2M)                            0.58       9.07 r
  UART_RX/DUT6/U25/Y (OAI21X2M)                           0.49       9.56 f
  UART_RX/DUT6/U37/Y (OAI2BB2X1M)                         0.67      10.23 f
  UART_RX/DUT6/counter_reg[2]/D (DFFRQX2M)                0.00      10.23 f
  data arrival time                                                 10.23

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT6/counter_reg[2]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.26     270.83
  data required time                                               270.83
  --------------------------------------------------------------------------
  data required time                                               270.83
  data arrival time                                                -10.23
  --------------------------------------------------------------------------
  slack (MET)                                                      260.60


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT6/p_data_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.64       0.64 r
  UART_RX/DUT1/U16/Y (INVXLM)                             0.47       1.12 f
  UART_RX/DUT1/U17/Y (INVX6M)                             0.83       1.95 r
  UART_RX/DUT1/edge_count[0] (counter)                    0.00       1.95 r
  UART_RX/DUT0/edge_count[0] (fsm)                        0.00       1.95 r
  UART_RX/DUT0/U8/Y (NOR2BX2M)                            0.47       2.42 f
  UART_RX/DUT0/U44/Y (OAI2B2X1M)                          0.77       3.19 r
  UART_RX/DUT0/U45/Y (NAND4BBX1M)                         0.90       4.09 f
  UART_RX/DUT0/U5/Y (NOR4X4M)                             0.96       5.04 r
  UART_RX/DUT0/U23/Y (CLKINVX4M)                          1.01       6.05 f
  UART_RX/DUT0/U21/Y (NOR2X4M)                            0.91       6.96 r
  UART_RX/DUT0/deser_en (fsm)                             0.00       6.96 r
  UART_RX/DUT6/deser_en (deserializer)                    0.00       6.96 r
  UART_RX/DUT6/U16/Y (NAND2X4M)                           0.75       7.71 f
  UART_RX/DUT6/U23/Y (NOR3X8M)                            0.93       8.63 r
  UART_RX/DUT6/U33/Y (NAND2X2M)                           0.62       9.25 f
  UART_RX/DUT6/U32/Y (OAI2BB2X1M)                         0.74       9.99 r
  UART_RX/DUT6/p_data_reg[5]/D (DFFRQX2M)                 0.00       9.99 r
  data arrival time                                                  9.99

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT6/p_data_reg[5]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.42     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -9.99
  --------------------------------------------------------------------------
  slack (MET)                                                      260.68


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT6/p_data_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.64       0.64 r
  UART_RX/DUT1/U16/Y (INVXLM)                             0.47       1.12 f
  UART_RX/DUT1/U17/Y (INVX6M)                             0.83       1.95 r
  UART_RX/DUT1/edge_count[0] (counter)                    0.00       1.95 r
  UART_RX/DUT0/edge_count[0] (fsm)                        0.00       1.95 r
  UART_RX/DUT0/U8/Y (NOR2BX2M)                            0.47       2.42 f
  UART_RX/DUT0/U44/Y (OAI2B2X1M)                          0.77       3.19 r
  UART_RX/DUT0/U45/Y (NAND4BBX1M)                         0.90       4.09 f
  UART_RX/DUT0/U5/Y (NOR4X4M)                             0.96       5.04 r
  UART_RX/DUT0/U23/Y (CLKINVX4M)                          1.01       6.05 f
  UART_RX/DUT0/U21/Y (NOR2X4M)                            0.91       6.96 r
  UART_RX/DUT0/deser_en (fsm)                             0.00       6.96 r
  UART_RX/DUT6/deser_en (deserializer)                    0.00       6.96 r
  UART_RX/DUT6/U16/Y (NAND2X4M)                           0.75       7.71 f
  UART_RX/DUT6/U23/Y (NOR3X8M)                            0.93       8.63 r
  UART_RX/DUT6/U35/Y (NAND2X2M)                           0.62       9.25 f
  UART_RX/DUT6/U34/Y (OAI2BB2X1M)                         0.74       9.99 r
  UART_RX/DUT6/p_data_reg[6]/D (DFFRQX2M)                 0.00       9.99 r
  data arrival time                                                  9.99

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT6/p_data_reg[6]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.42     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -9.99
  --------------------------------------------------------------------------
  slack (MET)                                                      260.68


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT6/counter_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.64       0.64 r
  UART_RX/DUT1/U16/Y (INVXLM)                             0.47       1.12 f
  UART_RX/DUT1/U17/Y (INVX6M)                             0.83       1.95 r
  UART_RX/DUT1/edge_count[0] (counter)                    0.00       1.95 r
  UART_RX/DUT0/edge_count[0] (fsm)                        0.00       1.95 r
  UART_RX/DUT0/U8/Y (NOR2BX2M)                            0.47       2.42 f
  UART_RX/DUT0/U44/Y (OAI2B2X1M)                          0.77       3.19 r
  UART_RX/DUT0/U45/Y (NAND4BBX1M)                         0.90       4.09 f
  UART_RX/DUT0/U5/Y (NOR4X4M)                             0.96       5.04 r
  UART_RX/DUT0/U23/Y (CLKINVX4M)                          1.01       6.05 f
  UART_RX/DUT0/U21/Y (NOR2X4M)                            0.91       6.96 r
  UART_RX/DUT0/deser_en (fsm)                             0.00       6.96 r
  UART_RX/DUT6/deser_en (deserializer)                    0.00       6.96 r
  UART_RX/DUT6/U16/Y (NAND2X4M)                           0.75       7.71 f
  UART_RX/DUT6/U18/Y (NAND2X2M)                           0.78       8.48 r
  UART_RX/DUT6/U42/Y (OA21X2M)                            0.58       9.07 r
  UART_RX/DUT6/U20/Y (OAI2BB2X1M)                         0.45       9.51 f
  UART_RX/DUT6/counter_reg[1]/D (DFFRQX2M)                0.00       9.51 f
  data arrival time                                                  9.51

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT6/counter_reg[1]/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.26     270.84
  data required time                                               270.84
  --------------------------------------------------------------------------
  data required time                                               270.84
  data arrival time                                                 -9.51
  --------------------------------------------------------------------------
  slack (MET)                                                      261.32


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT1/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.65       0.65 f
  UART_RX/DUT1/U16/Y (INVXLM)                             0.61       1.27 r
  UART_RX/DUT1/U17/Y (INVX6M)                             0.58       1.84 f
  UART_RX/DUT1/U45/Y (INVX2M)                             0.69       2.53 r
  UART_RX/DUT1/U21/Y (NOR2X2M)                            0.42       2.95 f
  UART_RX/DUT1/U70/Y (OAI22X1M)                           0.80       3.75 r
  UART_RX/DUT1/U18/Y (NOR4BX2M)                           0.64       4.38 r
  UART_RX/DUT1/U22/Y (NAND4X2M)                           0.73       5.11 f
  UART_RX/DUT1/U38/Y (NAND2X1M)                           0.90       6.02 r
  UART_RX/DUT1/U40/Y (NAND3X4M)                           0.70       6.72 f
  UART_RX/DUT1/U39/Y (AOI21X2M)                           1.00       7.71 r
  UART_RX/DUT1/U44/Y (OAI21X2M)                           0.66       8.37 f
  UART_RX/DUT1/U49/Y (AOI32X1M)                           0.81       9.19 r
  UART_RX/DUT1/U48/Y (INVX2M)                             0.31       9.50 f
  UART_RX/DUT1/bit_count_reg[2]/D (DFFRQX2M)              0.00       9.50 f
  data arrival time                                                  9.50

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT1/bit_count_reg[2]/CK (DFFRQX2M)             0.00     271.10 r
  library setup time                                     -0.21     270.89
  data required time                                               270.89
  --------------------------------------------------------------------------
  data required time                                               270.89
  data arrival time                                                 -9.50
  --------------------------------------------------------------------------
  slack (MET)                                                      261.39


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT1/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.65       0.65 f
  UART_RX/DUT1/U16/Y (INVXLM)                             0.61       1.27 r
  UART_RX/DUT1/U17/Y (INVX6M)                             0.58       1.84 f
  UART_RX/DUT1/U45/Y (INVX2M)                             0.69       2.53 r
  UART_RX/DUT1/U21/Y (NOR2X2M)                            0.42       2.95 f
  UART_RX/DUT1/U70/Y (OAI22X1M)                           0.80       3.75 r
  UART_RX/DUT1/U18/Y (NOR4BX2M)                           0.64       4.38 r
  UART_RX/DUT1/U22/Y (NAND4X2M)                           0.73       5.11 f
  UART_RX/DUT1/U38/Y (NAND2X1M)                           0.90       6.02 r
  UART_RX/DUT1/U40/Y (NAND3X4M)                           0.70       6.72 f
  UART_RX/DUT1/U39/Y (AOI21X2M)                           1.00       7.71 r
  UART_RX/DUT1/U44/Y (OAI21X2M)                           0.66       8.37 f
  UART_RX/DUT1/U47/Y (AOI21X2M)                           0.61       8.98 r
  UART_RX/DUT1/U46/Y (OAI21X2M)                           0.32       9.30 f
  UART_RX/DUT1/bit_count_reg[3]/D (DFFRQX2M)              0.00       9.30 f
  data arrival time                                                  9.30

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT1/bit_count_reg[3]/CK (DFFRQX2M)             0.00     271.10 r
  library setup time                                     -0.22     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -9.30
  --------------------------------------------------------------------------
  slack (MET)                                                      261.58


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT6/counter_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.64       0.64 r
  UART_RX/DUT1/U16/Y (INVXLM)                             0.47       1.12 f
  UART_RX/DUT1/U17/Y (INVX6M)                             0.83       1.95 r
  UART_RX/DUT1/edge_count[0] (counter)                    0.00       1.95 r
  UART_RX/DUT0/edge_count[0] (fsm)                        0.00       1.95 r
  UART_RX/DUT0/U8/Y (NOR2BX2M)                            0.47       2.42 f
  UART_RX/DUT0/U44/Y (OAI2B2X1M)                          0.77       3.19 r
  UART_RX/DUT0/U45/Y (NAND4BBX1M)                         0.90       4.09 f
  UART_RX/DUT0/U5/Y (NOR4X4M)                             0.96       5.04 r
  UART_RX/DUT0/U23/Y (CLKINVX4M)                          1.01       6.05 f
  UART_RX/DUT0/U21/Y (NOR2X4M)                            0.91       6.96 r
  UART_RX/DUT0/deser_en (fsm)                             0.00       6.96 r
  UART_RX/DUT6/deser_en (deserializer)                    0.00       6.96 r
  UART_RX/DUT6/U16/Y (NAND2X4M)                           0.75       7.71 f
  UART_RX/DUT6/U18/Y (NAND2X2M)                           0.78       8.48 r
  UART_RX/DUT6/U43/Y (OAI22X1M)                           0.56       9.04 f
  UART_RX/DUT6/counter_reg[0]/D (DFFRQX1M)                0.00       9.04 f
  data arrival time                                                  9.04

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT6/counter_reg[0]/CK (DFFRQX1M)               0.00     271.10 r
  library setup time                                     -0.23     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -9.04
  --------------------------------------------------------------------------
  slack (MET)                                                      261.82


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT1/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.65       0.65 f
  UART_RX/DUT1/U16/Y (INVXLM)                             0.61       1.27 r
  UART_RX/DUT1/U17/Y (INVX6M)                             0.58       1.84 f
  UART_RX/DUT1/U45/Y (INVX2M)                             0.69       2.53 r
  UART_RX/DUT1/U71/Y (CLKNAND2X2M)                        0.76       3.30 f
  UART_RX/DUT1/U72/Y (AOI22X1M)                           0.89       4.18 r
  UART_RX/DUT1/U18/Y (NOR4BX2M)                           0.40       4.59 f
  UART_RX/DUT1/U22/Y (NAND4X2M)                           0.52       5.11 r
  UART_RX/DUT1/U38/Y (NAND2X1M)                           0.80       5.91 f
  UART_RX/DUT1/U40/Y (NAND3X4M)                           0.76       6.67 r
  UART_RX/DUT1/U36/Y (INVX2M)                             0.43       7.10 f
  UART_RX/DUT1/U34/Y (NOR2X6M)                            0.74       7.84 r
  UART_RX/DUT1/U52/Y (AO22X1M)                            0.47       8.31 r
  UART_RX/DUT1/edge_count_reg[1]/D (DFFRQX1M)             0.00       8.31 r
  data arrival time                                                  8.31

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT1/edge_count_reg[1]/CK (DFFRQX1M)            0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -8.31
  --------------------------------------------------------------------------
  slack (MET)                                                      262.40


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT1/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.65       0.65 f
  UART_RX/DUT1/U16/Y (INVXLM)                             0.61       1.27 r
  UART_RX/DUT1/U17/Y (INVX6M)                             0.58       1.84 f
  UART_RX/DUT1/U45/Y (INVX2M)                             0.69       2.53 r
  UART_RX/DUT1/U71/Y (CLKNAND2X2M)                        0.76       3.30 f
  UART_RX/DUT1/U72/Y (AOI22X1M)                           0.89       4.18 r
  UART_RX/DUT1/U18/Y (NOR4BX2M)                           0.40       4.59 f
  UART_RX/DUT1/U22/Y (NAND4X2M)                           0.52       5.11 r
  UART_RX/DUT1/U38/Y (NAND2X1M)                           0.80       5.91 f
  UART_RX/DUT1/U40/Y (NAND3X4M)                           0.76       6.67 r
  UART_RX/DUT1/U36/Y (INVX2M)                             0.43       7.10 f
  UART_RX/DUT1/U34/Y (NOR2X6M)                            0.74       7.84 r
  UART_RX/DUT1/U54/Y (AO22X1M)                            0.47       8.31 r
  UART_RX/DUT1/edge_count_reg[3]/D (DFFRQX1M)             0.00       8.31 r
  data arrival time                                                  8.31

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT1/edge_count_reg[3]/CK (DFFRQX1M)            0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -8.31
  --------------------------------------------------------------------------
  slack (MET)                                                      262.40


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT1/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.65       0.65 f
  UART_RX/DUT1/U16/Y (INVXLM)                             0.61       1.27 r
  UART_RX/DUT1/U17/Y (INVX6M)                             0.58       1.84 f
  UART_RX/DUT1/U45/Y (INVX2M)                             0.69       2.53 r
  UART_RX/DUT1/U71/Y (CLKNAND2X2M)                        0.76       3.30 f
  UART_RX/DUT1/U72/Y (AOI22X1M)                           0.89       4.18 r
  UART_RX/DUT1/U18/Y (NOR4BX2M)                           0.40       4.59 f
  UART_RX/DUT1/U22/Y (NAND4X2M)                           0.52       5.11 r
  UART_RX/DUT1/U38/Y (NAND2X1M)                           0.80       5.91 f
  UART_RX/DUT1/U40/Y (NAND3X4M)                           0.76       6.67 r
  UART_RX/DUT1/U36/Y (INVX2M)                             0.43       7.10 f
  UART_RX/DUT1/U34/Y (NOR2X6M)                            0.74       7.84 r
  UART_RX/DUT1/U53/Y (AO22X1M)                            0.47       8.31 r
  UART_RX/DUT1/edge_count_reg[2]/D (DFFRQX1M)             0.00       8.31 r
  data arrival time                                                  8.31

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT1/edge_count_reg[2]/CK (DFFRQX1M)            0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -8.31
  --------------------------------------------------------------------------
  slack (MET)                                                      262.40


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT1/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.65       0.65 f
  UART_RX/DUT1/U16/Y (INVXLM)                             0.61       1.27 r
  UART_RX/DUT1/U17/Y (INVX6M)                             0.58       1.84 f
  UART_RX/DUT1/U45/Y (INVX2M)                             0.69       2.53 r
  UART_RX/DUT1/U71/Y (CLKNAND2X2M)                        0.76       3.30 f
  UART_RX/DUT1/U72/Y (AOI22X1M)                           0.89       4.18 r
  UART_RX/DUT1/U18/Y (NOR4BX2M)                           0.40       4.59 f
  UART_RX/DUT1/U22/Y (NAND4X2M)                           0.52       5.11 r
  UART_RX/DUT1/U38/Y (NAND2X1M)                           0.80       5.91 f
  UART_RX/DUT1/U40/Y (NAND3X4M)                           0.76       6.67 r
  UART_RX/DUT1/U36/Y (INVX2M)                             0.43       7.10 f
  UART_RX/DUT1/U34/Y (NOR2X6M)                            0.74       7.84 r
  UART_RX/DUT1/U55/Y (AO22X1M)                            0.47       8.31 r
  UART_RX/DUT1/edge_count_reg[4]/D (DFFRQX1M)             0.00       8.31 r
  data arrival time                                                  8.31

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT1/edge_count_reg[4]/CK (DFFRQX1M)            0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -8.31
  --------------------------------------------------------------------------
  slack (MET)                                                      262.40


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT1/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.65       0.65 f
  UART_RX/DUT1/U16/Y (INVXLM)                             0.61       1.27 r
  UART_RX/DUT1/U17/Y (INVX6M)                             0.58       1.84 f
  UART_RX/DUT1/U45/Y (INVX2M)                             0.69       2.53 r
  UART_RX/DUT1/U71/Y (CLKNAND2X2M)                        0.76       3.30 f
  UART_RX/DUT1/U72/Y (AOI22X1M)                           0.89       4.18 r
  UART_RX/DUT1/U18/Y (NOR4BX2M)                           0.40       4.59 f
  UART_RX/DUT1/U22/Y (NAND4X2M)                           0.52       5.11 r
  UART_RX/DUT1/U38/Y (NAND2X1M)                           0.80       5.91 f
  UART_RX/DUT1/U40/Y (NAND3X4M)                           0.76       6.67 r
  UART_RX/DUT1/U36/Y (INVX2M)                             0.43       7.10 f
  UART_RX/DUT1/U34/Y (NOR2X6M)                            0.74       7.84 r
  UART_RX/DUT1/U51/Y (AO22X1M)                            0.47       8.31 r
  UART_RX/DUT1/edge_count_reg[0]/D (DFFRQX1M)             0.00       8.31 r
  data arrival time                                                  8.31

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -8.31
  --------------------------------------------------------------------------
  slack (MET)                                                      262.40


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT5/stp_error_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.64       0.64 r
  UART_RX/DUT1/U16/Y (INVXLM)                             0.47       1.12 f
  UART_RX/DUT1/U17/Y (INVX6M)                             0.83       1.95 r
  UART_RX/DUT1/edge_count[0] (counter)                    0.00       1.95 r
  UART_RX/DUT0/edge_count[0] (fsm)                        0.00       1.95 r
  UART_RX/DUT0/U8/Y (NOR2BX2M)                            0.47       2.42 f
  UART_RX/DUT0/U44/Y (OAI2B2X1M)                          0.77       3.19 r
  UART_RX/DUT0/U45/Y (NAND4BBX1M)                         0.90       4.09 f
  UART_RX/DUT0/U5/Y (NOR4X4M)                             0.96       5.04 r
  UART_RX/DUT0/U23/Y (CLKINVX4M)                          1.01       6.05 f
  UART_RX/DUT0/U24/Y (NOR2X2M)                            0.97       7.02 r
  UART_RX/DUT0/stp_chk_en (fsm)                           0.00       7.02 r
  UART_RX/DUT5/stp_chk_en (stop_check)                    0.00       7.02 r
  UART_RX/DUT5/U6/Y (INVX2M)                              0.49       7.52 f
  UART_RX/DUT5/U5/Y (OAI2BB2X1M)                          0.71       8.23 r
  UART_RX/DUT5/stp_error_reg/D (DFFRQX1M)                 0.00       8.23 r
  data arrival time                                                  8.23

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT5/stp_error_reg/CK (DFFRQX1M)                0.00     271.10 r
  library setup time                                     -0.44     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -8.23
  --------------------------------------------------------------------------
  slack (MET)                                                      262.43


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT1/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.65       0.65 f
  UART_RX/DUT1/U16/Y (INVXLM)                             0.61       1.27 r
  UART_RX/DUT1/U17/Y (INVX6M)                             0.58       1.84 f
  UART_RX/DUT1/U45/Y (INVX2M)                             0.69       2.53 r
  UART_RX/DUT1/U21/Y (NOR2X2M)                            0.42       2.95 f
  UART_RX/DUT1/U70/Y (OAI22X1M)                           0.80       3.75 r
  UART_RX/DUT1/U18/Y (NOR4BX2M)                           0.64       4.38 r
  UART_RX/DUT1/U22/Y (NAND4X2M)                           0.73       5.11 f
  UART_RX/DUT1/U38/Y (NAND2X1M)                           0.90       6.02 r
  UART_RX/DUT1/U40/Y (NAND3X4M)                           0.70       6.72 f
  UART_RX/DUT1/U20/Y (NOR3X6M)                            0.87       7.58 r
  UART_RX/DUT1/U42/Y (OAI2BB2X1M)                         0.48       8.06 r
  UART_RX/DUT1/bit_count_reg[1]/D (DFFRQX1M)              0.00       8.06 r
  data arrival time                                                  8.06

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT1/bit_count_reg[1]/CK (DFFRQX1M)             0.00     271.10 r
  library setup time                                     -0.44     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -8.06
  --------------------------------------------------------------------------
  slack (MET)                                                      262.59


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT0/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.64       0.64 r
  UART_RX/DUT1/U16/Y (INVXLM)                             0.47       1.12 f
  UART_RX/DUT1/U17/Y (INVX6M)                             0.83       1.95 r
  UART_RX/DUT1/edge_count[0] (counter)                    0.00       1.95 r
  UART_RX/DUT0/edge_count[0] (fsm)                        0.00       1.95 r
  UART_RX/DUT0/U8/Y (NOR2BX2M)                            0.47       2.42 f
  UART_RX/DUT0/U44/Y (OAI2B2X1M)                          0.77       3.19 r
  UART_RX/DUT0/U45/Y (NAND4BBX1M)                         0.90       4.09 f
  UART_RX/DUT0/U5/Y (NOR4X4M)                             0.96       5.04 r
  UART_RX/DUT0/U23/Y (CLKINVX4M)                          1.01       6.05 f
  UART_RX/DUT0/U25/Y (NOR3X6M)                            0.96       7.01 r
  UART_RX/DUT0/U33/Y (INVX2M)                             0.33       7.34 f
  UART_RX/DUT0/U4/Y (OAI222X1M)                           0.70       8.04 r
  UART_RX/DUT0/current_state_reg[2]/D (DFFRX4M)           0.00       8.04 r
  data arrival time                                                  8.04

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT0/current_state_reg[2]/CK (DFFRX4M)          0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -8.04
  --------------------------------------------------------------------------
  slack (MET)                                                      262.67


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT0/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.64       0.64 r
  UART_RX/DUT1/U16/Y (INVXLM)                             0.47       1.12 f
  UART_RX/DUT1/U17/Y (INVX6M)                             0.83       1.95 r
  UART_RX/DUT1/edge_count[0] (counter)                    0.00       1.95 r
  UART_RX/DUT0/edge_count[0] (fsm)                        0.00       1.95 r
  UART_RX/DUT0/U8/Y (NOR2BX2M)                            0.47       2.42 f
  UART_RX/DUT0/U44/Y (OAI2B2X1M)                          0.77       3.19 r
  UART_RX/DUT0/U45/Y (NAND4BBX1M)                         0.90       4.09 f
  UART_RX/DUT0/U5/Y (NOR4X4M)                             0.96       5.04 r
  UART_RX/DUT0/U23/Y (CLKINVX4M)                          1.01       6.05 f
  UART_RX/DUT0/U32/Y (AOI2BB1X2M)                         0.52       6.57 f
  UART_RX/DUT0/U31/Y (NOR4X2M)                            0.62       7.19 r
  UART_RX/DUT0/U30/Y (AOI31X2M)                           0.28       7.47 f
  UART_RX/DUT0/U29/Y (OAI21X1M)                           0.44       7.92 r
  UART_RX/DUT0/current_state_reg[0]/D (DFFRQX1M)          0.00       7.92 r
  data arrival time                                                  7.92

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT0/current_state_reg[0]/CK (DFFRQX1M)         0.00     271.10 r
  library setup time                                     -0.44     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -7.92
  --------------------------------------------------------------------------
  slack (MET)                                                      262.74


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT6/p_data_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.64       0.64 r
  UART_RX/DUT1/U16/Y (INVXLM)                             0.47       1.12 f
  UART_RX/DUT1/U17/Y (INVX6M)                             0.83       1.95 r
  UART_RX/DUT1/edge_count[0] (counter)                    0.00       1.95 r
  UART_RX/DUT0/edge_count[0] (fsm)                        0.00       1.95 r
  UART_RX/DUT0/U8/Y (NOR2BX2M)                            0.47       2.42 f
  UART_RX/DUT0/U44/Y (OAI2B2X1M)                          0.77       3.19 r
  UART_RX/DUT0/U45/Y (NAND4BBX1M)                         0.90       4.09 f
  UART_RX/DUT0/U5/Y (NOR4X4M)                             0.96       5.04 r
  UART_RX/DUT0/U23/Y (CLKINVX4M)                          1.01       6.05 f
  UART_RX/DUT0/U21/Y (NOR2X4M)                            0.91       6.96 r
  UART_RX/DUT0/deser_en (fsm)                             0.00       6.96 r
  UART_RX/DUT6/deser_en (deserializer)                    0.00       6.96 r
  UART_RX/DUT6/U45/Y (NAND4X2M)                           0.51       7.47 f
  UART_RX/DUT6/U44/Y (NAND2BX2M)                          0.38       7.86 r
  UART_RX/DUT6/p_data_reg[0]/D (DFFRX4M)                  0.00       7.86 r
  data arrival time                                                  7.86

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT6/p_data_reg[0]/CK (DFFRX4M)                 0.00     271.10 r
  library setup time                                     -0.28     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                 -7.86
  --------------------------------------------------------------------------
  slack (MET)                                                      262.96


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT0/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.64       0.64 r
  UART_RX/DUT1/U16/Y (INVXLM)                             0.47       1.12 f
  UART_RX/DUT1/U17/Y (INVX6M)                             0.83       1.95 r
  UART_RX/DUT1/edge_count[0] (counter)                    0.00       1.95 r
  UART_RX/DUT0/edge_count[0] (fsm)                        0.00       1.95 r
  UART_RX/DUT0/U8/Y (NOR2BX2M)                            0.47       2.42 f
  UART_RX/DUT0/U44/Y (OAI2B2X1M)                          0.77       3.19 r
  UART_RX/DUT0/U45/Y (NAND4BBX1M)                         0.90       4.09 f
  UART_RX/DUT0/U5/Y (NOR4X4M)                             0.96       5.04 r
  UART_RX/DUT0/U23/Y (CLKINVX4M)                          1.01       6.05 f
  UART_RX/DUT0/U34/Y (NOR3X6M)                            0.90       6.95 r
  UART_RX/DUT0/U35/Y (OAI2B2X1M)                          0.74       7.69 r
  UART_RX/DUT0/current_state_reg[1]/D (DFFRQX2M)          0.00       7.69 r
  data arrival time                                                  7.69

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT0/current_state_reg[1]/CK (DFFRQX2M)         0.00     271.10 r
  library setup time                                     -0.44     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                 -7.69
  --------------------------------------------------------------------------
  slack (MET)                                                      262.97


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT1/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.65       0.65 f
  UART_RX/DUT1/U16/Y (INVXLM)                             0.61       1.27 r
  UART_RX/DUT1/U17/Y (INVX6M)                             0.58       1.84 f
  UART_RX/DUT1/U45/Y (INVX2M)                             0.69       2.53 r
  UART_RX/DUT1/U21/Y (NOR2X2M)                            0.42       2.95 f
  UART_RX/DUT1/U70/Y (OAI22X1M)                           0.80       3.75 r
  UART_RX/DUT1/U18/Y (NOR4BX2M)                           0.64       4.38 r
  UART_RX/DUT1/U22/Y (NAND4X2M)                           0.73       5.11 f
  UART_RX/DUT1/U38/Y (NAND2X1M)                           0.90       6.02 r
  UART_RX/DUT1/U40/Y (NAND3X4M)                           0.70       6.72 f
  UART_RX/DUT1/U50/Y (OAI32X2M)                           0.94       7.65 r
  UART_RX/DUT1/bit_count_reg[0]/D (DFFRQX2M)              0.00       7.65 r
  data arrival time                                                  7.65

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT1/bit_count_reg[0]/CK (DFFRQX2M)             0.00     271.10 r
  library setup time                                     -0.45     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -7.65
  --------------------------------------------------------------------------
  slack (MET)                                                      262.99


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT3/par_error_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.64       0.64 r
  UART_RX/DUT1/U16/Y (INVXLM)                             0.47       1.12 f
  UART_RX/DUT1/U17/Y (INVX6M)                             0.83       1.95 r
  UART_RX/DUT1/edge_count[0] (counter)                    0.00       1.95 r
  UART_RX/DUT0/edge_count[0] (fsm)                        0.00       1.95 r
  UART_RX/DUT0/U8/Y (NOR2BX2M)                            0.47       2.42 f
  UART_RX/DUT0/U44/Y (OAI2B2X1M)                          0.77       3.19 r
  UART_RX/DUT0/U45/Y (NAND4BBX1M)                         0.90       4.09 f
  UART_RX/DUT0/U5/Y (NOR4X4M)                             0.96       5.04 r
  UART_RX/DUT0/U23/Y (CLKINVX4M)                          1.01       6.05 f
  UART_RX/DUT0/U25/Y (NOR3X6M)                            0.96       7.01 r
  UART_RX/DUT0/par_chk_en (fsm)                           0.00       7.01 r
  UART_RX/DUT3/par_chk_en (parity_check)                  0.00       7.01 r
  UART_RX/DUT3/U3/Y (AO2B2X2M)                            0.46       7.47 r
  UART_RX/DUT3/par_error_reg/D (DFFRQX4M)                 0.00       7.47 r
  data arrival time                                                  7.47

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT3/par_error_reg/CK (DFFRQX4M)                0.00     271.10 r
  library setup time                                     -0.34     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                      263.29


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT4/str_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.64       0.64 r
  UART_RX/DUT1/U16/Y (INVXLM)                             0.47       1.12 f
  UART_RX/DUT1/U17/Y (INVX6M)                             0.83       1.95 r
  UART_RX/DUT1/edge_count[0] (counter)                    0.00       1.95 r
  UART_RX/DUT0/edge_count[0] (fsm)                        0.00       1.95 r
  UART_RX/DUT0/U8/Y (NOR2BX2M)                            0.47       2.42 f
  UART_RX/DUT0/U44/Y (OAI2B2X1M)                          0.77       3.19 r
  UART_RX/DUT0/U45/Y (NAND4BBX1M)                         0.90       4.09 f
  UART_RX/DUT0/U5/Y (NOR4X4M)                             0.96       5.04 r
  UART_RX/DUT0/U23/Y (CLKINVX4M)                          1.01       6.05 f
  UART_RX/DUT0/U34/Y (NOR3X6M)                            0.90       6.95 r
  UART_RX/DUT0/str_chk_en (fsm)                           0.00       6.95 r
  UART_RX/DUT4/str_chk_en (start_check)                   0.00       6.95 r
  UART_RX/DUT4/U2/Y (AO2B2X2M)                            0.48       7.43 r
  UART_RX/DUT4/str_glitch_reg/D (DFFRQX1M)                0.00       7.43 r
  data arrival time                                                  7.43

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT4/str_glitch_reg/CK (DFFRQX1M)               0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -7.43
  --------------------------------------------------------------------------
  slack (MET)                                                      263.31


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT2/sample_3_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.64       0.64 r
  UART_RX/DUT1/U16/Y (INVXLM)                             0.47       1.12 f
  UART_RX/DUT1/U17/Y (INVX6M)                             0.83       1.95 r
  UART_RX/DUT1/edge_count[0] (counter)                    0.00       1.95 r
  UART_RX/DUT2/edge_count[0] (data_sampling)              0.00       1.95 r
  UART_RX/DUT2/U7/Y (NOR2BX2M)                            0.89       2.84 r
  UART_RX/DUT2/U37/Y (OAI2B2X1M)                          0.62       3.46 f
  UART_RX/DUT2/U38/Y (NAND3BX1M)                          0.56       4.02 r
  UART_RX/DUT2/U9/Y (NOR4X4M)                             0.29       4.30 f
  UART_RX/DUT2/U18/Y (NOR2BX2M)                           0.82       5.12 r
  UART_RX/DUT2/U24/Y (NAND3BX1M)                          1.07       6.19 f
  UART_RX/DUT2/U23/Y (OAI2BB2X1M)                         0.97       7.15 r
  UART_RX/DUT2/sample_3_reg/D (DFFRQX1M)                  0.00       7.15 r
  data arrival time                                                  7.15

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT2/sample_3_reg/CK (DFFRQX1M)                 0.00     271.10 r
  library setup time                                     -0.45     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -7.15
  --------------------------------------------------------------------------
  slack (MET)                                                      263.49


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT2/sample_2_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.64       0.64 r
  UART_RX/DUT1/U16/Y (INVXLM)                             0.47       1.12 f
  UART_RX/DUT1/U17/Y (INVX6M)                             0.83       1.95 r
  UART_RX/DUT1/edge_count[0] (counter)                    0.00       1.95 r
  UART_RX/DUT2/edge_count[0] (data_sampling)              0.00       1.95 r
  UART_RX/DUT2/U7/Y (NOR2BX2M)                            0.89       2.84 r
  UART_RX/DUT2/U37/Y (OAI2B2X1M)                          0.62       3.46 f
  UART_RX/DUT2/U38/Y (NAND3BX1M)                          0.56       4.02 r
  UART_RX/DUT2/U9/Y (NOR4X4M)                             0.29       4.30 f
  UART_RX/DUT2/U18/Y (NOR2BX2M)                           0.82       5.12 r
  UART_RX/DUT2/U22/Y (NAND2X1M)                           0.83       5.95 f
  UART_RX/DUT2/U21/Y (OAI2BB2X1M)                         0.82       6.77 r
  UART_RX/DUT2/sample_2_reg/D (DFFRQX2M)                  0.00       6.77 r
  data arrival time                                                  6.77

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT2/sample_2_reg/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.42     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -6.77
  --------------------------------------------------------------------------
  slack (MET)                                                      263.91


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT2/sample_1_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.64       0.64 r
  UART_RX/DUT1/U16/Y (INVXLM)                             0.47       1.12 f
  UART_RX/DUT1/U17/Y (INVX6M)                             0.83       1.95 r
  UART_RX/DUT1/edge_count[0] (counter)                    0.00       1.95 r
  UART_RX/DUT2/edge_count[0] (data_sampling)              0.00       1.95 r
  UART_RX/DUT2/U5/Y (NOR2BX2M)                            0.47       2.42 f
  UART_RX/DUT2/U36/Y (OAI2B2X1M)                          0.77       3.19 r
  UART_RX/DUT2/U38/Y (NAND3BX1M)                          0.76       3.95 f
  UART_RX/DUT2/U9/Y (NOR4X4M)                             0.68       4.63 r
  UART_RX/DUT2/U20/Y (NAND2X1M)                           0.78       5.42 f
  UART_RX/DUT2/U19/Y (OAI2BB2X1M)                         0.81       6.22 r
  UART_RX/DUT2/sample_1_reg/D (DFFRQX2M)                  0.00       6.22 r
  data arrival time                                                  6.22

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT2/sample_1_reg/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.42     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -6.22
  --------------------------------------------------------------------------
  slack (MET)                                                      264.45


  Startpoint: UART_RX/DUT6/p_data_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT3/par_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT6/p_data_reg[6]/CK (DFFRQX2M)                0.00       0.00 r
  UART_RX/DUT6/p_data_reg[6]/Q (DFFRQX2M)                 0.85       0.85 r
  UART_RX/DUT6/p_data[6] (deserializer)                   0.00       0.85 r
  UART_RX/DUT3/p_data[6] (parity_check)                   0.00       0.85 r
  UART_RX/DUT3/U5/Y (XNOR2X2M)                            0.51       1.37 r
  UART_RX/DUT3/U8/Y (XOR3XLM)                             0.61       1.98 f
  UART_RX/DUT3/U6/Y (XOR3XLM)                             0.92       2.89 r
  UART_RX/DUT3/par_bit_reg/D (DFFRQX1M)                   0.00       2.89 r
  data arrival time                                                  2.89

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  UART_RX/DUT3/par_bit_reg/CK (DFFRQX1M)                  0.00     271.10 r
  library setup time                                     -0.41     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                      267.79


  Startpoint: RST_SYNC_2/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  RST_SYNC_2/SYNC_RST_reg/CK (DFFRQX1M)                   0.00    8410.20 r
  RST_SYNC_2/SYNC_RST_reg/Q (DFFRQX1M)                    0.64    8410.85 r
  RST_SYNC_2/SYNC_RST (RST_SYNC_NUM_STAGES2_1)            0.00    8410.85 r
  U6_mux2X1/IN_0 (mux2X1_5)                               0.00    8410.85 r
  U6_mux2X1/U1/Y (AO2B2X2M)                               0.38    8411.23 r
  U6_mux2X1/OUT (mux2X1_5)                                0.00    8411.23 r
  U5/Y (INVX2M)                                           0.20    8411.43 f
  U3/Y (INVX4M)                                           0.69    8412.12 r
  UART_TX/RST (UART_TX)                                   0.00    8412.12 r
  UART_TX/U2/Y (INVX2M)                                   0.34    8412.46 f
  UART_TX/U1/Y (INVX4M)                                   0.91    8413.37 r
  UART_TX/DUT0/RST (serializer_WIDTH8)                    0.00    8413.37 r
  UART_TX/DUT0/U7/Y (INVX2M)                              0.39    8413.76 f
  UART_TX/DUT0/U4/Y (NOR3BX4M)                            0.81    8414.58 r
  UART_TX/DUT0/U3/Y (BUFX4M)                              0.83    8415.41 r
  UART_TX/DUT0/REG_reg[6]/E (EDFFX1M)                     0.00    8415.41 r
  data arrival time                                               8415.41

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT0/REG_reg[6]/CK (EDFFX1M)                    0.00    8681.30 r
  library setup time                                     -0.50    8680.80
  data required time                                              8680.80
  --------------------------------------------------------------------------
  data required time                                              8680.80
  data arrival time                                              -8415.41
  --------------------------------------------------------------------------
  slack (MET)                                                      265.40


  Startpoint: RST_SYNC_2/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  RST_SYNC_2/SYNC_RST_reg/CK (DFFRQX1M)                   0.00    8410.20 r
  RST_SYNC_2/SYNC_RST_reg/Q (DFFRQX1M)                    0.64    8410.85 r
  RST_SYNC_2/SYNC_RST (RST_SYNC_NUM_STAGES2_1)            0.00    8410.85 r
  U6_mux2X1/IN_0 (mux2X1_5)                               0.00    8410.85 r
  U6_mux2X1/U1/Y (AO2B2X2M)                               0.38    8411.23 r
  U6_mux2X1/OUT (mux2X1_5)                                0.00    8411.23 r
  U5/Y (INVX2M)                                           0.20    8411.43 f
  U3/Y (INVX4M)                                           0.69    8412.12 r
  UART_TX/RST (UART_TX)                                   0.00    8412.12 r
  UART_TX/U2/Y (INVX2M)                                   0.34    8412.46 f
  UART_TX/U1/Y (INVX4M)                                   0.91    8413.37 r
  UART_TX/DUT0/RST (serializer_WIDTH8)                    0.00    8413.37 r
  UART_TX/DUT0/U7/Y (INVX2M)                              0.39    8413.76 f
  UART_TX/DUT0/U4/Y (NOR3BX4M)                            0.81    8414.58 r
  UART_TX/DUT0/U3/Y (BUFX4M)                              0.83    8415.41 r
  UART_TX/DUT0/REG_reg[5]/E (EDFFX1M)                     0.00    8415.41 r
  data arrival time                                               8415.41

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT0/REG_reg[5]/CK (EDFFX1M)                    0.00    8681.30 r
  library setup time                                     -0.50    8680.80
  data required time                                              8680.80
  --------------------------------------------------------------------------
  data required time                                              8680.80
  data arrival time                                              -8415.41
  --------------------------------------------------------------------------
  slack (MET)                                                      265.40


  Startpoint: RST_SYNC_2/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  RST_SYNC_2/SYNC_RST_reg/CK (DFFRQX1M)                   0.00    8410.20 r
  RST_SYNC_2/SYNC_RST_reg/Q (DFFRQX1M)                    0.64    8410.85 r
  RST_SYNC_2/SYNC_RST (RST_SYNC_NUM_STAGES2_1)            0.00    8410.85 r
  U6_mux2X1/IN_0 (mux2X1_5)                               0.00    8410.85 r
  U6_mux2X1/U1/Y (AO2B2X2M)                               0.38    8411.23 r
  U6_mux2X1/OUT (mux2X1_5)                                0.00    8411.23 r
  U5/Y (INVX2M)                                           0.20    8411.43 f
  U3/Y (INVX4M)                                           0.69    8412.12 r
  UART_TX/RST (UART_TX)                                   0.00    8412.12 r
  UART_TX/U2/Y (INVX2M)                                   0.34    8412.46 f
  UART_TX/U1/Y (INVX4M)                                   0.91    8413.37 r
  UART_TX/DUT0/RST (serializer_WIDTH8)                    0.00    8413.37 r
  UART_TX/DUT0/U7/Y (INVX2M)                              0.39    8413.76 f
  UART_TX/DUT0/U4/Y (NOR3BX4M)                            0.81    8414.58 r
  UART_TX/DUT0/U3/Y (BUFX4M)                              0.83    8415.41 r
  UART_TX/DUT0/REG_reg[3]/E (EDFFX1M)                     0.00    8415.41 r
  data arrival time                                               8415.41

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT0/REG_reg[3]/CK (EDFFX1M)                    0.00    8681.30 r
  library setup time                                     -0.50    8680.80
  data required time                                              8680.80
  --------------------------------------------------------------------------
  data required time                                              8680.80
  data arrival time                                              -8415.41
  --------------------------------------------------------------------------
  slack (MET)                                                      265.40


  Startpoint: RST_SYNC_2/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  RST_SYNC_2/SYNC_RST_reg/CK (DFFRQX1M)                   0.00    8410.20 r
  RST_SYNC_2/SYNC_RST_reg/Q (DFFRQX1M)                    0.64    8410.85 r
  RST_SYNC_2/SYNC_RST (RST_SYNC_NUM_STAGES2_1)            0.00    8410.85 r
  U6_mux2X1/IN_0 (mux2X1_5)                               0.00    8410.85 r
  U6_mux2X1/U1/Y (AO2B2X2M)                               0.38    8411.23 r
  U6_mux2X1/OUT (mux2X1_5)                                0.00    8411.23 r
  U5/Y (INVX2M)                                           0.20    8411.43 f
  U3/Y (INVX4M)                                           0.69    8412.12 r
  UART_TX/RST (UART_TX)                                   0.00    8412.12 r
  UART_TX/U2/Y (INVX2M)                                   0.34    8412.46 f
  UART_TX/U1/Y (INVX4M)                                   0.91    8413.37 r
  UART_TX/DUT0/RST (serializer_WIDTH8)                    0.00    8413.37 r
  UART_TX/DUT0/U7/Y (INVX2M)                              0.39    8413.76 f
  UART_TX/DUT0/U4/Y (NOR3BX4M)                            0.81    8414.58 r
  UART_TX/DUT0/U3/Y (BUFX4M)                              0.83    8415.41 r
  UART_TX/DUT0/REG_reg[2]/E (EDFFX1M)                     0.00    8415.41 r
  data arrival time                                               8415.41

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT0/REG_reg[2]/CK (EDFFX1M)                    0.00    8681.30 r
  library setup time                                     -0.50    8680.80
  data required time                                              8680.80
  --------------------------------------------------------------------------
  data required time                                              8680.80
  data arrival time                                              -8415.41
  --------------------------------------------------------------------------
  slack (MET)                                                      265.40


  Startpoint: RST_SYNC_2/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  RST_SYNC_2/SYNC_RST_reg/CK (DFFRQX1M)                   0.00    8410.20 r
  RST_SYNC_2/SYNC_RST_reg/Q (DFFRQX1M)                    0.64    8410.85 r
  RST_SYNC_2/SYNC_RST (RST_SYNC_NUM_STAGES2_1)            0.00    8410.85 r
  U6_mux2X1/IN_0 (mux2X1_5)                               0.00    8410.85 r
  U6_mux2X1/U1/Y (AO2B2X2M)                               0.38    8411.23 r
  U6_mux2X1/OUT (mux2X1_5)                                0.00    8411.23 r
  U5/Y (INVX2M)                                           0.20    8411.43 f
  U3/Y (INVX4M)                                           0.69    8412.12 r
  UART_TX/RST (UART_TX)                                   0.00    8412.12 r
  UART_TX/U2/Y (INVX2M)                                   0.34    8412.46 f
  UART_TX/U1/Y (INVX4M)                                   0.91    8413.37 r
  UART_TX/DUT0/RST (serializer_WIDTH8)                    0.00    8413.37 r
  UART_TX/DUT0/U7/Y (INVX2M)                              0.39    8413.76 f
  UART_TX/DUT0/U4/Y (NOR3BX4M)                            0.81    8414.58 r
  UART_TX/DUT0/U3/Y (BUFX4M)                              0.83    8415.41 r
  UART_TX/DUT0/REG_reg[1]/E (EDFFX1M)                     0.00    8415.41 r
  data arrival time                                               8415.41

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT0/REG_reg[1]/CK (EDFFX1M)                    0.00    8681.30 r
  library setup time                                     -0.50    8680.80
  data required time                                              8680.80
  --------------------------------------------------------------------------
  data required time                                              8680.80
  data arrival time                                              -8415.41
  --------------------------------------------------------------------------
  slack (MET)                                                      265.40


  Startpoint: RST_SYNC_2/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  RST_SYNC_2/SYNC_RST_reg/CK (DFFRQX1M)                   0.00    8410.20 r
  RST_SYNC_2/SYNC_RST_reg/Q (DFFRQX1M)                    0.64    8410.85 r
  RST_SYNC_2/SYNC_RST (RST_SYNC_NUM_STAGES2_1)            0.00    8410.85 r
  U6_mux2X1/IN_0 (mux2X1_5)                               0.00    8410.85 r
  U6_mux2X1/U1/Y (AO2B2X2M)                               0.38    8411.23 r
  U6_mux2X1/OUT (mux2X1_5)                                0.00    8411.23 r
  U5/Y (INVX2M)                                           0.20    8411.43 f
  U3/Y (INVX4M)                                           0.69    8412.12 r
  UART_TX/RST (UART_TX)                                   0.00    8412.12 r
  UART_TX/U2/Y (INVX2M)                                   0.34    8412.46 f
  UART_TX/U1/Y (INVX4M)                                   0.91    8413.37 r
  UART_TX/DUT0/RST (serializer_WIDTH8)                    0.00    8413.37 r
  UART_TX/DUT0/U7/Y (INVX2M)                              0.39    8413.76 f
  UART_TX/DUT0/U4/Y (NOR3BX4M)                            0.81    8414.58 r
  UART_TX/DUT0/U3/Y (BUFX4M)                              0.83    8415.41 r
  UART_TX/DUT0/REG_reg[4]/E (EDFFHQX1M)                   0.00    8415.41 r
  data arrival time                                               8415.41

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT0/REG_reg[4]/CK (EDFFHQX1M)                  0.00    8681.30 r
  library setup time                                     -0.35    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                              -8415.41
  --------------------------------------------------------------------------
  slack (MET)                                                      265.55


  Startpoint: RST_SYNC_2/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  RST_SYNC_2/SYNC_RST_reg/CK (DFFRQX1M)                   0.00    8410.20 r
  RST_SYNC_2/SYNC_RST_reg/Q (DFFRQX1M)                    0.64    8410.85 r
  RST_SYNC_2/SYNC_RST (RST_SYNC_NUM_STAGES2_1)            0.00    8410.85 r
  U6_mux2X1/IN_0 (mux2X1_5)                               0.00    8410.85 r
  U6_mux2X1/U1/Y (AO2B2X2M)                               0.38    8411.23 r
  U6_mux2X1/OUT (mux2X1_5)                                0.00    8411.23 r
  U5/Y (INVX2M)                                           0.20    8411.43 f
  U3/Y (INVX4M)                                           0.69    8412.12 r
  UART_TX/RST (UART_TX)                                   0.00    8412.12 r
  UART_TX/U2/Y (INVX2M)                                   0.34    8412.46 f
  UART_TX/U1/Y (INVX4M)                                   0.91    8413.37 r
  UART_TX/DUT0/RST (serializer_WIDTH8)                    0.00    8413.37 r
  UART_TX/DUT0/U7/Y (INVX2M)                              0.39    8413.76 f
  UART_TX/DUT0/U4/Y (NOR3BX4M)                            0.81    8414.58 r
  UART_TX/DUT0/U3/Y (BUFX4M)                              0.83    8415.41 r
  UART_TX/DUT0/REG_reg[0]/E (EDFFHQX1M)                   0.00    8415.41 r
  data arrival time                                               8415.41

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT0/REG_reg[0]/CK (EDFFHQX1M)                  0.00    8681.30 r
  library setup time                                     -0.35    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                              -8415.41
  --------------------------------------------------------------------------
  slack (MET)                                                      265.55


  Startpoint: RST_SYNC_2/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  RST_SYNC_2/SYNC_RST_reg/CK (DFFRQX1M)                   0.00    8410.20 r
  RST_SYNC_2/SYNC_RST_reg/Q (DFFRQX1M)                    0.64    8410.85 r
  RST_SYNC_2/SYNC_RST (RST_SYNC_NUM_STAGES2_1)            0.00    8410.85 r
  U6_mux2X1/IN_0 (mux2X1_5)                               0.00    8410.85 r
  U6_mux2X1/U1/Y (AO2B2X2M)                               0.38    8411.23 r
  U6_mux2X1/OUT (mux2X1_5)                                0.00    8411.23 r
  U5/Y (INVX2M)                                           0.20    8411.43 f
  U3/Y (INVX4M)                                           0.69    8412.12 r
  UART_TX/RST (UART_TX)                                   0.00    8412.12 r
  UART_TX/U2/Y (INVX2M)                                   0.34    8412.46 f
  UART_TX/U1/Y (INVX4M)                                   0.91    8413.37 r
  UART_TX/DUT2/RST (parity_Calc_WIDTH8)                   0.00    8413.37 r
  UART_TX/DUT2/U5/Y (BUFX2M)                              0.55    8413.92 r
  UART_TX/DUT2/U4/Y (AND3X4M)                             0.97    8414.89 r
  UART_TX/DUT2/REG_reg[5]/E (EDFFHQX1M)                   0.00    8414.89 r
  data arrival time                                               8414.89

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT2/REG_reg[5]/CK (EDFFHQX1M)                  0.00    8681.30 r
  library setup time                                     -0.36    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                              -8414.89
  --------------------------------------------------------------------------
  slack (MET)                                                      266.06


  Startpoint: RST_SYNC_2/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  RST_SYNC_2/SYNC_RST_reg/CK (DFFRQX1M)                   0.00    8410.20 r
  RST_SYNC_2/SYNC_RST_reg/Q (DFFRQX1M)                    0.64    8410.85 r
  RST_SYNC_2/SYNC_RST (RST_SYNC_NUM_STAGES2_1)            0.00    8410.85 r
  U6_mux2X1/IN_0 (mux2X1_5)                               0.00    8410.85 r
  U6_mux2X1/U1/Y (AO2B2X2M)                               0.38    8411.23 r
  U6_mux2X1/OUT (mux2X1_5)                                0.00    8411.23 r
  U5/Y (INVX2M)                                           0.20    8411.43 f
  U3/Y (INVX4M)                                           0.69    8412.12 r
  UART_TX/RST (UART_TX)                                   0.00    8412.12 r
  UART_TX/U2/Y (INVX2M)                                   0.34    8412.46 f
  UART_TX/U1/Y (INVX4M)                                   0.91    8413.37 r
  UART_TX/DUT2/RST (parity_Calc_WIDTH8)                   0.00    8413.37 r
  UART_TX/DUT2/U5/Y (BUFX2M)                              0.55    8413.92 r
  UART_TX/DUT2/U4/Y (AND3X4M)                             0.97    8414.89 r
  UART_TX/DUT2/REG_reg[1]/E (EDFFHQX1M)                   0.00    8414.89 r
  data arrival time                                               8414.89

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT2/REG_reg[1]/CK (EDFFHQX1M)                  0.00    8681.30 r
  library setup time                                     -0.36    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                              -8414.89
  --------------------------------------------------------------------------
  slack (MET)                                                      266.06


  Startpoint: RST_SYNC_2/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  RST_SYNC_2/SYNC_RST_reg/CK (DFFRQX1M)                   0.00    8410.20 r
  RST_SYNC_2/SYNC_RST_reg/Q (DFFRQX1M)                    0.64    8410.85 r
  RST_SYNC_2/SYNC_RST (RST_SYNC_NUM_STAGES2_1)            0.00    8410.85 r
  U6_mux2X1/IN_0 (mux2X1_5)                               0.00    8410.85 r
  U6_mux2X1/U1/Y (AO2B2X2M)                               0.38    8411.23 r
  U6_mux2X1/OUT (mux2X1_5)                                0.00    8411.23 r
  U5/Y (INVX2M)                                           0.20    8411.43 f
  U3/Y (INVX4M)                                           0.69    8412.12 r
  UART_TX/RST (UART_TX)                                   0.00    8412.12 r
  UART_TX/U2/Y (INVX2M)                                   0.34    8412.46 f
  UART_TX/U1/Y (INVX4M)                                   0.91    8413.37 r
  UART_TX/DUT2/RST (parity_Calc_WIDTH8)                   0.00    8413.37 r
  UART_TX/DUT2/U5/Y (BUFX2M)                              0.55    8413.92 r
  UART_TX/DUT2/U4/Y (AND3X4M)                             0.97    8414.89 r
  UART_TX/DUT2/REG_reg[4]/E (EDFFHQX1M)                   0.00    8414.89 r
  data arrival time                                               8414.89

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT2/REG_reg[4]/CK (EDFFHQX1M)                  0.00    8681.30 r
  library setup time                                     -0.36    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                              -8414.89
  --------------------------------------------------------------------------
  slack (MET)                                                      266.06


  Startpoint: RST_SYNC_2/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  RST_SYNC_2/SYNC_RST_reg/CK (DFFRQX1M)                   0.00    8410.20 r
  RST_SYNC_2/SYNC_RST_reg/Q (DFFRQX1M)                    0.64    8410.85 r
  RST_SYNC_2/SYNC_RST (RST_SYNC_NUM_STAGES2_1)            0.00    8410.85 r
  U6_mux2X1/IN_0 (mux2X1_5)                               0.00    8410.85 r
  U6_mux2X1/U1/Y (AO2B2X2M)                               0.38    8411.23 r
  U6_mux2X1/OUT (mux2X1_5)                                0.00    8411.23 r
  U5/Y (INVX2M)                                           0.20    8411.43 f
  U3/Y (INVX4M)                                           0.69    8412.12 r
  UART_TX/RST (UART_TX)                                   0.00    8412.12 r
  UART_TX/U2/Y (INVX2M)                                   0.34    8412.46 f
  UART_TX/U1/Y (INVX4M)                                   0.91    8413.37 r
  UART_TX/DUT2/RST (parity_Calc_WIDTH8)                   0.00    8413.37 r
  UART_TX/DUT2/U5/Y (BUFX2M)                              0.55    8413.92 r
  UART_TX/DUT2/U4/Y (AND3X4M)                             0.97    8414.89 r
  UART_TX/DUT2/REG_reg[0]/E (EDFFHQX1M)                   0.00    8414.89 r
  data arrival time                                               8414.89

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT2/REG_reg[0]/CK (EDFFHQX1M)                  0.00    8681.30 r
  library setup time                                     -0.36    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                              -8414.89
  --------------------------------------------------------------------------
  slack (MET)                                                      266.06


  Startpoint: RST_SYNC_2/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  RST_SYNC_2/SYNC_RST_reg/CK (DFFRQX1M)                   0.00    8410.20 r
  RST_SYNC_2/SYNC_RST_reg/Q (DFFRQX1M)                    0.64    8410.85 r
  RST_SYNC_2/SYNC_RST (RST_SYNC_NUM_STAGES2_1)            0.00    8410.85 r
  U6_mux2X1/IN_0 (mux2X1_5)                               0.00    8410.85 r
  U6_mux2X1/U1/Y (AO2B2X2M)                               0.38    8411.23 r
  U6_mux2X1/OUT (mux2X1_5)                                0.00    8411.23 r
  U5/Y (INVX2M)                                           0.20    8411.43 f
  U3/Y (INVX4M)                                           0.69    8412.12 r
  UART_TX/RST (UART_TX)                                   0.00    8412.12 r
  UART_TX/U2/Y (INVX2M)                                   0.34    8412.46 f
  UART_TX/U1/Y (INVX4M)                                   0.91    8413.37 r
  UART_TX/DUT2/RST (parity_Calc_WIDTH8)                   0.00    8413.37 r
  UART_TX/DUT2/U5/Y (BUFX2M)                              0.55    8413.92 r
  UART_TX/DUT2/U4/Y (AND3X4M)                             0.97    8414.89 r
  UART_TX/DUT2/REG_reg[2]/E (EDFFHQX1M)                   0.00    8414.89 r
  data arrival time                                               8414.89

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT2/REG_reg[2]/CK (EDFFHQX1M)                  0.00    8681.30 r
  library setup time                                     -0.36    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                              -8414.89
  --------------------------------------------------------------------------
  slack (MET)                                                      266.06


  Startpoint: RST_SYNC_2/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  RST_SYNC_2/SYNC_RST_reg/CK (DFFRQX1M)                   0.00    8410.20 r
  RST_SYNC_2/SYNC_RST_reg/Q (DFFRQX1M)                    0.64    8410.85 r
  RST_SYNC_2/SYNC_RST (RST_SYNC_NUM_STAGES2_1)            0.00    8410.85 r
  U6_mux2X1/IN_0 (mux2X1_5)                               0.00    8410.85 r
  U6_mux2X1/U1/Y (AO2B2X2M)                               0.38    8411.23 r
  U6_mux2X1/OUT (mux2X1_5)                                0.00    8411.23 r
  U5/Y (INVX2M)                                           0.20    8411.43 f
  U3/Y (INVX4M)                                           0.69    8412.12 r
  UART_TX/RST (UART_TX)                                   0.00    8412.12 r
  UART_TX/U2/Y (INVX2M)                                   0.34    8412.46 f
  UART_TX/U1/Y (INVX4M)                                   0.91    8413.37 r
  UART_TX/DUT2/RST (parity_Calc_WIDTH8)                   0.00    8413.37 r
  UART_TX/DUT2/U5/Y (BUFX2M)                              0.55    8413.92 r
  UART_TX/DUT2/U4/Y (AND3X4M)                             0.97    8414.89 r
  UART_TX/DUT2/REG_reg[7]/E (EDFFHQX1M)                   0.00    8414.89 r
  data arrival time                                               8414.89

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT2/REG_reg[7]/CK (EDFFHQX1M)                  0.00    8681.30 r
  library setup time                                     -0.36    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                              -8414.89
  --------------------------------------------------------------------------
  slack (MET)                                                      266.06


  Startpoint: RST_SYNC_2/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  RST_SYNC_2/SYNC_RST_reg/CK (DFFRQX1M)                   0.00    8410.20 r
  RST_SYNC_2/SYNC_RST_reg/Q (DFFRQX1M)                    0.64    8410.85 r
  RST_SYNC_2/SYNC_RST (RST_SYNC_NUM_STAGES2_1)            0.00    8410.85 r
  U6_mux2X1/IN_0 (mux2X1_5)                               0.00    8410.85 r
  U6_mux2X1/U1/Y (AO2B2X2M)                               0.38    8411.23 r
  U6_mux2X1/OUT (mux2X1_5)                                0.00    8411.23 r
  U5/Y (INVX2M)                                           0.20    8411.43 f
  U3/Y (INVX4M)                                           0.69    8412.12 r
  UART_TX/RST (UART_TX)                                   0.00    8412.12 r
  UART_TX/U2/Y (INVX2M)                                   0.34    8412.46 f
  UART_TX/U1/Y (INVX4M)                                   0.91    8413.37 r
  UART_TX/DUT2/RST (parity_Calc_WIDTH8)                   0.00    8413.37 r
  UART_TX/DUT2/U5/Y (BUFX2M)                              0.55    8413.92 r
  UART_TX/DUT2/U4/Y (AND3X4M)                             0.97    8414.89 r
  UART_TX/DUT2/REG_reg[3]/E (EDFFHQX1M)                   0.00    8414.89 r
  data arrival time                                               8414.89

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT2/REG_reg[3]/CK (EDFFHQX1M)                  0.00    8681.30 r
  library setup time                                     -0.36    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                              -8414.89
  --------------------------------------------------------------------------
  slack (MET)                                                      266.06


  Startpoint: RST_SYNC_2/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  RST_SYNC_2/SYNC_RST_reg/CK (DFFRQX1M)                   0.00    8410.20 r
  RST_SYNC_2/SYNC_RST_reg/Q (DFFRQX1M)                    0.64    8410.85 r
  RST_SYNC_2/SYNC_RST (RST_SYNC_NUM_STAGES2_1)            0.00    8410.85 r
  U6_mux2X1/IN_0 (mux2X1_5)                               0.00    8410.85 r
  U6_mux2X1/U1/Y (AO2B2X2M)                               0.38    8411.23 r
  U6_mux2X1/OUT (mux2X1_5)                                0.00    8411.23 r
  U5/Y (INVX2M)                                           0.20    8411.43 f
  U3/Y (INVX4M)                                           0.69    8412.12 r
  UART_TX/RST (UART_TX)                                   0.00    8412.12 r
  UART_TX/U2/Y (INVX2M)                                   0.34    8412.46 f
  UART_TX/U1/Y (INVX4M)                                   0.91    8413.37 r
  UART_TX/DUT2/RST (parity_Calc_WIDTH8)                   0.00    8413.37 r
  UART_TX/DUT2/U5/Y (BUFX2M)                              0.55    8413.92 r
  UART_TX/DUT2/U4/Y (AND3X4M)                             0.97    8414.89 r
  UART_TX/DUT2/REG_reg[6]/E (EDFFHQX1M)                   0.00    8414.89 r
  data arrival time                                               8414.89

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT2/REG_reg[6]/CK (EDFFHQX1M)                  0.00    8681.30 r
  library setup time                                     -0.36    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                              -8414.89
  --------------------------------------------------------------------------
  slack (MET)                                                      266.06


  Startpoint: RST_SYNC_2/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  RST_SYNC_2/SYNC_RST_reg/CK (DFFRQX1M)                   0.00    8410.20 r
  RST_SYNC_2/SYNC_RST_reg/Q (DFFRQX1M)                    0.64    8410.85 r
  RST_SYNC_2/SYNC_RST (RST_SYNC_NUM_STAGES2_1)            0.00    8410.85 r
  U6_mux2X1/IN_0 (mux2X1_5)                               0.00    8410.85 r
  U6_mux2X1/U1/Y (AO2B2X2M)                               0.38    8411.23 r
  U6_mux2X1/OUT (mux2X1_5)                                0.00    8411.23 r
  U5/Y (INVX2M)                                           0.20    8411.43 f
  U3/Y (INVX4M)                                           0.69    8412.12 r
  UART_TX/RST (UART_TX)                                   0.00    8412.12 r
  UART_TX/U2/Y (INVX2M)                                   0.34    8412.46 f
  UART_TX/U1/Y (INVX4M)                                   0.91    8413.37 r
  UART_TX/DUT0/RST (serializer_WIDTH8)                    0.00    8413.37 r
  UART_TX/DUT0/U7/Y (INVX2M)                              0.39    8413.76 f
  UART_TX/DUT0/U4/Y (NOR3BX4M)                            0.81    8414.58 r
  UART_TX/DUT0/REG_reg[7]/E (EDFFX1M)                     0.00    8414.58 r
  data arrival time                                               8414.58

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT0/REG_reg[7]/CK (EDFFX1M)                    0.00    8681.30 r
  library setup time                                     -0.50    8680.80
  data required time                                              8680.80
  --------------------------------------------------------------------------
  data required time                                              8680.80
  data arrival time                                              -8414.58
  --------------------------------------------------------------------------
  slack (MET)                                                      266.22


  Startpoint: FIFO/DUT3/RD_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/DUT3/RD_PTR_reg[2]/Q (DFFRQX2M)                    0.85       0.85 r
  FIFO/DUT3/U34/Y (XNOR2X1M)                              0.66       1.50 r
  FIFO/DUT3/U36/Y (CLKNAND2X2M)                           0.60       2.10 f
  FIFO/DUT3/U3/Y (NOR4X2M)                                0.96       3.06 r
  FIFO/DUT3/EMPTY (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       3.06 r
  FIFO/EMPTY (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)            0.00       3.06 r
  U2/Y (CLKINVX2M)                                        1.19       4.25 f
  UART_TX/DATA_VALID (UART_TX)                            0.00       4.25 f
  UART_TX/DUT0/DATA_VALID (serializer_WIDTH8)             0.00       4.25 f
  UART_TX/DUT0/U8/Y (NOR2X4M)                             0.94       5.19 r
  UART_TX/DUT0/U5/Y (AOI21X2M)                            0.44       5.64 f
  UART_TX/DUT0/U10/Y (OAI21X2M)                           0.57       6.21 r
  UART_TX/DUT0/U15/Y (INVX2M)                             0.36       6.57 f
  UART_TX/DUT0/U14/Y (OAI32X2M)                           0.52       7.08 r
  UART_TX/DUT0/counter_reg[2]/D (DFFRQX4M)                0.00       7.08 r
  data arrival time                                                  7.08

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT0/counter_reg[2]/CK (DFFRQX4M)               0.00    8681.30 r
  library setup time                                     -0.45    8680.85
  data required time                                              8680.85
  --------------------------------------------------------------------------
  data required time                                              8680.85
  data arrival time                                                 -7.08
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.77


  Startpoint: FIFO/DUT3/RD_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/counter_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/DUT3/RD_PTR_reg[2]/Q (DFFRQX2M)                    0.85       0.85 r
  FIFO/DUT3/U34/Y (XNOR2X1M)                              0.66       1.50 r
  FIFO/DUT3/U36/Y (CLKNAND2X2M)                           0.60       2.10 f
  FIFO/DUT3/U3/Y (NOR4X2M)                                0.96       3.06 r
  FIFO/DUT3/EMPTY (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       3.06 r
  FIFO/EMPTY (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)            0.00       3.06 r
  U2/Y (CLKINVX2M)                                        1.19       4.25 f
  UART_TX/DATA_VALID (UART_TX)                            0.00       4.25 f
  UART_TX/DUT0/DATA_VALID (serializer_WIDTH8)             0.00       4.25 f
  UART_TX/DUT0/U8/Y (NOR2X4M)                             0.94       5.19 r
  UART_TX/DUT0/U5/Y (AOI21X2M)                            0.44       5.64 f
  UART_TX/DUT0/U10/Y (OAI21X2M)                           0.57       6.21 r
  UART_TX/DUT0/U17/Y (NOR2X2M)                            0.36       6.57 f
  UART_TX/DUT0/U16/Y (OAI2B2X1M)                          0.69       7.26 r
  UART_TX/DUT0/counter_reg[3]/D (DFFSQX2M)                0.00       7.26 r
  data arrival time                                                  7.26

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT0/counter_reg[3]/CK (DFFSQX2M)               0.00    8681.30 r
  library setup time                                     -0.25    8681.05
  data required time                                              8681.05
  --------------------------------------------------------------------------
  data required time                                              8681.05
  data arrival time                                                 -7.26
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.79


  Startpoint: FIFO/DUT3/RD_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/DUT3/RD_PTR_reg[2]/Q (DFFRQX2M)                    0.85       0.85 r
  FIFO/DUT3/U34/Y (XNOR2X1M)                              0.66       1.50 r
  FIFO/DUT3/U36/Y (CLKNAND2X2M)                           0.60       2.10 f
  FIFO/DUT3/U3/Y (NOR4X2M)                                0.96       3.06 r
  FIFO/DUT3/EMPTY (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       3.06 r
  FIFO/EMPTY (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)            0.00       3.06 r
  U2/Y (CLKINVX2M)                                        1.19       4.25 f
  UART_TX/DATA_VALID (UART_TX)                            0.00       4.25 f
  UART_TX/DUT0/DATA_VALID (serializer_WIDTH8)             0.00       4.25 f
  UART_TX/DUT0/U8/Y (NOR2X4M)                             0.94       5.19 r
  UART_TX/DUT0/U5/Y (AOI21X2M)                            0.44       5.64 f
  UART_TX/DUT0/U11/Y (OAI22X1M)                           0.78       6.41 r
  UART_TX/DUT0/counter_reg[1]/D (DFFRQX2M)                0.00       6.41 r
  data arrival time                                                  6.41

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT0/counter_reg[1]/CK (DFFRQX2M)               0.00    8681.30 r
  library setup time                                     -0.44    8680.87
  data required time                                              8680.87
  --------------------------------------------------------------------------
  data required time                                              8680.87
  data arrival time                                                 -6.41
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.45


  Startpoint: FIFO/DUT3/RD_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_ADDR_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/DUT3/RD_PTR_reg[2]/Q (DFFRQX2M)                    0.85       0.85 r
  FIFO/DUT3/U34/Y (XNOR2X1M)                              0.66       1.50 r
  FIFO/DUT3/U36/Y (CLKNAND2X2M)                           0.60       2.10 f
  FIFO/DUT3/U3/Y (NOR4X2M)                                0.96       3.06 r
  FIFO/DUT3/U4/Y (NAND2BX2M)                              0.89       3.95 r
  FIFO/DUT3/U7/Y (INVX4M)                                 0.74       4.69 f
  FIFO/DUT3/U16/Y (AND2X2M)                               0.54       5.23 f
  FIFO/DUT3/U15/Y (NAND2X2M)                              0.48       5.71 r
  FIFO/DUT3/U13/Y (NOR2X2M)                               0.27       5.98 f
  FIFO/DUT3/U12/Y (CLKXOR2X2M)                            0.47       6.45 r
  FIFO/DUT3/RD_ADDR_reg[3]/D (DFFRQX1M)                   0.00       6.45 r
  data arrival time                                                  6.45

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/DUT3/RD_ADDR_reg[3]/CK (DFFRQX1M)                  0.00    8681.30 r
  library setup time                                     -0.36    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -6.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.49


  Startpoint: FIFO/DUT3/RD_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_ADDR_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/DUT3/RD_PTR_reg[2]/Q (DFFRQX2M)                    0.85       0.85 r
  FIFO/DUT3/U34/Y (XNOR2X1M)                              0.66       1.50 r
  FIFO/DUT3/U36/Y (CLKNAND2X2M)                           0.60       2.10 f
  FIFO/DUT3/U3/Y (NOR4X2M)                                0.96       3.06 r
  FIFO/DUT3/U4/Y (NAND2BX2M)                              0.89       3.95 r
  FIFO/DUT3/U7/Y (INVX4M)                                 0.74       4.69 f
  FIFO/DUT3/U16/Y (AND2X2M)                               0.54       5.23 f
  FIFO/DUT3/U15/Y (NAND2X2M)                              0.48       5.71 r
  FIFO/DUT3/U9/Y (CLKXOR2X2M)                             0.49       6.20 f
  FIFO/DUT3/RD_ADDR_reg[2]/D (DFFRX4M)                    0.00       6.20 f
  data arrival time                                                  6.20

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/DUT3/RD_ADDR_reg[2]/CK (DFFRX4M)                   0.00    8681.30 r
  library setup time                                     -0.22    8681.08
  data required time                                              8681.08
  --------------------------------------------------------------------------
  data required time                                              8681.08
  data arrival time                                                 -6.20
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.88


  Startpoint: FIFO/DUT3/RD_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_ADDR_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/DUT3/RD_PTR_reg[2]/Q (DFFRQX2M)                    0.85       0.85 r
  FIFO/DUT3/U34/Y (XNOR2X1M)                              0.66       1.50 r
  FIFO/DUT3/U36/Y (CLKNAND2X2M)                           0.60       2.10 f
  FIFO/DUT3/U3/Y (NOR4X2M)                                0.96       3.06 r
  FIFO/DUT3/U4/Y (NAND2BX2M)                              0.89       3.95 r
  FIFO/DUT3/U7/Y (INVX4M)                                 0.74       4.69 f
  FIFO/DUT3/U16/Y (AND2X2M)                               0.54       5.23 f
  FIFO/DUT3/U11/Y (CLKXOR2X2M)                            0.49       5.72 r
  FIFO/DUT3/RD_ADDR_reg[1]/D (DFFRQX2M)                   0.00       5.72 r
  data arrival time                                                  5.72

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/DUT3/RD_ADDR_reg[1]/CK (DFFRQX2M)                  0.00    8681.30 r
  library setup time                                     -0.34    8680.96
  data required time                                              8680.96
  --------------------------------------------------------------------------
  data required time                                              8680.96
  data arrival time                                                 -5.72
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.25


  Startpoint: FIFO/DUT3/RD_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/DUT3/RD_PTR_reg[2]/Q (DFFRQX2M)                    0.85       0.85 r
  FIFO/DUT3/U34/Y (XNOR2X1M)                              0.66       1.50 r
  FIFO/DUT3/U36/Y (CLKNAND2X2M)                           0.60       2.10 f
  FIFO/DUT3/U3/Y (NOR4X2M)                                0.96       3.06 r
  FIFO/DUT3/EMPTY (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       3.06 r
  FIFO/EMPTY (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)            0.00       3.06 r
  U2/Y (CLKINVX2M)                                        1.19       4.25 f
  UART_TX/DATA_VALID (UART_TX)                            0.00       4.25 f
  UART_TX/DUT0/DATA_VALID (serializer_WIDTH8)             0.00       4.25 f
  UART_TX/DUT0/U8/Y (NOR2X4M)                             0.94       5.19 r
  UART_TX/DUT0/U18/Y (OAI2BB2X1M)                         0.48       5.67 r
  UART_TX/DUT0/counter_reg[0]/D (DFFRX4M)                 0.00       5.67 r
  data arrival time                                                  5.67

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT0/counter_reg[0]/CK (DFFRX4M)                0.00    8681.30 r
  library setup time                                     -0.35    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                                 -5.67
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.28


  Startpoint: FIFO/DUT3/RD_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_PTR_binary_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/DUT3/RD_PTR_reg[2]/Q (DFFRQX2M)                    0.85       0.85 r
  FIFO/DUT3/U34/Y (XNOR2X1M)                              0.66       1.50 r
  FIFO/DUT3/U36/Y (CLKNAND2X2M)                           0.60       2.10 f
  FIFO/DUT3/U3/Y (NOR4X2M)                                0.96       3.06 r
  FIFO/DUT3/U4/Y (NAND2BX2M)                              0.89       3.95 r
  FIFO/DUT3/U7/Y (INVX4M)                                 0.74       4.69 f
  FIFO/DUT3/U8/Y (OAI2BB2X1M)                             0.79       5.48 r
  FIFO/DUT3/RD_PTR_binary_reg[3]/D (DFFRQX1M)             0.00       5.48 r
  data arrival time                                                  5.48

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/DUT3/RD_PTR_binary_reg[3]/CK (DFFRQX1M)            0.00    8681.30 r
  library setup time                                     -0.44    8680.86
  data required time                                              8680.86
  --------------------------------------------------------------------------
  data required time                                              8680.86
  data arrival time                                                 -5.48
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.38


  Startpoint: FIFO/DUT3/RD_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_PTR_binary_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/DUT3/RD_PTR_reg[2]/Q (DFFRQX2M)                    0.85       0.85 r
  FIFO/DUT3/U34/Y (XNOR2X1M)                              0.66       1.50 r
  FIFO/DUT3/U36/Y (CLKNAND2X2M)                           0.60       2.10 f
  FIFO/DUT3/U3/Y (NOR4X2M)                                0.96       3.06 r
  FIFO/DUT3/U4/Y (NAND2BX2M)                              0.89       3.95 r
  FIFO/DUT3/U7/Y (INVX4M)                                 0.74       4.69 f
  FIFO/DUT3/U14/Y (OAI2BB2X1M)                            0.76       5.45 r
  FIFO/DUT3/RD_PTR_binary_reg[4]/D (DFFRX4M)              0.00       5.45 r
  data arrival time                                                  5.45

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/DUT3/RD_PTR_binary_reg[4]/CK (DFFRX4M)             0.00    8681.30 r
  library setup time                                     -0.35    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                                 -5.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.50


  Startpoint: FIFO/DUT3/RD_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT1/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/DUT3/RD_PTR_reg[2]/Q (DFFRQX2M)                    0.85       0.85 r
  FIFO/DUT3/U34/Y (XNOR2X1M)                              0.66       1.50 r
  FIFO/DUT3/U36/Y (CLKNAND2X2M)                           0.60       2.10 f
  FIFO/DUT3/U3/Y (NOR4X2M)                                0.96       3.06 r
  FIFO/DUT3/EMPTY (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       3.06 r
  FIFO/EMPTY (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)            0.00       3.06 r
  U2/Y (CLKINVX2M)                                        1.19       4.25 f
  UART_TX/DATA_VALID (UART_TX)                            0.00       4.25 f
  UART_TX/DUT1/DATA_VALID (FSM)                           0.00       4.25 f
  UART_TX/DUT1/U15/Y (AOI32X1M)                           1.00       5.25 r
  UART_TX/DUT1/U14/Y (NOR3X2M)                            0.32       5.57 f
  UART_TX/DUT1/current_state_reg[0]/D (DFFRQX2M)          0.00       5.57 f
  data arrival time                                                  5.57

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT1/current_state_reg[0]/CK (DFFRQX2M)         0.00    8681.30 r
  library setup time                                     -0.22    8681.08
  data required time                                              8681.08
  --------------------------------------------------------------------------
  data required time                                              8681.08
  data arrival time                                                 -5.57
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.51


  Startpoint: FIFO/DUT3/RD_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_PTR_binary_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/DUT3/RD_PTR_reg[2]/Q (DFFRQX2M)                    0.85       0.85 r
  FIFO/DUT3/U34/Y (XNOR2X1M)                              0.66       1.50 r
  FIFO/DUT3/U36/Y (CLKNAND2X2M)                           0.60       2.10 f
  FIFO/DUT3/U3/Y (NOR4X2M)                                0.96       3.06 r
  FIFO/DUT3/U4/Y (NAND2BX2M)                              0.89       3.95 r
  FIFO/DUT3/U7/Y (INVX4M)                                 0.74       4.69 f
  FIFO/DUT3/U19/Y (AO22X1M)                               0.78       5.47 f
  FIFO/DUT3/RD_PTR_binary_reg[0]/D (DFFRQX2M)             0.00       5.47 f
  data arrival time                                                  5.47

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/DUT3/RD_PTR_binary_reg[0]/CK (DFFRQX2M)            0.00    8681.30 r
  library setup time                                     -0.21    8681.09
  data required time                                              8681.09
  --------------------------------------------------------------------------
  data required time                                              8681.09
  data arrival time                                                 -5.47
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.62


  Startpoint: FIFO/DUT3/RD_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_PTR_binary_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/DUT3/RD_PTR_reg[2]/Q (DFFRQX2M)                    0.85       0.85 r
  FIFO/DUT3/U34/Y (XNOR2X1M)                              0.66       1.50 r
  FIFO/DUT3/U36/Y (CLKNAND2X2M)                           0.60       2.10 f
  FIFO/DUT3/U3/Y (NOR4X2M)                                0.96       3.06 r
  FIFO/DUT3/U4/Y (NAND2BX2M)                              0.89       3.95 r
  FIFO/DUT3/U7/Y (INVX4M)                                 0.74       4.69 f
  FIFO/DUT3/U18/Y (AO22X1M)                               0.78       5.47 f
  FIFO/DUT3/RD_PTR_binary_reg[1]/D (DFFRQX2M)             0.00       5.47 f
  data arrival time                                                  5.47

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/DUT3/RD_PTR_binary_reg[1]/CK (DFFRQX2M)            0.00    8681.30 r
  library setup time                                     -0.21    8681.09
  data required time                                              8681.09
  --------------------------------------------------------------------------
  data required time                                              8681.09
  data arrival time                                                 -5.47
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.62


  Startpoint: FIFO/DUT3/RD_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_PTR_binary_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/DUT3/RD_PTR_reg[2]/Q (DFFRQX2M)                    0.85       0.85 r
  FIFO/DUT3/U34/Y (XNOR2X1M)                              0.66       1.50 r
  FIFO/DUT3/U36/Y (CLKNAND2X2M)                           0.60       2.10 f
  FIFO/DUT3/U3/Y (NOR4X2M)                                0.96       3.06 r
  FIFO/DUT3/U4/Y (NAND2BX2M)                              0.89       3.95 r
  FIFO/DUT3/U7/Y (INVX4M)                                 0.74       4.69 f
  FIFO/DUT3/U17/Y (AO22X1M)                               0.78       5.47 f
  FIFO/DUT3/RD_PTR_binary_reg[2]/D (DFFRQX2M)             0.00       5.47 f
  data arrival time                                                  5.47

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/DUT3/RD_PTR_binary_reg[2]/CK (DFFRQX2M)            0.00    8681.30 r
  library setup time                                     -0.21    8681.09
  data required time                                              8681.09
  --------------------------------------------------------------------------
  data required time                                              8681.09
  data arrival time                                                 -5.47
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.62


  Startpoint: UART_TX/DUT1/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/PAR_BIT_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT1/current_state_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  UART_TX/DUT1/current_state_reg[0]/Q (DFFRQX2M)          1.04       1.04 r
  UART_TX/DUT1/U11/Y (INVX2M)                             0.74       1.78 f
  UART_TX/DUT1/U13/Y (OAI21X6M)                           0.77       2.55 r
  UART_TX/DUT1/PAR_FLAG (FSM)                             0.00       2.55 r
  UART_TX/DUT2/PAR_FLAG (parity_Calc_WIDTH8)              0.00       2.55 r
  UART_TX/DUT2/U6/Y (INVX2M)                              0.56       3.11 f
  UART_TX/DUT2/U3/Y (NOR2X2M)                             0.87       3.98 r
  UART_TX/DUT2/U7/Y (INVX2M)                              0.34       4.32 f
  UART_TX/DUT2/U9/Y (AOI32X1M)                            0.78       5.10 r
  UART_TX/DUT2/U8/Y (OAI2BB1X2M)                          0.35       5.45 f
  UART_TX/DUT2/PAR_BIT_reg/D (DFFRQX1M)                   0.00       5.45 f
  data arrival time                                                  5.45

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT2/PAR_BIT_reg/CK (DFFRQX1M)                  0.00    8681.30 r
  library setup time                                     -0.19    8681.11
  data required time                                              8681.11
  --------------------------------------------------------------------------
  data required time                                              8681.11
  data arrival time                                                 -5.45
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.66


  Startpoint: FIFO/DUT3/RD_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_ADDR_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/DUT3/RD_PTR_reg[2]/Q (DFFRQX2M)                    0.85       0.85 r
  FIFO/DUT3/U34/Y (XNOR2X1M)                              0.66       1.50 r
  FIFO/DUT3/U36/Y (CLKNAND2X2M)                           0.60       2.10 f
  FIFO/DUT3/U3/Y (NOR4X2M)                                0.96       3.06 r
  FIFO/DUT3/U4/Y (NAND2BX2M)                              0.89       3.95 r
  FIFO/DUT3/U7/Y (INVX4M)                                 0.74       4.69 f
  FIFO/DUT3/U10/Y (CLKXOR2X2M)                            0.56       5.25 r
  FIFO/DUT3/RD_ADDR_reg[0]/D (DFFRQX2M)                   0.00       5.25 r
  data arrival time                                                  5.25

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/DUT3/RD_ADDR_reg[0]/CK (DFFRQX2M)                  0.00    8681.30 r
  library setup time                                     -0.34    8680.96
  data required time                                              8680.96
  --------------------------------------------------------------------------
  data required time                                              8680.96
  data arrival time                                                 -5.25
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.71


  Startpoint: UART_TX/DUT1/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/SER_DATA_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT1/current_state_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  UART_TX/DUT1/current_state_reg[0]/Q (DFFRQX2M)          1.04       1.04 r
  UART_TX/DUT1/U11/Y (INVX2M)                             0.74       1.78 f
  UART_TX/DUT1/U13/Y (OAI21X6M)                           0.77       2.55 r
  UART_TX/DUT1/SER_EN (FSM)                               0.00       2.55 r
  UART_TX/DUT0/SER_EN (serializer_WIDTH8)                 0.00       2.55 r
  UART_TX/DUT0/U12/Y (NOR2BX8M)                           0.70       3.25 r
  UART_TX/DUT0/U9/Y (INVX4M)                              0.53       3.78 f
  UART_TX/DUT0/U24/Y (OAI2BB2X1M)                         0.72       4.50 r
  UART_TX/DUT0/SER_DATA_reg/D (DFFRQX1M)                  0.00       4.50 r
  data arrival time                                                  4.50

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT0/SER_DATA_reg/CK (DFFRQX1M)                 0.00    8681.30 r
  library setup time                                     -0.44    8680.86
  data required time                                              8680.86
  --------------------------------------------------------------------------
  data required time                                              8680.86
  data arrival time                                                 -4.50
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.36


  Startpoint: UART_TX/DUT0/counter_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT1/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT0/counter_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  UART_TX/DUT0/counter_reg[1]/Q (DFFRQX2M)                0.88       0.88 r
  UART_TX/DUT0/U19/Y (INVX4M)                             0.49       1.36 f
  UART_TX/DUT0/U13/Y (NAND2X4M)                           0.63       2.00 r
  UART_TX/DUT0/U6/Y (NOR3X6M)                             0.32       2.32 f
  UART_TX/DUT0/SER_DONE (serializer_WIDTH8)               0.00       2.32 f
  UART_TX/DUT1/SER_DONE (FSM)                             0.00       2.32 f
  UART_TX/DUT1/U6/Y (AOI2B1X2M)                           0.84       3.16 r
  UART_TX/DUT1/U17/Y (INVX2M)                             0.35       3.51 f
  UART_TX/DUT1/U16/Y (OAI32X2M)                           0.51       4.02 r
  UART_TX/DUT1/current_state_reg[1]/D (DFFRQX2M)          0.00       4.02 r
  data arrival time                                                  4.02

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT1/current_state_reg[1]/CK (DFFRQX2M)         0.00    8681.30 r
  library setup time                                     -0.45    8680.85
  data required time                                              8680.85
  --------------------------------------------------------------------------
  data required time                                              8680.85
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.83


  Startpoint: UART_TX/DUT0/counter_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT1/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT0/counter_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  UART_TX/DUT0/counter_reg[1]/Q (DFFRQX2M)                0.75       0.75 f
  UART_TX/DUT0/U19/Y (INVX4M)                             0.59       1.35 r
  UART_TX/DUT0/U13/Y (NAND2X4M)                           0.58       1.92 f
  UART_TX/DUT0/U6/Y (NOR3X6M)                             0.92       2.84 r
  UART_TX/DUT0/SER_DONE (serializer_WIDTH8)               0.00       2.84 r
  UART_TX/DUT1/SER_DONE (FSM)                             0.00       2.84 r
  UART_TX/DUT1/U6/Y (AOI2B1X2M)                           0.65       3.49 f
  UART_TX/DUT1/U9/Y (NOR2X2M)                             0.56       4.05 r
  UART_TX/DUT1/current_state_reg[2]/D (DFFRQX4M)          0.00       4.05 r
  data arrival time                                                  4.05

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT1/current_state_reg[2]/CK (DFFRQX4M)         0.00    8681.30 r
  library setup time                                     -0.38    8680.92
  data required time                                              8680.92
  --------------------------------------------------------------------------
  data required time                                              8680.92
  data arrival time                                                 -4.05
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.88


  Startpoint: UART_TX/DUT1/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: PULSE_GEN/FLOP_IN_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT1/current_state_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  UART_TX/DUT1/current_state_reg[0]/Q (DFFRQX2M)          0.83       0.83 f
  UART_TX/DUT1/U11/Y (INVX2M)                             0.90       1.74 r
  UART_TX/DUT1/U5/Y (NAND3X2M)                            1.01       2.75 f
  UART_TX/DUT1/U8/Y (NAND2BX4M)                           0.83       3.58 r
  UART_TX/DUT1/BUSY (FSM)                                 0.00       3.58 r
  UART_TX/BUSY (UART_TX)                                  0.00       3.58 r
  PULSE_GEN/LVL_SIG (PULSE_GEN)                           0.00       3.58 r
  PULSE_GEN/FLOP_IN_reg/D (DFFRQX1M)                      0.00       3.58 r
  data arrival time                                                  3.58

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  PULSE_GEN/FLOP_IN_reg/CK (DFFRQX1M)                     0.00    8681.30 r
  library setup time                                     -0.43    8680.88
  data required time                                              8680.88
  --------------------------------------------------------------------------
  data required time                                              8680.88
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.30


  Startpoint: FIFO/DUT3/RD_ADDR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[0]/Q (DFFRQX2M)                   0.87       0.87 r
  FIFO/DUT3/RD_ADDR[0] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/RD_ADDR[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/U109/Y (INVX2M)                               0.48       1.35 f
  FIFO/DUT4/U79/Y (INVX6M)                                0.73       2.08 r
  FIFO/DUT4/U100/Y (MX4X1M)                               0.69       2.77 f
  FIFO/DUT4/U99/Y (MX2X2M)                                0.52       3.29 f
  FIFO/DUT4/RD_DATA[7] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       3.29 f
  FIFO/RD_DATA[7] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       3.29 f
  UART_TX/P_DATA[7] (UART_TX)                             0.00       3.29 f
  UART_TX/DUT0/P_DATA[7] (serializer_WIDTH8)              0.00       3.29 f
  UART_TX/DUT0/REG_reg[7]/D (EDFFX1M)                     0.00       3.29 f
  data arrival time                                                  3.29

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT0/REG_reg[7]/CK (EDFFX1M)                    0.00    8681.30 r
  library setup time                                     -0.42    8680.88
  data required time                                              8680.88
  --------------------------------------------------------------------------
  data required time                                              8680.88
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.59


  Startpoint: FIFO/DUT3/RD_ADDR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[0]/Q (DFFRQX2M)                   0.87       0.87 r
  FIFO/DUT3/RD_ADDR[0] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/RD_ADDR[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/U109/Y (INVX2M)                               0.48       1.35 f
  FIFO/DUT4/U79/Y (INVX6M)                                0.73       2.08 r
  FIFO/DUT4/U97/Y (MX4X1M)                                0.69       2.77 f
  FIFO/DUT4/U96/Y (MX2X2M)                                0.52       3.29 f
  FIFO/DUT4/RD_DATA[6] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       3.29 f
  FIFO/RD_DATA[6] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       3.29 f
  UART_TX/P_DATA[6] (UART_TX)                             0.00       3.29 f
  UART_TX/DUT0/P_DATA[6] (serializer_WIDTH8)              0.00       3.29 f
  UART_TX/DUT0/REG_reg[6]/D (EDFFX1M)                     0.00       3.29 f
  data arrival time                                                  3.29

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT0/REG_reg[6]/CK (EDFFX1M)                    0.00    8681.30 r
  library setup time                                     -0.42    8680.88
  data required time                                              8680.88
  --------------------------------------------------------------------------
  data required time                                              8680.88
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.59


  Startpoint: FIFO/DUT3/RD_ADDR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[0]/Q (DFFRQX2M)                   0.87       0.87 r
  FIFO/DUT3/RD_ADDR[0] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/RD_ADDR[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/U109/Y (INVX2M)                               0.48       1.35 f
  FIFO/DUT4/U79/Y (INVX6M)                                0.73       2.08 r
  FIFO/DUT4/U94/Y (MX4X1M)                                0.69       2.77 f
  FIFO/DUT4/U93/Y (MX2X2M)                                0.52       3.29 f
  FIFO/DUT4/RD_DATA[5] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       3.29 f
  FIFO/RD_DATA[5] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       3.29 f
  UART_TX/P_DATA[5] (UART_TX)                             0.00       3.29 f
  UART_TX/DUT0/P_DATA[5] (serializer_WIDTH8)              0.00       3.29 f
  UART_TX/DUT0/REG_reg[5]/D (EDFFX1M)                     0.00       3.29 f
  data arrival time                                                  3.29

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT0/REG_reg[5]/CK (EDFFX1M)                    0.00    8681.30 r
  library setup time                                     -0.42    8680.88
  data required time                                              8680.88
  --------------------------------------------------------------------------
  data required time                                              8680.88
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.59


  Startpoint: FIFO/DUT3/RD_ADDR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[0]/Q (DFFRQX2M)                   0.87       0.87 r
  FIFO/DUT3/RD_ADDR[0] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/RD_ADDR[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/U109/Y (INVX2M)                               0.48       1.35 f
  FIFO/DUT4/U79/Y (INVX6M)                                0.73       2.08 r
  FIFO/DUT4/U91/Y (MX4X1M)                                0.69       2.77 f
  FIFO/DUT4/U90/Y (MX2X2M)                                0.52       3.29 f
  FIFO/DUT4/RD_DATA[3] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       3.29 f
  FIFO/RD_DATA[3] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       3.29 f
  UART_TX/P_DATA[3] (UART_TX)                             0.00       3.29 f
  UART_TX/DUT0/P_DATA[3] (serializer_WIDTH8)              0.00       3.29 f
  UART_TX/DUT0/REG_reg[3]/D (EDFFX1M)                     0.00       3.29 f
  data arrival time                                                  3.29

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT0/REG_reg[3]/CK (EDFFX1M)                    0.00    8681.30 r
  library setup time                                     -0.42    8680.88
  data required time                                              8680.88
  --------------------------------------------------------------------------
  data required time                                              8680.88
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.59


  Startpoint: FIFO/DUT3/RD_ADDR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[0]/Q (DFFRQX2M)                   0.87       0.87 r
  FIFO/DUT3/RD_ADDR[0] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/RD_ADDR[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/U109/Y (INVX2M)                               0.48       1.35 f
  FIFO/DUT4/U79/Y (INVX6M)                                0.73       2.08 r
  FIFO/DUT4/U88/Y (MX4X1M)                                0.69       2.77 f
  FIFO/DUT4/U87/Y (MX2X2M)                                0.52       3.29 f
  FIFO/DUT4/RD_DATA[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       3.29 f
  FIFO/RD_DATA[2] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       3.29 f
  UART_TX/P_DATA[2] (UART_TX)                             0.00       3.29 f
  UART_TX/DUT0/P_DATA[2] (serializer_WIDTH8)              0.00       3.29 f
  UART_TX/DUT0/REG_reg[2]/D (EDFFX1M)                     0.00       3.29 f
  data arrival time                                                  3.29

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT0/REG_reg[2]/CK (EDFFX1M)                    0.00    8681.30 r
  library setup time                                     -0.42    8680.88
  data required time                                              8680.88
  --------------------------------------------------------------------------
  data required time                                              8680.88
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.59


  Startpoint: FIFO/DUT3/RD_ADDR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[0]/Q (DFFRQX2M)                   0.87       0.87 r
  FIFO/DUT3/RD_ADDR[0] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/RD_ADDR[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/U109/Y (INVX2M)                               0.48       1.35 f
  FIFO/DUT4/U79/Y (INVX6M)                                0.73       2.08 r
  FIFO/DUT4/U85/Y (MX4X1M)                                0.69       2.77 f
  FIFO/DUT4/U84/Y (MX2X2M)                                0.52       3.29 f
  FIFO/DUT4/RD_DATA[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       3.29 f
  FIFO/RD_DATA[1] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       3.29 f
  UART_TX/P_DATA[1] (UART_TX)                             0.00       3.29 f
  UART_TX/DUT0/P_DATA[1] (serializer_WIDTH8)              0.00       3.29 f
  UART_TX/DUT0/REG_reg[1]/D (EDFFX1M)                     0.00       3.29 f
  data arrival time                                                  3.29

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT0/REG_reg[1]/CK (EDFFX1M)                    0.00    8681.30 r
  library setup time                                     -0.42    8680.88
  data required time                                              8680.88
  --------------------------------------------------------------------------
  data required time                                              8680.88
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.59


  Startpoint: FIFO/DUT3/RD_ADDR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[0]/Q (DFFRQX2M)                   0.87       0.87 r
  FIFO/DUT3/RD_ADDR[0] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/RD_ADDR[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/U109/Y (INVX2M)                               0.48       1.35 f
  FIFO/DUT4/U79/Y (INVX6M)                                0.73       2.08 r
  FIFO/DUT4/U106/Y (MX4X1M)                               0.69       2.77 f
  FIFO/DUT4/U105/Y (MX2X2M)                               0.52       3.29 f
  FIFO/DUT4/RD_DATA[4] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       3.29 f
  FIFO/RD_DATA[4] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       3.29 f
  UART_TX/P_DATA[4] (UART_TX)                             0.00       3.29 f
  UART_TX/DUT0/P_DATA[4] (serializer_WIDTH8)              0.00       3.29 f
  UART_TX/DUT0/REG_reg[4]/D (EDFFHQX1M)                   0.00       3.29 f
  data arrival time                                                  3.29

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT0/REG_reg[4]/CK (EDFFHQX1M)                  0.00    8681.30 r
  library setup time                                     -0.31    8680.99
  data required time                                              8680.99
  --------------------------------------------------------------------------
  data required time                                              8680.99
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.70


  Startpoint: FIFO/DUT3/RD_ADDR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[0]/Q (DFFRQX2M)                   0.87       0.87 r
  FIFO/DUT3/RD_ADDR[0] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/RD_ADDR[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/U109/Y (INVX2M)                               0.48       1.35 f
  FIFO/DUT4/U79/Y (INVX6M)                                0.73       2.08 r
  FIFO/DUT4/U103/Y (MX4X1M)                               0.69       2.77 f
  FIFO/DUT4/U102/Y (MX2X2M)                               0.52       3.29 f
  FIFO/DUT4/RD_DATA[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       3.29 f
  FIFO/RD_DATA[0] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       3.29 f
  UART_TX/P_DATA[0] (UART_TX)                             0.00       3.29 f
  UART_TX/DUT0/P_DATA[0] (serializer_WIDTH8)              0.00       3.29 f
  UART_TX/DUT0/REG_reg[0]/D (EDFFHQX1M)                   0.00       3.29 f
  data arrival time                                                  3.29

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT0/REG_reg[0]/CK (EDFFHQX1M)                  0.00    8681.30 r
  library setup time                                     -0.31    8680.99
  data required time                                              8680.99
  --------------------------------------------------------------------------
  data required time                                              8680.99
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.70


  Startpoint: FIFO/DUT3/RD_ADDR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[0]/Q (DFFRQX2M)                   0.87       0.87 r
  FIFO/DUT3/RD_ADDR[0] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/RD_ADDR[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/U109/Y (INVX2M)                               0.48       1.35 f
  FIFO/DUT4/U79/Y (INVX6M)                                0.73       2.08 r
  FIFO/DUT4/U106/Y (MX4X1M)                               0.69       2.77 f
  FIFO/DUT4/U105/Y (MX2X2M)                               0.52       3.29 f
  FIFO/DUT4/RD_DATA[4] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       3.29 f
  FIFO/RD_DATA[4] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       3.29 f
  UART_TX/P_DATA[4] (UART_TX)                             0.00       3.29 f
  UART_TX/DUT2/P_DATA[4] (parity_Calc_WIDTH8)             0.00       3.29 f
  UART_TX/DUT2/REG_reg[4]/D (EDFFHQX1M)                   0.00       3.29 f
  data arrival time                                                  3.29

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT2/REG_reg[4]/CK (EDFFHQX1M)                  0.00    8681.30 r
  library setup time                                     -0.31    8680.99
  data required time                                              8680.99
  --------------------------------------------------------------------------
  data required time                                              8680.99
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.70


  Startpoint: FIFO/DUT3/RD_ADDR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[0]/Q (DFFRQX2M)                   0.87       0.87 r
  FIFO/DUT3/RD_ADDR[0] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/RD_ADDR[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/U109/Y (INVX2M)                               0.48       1.35 f
  FIFO/DUT4/U79/Y (INVX6M)                                0.73       2.08 r
  FIFO/DUT4/U103/Y (MX4X1M)                               0.69       2.77 f
  FIFO/DUT4/U102/Y (MX2X2M)                               0.52       3.29 f
  FIFO/DUT4/RD_DATA[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       3.29 f
  FIFO/RD_DATA[0] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       3.29 f
  UART_TX/P_DATA[0] (UART_TX)                             0.00       3.29 f
  UART_TX/DUT2/P_DATA[0] (parity_Calc_WIDTH8)             0.00       3.29 f
  UART_TX/DUT2/REG_reg[0]/D (EDFFHQX1M)                   0.00       3.29 f
  data arrival time                                                  3.29

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT2/REG_reg[0]/CK (EDFFHQX1M)                  0.00    8681.30 r
  library setup time                                     -0.31    8680.99
  data required time                                              8680.99
  --------------------------------------------------------------------------
  data required time                                              8680.99
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.70


  Startpoint: FIFO/DUT3/RD_ADDR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[0]/Q (DFFRQX2M)                   0.87       0.87 r
  FIFO/DUT3/RD_ADDR[0] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/RD_ADDR[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/U109/Y (INVX2M)                               0.48       1.35 f
  FIFO/DUT4/U79/Y (INVX6M)                                0.73       2.08 r
  FIFO/DUT4/U94/Y (MX4X1M)                                0.69       2.77 f
  FIFO/DUT4/U93/Y (MX2X2M)                                0.52       3.29 f
  FIFO/DUT4/RD_DATA[5] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       3.29 f
  FIFO/RD_DATA[5] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       3.29 f
  UART_TX/P_DATA[5] (UART_TX)                             0.00       3.29 f
  UART_TX/DUT2/P_DATA[5] (parity_Calc_WIDTH8)             0.00       3.29 f
  UART_TX/DUT2/REG_reg[5]/D (EDFFHQX1M)                   0.00       3.29 f
  data arrival time                                                  3.29

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT2/REG_reg[5]/CK (EDFFHQX1M)                  0.00    8681.30 r
  library setup time                                     -0.31    8680.99
  data required time                                              8680.99
  --------------------------------------------------------------------------
  data required time                                              8680.99
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.71


  Startpoint: FIFO/DUT3/RD_ADDR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[0]/Q (DFFRQX2M)                   0.87       0.87 r
  FIFO/DUT3/RD_ADDR[0] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/RD_ADDR[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/U109/Y (INVX2M)                               0.48       1.35 f
  FIFO/DUT4/U79/Y (INVX6M)                                0.73       2.08 r
  FIFO/DUT4/U85/Y (MX4X1M)                                0.69       2.77 f
  FIFO/DUT4/U84/Y (MX2X2M)                                0.52       3.29 f
  FIFO/DUT4/RD_DATA[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       3.29 f
  FIFO/RD_DATA[1] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       3.29 f
  UART_TX/P_DATA[1] (UART_TX)                             0.00       3.29 f
  UART_TX/DUT2/P_DATA[1] (parity_Calc_WIDTH8)             0.00       3.29 f
  UART_TX/DUT2/REG_reg[1]/D (EDFFHQX1M)                   0.00       3.29 f
  data arrival time                                                  3.29

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT2/REG_reg[1]/CK (EDFFHQX1M)                  0.00    8681.30 r
  library setup time                                     -0.31    8680.99
  data required time                                              8680.99
  --------------------------------------------------------------------------
  data required time                                              8680.99
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.71


  Startpoint: FIFO/DUT3/RD_ADDR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[0]/Q (DFFRQX2M)                   0.87       0.87 r
  FIFO/DUT3/RD_ADDR[0] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/RD_ADDR[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/U109/Y (INVX2M)                               0.48       1.35 f
  FIFO/DUT4/U79/Y (INVX6M)                                0.73       2.08 r
  FIFO/DUT4/U88/Y (MX4X1M)                                0.69       2.77 f
  FIFO/DUT4/U87/Y (MX2X2M)                                0.52       3.29 f
  FIFO/DUT4/RD_DATA[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       3.29 f
  FIFO/RD_DATA[2] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       3.29 f
  UART_TX/P_DATA[2] (UART_TX)                             0.00       3.29 f
  UART_TX/DUT2/P_DATA[2] (parity_Calc_WIDTH8)             0.00       3.29 f
  UART_TX/DUT2/REG_reg[2]/D (EDFFHQX1M)                   0.00       3.29 f
  data arrival time                                                  3.29

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT2/REG_reg[2]/CK (EDFFHQX1M)                  0.00    8681.30 r
  library setup time                                     -0.31    8680.99
  data required time                                              8680.99
  --------------------------------------------------------------------------
  data required time                                              8680.99
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.71


  Startpoint: FIFO/DUT3/RD_ADDR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[0]/Q (DFFRQX2M)                   0.87       0.87 r
  FIFO/DUT3/RD_ADDR[0] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/RD_ADDR[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/U109/Y (INVX2M)                               0.48       1.35 f
  FIFO/DUT4/U79/Y (INVX6M)                                0.73       2.08 r
  FIFO/DUT4/U100/Y (MX4X1M)                               0.69       2.77 f
  FIFO/DUT4/U99/Y (MX2X2M)                                0.52       3.29 f
  FIFO/DUT4/RD_DATA[7] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       3.29 f
  FIFO/RD_DATA[7] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       3.29 f
  UART_TX/P_DATA[7] (UART_TX)                             0.00       3.29 f
  UART_TX/DUT2/P_DATA[7] (parity_Calc_WIDTH8)             0.00       3.29 f
  UART_TX/DUT2/REG_reg[7]/D (EDFFHQX1M)                   0.00       3.29 f
  data arrival time                                                  3.29

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT2/REG_reg[7]/CK (EDFFHQX1M)                  0.00    8681.30 r
  library setup time                                     -0.31    8680.99
  data required time                                              8680.99
  --------------------------------------------------------------------------
  data required time                                              8680.99
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.71


  Startpoint: FIFO/DUT3/RD_ADDR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[0]/Q (DFFRQX2M)                   0.87       0.87 r
  FIFO/DUT3/RD_ADDR[0] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/RD_ADDR[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/U109/Y (INVX2M)                               0.48       1.35 f
  FIFO/DUT4/U79/Y (INVX6M)                                0.73       2.08 r
  FIFO/DUT4/U91/Y (MX4X1M)                                0.69       2.77 f
  FIFO/DUT4/U90/Y (MX2X2M)                                0.52       3.29 f
  FIFO/DUT4/RD_DATA[3] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       3.29 f
  FIFO/RD_DATA[3] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       3.29 f
  UART_TX/P_DATA[3] (UART_TX)                             0.00       3.29 f
  UART_TX/DUT2/P_DATA[3] (parity_Calc_WIDTH8)             0.00       3.29 f
  UART_TX/DUT2/REG_reg[3]/D (EDFFHQX1M)                   0.00       3.29 f
  data arrival time                                                  3.29

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT2/REG_reg[3]/CK (EDFFHQX1M)                  0.00    8681.30 r
  library setup time                                     -0.31    8680.99
  data required time                                              8680.99
  --------------------------------------------------------------------------
  data required time                                              8680.99
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.71


  Startpoint: FIFO/DUT3/RD_ADDR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[0]/Q (DFFRQX2M)                   0.87       0.87 r
  FIFO/DUT3/RD_ADDR[0] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/RD_ADDR[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       0.87 r
  FIFO/DUT4/U109/Y (INVX2M)                               0.48       1.35 f
  FIFO/DUT4/U79/Y (INVX6M)                                0.73       2.08 r
  FIFO/DUT4/U97/Y (MX4X1M)                                0.69       2.77 f
  FIFO/DUT4/U96/Y (MX2X2M)                                0.52       3.29 f
  FIFO/DUT4/RD_DATA[6] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       3.29 f
  FIFO/RD_DATA[6] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       3.29 f
  UART_TX/P_DATA[6] (UART_TX)                             0.00       3.29 f
  UART_TX/DUT2/P_DATA[6] (parity_Calc_WIDTH8)             0.00       3.29 f
  UART_TX/DUT2/REG_reg[6]/D (EDFFHQX1M)                   0.00       3.29 f
  data arrival time                                                  3.29

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  UART_TX/DUT2/REG_reg[6]/CK (EDFFHQX1M)                  0.00    8681.30 r
  library setup time                                     -0.31    8680.99
  data required time                                              8680.99
  --------------------------------------------------------------------------
  data required time                                              8680.99
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.71


  Startpoint: FIFO/DUT3/RD_PTR_binary_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_PTR_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_binary_reg[3]/CK (DFFRQX1M)            0.00       0.00 r
  FIFO/DUT3/RD_PTR_binary_reg[3]/Q (DFFRQX1M)             0.83       0.83 f
  FIFO/DUT3/U29/Y (INVX2M)                                0.69       1.52 r
  FIFO/DUT3/U23/Y (CLKXOR2X2M)                            0.51       2.02 f
  FIFO/DUT3/U22/Y (OAI2BB2X1M)                            0.68       2.71 r
  FIFO/DUT3/RD_PTR_reg[2]/D (DFFRQX2M)                    0.00       2.71 r
  data arrival time                                                  2.71

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/DUT3/RD_PTR_reg[2]/CK (DFFRQX2M)                   0.00    8681.30 r
  library setup time                                     -0.42    8680.88
  data required time                                              8680.88
  --------------------------------------------------------------------------
  data required time                                              8680.88
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.17


  Startpoint: FIFO/DUT3/RD_PTR_binary_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_PTR_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_binary_reg[1]/CK (DFFRQX2M)            0.00       0.00 r
  FIFO/DUT3/RD_PTR_binary_reg[1]/Q (DFFRQX2M)             1.03       1.03 r
  FIFO/DUT3/U28/Y (XNOR2X2M)                              0.45       1.48 f
  FIFO/DUT3/U26/Y (OAI2BB2X1M)                            0.73       2.21 r
  FIFO/DUT3/RD_PTR_reg[0]/D (DFFRQX2M)                    0.00       2.21 r
  data arrival time                                                  2.21

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/DUT3/RD_PTR_reg[0]/CK (DFFRQX2M)                   0.00    8681.30 r
  library setup time                                     -0.42    8680.88
  data required time                                              8680.88
  --------------------------------------------------------------------------
  data required time                                              8680.88
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.68


  Startpoint: FIFO/DUT3/RD_PTR_binary_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_PTR_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_binary_reg[2]/CK (DFFRQX2M)            0.00       0.00 r
  FIFO/DUT3/RD_PTR_binary_reg[2]/Q (DFFRQX2M)             1.03       1.03 r
  FIFO/DUT3/U25/Y (XNOR2X2M)                              0.45       1.48 f
  FIFO/DUT3/U24/Y (OAI2BB2X1M)                            0.73       2.20 r
  FIFO/DUT3/RD_PTR_reg[1]/D (DFFRQX2M)                    0.00       2.20 r
  data arrival time                                                  2.20

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/DUT3/RD_PTR_reg[1]/CK (DFFRQX2M)                   0.00    8681.30 r
  library setup time                                     -0.42    8680.88
  data required time                                              8680.88
  --------------------------------------------------------------------------
  data required time                                              8680.88
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.68


  Startpoint: FIFO/DUT3/RD_PTR_binary_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_PTR_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_binary_reg[3]/CK (DFFRQX1M)            0.00       0.00 r
  FIFO/DUT3/RD_PTR_binary_reg[3]/Q (DFFRQX1M)             0.90       0.90 r
  FIFO/DUT3/U29/Y (INVX2M)                                0.54       1.44 f
  FIFO/DUT3/U21/Y (OAI2BB2X1M)                            0.73       2.17 r
  FIFO/DUT3/RD_PTR_reg[3]/D (DFFRQX2M)                    0.00       2.17 r
  data arrival time                                                  2.17

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/DUT3/RD_PTR_reg[3]/CK (DFFRQX2M)                   0.00    8681.30 r
  library setup time                                     -0.42    8680.88
  data required time                                              8680.88
  --------------------------------------------------------------------------
  data required time                                              8680.88
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.71


  Startpoint: PULSE_GEN/FLOP_IN_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: PULSE_GEN/FLOP_OUT_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  PULSE_GEN/FLOP_IN_reg/CK (DFFRQX1M)      0.00       0.00 r
  PULSE_GEN/FLOP_IN_reg/Q (DFFRQX1M)       0.88       0.88 r
  PULSE_GEN/FLOP_OUT_reg/D (DFFRQX1M)      0.00       0.88 r
  data arrival time                                   0.88

  clock TX_CLK (rise edge)              8681.50    8681.50
  clock network delay (ideal)              0.00    8681.50
  clock uncertainty                       -0.20    8681.30
  PULSE_GEN/FLOP_OUT_reg/CK (DFFRQX1M)     0.00    8681.30 r
  library setup time                      -0.43    8680.88
  data required time                               8680.88
  -----------------------------------------------------------
  data required time                               8680.88
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                      8680.00


  Startpoint: FIFO/DUT0/REG_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT0/SYNC_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  FIFO/DUT0/REG_reg[1]/CK (DFFRQX1M)       0.00       0.00 r
  FIFO/DUT0/REG_reg[1]/Q (DFFRQX1M)        0.64       0.64 r
  FIFO/DUT0/SYNC_reg[1]/D (DFFRQX1M)       0.00       0.64 r
  data arrival time                                   0.64

  clock TX_CLK (rise edge)              8681.50    8681.50
  clock network delay (ideal)              0.00    8681.50
  clock uncertainty                       -0.20    8681.30
  FIFO/DUT0/SYNC_reg[1]/CK (DFFRQX1M)      0.00    8681.30 r
  library setup time                      -0.38    8680.93
  data required time                               8680.93
  -----------------------------------------------------------
  data required time                               8680.93
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                      8680.29


  Startpoint: FIFO/DUT0/REG_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT0/SYNC_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  FIFO/DUT0/REG_reg[0]/CK (DFFRQX1M)       0.00       0.00 r
  FIFO/DUT0/REG_reg[0]/Q (DFFRQX1M)        0.64       0.64 r
  FIFO/DUT0/SYNC_reg[0]/D (DFFRQX1M)       0.00       0.64 r
  data arrival time                                   0.64

  clock TX_CLK (rise edge)              8681.50    8681.50
  clock network delay (ideal)              0.00    8681.50
  clock uncertainty                       -0.20    8681.30
  FIFO/DUT0/SYNC_reg[0]/CK (DFFRQX1M)      0.00    8681.30 r
  library setup time                      -0.38    8680.93
  data required time                               8680.93
  -----------------------------------------------------------
  data required time                               8680.93
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                      8680.29


  Startpoint: FIFO/DUT0/REG_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT0/SYNC_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  FIFO/DUT0/REG_reg[3]/CK (DFFRQX1M)       0.00       0.00 r
  FIFO/DUT0/REG_reg[3]/Q (DFFRQX1M)        0.64       0.64 r
  FIFO/DUT0/SYNC_reg[3]/D (DFFRQX1M)       0.00       0.64 r
  data arrival time                                   0.64

  clock TX_CLK (rise edge)              8681.50    8681.50
  clock network delay (ideal)              0.00    8681.50
  clock uncertainty                       -0.20    8681.30
  FIFO/DUT0/SYNC_reg[3]/CK (DFFRQX1M)      0.00    8681.30 r
  library setup time                      -0.38    8680.93
  data required time                               8680.93
  -----------------------------------------------------------
  data required time                               8680.93
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                      8680.29


  Startpoint: FIFO/DUT0/REG_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT0/SYNC_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  FIFO/DUT0/REG_reg[2]/CK (DFFRQX1M)       0.00       0.00 r
  FIFO/DUT0/REG_reg[2]/Q (DFFRQX1M)        0.64       0.64 r
  FIFO/DUT0/SYNC_reg[2]/D (DFFRQX1M)       0.00       0.64 r
  data arrival time                                   0.64

  clock TX_CLK (rise edge)              8681.50    8681.50
  clock network delay (ideal)              0.00    8681.50
  clock uncertainty                       -0.20    8681.30
  FIFO/DUT0/SYNC_reg[2]/CK (DFFRQX1M)      0.00    8681.30 r
  library setup time                      -0.38    8680.93
  data required time                               8680.93
  -----------------------------------------------------------
  data required time                               8680.93
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                      8680.29


  Startpoint: CLK_DIV_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_1/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  CLK_DIV_1/counter_reg[0]/Q (DFFRQX4M)                   0.79       0.79 f
  CLK_DIV_1/U5/Y (CLKINVX2M)                              0.49       1.27 r
  CLK_DIV_1/U48/Y (CLKNAND2X2M)                           0.71       1.98 f
  CLK_DIV_1/U49/Y (AOI22X1M)                              0.87       2.85 r
  CLK_DIV_1/U6/Y (NOR3X2M)                                0.32       3.16 f
  CLK_DIV_1/U55/Y (AND4X1M)                               0.69       3.86 f
  CLK_DIV_1/U27/Y (AO2B2X2M)                              0.55       4.41 f
  CLK_DIV_1/U26/Y (NAND2X2M)                              0.45       4.86 r
  CLK_DIV_1/U19/Y (INVX2M)                                0.27       5.13 f
  CLK_DIV_1/U18/Y (AOI2B1X2M)                             0.86       5.98 r
  CLK_DIV_1/U17/Y (NOR2BX8M)                              0.93       6.92 r
  CLK_DIV_1/U34/Y (AO22X1M)                               0.53       7.44 r
  CLK_DIV_1/counter_reg[1]/D (DFFRQX4M)                   0.00       7.44 r
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_1/counter_reg[1]/CK (DFFRQX4M)                  0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.30


  Startpoint: CLK_DIV_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_1/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  CLK_DIV_1/counter_reg[0]/Q (DFFRQX4M)                   0.79       0.79 f
  CLK_DIV_1/U5/Y (CLKINVX2M)                              0.49       1.27 r
  CLK_DIV_1/U48/Y (CLKNAND2X2M)                           0.71       1.98 f
  CLK_DIV_1/U49/Y (AOI22X1M)                              0.87       2.85 r
  CLK_DIV_1/U6/Y (NOR3X2M)                                0.32       3.16 f
  CLK_DIV_1/U55/Y (AND4X1M)                               0.69       3.86 f
  CLK_DIV_1/U27/Y (AO2B2X2M)                              0.55       4.41 f
  CLK_DIV_1/U26/Y (NAND2X2M)                              0.45       4.86 r
  CLK_DIV_1/U19/Y (INVX2M)                                0.27       5.13 f
  CLK_DIV_1/U18/Y (AOI2B1X2M)                             0.86       5.98 r
  CLK_DIV_1/U17/Y (NOR2BX8M)                              0.93       6.92 r
  CLK_DIV_1/U35/Y (AO22X1M)                               0.53       7.44 r
  CLK_DIV_1/counter_reg[0]/D (DFFRQX4M)                   0.00       7.44 r
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_1/counter_reg[0]/CK (DFFRQX4M)                  0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.30


  Startpoint: CLK_DIV_2/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_2/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_2/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  CLK_DIV_2/counter_reg[0]/Q (DFFRQX4M)                   0.79       0.79 f
  CLK_DIV_2/U8/Y (CLKINVX2M)                              0.49       1.27 r
  CLK_DIV_2/U48/Y (CLKNAND2X2M)                           0.71       1.98 f
  CLK_DIV_2/U49/Y (AOI22X1M)                              0.87       2.85 r
  CLK_DIV_2/U9/Y (NOR3X2M)                                0.32       3.16 f
  CLK_DIV_2/U55/Y (AND4X1M)                               0.69       3.86 f
  CLK_DIV_2/U27/Y (AO2B2X2M)                              0.55       4.41 f
  CLK_DIV_2/U26/Y (NAND2X2M)                              0.45       4.86 r
  CLK_DIV_2/U23/Y (INVX2M)                                0.27       5.13 f
  CLK_DIV_2/U22/Y (AOI2B1X2M)                             0.86       5.98 r
  CLK_DIV_2/U18/Y (NOR2BX8M)                              0.93       6.92 r
  CLK_DIV_2/U34/Y (AO22X1M)                               0.53       7.44 r
  CLK_DIV_2/counter_reg[1]/D (DFFRQX4M)                   0.00       7.44 r
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_2/counter_reg[1]/CK (DFFRQX4M)                  0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.30


  Startpoint: CLK_DIV_2/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_2/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_2/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  CLK_DIV_2/counter_reg[0]/Q (DFFRQX4M)                   0.79       0.79 f
  CLK_DIV_2/U8/Y (CLKINVX2M)                              0.49       1.27 r
  CLK_DIV_2/U48/Y (CLKNAND2X2M)                           0.71       1.98 f
  CLK_DIV_2/U49/Y (AOI22X1M)                              0.87       2.85 r
  CLK_DIV_2/U9/Y (NOR3X2M)                                0.32       3.16 f
  CLK_DIV_2/U55/Y (AND4X1M)                               0.69       3.86 f
  CLK_DIV_2/U27/Y (AO2B2X2M)                              0.55       4.41 f
  CLK_DIV_2/U26/Y (NAND2X2M)                              0.45       4.86 r
  CLK_DIV_2/U23/Y (INVX2M)                                0.27       5.13 f
  CLK_DIV_2/U22/Y (AOI2B1X2M)                             0.86       5.98 r
  CLK_DIV_2/U18/Y (NOR2BX8M)                              0.93       6.92 r
  CLK_DIV_2/U35/Y (AO22X1M)                               0.53       7.44 r
  CLK_DIV_2/counter_reg[0]/D (DFFRQX4M)                   0.00       7.44 r
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_2/counter_reg[0]/CK (DFFRQX4M)                  0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.30


  Startpoint: CLK_DIV_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_1/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_1/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  CLK_DIV_1/counter_reg[0]/Q (DFFRQX4M)                   0.79       0.79 f
  CLK_DIV_1/U5/Y (CLKINVX2M)                              0.49       1.27 r
  CLK_DIV_1/U48/Y (CLKNAND2X2M)                           0.71       1.98 f
  CLK_DIV_1/U49/Y (AOI22X1M)                              0.87       2.85 r
  CLK_DIV_1/U6/Y (NOR3X2M)                                0.32       3.16 f
  CLK_DIV_1/U55/Y (AND4X1M)                               0.69       3.86 f
  CLK_DIV_1/U27/Y (AO2B2X2M)                              0.55       4.41 f
  CLK_DIV_1/U26/Y (NAND2X2M)                              0.45       4.86 r
  CLK_DIV_1/U19/Y (INVX2M)                                0.27       5.13 f
  CLK_DIV_1/U18/Y (AOI2B1X2M)                             0.86       5.98 r
  CLK_DIV_1/U17/Y (NOR2BX8M)                              0.93       6.92 r
  CLK_DIV_1/U28/Y (AO22X1M)                               0.53       7.44 r
  CLK_DIV_1/counter_reg[7]/D (DFFRQX2M)                   0.00       7.44 r
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_1/counter_reg[7]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.30


  Startpoint: CLK_DIV_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_1/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  CLK_DIV_1/counter_reg[0]/Q (DFFRQX4M)                   0.79       0.79 f
  CLK_DIV_1/U5/Y (CLKINVX2M)                              0.49       1.27 r
  CLK_DIV_1/U48/Y (CLKNAND2X2M)                           0.71       1.98 f
  CLK_DIV_1/U49/Y (AOI22X1M)                              0.87       2.85 r
  CLK_DIV_1/U6/Y (NOR3X2M)                                0.32       3.16 f
  CLK_DIV_1/U55/Y (AND4X1M)                               0.69       3.86 f
  CLK_DIV_1/U27/Y (AO2B2X2M)                              0.55       4.41 f
  CLK_DIV_1/U26/Y (NAND2X2M)                              0.45       4.86 r
  CLK_DIV_1/U19/Y (INVX2M)                                0.27       5.13 f
  CLK_DIV_1/U18/Y (AOI2B1X2M)                             0.86       5.98 r
  CLK_DIV_1/U17/Y (NOR2BX8M)                              0.93       6.92 r
  CLK_DIV_1/U33/Y (AO22X1M)                               0.53       7.44 r
  CLK_DIV_1/counter_reg[2]/D (DFFRQX2M)                   0.00       7.44 r
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_1/counter_reg[2]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.30


  Startpoint: CLK_DIV_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_1/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_1/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  CLK_DIV_1/counter_reg[0]/Q (DFFRQX4M)                   0.79       0.79 f
  CLK_DIV_1/U5/Y (CLKINVX2M)                              0.49       1.27 r
  CLK_DIV_1/U48/Y (CLKNAND2X2M)                           0.71       1.98 f
  CLK_DIV_1/U49/Y (AOI22X1M)                              0.87       2.85 r
  CLK_DIV_1/U6/Y (NOR3X2M)                                0.32       3.16 f
  CLK_DIV_1/U55/Y (AND4X1M)                               0.69       3.86 f
  CLK_DIV_1/U27/Y (AO2B2X2M)                              0.55       4.41 f
  CLK_DIV_1/U26/Y (NAND2X2M)                              0.45       4.86 r
  CLK_DIV_1/U19/Y (INVX2M)                                0.27       5.13 f
  CLK_DIV_1/U18/Y (AOI2B1X2M)                             0.86       5.98 r
  CLK_DIV_1/U17/Y (NOR2BX8M)                              0.93       6.92 r
  CLK_DIV_1/U32/Y (AO22X1M)                               0.53       7.44 r
  CLK_DIV_1/counter_reg[3]/D (DFFRQX2M)                   0.00       7.44 r
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_1/counter_reg[3]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.30


  Startpoint: CLK_DIV_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_1/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_1/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  CLK_DIV_1/counter_reg[0]/Q (DFFRQX4M)                   0.79       0.79 f
  CLK_DIV_1/U5/Y (CLKINVX2M)                              0.49       1.27 r
  CLK_DIV_1/U48/Y (CLKNAND2X2M)                           0.71       1.98 f
  CLK_DIV_1/U49/Y (AOI22X1M)                              0.87       2.85 r
  CLK_DIV_1/U6/Y (NOR3X2M)                                0.32       3.16 f
  CLK_DIV_1/U55/Y (AND4X1M)                               0.69       3.86 f
  CLK_DIV_1/U27/Y (AO2B2X2M)                              0.55       4.41 f
  CLK_DIV_1/U26/Y (NAND2X2M)                              0.45       4.86 r
  CLK_DIV_1/U19/Y (INVX2M)                                0.27       5.13 f
  CLK_DIV_1/U18/Y (AOI2B1X2M)                             0.86       5.98 r
  CLK_DIV_1/U17/Y (NOR2BX8M)                              0.93       6.92 r
  CLK_DIV_1/U31/Y (AO22X1M)                               0.53       7.44 r
  CLK_DIV_1/counter_reg[4]/D (DFFRQX2M)                   0.00       7.44 r
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_1/counter_reg[4]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.30


  Startpoint: CLK_DIV_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_1/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_1/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  CLK_DIV_1/counter_reg[0]/Q (DFFRQX4M)                   0.79       0.79 f
  CLK_DIV_1/U5/Y (CLKINVX2M)                              0.49       1.27 r
  CLK_DIV_1/U48/Y (CLKNAND2X2M)                           0.71       1.98 f
  CLK_DIV_1/U49/Y (AOI22X1M)                              0.87       2.85 r
  CLK_DIV_1/U6/Y (NOR3X2M)                                0.32       3.16 f
  CLK_DIV_1/U55/Y (AND4X1M)                               0.69       3.86 f
  CLK_DIV_1/U27/Y (AO2B2X2M)                              0.55       4.41 f
  CLK_DIV_1/U26/Y (NAND2X2M)                              0.45       4.86 r
  CLK_DIV_1/U19/Y (INVX2M)                                0.27       5.13 f
  CLK_DIV_1/U18/Y (AOI2B1X2M)                             0.86       5.98 r
  CLK_DIV_1/U17/Y (NOR2BX8M)                              0.93       6.92 r
  CLK_DIV_1/U30/Y (AO22X1M)                               0.53       7.44 r
  CLK_DIV_1/counter_reg[5]/D (DFFRQX2M)                   0.00       7.44 r
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_1/counter_reg[5]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.30


  Startpoint: CLK_DIV_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_1/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_1/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  CLK_DIV_1/counter_reg[0]/Q (DFFRQX4M)                   0.79       0.79 f
  CLK_DIV_1/U5/Y (CLKINVX2M)                              0.49       1.27 r
  CLK_DIV_1/U48/Y (CLKNAND2X2M)                           0.71       1.98 f
  CLK_DIV_1/U49/Y (AOI22X1M)                              0.87       2.85 r
  CLK_DIV_1/U6/Y (NOR3X2M)                                0.32       3.16 f
  CLK_DIV_1/U55/Y (AND4X1M)                               0.69       3.86 f
  CLK_DIV_1/U27/Y (AO2B2X2M)                              0.55       4.41 f
  CLK_DIV_1/U26/Y (NAND2X2M)                              0.45       4.86 r
  CLK_DIV_1/U19/Y (INVX2M)                                0.27       5.13 f
  CLK_DIV_1/U18/Y (AOI2B1X2M)                             0.86       5.98 r
  CLK_DIV_1/U17/Y (NOR2BX8M)                              0.93       6.92 r
  CLK_DIV_1/U29/Y (AO22X1M)                               0.53       7.44 r
  CLK_DIV_1/counter_reg[6]/D (DFFRQX2M)                   0.00       7.44 r
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_1/counter_reg[6]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.30


  Startpoint: CLK_DIV_2/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_2/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_2/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  CLK_DIV_2/counter_reg[0]/Q (DFFRQX4M)                   0.79       0.79 f
  CLK_DIV_2/U8/Y (CLKINVX2M)                              0.49       1.27 r
  CLK_DIV_2/U48/Y (CLKNAND2X2M)                           0.71       1.98 f
  CLK_DIV_2/U49/Y (AOI22X1M)                              0.87       2.85 r
  CLK_DIV_2/U9/Y (NOR3X2M)                                0.32       3.16 f
  CLK_DIV_2/U55/Y (AND4X1M)                               0.69       3.86 f
  CLK_DIV_2/U27/Y (AO2B2X2M)                              0.55       4.41 f
  CLK_DIV_2/U26/Y (NAND2X2M)                              0.45       4.86 r
  CLK_DIV_2/U23/Y (INVX2M)                                0.27       5.13 f
  CLK_DIV_2/U22/Y (AOI2B1X2M)                             0.86       5.98 r
  CLK_DIV_2/U18/Y (NOR2BX8M)                              0.93       6.92 r
  CLK_DIV_2/U28/Y (AO22X1M)                               0.53       7.44 r
  CLK_DIV_2/counter_reg[7]/D (DFFRQX2M)                   0.00       7.44 r
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_2/counter_reg[7]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.30


  Startpoint: CLK_DIV_2/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_2/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_2/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  CLK_DIV_2/counter_reg[0]/Q (DFFRQX4M)                   0.79       0.79 f
  CLK_DIV_2/U8/Y (CLKINVX2M)                              0.49       1.27 r
  CLK_DIV_2/U48/Y (CLKNAND2X2M)                           0.71       1.98 f
  CLK_DIV_2/U49/Y (AOI22X1M)                              0.87       2.85 r
  CLK_DIV_2/U9/Y (NOR3X2M)                                0.32       3.16 f
  CLK_DIV_2/U55/Y (AND4X1M)                               0.69       3.86 f
  CLK_DIV_2/U27/Y (AO2B2X2M)                              0.55       4.41 f
  CLK_DIV_2/U26/Y (NAND2X2M)                              0.45       4.86 r
  CLK_DIV_2/U23/Y (INVX2M)                                0.27       5.13 f
  CLK_DIV_2/U22/Y (AOI2B1X2M)                             0.86       5.98 r
  CLK_DIV_2/U18/Y (NOR2BX8M)                              0.93       6.92 r
  CLK_DIV_2/U33/Y (AO22X1M)                               0.53       7.44 r
  CLK_DIV_2/counter_reg[2]/D (DFFRQX2M)                   0.00       7.44 r
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_2/counter_reg[2]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.30


  Startpoint: CLK_DIV_2/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_2/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_2/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  CLK_DIV_2/counter_reg[0]/Q (DFFRQX4M)                   0.79       0.79 f
  CLK_DIV_2/U8/Y (CLKINVX2M)                              0.49       1.27 r
  CLK_DIV_2/U48/Y (CLKNAND2X2M)                           0.71       1.98 f
  CLK_DIV_2/U49/Y (AOI22X1M)                              0.87       2.85 r
  CLK_DIV_2/U9/Y (NOR3X2M)                                0.32       3.16 f
  CLK_DIV_2/U55/Y (AND4X1M)                               0.69       3.86 f
  CLK_DIV_2/U27/Y (AO2B2X2M)                              0.55       4.41 f
  CLK_DIV_2/U26/Y (NAND2X2M)                              0.45       4.86 r
  CLK_DIV_2/U23/Y (INVX2M)                                0.27       5.13 f
  CLK_DIV_2/U22/Y (AOI2B1X2M)                             0.86       5.98 r
  CLK_DIV_2/U18/Y (NOR2BX8M)                              0.93       6.92 r
  CLK_DIV_2/U32/Y (AO22X1M)                               0.53       7.44 r
  CLK_DIV_2/counter_reg[3]/D (DFFRQX2M)                   0.00       7.44 r
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_2/counter_reg[3]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.30


  Startpoint: CLK_DIV_2/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_2/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_2/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  CLK_DIV_2/counter_reg[0]/Q (DFFRQX4M)                   0.79       0.79 f
  CLK_DIV_2/U8/Y (CLKINVX2M)                              0.49       1.27 r
  CLK_DIV_2/U48/Y (CLKNAND2X2M)                           0.71       1.98 f
  CLK_DIV_2/U49/Y (AOI22X1M)                              0.87       2.85 r
  CLK_DIV_2/U9/Y (NOR3X2M)                                0.32       3.16 f
  CLK_DIV_2/U55/Y (AND4X1M)                               0.69       3.86 f
  CLK_DIV_2/U27/Y (AO2B2X2M)                              0.55       4.41 f
  CLK_DIV_2/U26/Y (NAND2X2M)                              0.45       4.86 r
  CLK_DIV_2/U23/Y (INVX2M)                                0.27       5.13 f
  CLK_DIV_2/U22/Y (AOI2B1X2M)                             0.86       5.98 r
  CLK_DIV_2/U18/Y (NOR2BX8M)                              0.93       6.92 r
  CLK_DIV_2/U31/Y (AO22X1M)                               0.53       7.44 r
  CLK_DIV_2/counter_reg[4]/D (DFFRQX2M)                   0.00       7.44 r
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_2/counter_reg[4]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.30


  Startpoint: CLK_DIV_2/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_2/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_2/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  CLK_DIV_2/counter_reg[0]/Q (DFFRQX4M)                   0.79       0.79 f
  CLK_DIV_2/U8/Y (CLKINVX2M)                              0.49       1.27 r
  CLK_DIV_2/U48/Y (CLKNAND2X2M)                           0.71       1.98 f
  CLK_DIV_2/U49/Y (AOI22X1M)                              0.87       2.85 r
  CLK_DIV_2/U9/Y (NOR3X2M)                                0.32       3.16 f
  CLK_DIV_2/U55/Y (AND4X1M)                               0.69       3.86 f
  CLK_DIV_2/U27/Y (AO2B2X2M)                              0.55       4.41 f
  CLK_DIV_2/U26/Y (NAND2X2M)                              0.45       4.86 r
  CLK_DIV_2/U23/Y (INVX2M)                                0.27       5.13 f
  CLK_DIV_2/U22/Y (AOI2B1X2M)                             0.86       5.98 r
  CLK_DIV_2/U18/Y (NOR2BX8M)                              0.93       6.92 r
  CLK_DIV_2/U30/Y (AO22X1M)                               0.53       7.44 r
  CLK_DIV_2/counter_reg[5]/D (DFFRQX2M)                   0.00       7.44 r
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_2/counter_reg[5]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.30


  Startpoint: CLK_DIV_2/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_2/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_2/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  CLK_DIV_2/counter_reg[0]/Q (DFFRQX4M)                   0.79       0.79 f
  CLK_DIV_2/U8/Y (CLKINVX2M)                              0.49       1.27 r
  CLK_DIV_2/U48/Y (CLKNAND2X2M)                           0.71       1.98 f
  CLK_DIV_2/U49/Y (AOI22X1M)                              0.87       2.85 r
  CLK_DIV_2/U9/Y (NOR3X2M)                                0.32       3.16 f
  CLK_DIV_2/U55/Y (AND4X1M)                               0.69       3.86 f
  CLK_DIV_2/U27/Y (AO2B2X2M)                              0.55       4.41 f
  CLK_DIV_2/U26/Y (NAND2X2M)                              0.45       4.86 r
  CLK_DIV_2/U23/Y (INVX2M)                                0.27       5.13 f
  CLK_DIV_2/U22/Y (AOI2B1X2M)                             0.86       5.98 r
  CLK_DIV_2/U18/Y (NOR2BX8M)                              0.93       6.92 r
  CLK_DIV_2/U29/Y (AO22X1M)                               0.53       7.44 r
  CLK_DIV_2/counter_reg[6]/D (DFFRQX2M)                   0.00       7.44 r
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_2/counter_reg[6]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.30


  Startpoint: CLK_DIV_2/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_2/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_2/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  CLK_DIV_2/counter_reg[0]/Q (DFFRQX4M)                   0.79       0.79 f
  CLK_DIV_2/U8/Y (CLKINVX2M)                              0.49       1.27 r
  CLK_DIV_2/U48/Y (CLKNAND2X2M)                           0.71       1.98 f
  CLK_DIV_2/U49/Y (AOI22X1M)                              0.87       2.85 r
  CLK_DIV_2/U9/Y (NOR3X2M)                                0.32       3.16 f
  CLK_DIV_2/U55/Y (AND4X1M)                               0.69       3.86 f
  CLK_DIV_2/U27/Y (AO2B2X2M)                              0.55       4.41 f
  CLK_DIV_2/U26/Y (NAND2X2M)                              0.45       4.86 r
  CLK_DIV_2/U23/Y (INVX2M)                                0.27       5.13 f
  CLK_DIV_2/U22/Y (AOI2B1X2M)                             0.86       5.98 r
  CLK_DIV_2/U25/Y (NOR2X2M)                               0.34       6.33 f
  CLK_DIV_2/U24/Y (CLKXOR2X2M)                            0.50       6.83 r
  CLK_DIV_2/div_clk_reg/D (DFFRQX1M)                      0.00       6.83 r
  data arrival time                                                  6.83

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_2/div_clk_reg/CK (DFFRQX1M)                     0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -6.83
  --------------------------------------------------------------------------
  slack (MET)                                                      263.91


  Startpoint: CLK_DIV_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_1/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_1/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  CLK_DIV_1/counter_reg[0]/Q (DFFRQX4M)                   0.79       0.79 f
  CLK_DIV_1/U5/Y (CLKINVX2M)                              0.49       1.27 r
  CLK_DIV_1/U48/Y (CLKNAND2X2M)                           0.71       1.98 f
  CLK_DIV_1/U49/Y (AOI22X1M)                              0.87       2.85 r
  CLK_DIV_1/U6/Y (NOR3X2M)                                0.32       3.16 f
  CLK_DIV_1/U55/Y (AND4X1M)                               0.69       3.86 f
  CLK_DIV_1/U27/Y (AO2B2X2M)                              0.55       4.41 f
  CLK_DIV_1/U26/Y (NAND2X2M)                              0.45       4.86 r
  CLK_DIV_1/U19/Y (INVX2M)                                0.27       5.13 f
  CLK_DIV_1/U18/Y (AOI2B1X2M)                             0.86       5.98 r
  CLK_DIV_1/U25/Y (NOR2X2M)                               0.34       6.33 f
  CLK_DIV_1/U24/Y (CLKXOR2X2M)                            0.50       6.83 r
  CLK_DIV_1/div_clk_reg/D (DFFRQX1M)                      0.00       6.83 r
  data arrival time                                                  6.83

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_1/div_clk_reg/CK (DFFRQX1M)                     0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -6.83
  --------------------------------------------------------------------------
  slack (MET)                                                      263.91


  Startpoint: CLK_DIV_2/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_2/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_2/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  CLK_DIV_2/counter_reg[0]/Q (DFFRQX4M)                   0.88       0.88 r
  CLK_DIV_2/U8/Y (CLKINVX2M)                              0.66       1.53 f
  CLK_DIV_2/U48/Y (CLKNAND2X2M)                           0.57       2.11 r
  CLK_DIV_2/U49/Y (AOI22X1M)                              0.51       2.62 f
  CLK_DIV_2/U9/Y (NOR3X2M)                                0.76       3.38 r
  CLK_DIV_2/U55/Y (AND4X1M)                               0.79       4.17 r
  CLK_DIV_2/U27/Y (AO2B2X2M)                              0.47       4.64 r
  CLK_DIV_2/U26/Y (NAND2X2M)                              0.41       5.05 f
  CLK_DIV_2/U37/Y (NOR2X2M)                               0.54       5.58 r
  CLK_DIV_2/U36/Y (CLKXOR2X2M)                            0.51       6.10 r
  CLK_DIV_2/flag_reg/D (DFFRQX2M)                         0.00       6.10 r
  data arrival time                                                  6.10

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_2/flag_reg/CK (DFFRQX2M)                        0.00     271.10 r
  library setup time                                     -0.34     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -6.10
  --------------------------------------------------------------------------
  slack (MET)                                                      264.66


  Startpoint: CLK_DIV_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_1/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_1/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  CLK_DIV_1/counter_reg[0]/Q (DFFRQX4M)                   0.88       0.88 r
  CLK_DIV_1/U5/Y (CLKINVX2M)                              0.66       1.53 f
  CLK_DIV_1/U48/Y (CLKNAND2X2M)                           0.57       2.11 r
  CLK_DIV_1/U49/Y (AOI22X1M)                              0.51       2.62 f
  CLK_DIV_1/U6/Y (NOR3X2M)                                0.76       3.38 r
  CLK_DIV_1/U55/Y (AND4X1M)                               0.79       4.17 r
  CLK_DIV_1/U27/Y (AO2B2X2M)                              0.47       4.64 r
  CLK_DIV_1/U26/Y (NAND2X2M)                              0.41       5.05 f
  CLK_DIV_1/U37/Y (NOR2X2M)                               0.52       5.57 r
  CLK_DIV_1/U36/Y (CLKXOR2X2M)                            0.51       6.08 r
  CLK_DIV_1/flag_reg/D (DFFRQX2M)                         0.00       6.08 r
  data arrival time                                                  6.08

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  CLK_DIV_1/flag_reg/CK (DFFRQX2M)                        0.00     271.10 r
  library setup time                                     -0.34     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -6.08
  --------------------------------------------------------------------------
  slack (MET)                                                      264.67


  Startpoint: RST_SYNC_2/stages_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RST_SYNC_2/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYNC_2/stages_reg[1]/CK (DFFRQX1M)                  0.00       0.00 r
  RST_SYNC_2/stages_reg[1]/Q (DFFRQX1M)                   0.64       0.64 r
  RST_SYNC_2/SYNC_RST_reg/D (DFFRQX1M)                    0.00       0.64 r
  data arrival time                                                  0.64

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RST_SYNC_2/SYNC_RST_reg/CK (DFFRQX1M)                   0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                      270.08


  Startpoint: RST_SYNC_2/stages_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: RST_SYNC_2/stages_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_2/stages_reg[0]/CK (DFFRQX1M)                  0.00       0.00 r
  RST_SYNC_2/stages_reg[0]/Q (DFFRQX1M)                   0.64       0.64 r
  RST_SYNC_2/stages_reg[1]/D (DFFRQX1M)                   0.00       0.64 r
  data arrival time                                                  0.64

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RST_SYNC_2/stages_reg[1]/CK (DFFRQX1M)                  0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                      270.08


1
