
simpleserial-glitch-CWNANO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000011f8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  08001380  08001380  00011380  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800138c  0800138c  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  0800138c  0800138c  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800138c  0800138c  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800138c  0800138c  0001138c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001390  08001390  00011390  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08001394  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000154  20000004  08001398  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000400  20000158  08001398  00020158  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003313  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000089c  00000000  00000000  0002333f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00001f70  00000000  00000000  00023bdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000190  00000000  00000000  00025b4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000002a8  00000000  00000000  00025cdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000020fd  00000000  00000000  00025f83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00000dee  00000000  00000000  00028080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      0000004d  00000000  00000000  00028e6e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000004f8  00000000  00000000  00028ebc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         00000144  00000000  00000000  000293b4  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000052  00000000  00000000  000294f8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c06      	ldr	r4, [pc, #24]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	2b00      	cmp	r3, #0
 8000190:	d107      	bne.n	80001a2 <__do_global_dtors_aux+0x1a>
 8000192:	4b05      	ldr	r3, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000194:	2b00      	cmp	r3, #0
 8000196:	d002      	beq.n	800019e <__do_global_dtors_aux+0x16>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x24>)
 800019a:	e000      	b.n	800019e <__do_global_dtors_aux+0x16>
 800019c:	bf00      	nop
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000004 	.word	0x20000004
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08001368 	.word	0x08001368

080001b0 <frame_dummy>:
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <frame_dummy+0x14>)
 80001b2:	b510      	push	{r4, lr}
 80001b4:	2b00      	cmp	r3, #0
 80001b6:	d003      	beq.n	80001c0 <frame_dummy+0x10>
 80001b8:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	4804      	ldr	r0, [pc, #16]	; (80001cc <frame_dummy+0x1c>)
 80001bc:	e000      	b.n	80001c0 <frame_dummy+0x10>
 80001be:	bf00      	nop
 80001c0:	bd10      	pop	{r4, pc}
 80001c2:	46c0      	nop			; (mov r8, r8)
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000008 	.word	0x20000008
 80001cc:	08001368 	.word	0x08001368

080001d0 <__gnu_thumb1_case_uqi>:
 80001d0:	b402      	push	{r1}
 80001d2:	4671      	mov	r1, lr
 80001d4:	0849      	lsrs	r1, r1, #1
 80001d6:	0049      	lsls	r1, r1, #1
 80001d8:	5c09      	ldrb	r1, [r1, r0]
 80001da:	0049      	lsls	r1, r1, #1
 80001dc:	448e      	add	lr, r1
 80001de:	bc02      	pop	{r1}
 80001e0:	4770      	bx	lr
 80001e2:	46c0      	nop			; (mov r8, r8)

080001e4 <__udivsi3>:
 80001e4:	2200      	movs	r2, #0
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d374      	bcc.n	80002d6 <__udivsi3+0xf2>
 80001ec:	0903      	lsrs	r3, r0, #4
 80001ee:	428b      	cmp	r3, r1
 80001f0:	d35f      	bcc.n	80002b2 <__udivsi3+0xce>
 80001f2:	0a03      	lsrs	r3, r0, #8
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d344      	bcc.n	8000282 <__udivsi3+0x9e>
 80001f8:	0b03      	lsrs	r3, r0, #12
 80001fa:	428b      	cmp	r3, r1
 80001fc:	d328      	bcc.n	8000250 <__udivsi3+0x6c>
 80001fe:	0c03      	lsrs	r3, r0, #16
 8000200:	428b      	cmp	r3, r1
 8000202:	d30d      	bcc.n	8000220 <__udivsi3+0x3c>
 8000204:	22ff      	movs	r2, #255	; 0xff
 8000206:	0209      	lsls	r1, r1, #8
 8000208:	ba12      	rev	r2, r2
 800020a:	0c03      	lsrs	r3, r0, #16
 800020c:	428b      	cmp	r3, r1
 800020e:	d302      	bcc.n	8000216 <__udivsi3+0x32>
 8000210:	1212      	asrs	r2, r2, #8
 8000212:	0209      	lsls	r1, r1, #8
 8000214:	d065      	beq.n	80002e2 <__udivsi3+0xfe>
 8000216:	0b03      	lsrs	r3, r0, #12
 8000218:	428b      	cmp	r3, r1
 800021a:	d319      	bcc.n	8000250 <__udivsi3+0x6c>
 800021c:	e000      	b.n	8000220 <__udivsi3+0x3c>
 800021e:	0a09      	lsrs	r1, r1, #8
 8000220:	0bc3      	lsrs	r3, r0, #15
 8000222:	428b      	cmp	r3, r1
 8000224:	d301      	bcc.n	800022a <__udivsi3+0x46>
 8000226:	03cb      	lsls	r3, r1, #15
 8000228:	1ac0      	subs	r0, r0, r3
 800022a:	4152      	adcs	r2, r2
 800022c:	0b83      	lsrs	r3, r0, #14
 800022e:	428b      	cmp	r3, r1
 8000230:	d301      	bcc.n	8000236 <__udivsi3+0x52>
 8000232:	038b      	lsls	r3, r1, #14
 8000234:	1ac0      	subs	r0, r0, r3
 8000236:	4152      	adcs	r2, r2
 8000238:	0b43      	lsrs	r3, r0, #13
 800023a:	428b      	cmp	r3, r1
 800023c:	d301      	bcc.n	8000242 <__udivsi3+0x5e>
 800023e:	034b      	lsls	r3, r1, #13
 8000240:	1ac0      	subs	r0, r0, r3
 8000242:	4152      	adcs	r2, r2
 8000244:	0b03      	lsrs	r3, r0, #12
 8000246:	428b      	cmp	r3, r1
 8000248:	d301      	bcc.n	800024e <__udivsi3+0x6a>
 800024a:	030b      	lsls	r3, r1, #12
 800024c:	1ac0      	subs	r0, r0, r3
 800024e:	4152      	adcs	r2, r2
 8000250:	0ac3      	lsrs	r3, r0, #11
 8000252:	428b      	cmp	r3, r1
 8000254:	d301      	bcc.n	800025a <__udivsi3+0x76>
 8000256:	02cb      	lsls	r3, r1, #11
 8000258:	1ac0      	subs	r0, r0, r3
 800025a:	4152      	adcs	r2, r2
 800025c:	0a83      	lsrs	r3, r0, #10
 800025e:	428b      	cmp	r3, r1
 8000260:	d301      	bcc.n	8000266 <__udivsi3+0x82>
 8000262:	028b      	lsls	r3, r1, #10
 8000264:	1ac0      	subs	r0, r0, r3
 8000266:	4152      	adcs	r2, r2
 8000268:	0a43      	lsrs	r3, r0, #9
 800026a:	428b      	cmp	r3, r1
 800026c:	d301      	bcc.n	8000272 <__udivsi3+0x8e>
 800026e:	024b      	lsls	r3, r1, #9
 8000270:	1ac0      	subs	r0, r0, r3
 8000272:	4152      	adcs	r2, r2
 8000274:	0a03      	lsrs	r3, r0, #8
 8000276:	428b      	cmp	r3, r1
 8000278:	d301      	bcc.n	800027e <__udivsi3+0x9a>
 800027a:	020b      	lsls	r3, r1, #8
 800027c:	1ac0      	subs	r0, r0, r3
 800027e:	4152      	adcs	r2, r2
 8000280:	d2cd      	bcs.n	800021e <__udivsi3+0x3a>
 8000282:	09c3      	lsrs	r3, r0, #7
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__udivsi3+0xa8>
 8000288:	01cb      	lsls	r3, r1, #7
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0983      	lsrs	r3, r0, #6
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__udivsi3+0xb4>
 8000294:	018b      	lsls	r3, r1, #6
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0943      	lsrs	r3, r0, #5
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__udivsi3+0xc0>
 80002a0:	014b      	lsls	r3, r1, #5
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0903      	lsrs	r3, r0, #4
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__udivsi3+0xcc>
 80002ac:	010b      	lsls	r3, r1, #4
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	08c3      	lsrs	r3, r0, #3
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__udivsi3+0xd8>
 80002b8:	00cb      	lsls	r3, r1, #3
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0883      	lsrs	r3, r0, #2
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__udivsi3+0xe4>
 80002c4:	008b      	lsls	r3, r1, #2
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0843      	lsrs	r3, r0, #1
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__udivsi3+0xf0>
 80002d0:	004b      	lsls	r3, r1, #1
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	1a41      	subs	r1, r0, r1
 80002d8:	d200      	bcs.n	80002dc <__udivsi3+0xf8>
 80002da:	4601      	mov	r1, r0
 80002dc:	4152      	adcs	r2, r2
 80002de:	4610      	mov	r0, r2
 80002e0:	4770      	bx	lr
 80002e2:	e7ff      	b.n	80002e4 <__udivsi3+0x100>
 80002e4:	b501      	push	{r0, lr}
 80002e6:	2000      	movs	r0, #0
 80002e8:	f000 f806 	bl	80002f8 <__aeabi_idiv0>
 80002ec:	bd02      	pop	{r1, pc}
 80002ee:	46c0      	nop			; (mov r8, r8)

080002f0 <__aeabi_uidivmod>:
 80002f0:	2900      	cmp	r1, #0
 80002f2:	d0f7      	beq.n	80002e4 <__udivsi3+0x100>
 80002f4:	e776      	b.n	80001e4 <__udivsi3>
 80002f6:	4770      	bx	lr

080002f8 <__aeabi_idiv0>:
 80002f8:	4770      	bx	lr
 80002fa:	46c0      	nop			; (mov r8, r8)

080002fc <glitch_loop>:
#if SS_VER == SS_VER_2_1
uint8_t glitch_loop(uint8_t cmd, uint8_t scmd, uint8_t len, uint8_t* in)
#else
uint8_t glitch_loop(uint8_t* in, uint8_t len)
#endif
{
 80002fc:	b513      	push	{r0, r1, r4, lr}
    volatile uint16_t i, j;
    volatile uint32_t cnt;
    cnt = 0;
 80002fe:	2400      	movs	r4, #0
 8000300:	9401      	str	r4, [sp, #4]
    trigger_high();
 8000302:	f000 fab5 	bl	8000870 <trigger_high>
    for(i=0; i<50; i++){
 8000306:	466b      	mov	r3, sp
 8000308:	801c      	strh	r4, [r3, #0]
        for(j=0; j<50; j++){
 800030a:	1c9a      	adds	r2, r3, #2
    for(i=0; i<50; i++){
 800030c:	466b      	mov	r3, sp
 800030e:	881b      	ldrh	r3, [r3, #0]
 8000310:	2b31      	cmp	r3, #49	; 0x31
 8000312:	d90d      	bls.n	8000330 <glitch_loop+0x34>
            cnt++;
        }
    }
    trigger_low();
 8000314:	f000 fab4 	bl	8000880 <trigger_low>
    simpleserial_put('r', 4, (uint8_t*)&cnt);
 8000318:	2104      	movs	r1, #4
 800031a:	2072      	movs	r0, #114	; 0x72
 800031c:	aa01      	add	r2, sp, #4
 800031e:	f000 f93b 	bl	8000598 <simpleserial_put>
#if SS_VER == SS_VER_2_1
    return (cnt != 2500) ? 0x10 : 0x00;
 8000322:	4b0d      	ldr	r3, [pc, #52]	; (8000358 <glitch_loop+0x5c>)
 8000324:	9801      	ldr	r0, [sp, #4]
 8000326:	18c0      	adds	r0, r0, r3
 8000328:	1e43      	subs	r3, r0, #1
 800032a:	4198      	sbcs	r0, r3
 800032c:	0100      	lsls	r0, r0, #4
#else
    return (cnt != 2500);
#endif
}
 800032e:	bd16      	pop	{r1, r2, r4, pc}
        for(j=0; j<50; j++){
 8000330:	8014      	strh	r4, [r2, #0]
 8000332:	8813      	ldrh	r3, [r2, #0]
 8000334:	2b31      	cmp	r3, #49	; 0x31
 8000336:	d906      	bls.n	8000346 <glitch_loop+0x4a>
    for(i=0; i<50; i++){
 8000338:	466b      	mov	r3, sp
 800033a:	4669      	mov	r1, sp
 800033c:	881b      	ldrh	r3, [r3, #0]
 800033e:	3301      	adds	r3, #1
 8000340:	b29b      	uxth	r3, r3
 8000342:	800b      	strh	r3, [r1, #0]
 8000344:	e7e2      	b.n	800030c <glitch_loop+0x10>
            cnt++;
 8000346:	9b01      	ldr	r3, [sp, #4]
 8000348:	3301      	adds	r3, #1
 800034a:	9301      	str	r3, [sp, #4]
        for(j=0; j<50; j++){
 800034c:	8813      	ldrh	r3, [r2, #0]
 800034e:	3301      	adds	r3, #1
 8000350:	b29b      	uxth	r3, r3
 8000352:	8013      	strh	r3, [r2, #0]
 8000354:	e7ed      	b.n	8000332 <glitch_loop+0x36>
 8000356:	46c0      	nop			; (mov r8, r8)
 8000358:	fffff63c 	.word	0xfffff63c

0800035c <glitch_comparison>:
#if SS_VER == SS_VER_2_1
uint8_t glitch_comparison(uint8_t cmd, uint8_t scmd, uint8_t len, uint8_t* in)
#else
uint8_t glitch_comparison(uint8_t* in, uint8_t len)
#endif
{
 800035c:	b513      	push	{r0, r1, r4, lr}
 800035e:	001c      	movs	r4, r3
    uint8_t ok = 5;
 8000360:	466a      	mov	r2, sp
 8000362:	2305      	movs	r3, #5
 8000364:	71d3      	strb	r3, [r2, #7]
    trigger_high();
 8000366:	f000 fa83 	bl	8000870 <trigger_high>
    if (*in == 0xA2){
 800036a:	7823      	ldrb	r3, [r4, #0]
 800036c:	3ba2      	subs	r3, #162	; 0xa2
 800036e:	425a      	negs	r2, r3
 8000370:	4153      	adcs	r3, r2
 8000372:	466a      	mov	r2, sp
 8000374:	71d3      	strb	r3, [r2, #7]
        ok = 1;
    } else {
        ok = 0;
    }
    trigger_low();
 8000376:	f000 fa83 	bl	8000880 <trigger_low>
    simpleserial_put('r', 1, (uint8_t*)&ok);
 800037a:	466b      	mov	r3, sp
 800037c:	2101      	movs	r1, #1
 800037e:	2072      	movs	r0, #114	; 0x72
 8000380:	1dda      	adds	r2, r3, #7
 8000382:	f000 f909 	bl	8000598 <simpleserial_put>
    return 0x00;
}
 8000386:	2000      	movs	r0, #0
 8000388:	bd16      	pop	{r1, r2, r4, pc}
 800038a:	0000      	movs	r0, r0

0800038c <password>:
#if SS_VER == SS_VER_2_1
uint8_t password(uint8_t cmd, uint8_t scmd, uint8_t len, uint8_t* pw)
#else
uint8_t password(uint8_t* pw, uint8_t len)
#endif
{
 800038c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800038e:	b085      	sub	sp, #20
    char passwd[] = "touch";
 8000390:	ae02      	add	r6, sp, #8
 8000392:	2206      	movs	r2, #6
 8000394:	4912      	ldr	r1, [pc, #72]	; (80003e0 <password+0x54>)
 8000396:	0030      	movs	r0, r6
{
 8000398:	001d      	movs	r5, r3
    char passwd[] = "touch";
 800039a:	f000 ffdb 	bl	8001354 <memcpy>
    char passok = 1;
 800039e:	466b      	mov	r3, sp
 80003a0:	2701      	movs	r7, #1
 80003a2:	1ddc      	adds	r4, r3, #7
 80003a4:	7027      	strb	r7, [r4, #0]
    int cnt;

    trigger_high();
 80003a6:	f000 fa63 	bl	8000870 <trigger_high>
 80003aa:	2200      	movs	r2, #0

    //Simple test - doesn't check for too-long password!
    for(cnt = 0; cnt < 5; cnt++){
 80003ac:	0013      	movs	r3, r2
 80003ae:	7821      	ldrb	r1, [r4, #0]
        if (pw[cnt] != passwd[cnt]){
 80003b0:	5ce8      	ldrb	r0, [r5, r3]
 80003b2:	4684      	mov	ip, r0
 80003b4:	5cf0      	ldrb	r0, [r6, r3]
 80003b6:	4584      	cmp	ip, r0
 80003b8:	d001      	beq.n	80003be <password+0x32>
 80003ba:	003a      	movs	r2, r7
            passok = 0;
 80003bc:	2100      	movs	r1, #0
    for(cnt = 0; cnt < 5; cnt++){
 80003be:	3301      	adds	r3, #1
 80003c0:	2b05      	cmp	r3, #5
 80003c2:	d1f5      	bne.n	80003b0 <password+0x24>
 80003c4:	2a00      	cmp	r2, #0
 80003c6:	d000      	beq.n	80003ca <password+0x3e>
 80003c8:	7021      	strb	r1, [r4, #0]
        }
    }

    trigger_low();
 80003ca:	f000 fa59 	bl	8000880 <trigger_low>

    simpleserial_put('r', 1, (uint8_t*)&passok);
 80003ce:	0022      	movs	r2, r4
 80003d0:	2101      	movs	r1, #1
 80003d2:	2072      	movs	r0, #114	; 0x72
 80003d4:	f000 f8e0 	bl	8000598 <simpleserial_put>
    return 0x00;
}
 80003d8:	2000      	movs	r0, #0
 80003da:	b005      	add	sp, #20
 80003dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003de:	46c0      	nop			; (mov r8, r8)
 80003e0:	08001383 	.word	0x08001383

080003e4 <infinite_loop>:
#if SS_VER == SS_VER_2_1
uint8_t infinite_loop(uint8_t cmd, uint8_t scmd, uint8_t len, uint8_t* in)
#else
uint8_t infinite_loop(uint8_t* in, uint8_t len)
#endif
{
 80003e4:	b513      	push	{r0, r1, r4, lr}
    led_ok(1);
    led_error(0);

    //Some fake variable
    volatile uint8_t a = 0;
 80003e6:	466b      	mov	r3, sp
 80003e8:	1ddc      	adds	r4, r3, #7
 80003ea:	2300      	movs	r3, #0
 80003ec:	7023      	strb	r3, [r4, #0]

    //External trigger logic
    trigger_high();
 80003ee:	f000 fa3f 	bl	8000870 <trigger_high>
    trigger_low();
 80003f2:	f000 fa45 	bl	8000880 <trigger_low>

    //Should be an infinite loop
    while(a != 2){
 80003f6:	7823      	ldrb	r3, [r4, #0]
 80003f8:	2b02      	cmp	r3, #2
 80003fa:	d1fc      	bne.n	80003f6 <infinite_loop+0x12>
    led_error(1);
    led_error(1);
    led_error(1);
    led_error(1);

    putch('r');
 80003fc:	2072      	movs	r0, #114	; 0x72
 80003fe:	f000 fa5f 	bl	80008c0 <putch>
    putch('B');
 8000402:	2042      	movs	r0, #66	; 0x42
 8000404:	f000 fa5c 	bl	80008c0 <putch>
    putch('R');
 8000408:	2052      	movs	r0, #82	; 0x52
 800040a:	f000 fa59 	bl	80008c0 <putch>
    putch('E');
 800040e:	2045      	movs	r0, #69	; 0x45
 8000410:	f000 fa56 	bl	80008c0 <putch>
    putch('A');
 8000414:	2041      	movs	r0, #65	; 0x41
 8000416:	f000 fa53 	bl	80008c0 <putch>
    putch('K');
 800041a:	204b      	movs	r0, #75	; 0x4b
 800041c:	f000 fa50 	bl	80008c0 <putch>
    putch('O');
 8000420:	204f      	movs	r0, #79	; 0x4f
 8000422:	f000 fa4d 	bl	80008c0 <putch>
    putch('U');
 8000426:	2055      	movs	r0, #85	; 0x55
 8000428:	f000 fa4a 	bl	80008c0 <putch>
    putch('T');
 800042c:	2054      	movs	r0, #84	; 0x54
 800042e:	f000 fa47 	bl	80008c0 <putch>
    putch('\n');
 8000432:	200a      	movs	r0, #10
 8000434:	f000 fa44 	bl	80008c0 <putch>
    led_error(1);
    led_error(1);
    led_error(1);

    return 0;
}
 8000438:	2000      	movs	r0, #0
 800043a:	bd16      	pop	{r1, r2, r4, pc}

0800043c <main>:

int main(void)
{
 800043c:	b510      	push	{r4, lr}
    platform_init();
 800043e:	f000 f96b 	bl	8000718 <platform_init>
    init_uart();
 8000442:	f000 f995 	bl	8000770 <init_uart>
    trigger_setup();
 8000446:	f000 f9d3 	bl	80007f0 <trigger_setup>

    /* Device reset detected */
    putch('r');
 800044a:	2072      	movs	r0, #114	; 0x72
 800044c:	f000 fa38 	bl	80008c0 <putch>
    putch('R');
 8000450:	2052      	movs	r0, #82	; 0x52
 8000452:	f000 fa35 	bl	80008c0 <putch>
    putch('E');
 8000456:	2045      	movs	r0, #69	; 0x45
 8000458:	f000 fa32 	bl	80008c0 <putch>
    putch('S');
 800045c:	2053      	movs	r0, #83	; 0x53
 800045e:	f000 fa2f 	bl	80008c0 <putch>
    putch('E');
 8000462:	2045      	movs	r0, #69	; 0x45
 8000464:	f000 fa2c 	bl	80008c0 <putch>
    putch('T');
 8000468:	2054      	movs	r0, #84	; 0x54
 800046a:	f000 fa29 	bl	80008c0 <putch>
    putch(' ');
 800046e:	2020      	movs	r0, #32
 8000470:	f000 fa26 	bl	80008c0 <putch>
    putch(' ');
 8000474:	2020      	movs	r0, #32
 8000476:	f000 fa23 	bl	80008c0 <putch>
    putch(' ');
 800047a:	2020      	movs	r0, #32
 800047c:	f000 fa20 	bl	80008c0 <putch>
    putch('\n');
 8000480:	200a      	movs	r0, #10
 8000482:	f000 fa1d 	bl	80008c0 <putch>

    simpleserial_init();
 8000486:	f000 f877 	bl	8000578 <simpleserial_init>
    simpleserial_addcmd('g', 0, glitch_loop);
 800048a:	2100      	movs	r1, #0
 800048c:	4a0a      	ldr	r2, [pc, #40]	; (80004b8 <main+0x7c>)
 800048e:	2067      	movs	r0, #103	; 0x67
 8000490:	f000 f854 	bl	800053c <simpleserial_addcmd>
    simpleserial_addcmd('c', 1, glitch_comparison);
 8000494:	2101      	movs	r1, #1
 8000496:	4a09      	ldr	r2, [pc, #36]	; (80004bc <main+0x80>)
 8000498:	2063      	movs	r0, #99	; 0x63
 800049a:	f000 f84f 	bl	800053c <simpleserial_addcmd>
    #if SS_VER == SS_VER_2_1
    simpleserial_addcmd(0x01, 5, password);
 800049e:	2105      	movs	r1, #5
 80004a0:	4a07      	ldr	r2, [pc, #28]	; (80004c0 <main+0x84>)
 80004a2:	2001      	movs	r0, #1
 80004a4:	f000 f84a 	bl	800053c <simpleserial_addcmd>
    #else
    simpleserial_addcmd('p', 5, password);
    #endif
    simpleserial_addcmd('i', 0, infinite_loop);
 80004a8:	2100      	movs	r1, #0
 80004aa:	2069      	movs	r0, #105	; 0x69
 80004ac:	4a05      	ldr	r2, [pc, #20]	; (80004c4 <main+0x88>)
 80004ae:	f000 f845 	bl	800053c <simpleserial_addcmd>
    while(1)
        simpleserial_get();
 80004b2:	f000 f8c1 	bl	8000638 <simpleserial_get>
    while(1)
 80004b6:	e7fc      	b.n	80004b2 <main+0x76>
 80004b8:	080002fd 	.word	0x080002fd
 80004bc:	0800035d 	.word	0x0800035d
 80004c0:	0800038d 	.word	0x0800038d
 80004c4:	080003e5 	.word	0x080003e5

080004c8 <ss_crc>:
#define CW_CRC 0x4D 
uint8_t ss_crc(uint8_t *buf, uint8_t len)
{
	unsigned int k = 0;
	uint8_t crc = 0x00;
	while (len--) {
 80004c8:	0003      	movs	r3, r0
{
 80004ca:	b570      	push	{r4, r5, r6, lr}
 80004cc:	1841      	adds	r1, r0, r1
		crc ^= *buf++;
		for (k = 0; k < 8; k++) {
			crc = crc & 0x80 ? (crc << 1) ^ CW_CRC: crc << 1;
 80004ce:	254d      	movs	r5, #77	; 0x4d
	uint8_t crc = 0x00;
 80004d0:	2000      	movs	r0, #0
	while (len--) {
 80004d2:	4299      	cmp	r1, r3
 80004d4:	d100      	bne.n	80004d8 <ss_crc+0x10>
		}
	}
	return crc;

}
 80004d6:	bd70      	pop	{r4, r5, r6, pc}
		crc ^= *buf++;
 80004d8:	2408      	movs	r4, #8
 80004da:	781a      	ldrb	r2, [r3, #0]
 80004dc:	4050      	eors	r0, r2
			crc = crc & 0x80 ? (crc << 1) ^ CW_CRC: crc << 1;
 80004de:	b246      	sxtb	r6, r0
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	b2d0      	uxtb	r0, r2
 80004e4:	2e00      	cmp	r6, #0
 80004e6:	da01      	bge.n	80004ec <ss_crc+0x24>
 80004e8:	406a      	eors	r2, r5
 80004ea:	b2d0      	uxtb	r0, r2
		for (k = 0; k < 8; k++) {
 80004ec:	3c01      	subs	r4, #1
 80004ee:	2c00      	cmp	r4, #0
 80004f0:	d1f5      	bne.n	80004de <ss_crc+0x16>
 80004f2:	3301      	adds	r3, #1
 80004f4:	e7ed      	b.n	80004d2 <ss_crc+0xa>

080004f6 <stuff_data>:
}

uint8_t stuff_data(uint8_t *buf, uint8_t len)
{
	uint8_t i = 1;
	uint8_t last = 0;
 80004f6:	2200      	movs	r2, #0
	uint8_t i = 1;
 80004f8:	2301      	movs	r3, #1
{
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	1c44      	adds	r4, r0, #1
	for (; i < len; i++) {
 80004fe:	428b      	cmp	r3, r1
 8000500:	d301      	bcc.n	8000506 <stuff_data+0x10>
			buf[last] = i - last;
			last = i;
		}
	}
	return 0x00;
}
 8000502:	2000      	movs	r0, #0
 8000504:	bd30      	pop	{r4, r5, pc}
		if (buf[i] == FRAME_BYTE) {
 8000506:	7825      	ldrb	r5, [r4, #0]
 8000508:	2d00      	cmp	r5, #0
 800050a:	d102      	bne.n	8000512 <stuff_data+0x1c>
			buf[last] = i - last;
 800050c:	1a9d      	subs	r5, r3, r2
 800050e:	5485      	strb	r5, [r0, r2]
 8000510:	001a      	movs	r2, r3
	for (; i < len; i++) {
 8000512:	3301      	adds	r3, #1
 8000514:	b2db      	uxtb	r3, r3
 8000516:	3401      	adds	r4, #1
 8000518:	e7f1      	b.n	80004fe <stuff_data+0x8>

0800051a <unstuff_data>:

uint8_t unstuff_data(uint8_t *buf, uint8_t len)
{
 800051a:	b530      	push	{r4, r5, lr}
	uint8_t next = buf[0];
	buf[0] = 0x00;
 800051c:	2400      	movs	r4, #0
	uint8_t next = buf[0];
 800051e:	7802      	ldrb	r2, [r0, #0]
{
 8000520:	0003      	movs	r3, r0
	buf[0] = 0x00;
 8000522:	7004      	strb	r4, [r0, #0]
	uint8_t next = buf[0];
 8000524:	0010      	movs	r0, r2
	//len -= 1;
	uint8_t tmp = next;
	while ((next < len) && tmp != 0) {
 8000526:	4288      	cmp	r0, r1
 8000528:	d201      	bcs.n	800052e <unstuff_data+0x14>
 800052a:	2a00      	cmp	r2, #0
 800052c:	d100      	bne.n	8000530 <unstuff_data+0x16>
		tmp = buf[next];
		buf[next] = FRAME_BYTE;
		next += tmp;
	}
	return next;
}
 800052e:	bd30      	pop	{r4, r5, pc}
		tmp = buf[next];
 8000530:	5c1a      	ldrb	r2, [r3, r0]
 8000532:	181d      	adds	r5, r3, r0
		next += tmp;
 8000534:	1880      	adds	r0, r0, r2
		buf[next] = FRAME_BYTE;
 8000536:	702c      	strb	r4, [r5, #0]
		next += tmp;
 8000538:	b2c0      	uxtb	r0, r0
 800053a:	e7f4      	b.n	8000526 <unstuff_data+0xc>

0800053c <simpleserial_addcmd>:
	simpleserial_addcmd('v', 0, check_version);
    simpleserial_addcmd('w', 0, ss_get_commands);
}

int simpleserial_addcmd(char c, unsigned int len, uint8_t (*fp)(uint8_t, uint8_t, uint8_t, uint8_t*))
{
 800053c:	b570      	push	{r4, r5, r6, lr}
	if(num_commands >= MAX_SS_CMDS) {
 800053e:	4e0c      	ldr	r6, [pc, #48]	; (8000570 <simpleserial_addcmd+0x34>)
{
 8000540:	0005      	movs	r5, r0
	if(num_commands >= MAX_SS_CMDS) {
 8000542:	6833      	ldr	r3, [r6, #0]
		putch('a');
 8000544:	2061      	movs	r0, #97	; 0x61
	if(num_commands >= MAX_SS_CMDS) {
 8000546:	2b0f      	cmp	r3, #15
 8000548:	dc02      	bgt.n	8000550 <simpleserial_addcmd+0x14>
		return 1;
	}

	if(len >= MAX_SS_LEN) {
 800054a:	29ff      	cmp	r1, #255	; 0xff
 800054c:	d904      	bls.n	8000558 <simpleserial_addcmd+0x1c>
		putch('b');
 800054e:	2062      	movs	r0, #98	; 0x62
 8000550:	f000 f9b6 	bl	80008c0 <putch>
		return 1;
 8000554:	2001      	movs	r0, #1
	commands[num_commands].len = len;
	commands[num_commands].fp  = fp;
	num_commands++;

	return 0;
}
 8000556:	bd70      	pop	{r4, r5, r6, pc}
	commands[num_commands].c   = c;
 8000558:	240c      	movs	r4, #12
 800055a:	435c      	muls	r4, r3
 800055c:	4805      	ldr	r0, [pc, #20]	; (8000574 <simpleserial_addcmd+0x38>)
	num_commands++;
 800055e:	3301      	adds	r3, #1
	commands[num_commands].c   = c;
 8000560:	5425      	strb	r5, [r4, r0]
	commands[num_commands].len = len;
 8000562:	1900      	adds	r0, r0, r4
 8000564:	6041      	str	r1, [r0, #4]
	commands[num_commands].fp  = fp;
 8000566:	6082      	str	r2, [r0, #8]
	num_commands++;
 8000568:	6033      	str	r3, [r6, #0]
	return 0;
 800056a:	2000      	movs	r0, #0
 800056c:	e7f3      	b.n	8000556 <simpleserial_addcmd+0x1a>
 800056e:	46c0      	nop			; (mov r8, r8)
 8000570:	20000020 	.word	0x20000020
 8000574:	20000024 	.word	0x20000024

08000578 <simpleserial_init>:
{
 8000578:	b510      	push	{r4, lr}
	simpleserial_addcmd('v', 0, check_version);
 800057a:	2100      	movs	r1, #0
 800057c:	4a04      	ldr	r2, [pc, #16]	; (8000590 <simpleserial_init+0x18>)
 800057e:	2076      	movs	r0, #118	; 0x76
 8000580:	f7ff ffdc 	bl	800053c <simpleserial_addcmd>
    simpleserial_addcmd('w', 0, ss_get_commands);
 8000584:	2100      	movs	r1, #0
 8000586:	2077      	movs	r0, #119	; 0x77
 8000588:	4a02      	ldr	r2, [pc, #8]	; (8000594 <simpleserial_init+0x1c>)
 800058a:	f7ff ffd7 	bl	800053c <simpleserial_addcmd>
}
 800058e:	bd10      	pop	{r4, pc}
 8000590:	080005e7 	.word	0x080005e7
 8000594:	080005fd 	.word	0x080005fd

08000598 <simpleserial_put>:
	simpleserial_put('e', 0x01, &err);
	return;
}

void simpleserial_put(char c, uint8_t size, uint8_t* output)
{
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	b0c0      	sub	sp, #256	; 0x100
 800059c:	000c      	movs	r4, r1
	uint8_t data_buf[MAX_SS_LEN];
	data_buf[0] = 0x00;
 800059e:	466b      	mov	r3, sp
 80005a0:	2500      	movs	r5, #0
{
 80005a2:	0011      	movs	r1, r2
	data_buf[1] = c;
 80005a4:	7058      	strb	r0, [r3, #1]
	data_buf[2] = size;
	int i = 0;
	for (; i < size; i++) {
		data_buf[i + 3] = output[i];
 80005a6:	0022      	movs	r2, r4
	data_buf[2] = size;
 80005a8:	709c      	strb	r4, [r3, #2]
	data_buf[0] = 0x00;
 80005aa:	701d      	strb	r5, [r3, #0]
		data_buf[i + 3] = output[i];
 80005ac:	1cd8      	adds	r0, r3, #3
 80005ae:	f000 fed1 	bl	8001354 <memcpy>
	}
	data_buf[i + 3] = ss_crc(data_buf+1, size+2);
 80005b2:	466b      	mov	r3, sp
 80005b4:	1ca1      	adds	r1, r4, #2
 80005b6:	b2c9      	uxtb	r1, r1
 80005b8:	1c58      	adds	r0, r3, #1
 80005ba:	f7ff ff85 	bl	80004c8 <ss_crc>
 80005be:	0023      	movs	r3, r4
 80005c0:	446b      	add	r3, sp
 80005c2:	70d8      	strb	r0, [r3, #3]
	data_buf[i + 4] = 0x00;
 80005c4:	466b      	mov	r3, sp
 80005c6:	1d26      	adds	r6, r4, #4
	stuff_data(data_buf, i + 5);
 80005c8:	3405      	adds	r4, #5
 80005ca:	4668      	mov	r0, sp
	data_buf[i + 4] = 0x00;
 80005cc:	559d      	strb	r5, [r3, r6]
	stuff_data(data_buf, i + 5);
 80005ce:	b2e1      	uxtb	r1, r4
 80005d0:	f7ff ff91 	bl	80004f6 <stuff_data>
	for (int i = 0; i < size + 5; i++) {
		putch(data_buf[i]);
 80005d4:	466b      	mov	r3, sp
 80005d6:	5d58      	ldrb	r0, [r3, r5]
	for (int i = 0; i < size + 5; i++) {
 80005d8:	3501      	adds	r5, #1
		putch(data_buf[i]);
 80005da:	f000 f971 	bl	80008c0 <putch>
	for (int i = 0; i < size + 5; i++) {
 80005de:	42ae      	cmp	r6, r5
 80005e0:	daf8      	bge.n	80005d4 <simpleserial_put+0x3c>
	}
}
 80005e2:	b040      	add	sp, #256	; 0x100
 80005e4:	bd70      	pop	{r4, r5, r6, pc}

080005e6 <check_version>:
{
 80005e6:	b507      	push	{r0, r1, r2, lr}
	uint8_t ver = SS_VER;
 80005e8:	466b      	mov	r3, sp
 80005ea:	1dda      	adds	r2, r3, #7
 80005ec:	2303      	movs	r3, #3
	simpleserial_put('r', 1, &ver);
 80005ee:	2072      	movs	r0, #114	; 0x72
 80005f0:	2101      	movs	r1, #1
	uint8_t ver = SS_VER;
 80005f2:	7013      	strb	r3, [r2, #0]
	simpleserial_put('r', 1, &ver);
 80005f4:	f7ff ffd0 	bl	8000598 <simpleserial_put>
}
 80005f8:	2000      	movs	r0, #0
 80005fa:	bd0e      	pop	{r1, r2, r3, pc}

080005fc <ss_get_commands>:
{
 80005fc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 80005fe:	4b0c      	ldr	r3, [pc, #48]	; (8000630 <ss_get_commands+0x34>)
        cmd_chars[i] = commands[i].c;
 8000600:	240c      	movs	r4, #12
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 8000602:	6819      	ldr	r1, [r3, #0]
 8000604:	2300      	movs	r3, #0
        cmd_chars[i] = commands[i].c;
 8000606:	480b      	ldr	r0, [pc, #44]	; (8000634 <ss_get_commands+0x38>)
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 8000608:	b2ca      	uxtb	r2, r1
 800060a:	4293      	cmp	r3, r2
 800060c:	db07      	blt.n	800061e <ss_get_commands+0x22>
    simpleserial_put('r', num_commands & 0xFF, (void *)cmd_chars);
 800060e:	466a      	mov	r2, sp
 8000610:	2072      	movs	r0, #114	; 0x72
 8000612:	b2c9      	uxtb	r1, r1
 8000614:	f7ff ffc0 	bl	8000598 <simpleserial_put>
}
 8000618:	2000      	movs	r0, #0
 800061a:	b004      	add	sp, #16
 800061c:	bd70      	pop	{r4, r5, r6, pc}
        cmd_chars[i] = commands[i].c;
 800061e:	0025      	movs	r5, r4
 8000620:	466e      	mov	r6, sp
 8000622:	435d      	muls	r5, r3
 8000624:	5c2d      	ldrb	r5, [r5, r0]
 8000626:	54f5      	strb	r5, [r6, r3]
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 8000628:	3301      	adds	r3, #1
 800062a:	b2db      	uxtb	r3, r3
 800062c:	e7ed      	b.n	800060a <ss_get_commands+0xe>
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	20000020 	.word	0x20000020
 8000634:	20000024 	.word	0x20000024

08000638 <simpleserial_get>:
{
 8000638:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t err = 0;
 800063a:	2500      	movs	r5, #0
{
 800063c:	b0c5      	sub	sp, #276	; 0x114
	uint8_t err = 0;
 800063e:	ab02      	add	r3, sp, #8
 8000640:	1ddf      	adds	r7, r3, #7
 8000642:	703d      	strb	r5, [r7, #0]
		data_buf[i] = getch(); //PTR, cmd, scmd, len
 8000644:	f000 f924 	bl	8000890 <getch>
 8000648:	ac04      	add	r4, sp, #16
 800064a:	5528      	strb	r0, [r5, r4]
		if (data_buf[i] == FRAME_BYTE) {
 800064c:	2800      	cmp	r0, #0
 800064e:	d108      	bne.n	8000662 <simpleserial_get+0x2a>
			err = SS_ERR_FRAME_BYTE;
 8000650:	2305      	movs	r3, #5
		err = SS_ERR_CRC;
 8000652:	703b      	strb	r3, [r7, #0]
	simpleserial_put('e', 0x01, &err);
 8000654:	003a      	movs	r2, r7
 8000656:	2101      	movs	r1, #1
 8000658:	2065      	movs	r0, #101	; 0x65
 800065a:	f7ff ff9d 	bl	8000598 <simpleserial_put>
}
 800065e:	b045      	add	sp, #276	; 0x114
 8000660:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (int i = 0; i < 4; i++) {
 8000662:	3501      	adds	r5, #1
 8000664:	2d04      	cmp	r5, #4
 8000666:	d1ed      	bne.n	8000644 <simpleserial_get+0xc>
	uint8_t next_frame = unstuff_data(data_buf, 4);
 8000668:	0029      	movs	r1, r5
 800066a:	0020      	movs	r0, r4
 800066c:	f7ff ff55 	bl	800051a <unstuff_data>
	for(c = 0; c < num_commands; c++)
 8000670:	2100      	movs	r1, #0
	uint8_t next_frame = unstuff_data(data_buf, 4);
 8000672:	9001      	str	r0, [sp, #4]
		if(commands[c].c == data_buf[1])
 8000674:	200c      	movs	r0, #12
	for(c = 0; c < num_commands; c++)
 8000676:	4b26      	ldr	r3, [pc, #152]	; (8000710 <simpleserial_get+0xd8>)
		if(commands[c].c == data_buf[1])
 8000678:	7862      	ldrb	r2, [r4, #1]
	for(c = 0; c < num_commands; c++)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	9100      	str	r1, [sp, #0]
		if(commands[c].c == data_buf[1])
 800067e:	4925      	ldr	r1, [pc, #148]	; (8000714 <simpleserial_get+0xdc>)
	for(c = 0; c < num_commands; c++)
 8000680:	9e00      	ldr	r6, [sp, #0]
 8000682:	429e      	cmp	r6, r3
 8000684:	db02      	blt.n	800068c <simpleserial_get+0x54>
	if (c == num_commands) {
 8000686:	d10b      	bne.n	80006a0 <simpleserial_get+0x68>
		err = SS_ERR_CMD;
 8000688:	2301      	movs	r3, #1
 800068a:	e7e2      	b.n	8000652 <simpleserial_get+0x1a>
		if(commands[c].c == data_buf[1])
 800068c:	9e00      	ldr	r6, [sp, #0]
 800068e:	4346      	muls	r6, r0
 8000690:	5c76      	ldrb	r6, [r6, r1]
 8000692:	4296      	cmp	r6, r2
 8000694:	d004      	beq.n	80006a0 <simpleserial_get+0x68>
	for(c = 0; c < num_commands; c++)
 8000696:	9e00      	ldr	r6, [sp, #0]
 8000698:	3601      	adds	r6, #1
 800069a:	b2f6      	uxtb	r6, r6
 800069c:	9600      	str	r6, [sp, #0]
 800069e:	e7ef      	b.n	8000680 <simpleserial_get+0x48>
	if ((data_buf[3] + 5) < next_frame) {
 80006a0:	78e3      	ldrb	r3, [r4, #3]
 80006a2:	9a01      	ldr	r2, [sp, #4]
 80006a4:	3305      	adds	r3, #5
 80006a6:	4293      	cmp	r3, r2
 80006a8:	da02      	bge.n	80006b0 <simpleserial_get+0x78>
		err = SS_ERR_LEN;
 80006aa:	2304      	movs	r3, #4
 80006ac:	e7d1      	b.n	8000652 <simpleserial_get+0x1a>
 80006ae:	0035      	movs	r5, r6
		data_buf[i] = getch();
 80006b0:	f000 f8ee 	bl	8000890 <getch>
 80006b4:	5560      	strb	r0, [r4, r5]
		if (data_buf[i] == FRAME_BYTE) {
 80006b6:	2800      	cmp	r0, #0
 80006b8:	d0ca      	beq.n	8000650 <simpleserial_get+0x18>
	for (; i < data_buf[3] + 5; i++) {
 80006ba:	78e3      	ldrb	r3, [r4, #3]
 80006bc:	1c6e      	adds	r6, r5, #1
 80006be:	3304      	adds	r3, #4
 80006c0:	42b3      	cmp	r3, r6
 80006c2:	daf4      	bge.n	80006ae <simpleserial_get+0x76>
	data_buf[i] = getch();
 80006c4:	f000 f8e4 	bl	8000890 <getch>
 80006c8:	55a0      	strb	r0, [r4, r6]
	if (data_buf[i] != FRAME_BYTE) {
 80006ca:	2800      	cmp	r0, #0
 80006cc:	d1ed      	bne.n	80006aa <simpleserial_get+0x72>
	unstuff_data(data_buf + next_frame, i - next_frame + 1);
 80006ce:	9b01      	ldr	r3, [sp, #4]
 80006d0:	b2f6      	uxtb	r6, r6
 80006d2:	1af1      	subs	r1, r6, r3
 80006d4:	3101      	adds	r1, #1
 80006d6:	b2c9      	uxtb	r1, r1
 80006d8:	18e0      	adds	r0, r4, r3
 80006da:	f7ff ff1e 	bl	800051a <unstuff_data>
	uint8_t crc = ss_crc(data_buf+1, i-2);
 80006de:	2009      	movs	r0, #9
 80006e0:	ab02      	add	r3, sp, #8
 80006e2:	3e02      	subs	r6, #2
 80006e4:	18c0      	adds	r0, r0, r3
 80006e6:	b2f1      	uxtb	r1, r6
 80006e8:	f7ff feee 	bl	80004c8 <ss_crc>
	if (crc != data_buf[i-1]) {
 80006ec:	5d63      	ldrb	r3, [r4, r5]
 80006ee:	4283      	cmp	r3, r0
 80006f0:	d001      	beq.n	80006f6 <simpleserial_get+0xbe>
		err = SS_ERR_CRC;
 80006f2:	2302      	movs	r3, #2
 80006f4:	e7ad      	b.n	8000652 <simpleserial_get+0x1a>
	err = commands[c].fp(data_buf[1], data_buf[2], data_buf[3], data_buf+4);
 80006f6:	78e2      	ldrb	r2, [r4, #3]
 80006f8:	78a1      	ldrb	r1, [r4, #2]
 80006fa:	7860      	ldrb	r0, [r4, #1]
 80006fc:	240c      	movs	r4, #12
 80006fe:	9b00      	ldr	r3, [sp, #0]
 8000700:	435c      	muls	r4, r3
 8000702:	4b04      	ldr	r3, [pc, #16]	; (8000714 <simpleserial_get+0xdc>)
 8000704:	191b      	adds	r3, r3, r4
 8000706:	689c      	ldr	r4, [r3, #8]
 8000708:	ab05      	add	r3, sp, #20
 800070a:	47a0      	blx	r4
 800070c:	7038      	strb	r0, [r7, #0]
 800070e:	e7a1      	b.n	8000654 <simpleserial_get+0x1c>
 8000710:	20000020 	.word	0x20000020
 8000714:	20000024 	.word	0x20000024

08000718 <platform_init>:

UART_HandleTypeDef UartHandle;


void platform_init(void)
{
 8000718:	b5f0      	push	{r4, r5, r6, r7, lr}
    GPIO_InitTypeDef GpioInit;
	GpioInit.Pin       = GPIO_PIN_2;
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
	GpioInit.Pull      = GPIO_NOPULL;
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GpioInit);
 800071a:	2790      	movs	r7, #144	; 0x90
	GpioInit.Pull      = GPIO_NOPULL;
 800071c:	2400      	movs	r4, #0
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 800071e:	2501      	movs	r5, #1
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000720:	2603      	movs	r6, #3
	GpioInit.Pin       = GPIO_PIN_2;
 8000722:	2304      	movs	r3, #4
{
 8000724:	b097      	sub	sp, #92	; 0x5c
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000726:	05ff      	lsls	r7, r7, #23
 8000728:	0038      	movs	r0, r7
 800072a:	a905      	add	r1, sp, #20
	GpioInit.Pin       = GPIO_PIN_2;
 800072c:	9305      	str	r3, [sp, #20]
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 800072e:	9506      	str	r5, [sp, #24]
	GpioInit.Pull      = GPIO_NOPULL;
 8000730:	9407      	str	r4, [sp, #28]
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000732:	9608      	str	r6, [sp, #32]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000734:	f000 fb46 	bl	8000dc4 <HAL_GPIO_Init>
    
	GpioInit.Pin       = GPIO_PIN_4;
 8000738:	2310      	movs	r3, #16
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
	GpioInit.Pull      = GPIO_NOPULL;
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GpioInit);
 800073a:	a905      	add	r1, sp, #20
 800073c:	0038      	movs	r0, r7
	GpioInit.Pin       = GPIO_PIN_4;
 800073e:	9305      	str	r3, [sp, #20]
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 8000740:	9506      	str	r5, [sp, #24]
	GpioInit.Pull      = GPIO_NOPULL;
 8000742:	9407      	str	r4, [sp, #28]
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000744:	9608      	str	r6, [sp, #32]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000746:	f000 fb3d 	bl	8000dc4 <HAL_GPIO_Init>
  uint32_t flash_latency = 0;
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
#else
	RCC_OscInitTypeDef RCC_OscInitStruct;
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 800074a:	2305      	movs	r3, #5
	RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
	RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800074c:	a80a      	add	r0, sp, #40	; 0x28
	RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 800074e:	930b      	str	r3, [sp, #44]	; 0x2c
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI;
 8000750:	960a      	str	r6, [sp, #40]	; 0x28
	RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
 8000752:	940d      	str	r4, [sp, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
 8000754:	9413      	str	r4, [sp, #76]	; 0x4c
	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000756:	f000 f8c9 	bl	80008ec <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1);
 800075a:	2307      	movs	r3, #7
	RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
	RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 800075c:	0021      	movs	r1, r4
 800075e:	a801      	add	r0, sp, #4
	RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1);
 8000760:	9301      	str	r3, [sp, #4]
	RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
 8000762:	9502      	str	r5, [sp, #8]
	RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 8000764:	9403      	str	r4, [sp, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000766:	9404      	str	r4, [sp, #16]
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 8000768:	f000 faa2 	bl	8000cb0 <HAL_RCC_ClockConfig>
#endif
}
 800076c:	b017      	add	sp, #92	; 0x5c
 800076e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000770 <init_uart>:

void init_uart(void)
{
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000770:	2180      	movs	r1, #128	; 0x80
{
 8000772:	b570      	push	{r4, r5, r6, lr}
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000774:	4c1b      	ldr	r4, [pc, #108]	; (80007e4 <init_uart+0x74>)
 8000776:	0289      	lsls	r1, r1, #10
 8000778:	6962      	ldr	r2, [r4, #20]
{
 800077a:	b088      	sub	sp, #32
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800077c:	430a      	orrs	r2, r1
 800077e:	6162      	str	r2, [r4, #20]
 8000780:	6963      	ldr	r3, [r4, #20]
	GpioInit.Pin       = GPIO_PIN_9 | GPIO_PIN_10;
	GpioInit.Mode      = GPIO_MODE_AF_PP;
	GpioInit.Pull      = GPIO_PULLUP;
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
	GpioInit.Alternate = GPIO_AF1_USART1;
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000782:	2090      	movs	r0, #144	; 0x90
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000784:	400b      	ands	r3, r1
 8000786:	9301      	str	r3, [sp, #4]
 8000788:	9b01      	ldr	r3, [sp, #4]
	GpioInit.Pin       = GPIO_PIN_9 | GPIO_PIN_10;
 800078a:	23c0      	movs	r3, #192	; 0xc0
 800078c:	00db      	lsls	r3, r3, #3
	GpioInit.Pull      = GPIO_PULLUP;
 800078e:	2501      	movs	r5, #1
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000790:	2603      	movs	r6, #3
	GpioInit.Pin       = GPIO_PIN_9 | GPIO_PIN_10;
 8000792:	9303      	str	r3, [sp, #12]
	GpioInit.Mode      = GPIO_MODE_AF_PP;
 8000794:	2302      	movs	r3, #2
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000796:	a903      	add	r1, sp, #12
 8000798:	05c0      	lsls	r0, r0, #23
	GpioInit.Mode      = GPIO_MODE_AF_PP;
 800079a:	9304      	str	r3, [sp, #16]
	GpioInit.Pull      = GPIO_PULLUP;
 800079c:	9505      	str	r5, [sp, #20]
	GpioInit.Alternate = GPIO_AF1_USART1;
 800079e:	9507      	str	r5, [sp, #28]
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 80007a0:	9606      	str	r6, [sp, #24]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 80007a2:	f000 fb0f 	bl	8000dc4 <HAL_GPIO_Init>

	__HAL_RCC_USART1_CLK_ENABLE();
 80007a6:	2180      	movs	r1, #128	; 0x80
 80007a8:	69a2      	ldr	r2, [r4, #24]
 80007aa:	01c9      	lsls	r1, r1, #7
 80007ac:	430a      	orrs	r2, r1
 80007ae:	61a2      	str	r2, [r4, #24]
 80007b0:	69a3      	ldr	r3, [r4, #24]
	__HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
	UartHandle.Instance        = USART1;
 80007b2:	480d      	ldr	r0, [pc, #52]	; (80007e8 <init_uart+0x78>)
	__HAL_RCC_USART1_CLK_ENABLE();
 80007b4:	400b      	ands	r3, r1
 80007b6:	9302      	str	r3, [sp, #8]
 80007b8:	9b02      	ldr	r3, [sp, #8]
	__HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
 80007ba:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80007bc:	43b3      	bics	r3, r6
 80007be:	431d      	orrs	r5, r3
	UartHandle.Instance        = USART1;
 80007c0:	4b0a      	ldr	r3, [pc, #40]	; (80007ec <init_uart+0x7c>)
	__HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
 80007c2:	6325      	str	r5, [r4, #48]	; 0x30
	UartHandle.Instance        = USART1;
 80007c4:	6003      	str	r3, [r0, #0]
  #if SS_VER==SS_VER_2_1
  UartHandle.Init.BaudRate   = 230400;
 80007c6:	23e1      	movs	r3, #225	; 0xe1
 80007c8:	029b      	lsls	r3, r3, #10
 80007ca:	6043      	str	r3, [r0, #4]
  #else
  UartHandle.Init.BaudRate   = 38400;
  #endif
	UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 80007cc:	2300      	movs	r3, #0
 80007ce:	6083      	str	r3, [r0, #8]
	UartHandle.Init.StopBits   = UART_STOPBITS_1;
 80007d0:	60c3      	str	r3, [r0, #12]
	UartHandle.Init.Parity     = UART_PARITY_NONE;
 80007d2:	6103      	str	r3, [r0, #16]
	UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 80007d4:	6183      	str	r3, [r0, #24]
	UartHandle.Init.Mode       = UART_MODE_TX_RX;
 80007d6:	330c      	adds	r3, #12
 80007d8:	6143      	str	r3, [r0, #20]
	HAL_UART_Init(&UartHandle);
 80007da:	f000 fc5d 	bl	8001098 <HAL_UART_Init>
}
 80007de:	b008      	add	sp, #32
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	46c0      	nop			; (mov r8, r8)
 80007e4:	40021000 	.word	0x40021000
 80007e8:	200000e4 	.word	0x200000e4
 80007ec:	40013800 	.word	0x40013800

080007f0 <trigger_setup>:

void trigger_setup(void)
{
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80007f0:	2080      	movs	r0, #128	; 0x80
 80007f2:	4a1e      	ldr	r2, [pc, #120]	; (800086c <trigger_setup+0x7c>)
{
 80007f4:	b5f0      	push	{r4, r5, r6, r7, lr}
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80007f6:	6951      	ldr	r1, [r2, #20]
 80007f8:	0280      	lsls	r0, r0, #10
 80007fa:	4301      	orrs	r1, r0
 80007fc:	6151      	str	r1, [r2, #20]
 80007fe:	6953      	ldr	r3, [r2, #20]
{
 8000800:	b087      	sub	sp, #28
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000802:	4003      	ands	r3, r0
	GPIO_InitTypeDef GpioInit;
	GpioInit.Pin       = GPIO_PIN_7;
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
	GpioInit.Pull      = GPIO_NOPULL;
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000804:	2490      	movs	r4, #144	; 0x90
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000806:	9300      	str	r3, [sp, #0]
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 8000808:	2501      	movs	r5, #1
	GpioInit.Pull      = GPIO_NOPULL;
 800080a:	2600      	movs	r6, #0
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 800080c:	2703      	movs	r7, #3
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800080e:	9b00      	ldr	r3, [sp, #0]
	GpioInit.Pin       = GPIO_PIN_7;
 8000810:	2380      	movs	r3, #128	; 0x80
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000812:	05e4      	lsls	r4, r4, #23
 8000814:	0020      	movs	r0, r4
 8000816:	a901      	add	r1, sp, #4
	GpioInit.Pin       = GPIO_PIN_7;
 8000818:	9301      	str	r3, [sp, #4]
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 800081a:	9502      	str	r5, [sp, #8]
	GpioInit.Pull      = GPIO_NOPULL;
 800081c:	9603      	str	r6, [sp, #12]
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 800081e:	9704      	str	r7, [sp, #16]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000820:	f000 fad0 	bl	8000dc4 <HAL_GPIO_Init>

	GpioInit.Pin       = GPIO_PIN_4;
 8000824:	2310      	movs	r3, #16
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
	GpioInit.Pull      = GPIO_NOPULL;
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000826:	0020      	movs	r0, r4
 8000828:	a901      	add	r1, sp, #4
	GpioInit.Pin       = GPIO_PIN_4;
 800082a:	9301      	str	r3, [sp, #4]
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 800082c:	9502      	str	r5, [sp, #8]
	GpioInit.Pull      = GPIO_NOPULL;
 800082e:	9603      	str	r6, [sp, #12]
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000830:	9704      	str	r7, [sp, #16]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000832:	f000 fac7 	bl	8000dc4 <HAL_GPIO_Init>

	GpioInit.Pin       = GPIO_PIN_2;
 8000836:	2304      	movs	r3, #4
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
	GpioInit.Pull      = GPIO_NOPULL;
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000838:	0020      	movs	r0, r4
 800083a:	a901      	add	r1, sp, #4
	GpioInit.Pin       = GPIO_PIN_2;
 800083c:	9301      	str	r3, [sp, #4]
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 800083e:	9502      	str	r5, [sp, #8]
	GpioInit.Pull      = GPIO_NOPULL;
 8000840:	9603      	str	r6, [sp, #12]
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000842:	9704      	str	r7, [sp, #16]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000844:	f000 fabe 	bl	8000dc4 <HAL_GPIO_Init>
	
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 8000848:	0032      	movs	r2, r6
 800084a:	0020      	movs	r0, r4
 800084c:	2180      	movs	r1, #128	; 0x80
 800084e:	f000 fb6b 	bl	8000f28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, SET);
 8000852:	002a      	movs	r2, r5
 8000854:	0020      	movs	r0, r4
 8000856:	2110      	movs	r1, #16
 8000858:	f000 fb66 	bl	8000f28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, SET);
 800085c:	002a      	movs	r2, r5
 800085e:	2104      	movs	r1, #4
 8000860:	0020      	movs	r0, r4
 8000862:	f000 fb61 	bl	8000f28 <HAL_GPIO_WritePin>
}
 8000866:	b007      	add	sp, #28
 8000868:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800086a:	46c0      	nop			; (mov r8, r8)
 800086c:	40021000 	.word	0x40021000

08000870 <trigger_high>:

void trigger_high(void)
{
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, SET);
 8000870:	2090      	movs	r0, #144	; 0x90
{
 8000872:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, SET);
 8000874:	2201      	movs	r2, #1
 8000876:	2180      	movs	r1, #128	; 0x80
 8000878:	05c0      	lsls	r0, r0, #23
 800087a:	f000 fb55 	bl	8000f28 <HAL_GPIO_WritePin>
}
 800087e:	bd10      	pop	{r4, pc}

08000880 <trigger_low>:

void trigger_low(void)
{
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 8000880:	2090      	movs	r0, #144	; 0x90
{
 8000882:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 8000884:	2200      	movs	r2, #0
 8000886:	2180      	movs	r1, #128	; 0x80
 8000888:	05c0      	lsls	r0, r0, #23
 800088a:	f000 fb4d 	bl	8000f28 <HAL_GPIO_WritePin>
}   
 800088e:	bd10      	pop	{r4, pc}

08000890 <getch>:

char getch(void)
{
 8000890:	b537      	push	{r0, r1, r2, r4, r5, lr}
	uint8_t d;
	while(HAL_UART_Receive(&UartHandle, &d, 1, 50) != HAL_OK)
		USART1->ICR |= (1 << 3); // make sure overrun error is cleared, otherwise can stall here
 8000892:	2508      	movs	r5, #8
	while(HAL_UART_Receive(&UartHandle, &d, 1, 50) != HAL_OK)
 8000894:	466b      	mov	r3, sp
 8000896:	1ddc      	adds	r4, r3, #7
 8000898:	2201      	movs	r2, #1
 800089a:	2332      	movs	r3, #50	; 0x32
 800089c:	0021      	movs	r1, r4
 800089e:	4806      	ldr	r0, [pc, #24]	; (80008b8 <getch+0x28>)
 80008a0:	f000 fc2c 	bl	80010fc <HAL_UART_Receive>
 80008a4:	2800      	cmp	r0, #0
 80008a6:	d101      	bne.n	80008ac <getch+0x1c>
	return d;
 80008a8:	7820      	ldrb	r0, [r4, #0]
}
 80008aa:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
		USART1->ICR |= (1 << 3); // make sure overrun error is cleared, otherwise can stall here
 80008ac:	4a03      	ldr	r2, [pc, #12]	; (80008bc <getch+0x2c>)
 80008ae:	6a13      	ldr	r3, [r2, #32]
 80008b0:	432b      	orrs	r3, r5
 80008b2:	6213      	str	r3, [r2, #32]
 80008b4:	e7ee      	b.n	8000894 <getch+0x4>
 80008b6:	46c0      	nop			; (mov r8, r8)
 80008b8:	200000e4 	.word	0x200000e4
 80008bc:	40013800 	.word	0x40013800

080008c0 <putch>:

void putch(char c)
{
 80008c0:	b507      	push	{r0, r1, r2, lr}
	uint8_t d  = c;
 80008c2:	466b      	mov	r3, sp
 80008c4:	1dd9      	adds	r1, r3, #7
 80008c6:	7008      	strb	r0, [r1, #0]
	HAL_UART_Transmit(&UartHandle,  &d, 1, 5000);
 80008c8:	2201      	movs	r2, #1
 80008ca:	4b02      	ldr	r3, [pc, #8]	; (80008d4 <putch+0x14>)
 80008cc:	4802      	ldr	r0, [pc, #8]	; (80008d8 <putch+0x18>)
 80008ce:	f000 fc8d 	bl	80011ec <HAL_UART_Transmit>
}
 80008d2:	bd07      	pop	{r0, r1, r2, pc}
 80008d4:	00001388 	.word	0x00001388
 80008d8:	200000e4 	.word	0x200000e4

080008dc <HAL_GetTick>:
#define assert_param(expr) ((void)0U)

uint32_t HAL_GetTick(void)
{
	static uint32_t tick;
	return tick++;;
 80008dc:	4b02      	ldr	r3, [pc, #8]	; (80008e8 <HAL_GetTick+0xc>)
 80008de:	6818      	ldr	r0, [r3, #0]
 80008e0:	1c42      	adds	r2, r0, #1
 80008e2:	601a      	str	r2, [r3, #0]
}
 80008e4:	4770      	bx	lr
 80008e6:	46c0      	nop			; (mov r8, r8)
 80008e8:	20000154 	.word	0x20000154

080008ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008ee:	6803      	ldr	r3, [r0, #0]
{
 80008f0:	0004      	movs	r4, r0
 80008f2:	b085      	sub	sp, #20
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008f4:	07db      	lsls	r3, r3, #31
 80008f6:	d42f      	bmi.n	8000958 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008f8:	6823      	ldr	r3, [r4, #0]
 80008fa:	079b      	lsls	r3, r3, #30
 80008fc:	d500      	bpl.n	8000900 <HAL_RCC_OscConfig+0x14>
 80008fe:	e081      	b.n	8000a04 <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000900:	6823      	ldr	r3, [r4, #0]
 8000902:	071b      	lsls	r3, r3, #28
 8000904:	d500      	bpl.n	8000908 <HAL_RCC_OscConfig+0x1c>
 8000906:	e0bc      	b.n	8000a82 <HAL_RCC_OscConfig+0x196>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000908:	6823      	ldr	r3, [r4, #0]
 800090a:	075b      	lsls	r3, r3, #29
 800090c:	d500      	bpl.n	8000910 <HAL_RCC_OscConfig+0x24>
 800090e:	e0df      	b.n	8000ad0 <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000910:	6823      	ldr	r3, [r4, #0]
 8000912:	06db      	lsls	r3, r3, #27
 8000914:	d51a      	bpl.n	800094c <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000916:	6962      	ldr	r2, [r4, #20]
 8000918:	2304      	movs	r3, #4
 800091a:	4db5      	ldr	r5, [pc, #724]	; (8000bf0 <HAL_RCC_OscConfig+0x304>)
 800091c:	2a01      	cmp	r2, #1
 800091e:	d000      	beq.n	8000922 <HAL_RCC_OscConfig+0x36>
 8000920:	e14a      	b.n	8000bb8 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000922:	6b69      	ldr	r1, [r5, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000924:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000926:	430b      	orrs	r3, r1
 8000928:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 800092a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800092c:	431a      	orrs	r2, r3
 800092e:	636a      	str	r2, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000930:	f7ff ffd4 	bl	80008dc <HAL_GetTick>
 8000934:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000936:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000938:	423b      	tst	r3, r7
 800093a:	d100      	bne.n	800093e <HAL_RCC_OscConfig+0x52>
 800093c:	e135      	b.n	8000baa <HAL_RCC_OscConfig+0x2be>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800093e:	21f8      	movs	r1, #248	; 0xf8
 8000940:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8000942:	69a3      	ldr	r3, [r4, #24]
 8000944:	438a      	bics	r2, r1
 8000946:	00db      	lsls	r3, r3, #3
 8000948:	4313      	orrs	r3, r2
 800094a:	636b      	str	r3, [r5, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800094c:	6a21      	ldr	r1, [r4, #32]
 800094e:	2900      	cmp	r1, #0
 8000950:	d000      	beq.n	8000954 <HAL_RCC_OscConfig+0x68>
 8000952:	e159      	b.n	8000c08 <HAL_RCC_OscConfig+0x31c>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000954:	2000      	movs	r0, #0
 8000956:	e013      	b.n	8000980 <HAL_RCC_OscConfig+0x94>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000958:	210c      	movs	r1, #12
 800095a:	4da5      	ldr	r5, [pc, #660]	; (8000bf0 <HAL_RCC_OscConfig+0x304>)
 800095c:	686a      	ldr	r2, [r5, #4]
 800095e:	400a      	ands	r2, r1
 8000960:	2a04      	cmp	r2, #4
 8000962:	d006      	beq.n	8000972 <HAL_RCC_OscConfig+0x86>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000964:	686b      	ldr	r3, [r5, #4]
 8000966:	400b      	ands	r3, r1
 8000968:	2b08      	cmp	r3, #8
 800096a:	d10b      	bne.n	8000984 <HAL_RCC_OscConfig+0x98>
 800096c:	686b      	ldr	r3, [r5, #4]
 800096e:	03db      	lsls	r3, r3, #15
 8000970:	d508      	bpl.n	8000984 <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000972:	682b      	ldr	r3, [r5, #0]
 8000974:	039b      	lsls	r3, r3, #14
 8000976:	d5bf      	bpl.n	80008f8 <HAL_RCC_OscConfig+0xc>
 8000978:	6863      	ldr	r3, [r4, #4]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d1bc      	bne.n	80008f8 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 800097e:	2001      	movs	r0, #1
}
 8000980:	b005      	add	sp, #20
 8000982:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000984:	6863      	ldr	r3, [r4, #4]
 8000986:	2b01      	cmp	r3, #1
 8000988:	d113      	bne.n	80009b2 <HAL_RCC_OscConfig+0xc6>
 800098a:	2380      	movs	r3, #128	; 0x80
 800098c:	682a      	ldr	r2, [r5, #0]
 800098e:	025b      	lsls	r3, r3, #9
 8000990:	4313      	orrs	r3, r2
 8000992:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000994:	f7ff ffa2 	bl	80008dc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000998:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 800099a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800099c:	02bf      	lsls	r7, r7, #10
 800099e:	682b      	ldr	r3, [r5, #0]
 80009a0:	423b      	tst	r3, r7
 80009a2:	d1a9      	bne.n	80008f8 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009a4:	f7ff ff9a 	bl	80008dc <HAL_GetTick>
 80009a8:	1b80      	subs	r0, r0, r6
 80009aa:	2864      	cmp	r0, #100	; 0x64
 80009ac:	d9f7      	bls.n	800099e <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
 80009ae:	2003      	movs	r0, #3
 80009b0:	e7e6      	b.n	8000980 <HAL_RCC_OscConfig+0x94>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d116      	bne.n	80009e4 <HAL_RCC_OscConfig+0xf8>
 80009b6:	682b      	ldr	r3, [r5, #0]
 80009b8:	4a8e      	ldr	r2, [pc, #568]	; (8000bf4 <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009ba:	2780      	movs	r7, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80009bc:	4013      	ands	r3, r2
 80009be:	602b      	str	r3, [r5, #0]
 80009c0:	682b      	ldr	r3, [r5, #0]
 80009c2:	4a8d      	ldr	r2, [pc, #564]	; (8000bf8 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009c4:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80009c6:	4013      	ands	r3, r2
 80009c8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80009ca:	f7ff ff87 	bl	80008dc <HAL_GetTick>
 80009ce:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009d0:	682b      	ldr	r3, [r5, #0]
 80009d2:	423b      	tst	r3, r7
 80009d4:	d100      	bne.n	80009d8 <HAL_RCC_OscConfig+0xec>
 80009d6:	e78f      	b.n	80008f8 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009d8:	f7ff ff80 	bl	80008dc <HAL_GetTick>
 80009dc:	1b80      	subs	r0, r0, r6
 80009de:	2864      	cmp	r0, #100	; 0x64
 80009e0:	d9f6      	bls.n	80009d0 <HAL_RCC_OscConfig+0xe4>
 80009e2:	e7e4      	b.n	80009ae <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80009e4:	2b05      	cmp	r3, #5
 80009e6:	d105      	bne.n	80009f4 <HAL_RCC_OscConfig+0x108>
 80009e8:	2380      	movs	r3, #128	; 0x80
 80009ea:	682a      	ldr	r2, [r5, #0]
 80009ec:	02db      	lsls	r3, r3, #11
 80009ee:	4313      	orrs	r3, r2
 80009f0:	602b      	str	r3, [r5, #0]
 80009f2:	e7ca      	b.n	800098a <HAL_RCC_OscConfig+0x9e>
 80009f4:	682b      	ldr	r3, [r5, #0]
 80009f6:	4a7f      	ldr	r2, [pc, #508]	; (8000bf4 <HAL_RCC_OscConfig+0x308>)
 80009f8:	4013      	ands	r3, r2
 80009fa:	602b      	str	r3, [r5, #0]
 80009fc:	682b      	ldr	r3, [r5, #0]
 80009fe:	4a7e      	ldr	r2, [pc, #504]	; (8000bf8 <HAL_RCC_OscConfig+0x30c>)
 8000a00:	4013      	ands	r3, r2
 8000a02:	e7c6      	b.n	8000992 <HAL_RCC_OscConfig+0xa6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000a04:	220c      	movs	r2, #12
 8000a06:	4d7a      	ldr	r5, [pc, #488]	; (8000bf0 <HAL_RCC_OscConfig+0x304>)
 8000a08:	686b      	ldr	r3, [r5, #4]
 8000a0a:	4213      	tst	r3, r2
 8000a0c:	d006      	beq.n	8000a1c <HAL_RCC_OscConfig+0x130>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000a0e:	686b      	ldr	r3, [r5, #4]
 8000a10:	4013      	ands	r3, r2
 8000a12:	2b08      	cmp	r3, #8
 8000a14:	d110      	bne.n	8000a38 <HAL_RCC_OscConfig+0x14c>
 8000a16:	686b      	ldr	r3, [r5, #4]
 8000a18:	03db      	lsls	r3, r3, #15
 8000a1a:	d40d      	bmi.n	8000a38 <HAL_RCC_OscConfig+0x14c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a1c:	682b      	ldr	r3, [r5, #0]
 8000a1e:	079b      	lsls	r3, r3, #30
 8000a20:	d502      	bpl.n	8000a28 <HAL_RCC_OscConfig+0x13c>
 8000a22:	68e3      	ldr	r3, [r4, #12]
 8000a24:	2b01      	cmp	r3, #1
 8000a26:	d1aa      	bne.n	800097e <HAL_RCC_OscConfig+0x92>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a28:	21f8      	movs	r1, #248	; 0xf8
 8000a2a:	682a      	ldr	r2, [r5, #0]
 8000a2c:	6923      	ldr	r3, [r4, #16]
 8000a2e:	438a      	bics	r2, r1
 8000a30:	00db      	lsls	r3, r3, #3
 8000a32:	4313      	orrs	r3, r2
 8000a34:	602b      	str	r3, [r5, #0]
 8000a36:	e763      	b.n	8000900 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000a38:	68e2      	ldr	r2, [r4, #12]
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	2a00      	cmp	r2, #0
 8000a3e:	d00f      	beq.n	8000a60 <HAL_RCC_OscConfig+0x174>
        __HAL_RCC_HSI_ENABLE();
 8000a40:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a42:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 8000a44:	4313      	orrs	r3, r2
 8000a46:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000a48:	f7ff ff48 	bl	80008dc <HAL_GetTick>
 8000a4c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a4e:	682b      	ldr	r3, [r5, #0]
 8000a50:	423b      	tst	r3, r7
 8000a52:	d1e9      	bne.n	8000a28 <HAL_RCC_OscConfig+0x13c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a54:	f7ff ff42 	bl	80008dc <HAL_GetTick>
 8000a58:	1b80      	subs	r0, r0, r6
 8000a5a:	2802      	cmp	r0, #2
 8000a5c:	d9f7      	bls.n	8000a4e <HAL_RCC_OscConfig+0x162>
 8000a5e:	e7a6      	b.n	80009ae <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_HSI_DISABLE();
 8000a60:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a62:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 8000a64:	439a      	bics	r2, r3
 8000a66:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 8000a68:	f7ff ff38 	bl	80008dc <HAL_GetTick>
 8000a6c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a6e:	682b      	ldr	r3, [r5, #0]
 8000a70:	423b      	tst	r3, r7
 8000a72:	d100      	bne.n	8000a76 <HAL_RCC_OscConfig+0x18a>
 8000a74:	e744      	b.n	8000900 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a76:	f7ff ff31 	bl	80008dc <HAL_GetTick>
 8000a7a:	1b80      	subs	r0, r0, r6
 8000a7c:	2802      	cmp	r0, #2
 8000a7e:	d9f6      	bls.n	8000a6e <HAL_RCC_OscConfig+0x182>
 8000a80:	e795      	b.n	80009ae <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000a82:	69e2      	ldr	r2, [r4, #28]
 8000a84:	2301      	movs	r3, #1
 8000a86:	4d5a      	ldr	r5, [pc, #360]	; (8000bf0 <HAL_RCC_OscConfig+0x304>)
 8000a88:	2a00      	cmp	r2, #0
 8000a8a:	d010      	beq.n	8000aae <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 8000a8c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a8e:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 8000a90:	4313      	orrs	r3, r2
 8000a92:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000a94:	f7ff ff22 	bl	80008dc <HAL_GetTick>
 8000a98:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a9a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000a9c:	423b      	tst	r3, r7
 8000a9e:	d000      	beq.n	8000aa2 <HAL_RCC_OscConfig+0x1b6>
 8000aa0:	e732      	b.n	8000908 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000aa2:	f7ff ff1b 	bl	80008dc <HAL_GetTick>
 8000aa6:	1b80      	subs	r0, r0, r6
 8000aa8:	2802      	cmp	r0, #2
 8000aaa:	d9f6      	bls.n	8000a9a <HAL_RCC_OscConfig+0x1ae>
 8000aac:	e77f      	b.n	80009ae <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 8000aae:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ab0:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 8000ab2:	439a      	bics	r2, r3
 8000ab4:	626a      	str	r2, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000ab6:	f7ff ff11 	bl	80008dc <HAL_GetTick>
 8000aba:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000abc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000abe:	423b      	tst	r3, r7
 8000ac0:	d100      	bne.n	8000ac4 <HAL_RCC_OscConfig+0x1d8>
 8000ac2:	e721      	b.n	8000908 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ac4:	f7ff ff0a 	bl	80008dc <HAL_GetTick>
 8000ac8:	1b80      	subs	r0, r0, r6
 8000aca:	2802      	cmp	r0, #2
 8000acc:	d9f6      	bls.n	8000abc <HAL_RCC_OscConfig+0x1d0>
 8000ace:	e76e      	b.n	80009ae <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ad0:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000ad2:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ad4:	4d46      	ldr	r5, [pc, #280]	; (8000bf0 <HAL_RCC_OscConfig+0x304>)
 8000ad6:	0552      	lsls	r2, r2, #21
 8000ad8:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000ada:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000adc:	4213      	tst	r3, r2
 8000ade:	d108      	bne.n	8000af2 <HAL_RCC_OscConfig+0x206>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ae0:	69eb      	ldr	r3, [r5, #28]
 8000ae2:	4313      	orrs	r3, r2
 8000ae4:	61eb      	str	r3, [r5, #28]
 8000ae6:	69eb      	ldr	r3, [r5, #28]
 8000ae8:	4013      	ands	r3, r2
 8000aea:	9303      	str	r3, [sp, #12]
 8000aec:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000aee:	2301      	movs	r3, #1
 8000af0:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000af2:	2780      	movs	r7, #128	; 0x80
 8000af4:	4e41      	ldr	r6, [pc, #260]	; (8000bfc <HAL_RCC_OscConfig+0x310>)
 8000af6:	007f      	lsls	r7, r7, #1
 8000af8:	6833      	ldr	r3, [r6, #0]
 8000afa:	423b      	tst	r3, r7
 8000afc:	d006      	beq.n	8000b0c <HAL_RCC_OscConfig+0x220>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000afe:	68a3      	ldr	r3, [r4, #8]
 8000b00:	2b01      	cmp	r3, #1
 8000b02:	d113      	bne.n	8000b2c <HAL_RCC_OscConfig+0x240>
 8000b04:	6a2a      	ldr	r2, [r5, #32]
 8000b06:	4313      	orrs	r3, r2
 8000b08:	622b      	str	r3, [r5, #32]
 8000b0a:	e030      	b.n	8000b6e <HAL_RCC_OscConfig+0x282>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000b0c:	6833      	ldr	r3, [r6, #0]
 8000b0e:	433b      	orrs	r3, r7
 8000b10:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000b12:	f7ff fee3 	bl	80008dc <HAL_GetTick>
 8000b16:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b18:	6833      	ldr	r3, [r6, #0]
 8000b1a:	423b      	tst	r3, r7
 8000b1c:	d1ef      	bne.n	8000afe <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000b1e:	f7ff fedd 	bl	80008dc <HAL_GetTick>
 8000b22:	9b01      	ldr	r3, [sp, #4]
 8000b24:	1ac0      	subs	r0, r0, r3
 8000b26:	2864      	cmp	r0, #100	; 0x64
 8000b28:	d9f6      	bls.n	8000b18 <HAL_RCC_OscConfig+0x22c>
 8000b2a:	e740      	b.n	80009ae <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b2c:	2201      	movs	r2, #1
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d114      	bne.n	8000b5c <HAL_RCC_OscConfig+0x270>
 8000b32:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b34:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b36:	4393      	bics	r3, r2
 8000b38:	622b      	str	r3, [r5, #32]
 8000b3a:	6a2b      	ldr	r3, [r5, #32]
 8000b3c:	3203      	adds	r2, #3
 8000b3e:	4393      	bics	r3, r2
 8000b40:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8000b42:	f7ff fecb 	bl	80008dc <HAL_GetTick>
 8000b46:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b48:	6a2b      	ldr	r3, [r5, #32]
 8000b4a:	423b      	tst	r3, r7
 8000b4c:	d016      	beq.n	8000b7c <HAL_RCC_OscConfig+0x290>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b4e:	f7ff fec5 	bl	80008dc <HAL_GetTick>
 8000b52:	4b2b      	ldr	r3, [pc, #172]	; (8000c00 <HAL_RCC_OscConfig+0x314>)
 8000b54:	1b80      	subs	r0, r0, r6
 8000b56:	4298      	cmp	r0, r3
 8000b58:	d9f6      	bls.n	8000b48 <HAL_RCC_OscConfig+0x25c>
 8000b5a:	e728      	b.n	80009ae <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b5c:	2b05      	cmp	r3, #5
 8000b5e:	d116      	bne.n	8000b8e <HAL_RCC_OscConfig+0x2a2>
 8000b60:	6a29      	ldr	r1, [r5, #32]
 8000b62:	3b01      	subs	r3, #1
 8000b64:	430b      	orrs	r3, r1
 8000b66:	622b      	str	r3, [r5, #32]
 8000b68:	6a2b      	ldr	r3, [r5, #32]
 8000b6a:	431a      	orrs	r2, r3
 8000b6c:	622a      	str	r2, [r5, #32]
      tickstart = HAL_GetTick();
 8000b6e:	f7ff feb5 	bl	80008dc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b72:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8000b74:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b76:	6a2b      	ldr	r3, [r5, #32]
 8000b78:	423b      	tst	r3, r7
 8000b7a:	d00f      	beq.n	8000b9c <HAL_RCC_OscConfig+0x2b0>
    if(pwrclkchanged == SET)
 8000b7c:	9b00      	ldr	r3, [sp, #0]
 8000b7e:	2b01      	cmp	r3, #1
 8000b80:	d000      	beq.n	8000b84 <HAL_RCC_OscConfig+0x298>
 8000b82:	e6c5      	b.n	8000910 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b84:	69eb      	ldr	r3, [r5, #28]
 8000b86:	4a1f      	ldr	r2, [pc, #124]	; (8000c04 <HAL_RCC_OscConfig+0x318>)
 8000b88:	4013      	ands	r3, r2
 8000b8a:	61eb      	str	r3, [r5, #28]
 8000b8c:	e6c0      	b.n	8000910 <HAL_RCC_OscConfig+0x24>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b8e:	6a2b      	ldr	r3, [r5, #32]
 8000b90:	4393      	bics	r3, r2
 8000b92:	2204      	movs	r2, #4
 8000b94:	622b      	str	r3, [r5, #32]
 8000b96:	6a2b      	ldr	r3, [r5, #32]
 8000b98:	4393      	bics	r3, r2
 8000b9a:	e7b5      	b.n	8000b08 <HAL_RCC_OscConfig+0x21c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b9c:	f7ff fe9e 	bl	80008dc <HAL_GetTick>
 8000ba0:	4b17      	ldr	r3, [pc, #92]	; (8000c00 <HAL_RCC_OscConfig+0x314>)
 8000ba2:	1b80      	subs	r0, r0, r6
 8000ba4:	4298      	cmp	r0, r3
 8000ba6:	d9e6      	bls.n	8000b76 <HAL_RCC_OscConfig+0x28a>
 8000ba8:	e701      	b.n	80009ae <HAL_RCC_OscConfig+0xc2>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000baa:	f7ff fe97 	bl	80008dc <HAL_GetTick>
 8000bae:	1b80      	subs	r0, r0, r6
 8000bb0:	2802      	cmp	r0, #2
 8000bb2:	d800      	bhi.n	8000bb6 <HAL_RCC_OscConfig+0x2ca>
 8000bb4:	e6bf      	b.n	8000936 <HAL_RCC_OscConfig+0x4a>
 8000bb6:	e6fa      	b.n	80009ae <HAL_RCC_OscConfig+0xc2>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000bb8:	3205      	adds	r2, #5
 8000bba:	d103      	bne.n	8000bc4 <HAL_RCC_OscConfig+0x2d8>
      __HAL_RCC_HSI14ADC_ENABLE();
 8000bbc:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8000bbe:	439a      	bics	r2, r3
 8000bc0:	636a      	str	r2, [r5, #52]	; 0x34
 8000bc2:	e6bc      	b.n	800093e <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 8000bc4:	6b6a      	ldr	r2, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000bc6:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000bc8:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8000bca:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8000bcc:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8000bce:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000bd0:	4393      	bics	r3, r2
 8000bd2:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000bd4:	f7ff fe82 	bl	80008dc <HAL_GetTick>
 8000bd8:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000bda:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000bdc:	423b      	tst	r3, r7
 8000bde:	d100      	bne.n	8000be2 <HAL_RCC_OscConfig+0x2f6>
 8000be0:	e6b4      	b.n	800094c <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000be2:	f7ff fe7b 	bl	80008dc <HAL_GetTick>
 8000be6:	1b80      	subs	r0, r0, r6
 8000be8:	2802      	cmp	r0, #2
 8000bea:	d9f6      	bls.n	8000bda <HAL_RCC_OscConfig+0x2ee>
 8000bec:	e6df      	b.n	80009ae <HAL_RCC_OscConfig+0xc2>
 8000bee:	46c0      	nop			; (mov r8, r8)
 8000bf0:	40021000 	.word	0x40021000
 8000bf4:	fffeffff 	.word	0xfffeffff
 8000bf8:	fffbffff 	.word	0xfffbffff
 8000bfc:	40007000 	.word	0x40007000
 8000c00:	00001388 	.word	0x00001388
 8000c04:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000c08:	220c      	movs	r2, #12
 8000c0a:	4d26      	ldr	r5, [pc, #152]	; (8000ca4 <HAL_RCC_OscConfig+0x3b8>)
      return HAL_ERROR;
 8000c0c:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000c0e:	686b      	ldr	r3, [r5, #4]
 8000c10:	4013      	ands	r3, r2
 8000c12:	2b08      	cmp	r3, #8
 8000c14:	d100      	bne.n	8000c18 <HAL_RCC_OscConfig+0x32c>
 8000c16:	e6b3      	b.n	8000980 <HAL_RCC_OscConfig+0x94>
        __HAL_RCC_PLL_DISABLE();
 8000c18:	682b      	ldr	r3, [r5, #0]
 8000c1a:	4a23      	ldr	r2, [pc, #140]	; (8000ca8 <HAL_RCC_OscConfig+0x3bc>)
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c20:	2902      	cmp	r1, #2
 8000c22:	d12f      	bne.n	8000c84 <HAL_RCC_OscConfig+0x398>
        tickstart = HAL_GetTick();
 8000c24:	f7ff fe5a 	bl	80008dc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c28:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8000c2a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c2c:	04bf      	lsls	r7, r7, #18
 8000c2e:	682b      	ldr	r3, [r5, #0]
 8000c30:	423b      	tst	r3, r7
 8000c32:	d121      	bne.n	8000c78 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000c34:	220f      	movs	r2, #15
 8000c36:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c38:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000c3a:	4393      	bics	r3, r2
 8000c3c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c3e:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000c40:	4313      	orrs	r3, r2
 8000c42:	62eb      	str	r3, [r5, #44]	; 0x2c
 8000c44:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8000c46:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000c48:	686a      	ldr	r2, [r5, #4]
 8000c4a:	430b      	orrs	r3, r1
 8000c4c:	4917      	ldr	r1, [pc, #92]	; (8000cac <HAL_RCC_OscConfig+0x3c0>)
 8000c4e:	400a      	ands	r2, r1
 8000c50:	4313      	orrs	r3, r2
 8000c52:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000c54:	2380      	movs	r3, #128	; 0x80
 8000c56:	682a      	ldr	r2, [r5, #0]
 8000c58:	045b      	lsls	r3, r3, #17
 8000c5a:	4313      	orrs	r3, r2
 8000c5c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000c5e:	f7ff fe3d 	bl	80008dc <HAL_GetTick>
 8000c62:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c64:	682b      	ldr	r3, [r5, #0]
 8000c66:	4233      	tst	r3, r6
 8000c68:	d000      	beq.n	8000c6c <HAL_RCC_OscConfig+0x380>
 8000c6a:	e673      	b.n	8000954 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c6c:	f7ff fe36 	bl	80008dc <HAL_GetTick>
 8000c70:	1b00      	subs	r0, r0, r4
 8000c72:	2802      	cmp	r0, #2
 8000c74:	d9f6      	bls.n	8000c64 <HAL_RCC_OscConfig+0x378>
 8000c76:	e69a      	b.n	80009ae <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c78:	f7ff fe30 	bl	80008dc <HAL_GetTick>
 8000c7c:	1b80      	subs	r0, r0, r6
 8000c7e:	2802      	cmp	r0, #2
 8000c80:	d9d5      	bls.n	8000c2e <HAL_RCC_OscConfig+0x342>
 8000c82:	e694      	b.n	80009ae <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8000c84:	f7ff fe2a 	bl	80008dc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c88:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000c8a:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c8c:	04b6      	lsls	r6, r6, #18
 8000c8e:	682b      	ldr	r3, [r5, #0]
 8000c90:	4233      	tst	r3, r6
 8000c92:	d100      	bne.n	8000c96 <HAL_RCC_OscConfig+0x3aa>
 8000c94:	e65e      	b.n	8000954 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c96:	f7ff fe21 	bl	80008dc <HAL_GetTick>
 8000c9a:	1b00      	subs	r0, r0, r4
 8000c9c:	2802      	cmp	r0, #2
 8000c9e:	d9f6      	bls.n	8000c8e <HAL_RCC_OscConfig+0x3a2>
 8000ca0:	e685      	b.n	80009ae <HAL_RCC_OscConfig+0xc2>
 8000ca2:	46c0      	nop			; (mov r8, r8)
 8000ca4:	40021000 	.word	0x40021000
 8000ca8:	feffffff 	.word	0xfeffffff
 8000cac:	ffc2ffff 	.word	0xffc2ffff

08000cb0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000cb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	4d3e      	ldr	r5, [pc, #248]	; (8000db0 <HAL_RCC_ClockConfig+0x100>)
{
 8000cb6:	0004      	movs	r4, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000cb8:	682b      	ldr	r3, [r5, #0]
{
 8000cba:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d312      	bcc.n	8000ce8 <HAL_RCC_ClockConfig+0x38>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000cc2:	6822      	ldr	r2, [r4, #0]
 8000cc4:	0793      	lsls	r3, r2, #30
 8000cc6:	d419      	bmi.n	8000cfc <HAL_RCC_ClockConfig+0x4c>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000cc8:	07d3      	lsls	r3, r2, #31
 8000cca:	d41f      	bmi.n	8000d0c <HAL_RCC_ClockConfig+0x5c>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000ccc:	2301      	movs	r3, #1
 8000cce:	682a      	ldr	r2, [r5, #0]
 8000cd0:	401a      	ands	r2, r3
 8000cd2:	42ba      	cmp	r2, r7
 8000cd4:	d85d      	bhi.n	8000d92 <HAL_RCC_ClockConfig+0xe2>
      return HAL_ERROR;
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000cd6:	6823      	ldr	r3, [r4, #0]
 8000cd8:	075b      	lsls	r3, r3, #29
 8000cda:	d461      	bmi.n	8000da0 <HAL_RCC_ClockConfig+0xf0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
  }
  
  /* Update the SystemCoreClock global variable */
  //SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
  SystemCoreClock = 7372800;
 8000cdc:	22e1      	movs	r2, #225	; 0xe1
 8000cde:	4b35      	ldr	r3, [pc, #212]	; (8000db4 <HAL_RCC_ClockConfig+0x104>)
 8000ce0:	03d2      	lsls	r2, r2, #15
  
  /* Configure the source of time base considering new system clocks settings*/
  //HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
 8000ce2:	2000      	movs	r0, #0
  SystemCoreClock = 7372800;
 8000ce4:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8000ce6:	e008      	b.n	8000cfa <HAL_RCC_ClockConfig+0x4a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ce8:	682b      	ldr	r3, [r5, #0]
 8000cea:	4393      	bics	r3, r2
 8000cec:	430b      	orrs	r3, r1
 8000cee:	602b      	str	r3, [r5, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000cf0:	682b      	ldr	r3, [r5, #0]
 8000cf2:	4013      	ands	r3, r2
 8000cf4:	428b      	cmp	r3, r1
 8000cf6:	d0e4      	beq.n	8000cc2 <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 8000cf8:	2001      	movs	r0, #1
}
 8000cfa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000cfc:	20f0      	movs	r0, #240	; 0xf0
 8000cfe:	492e      	ldr	r1, [pc, #184]	; (8000db8 <HAL_RCC_ClockConfig+0x108>)
 8000d00:	684b      	ldr	r3, [r1, #4]
 8000d02:	4383      	bics	r3, r0
 8000d04:	68a0      	ldr	r0, [r4, #8]
 8000d06:	4303      	orrs	r3, r0
 8000d08:	604b      	str	r3, [r1, #4]
 8000d0a:	e7dd      	b.n	8000cc8 <HAL_RCC_ClockConfig+0x18>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d0c:	4e2a      	ldr	r6, [pc, #168]	; (8000db8 <HAL_RCC_ClockConfig+0x108>)
 8000d0e:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d10:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d12:	2a01      	cmp	r2, #1
 8000d14:	d11a      	bne.n	8000d4c <HAL_RCC_ClockConfig+0x9c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d16:	039b      	lsls	r3, r3, #14
 8000d18:	d5ee      	bpl.n	8000cf8 <HAL_RCC_ClockConfig+0x48>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d1a:	2103      	movs	r1, #3
 8000d1c:	6873      	ldr	r3, [r6, #4]
 8000d1e:	438b      	bics	r3, r1
 8000d20:	4313      	orrs	r3, r2
 8000d22:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000d24:	f7ff fdda 	bl	80008dc <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d28:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8000d2a:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d2c:	2b01      	cmp	r3, #1
 8000d2e:	d115      	bne.n	8000d5c <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d30:	220c      	movs	r2, #12
 8000d32:	6873      	ldr	r3, [r6, #4]
 8000d34:	4013      	ands	r3, r2
 8000d36:	2b04      	cmp	r3, #4
 8000d38:	d0c8      	beq.n	8000ccc <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d3a:	f7ff fdcf 	bl	80008dc <HAL_GetTick>
 8000d3e:	9b01      	ldr	r3, [sp, #4]
 8000d40:	1ac0      	subs	r0, r0, r3
 8000d42:	4b1e      	ldr	r3, [pc, #120]	; (8000dbc <HAL_RCC_ClockConfig+0x10c>)
 8000d44:	4298      	cmp	r0, r3
 8000d46:	d9f3      	bls.n	8000d30 <HAL_RCC_ClockConfig+0x80>
          return HAL_TIMEOUT;
 8000d48:	2003      	movs	r0, #3
 8000d4a:	e7d6      	b.n	8000cfa <HAL_RCC_ClockConfig+0x4a>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d4c:	2a02      	cmp	r2, #2
 8000d4e:	d102      	bne.n	8000d56 <HAL_RCC_ClockConfig+0xa6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d50:	019b      	lsls	r3, r3, #6
 8000d52:	d4e2      	bmi.n	8000d1a <HAL_RCC_ClockConfig+0x6a>
 8000d54:	e7d0      	b.n	8000cf8 <HAL_RCC_ClockConfig+0x48>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d56:	079b      	lsls	r3, r3, #30
 8000d58:	d4df      	bmi.n	8000d1a <HAL_RCC_ClockConfig+0x6a>
 8000d5a:	e7cd      	b.n	8000cf8 <HAL_RCC_ClockConfig+0x48>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d5c:	2b02      	cmp	r3, #2
 8000d5e:	d012      	beq.n	8000d86 <HAL_RCC_ClockConfig+0xd6>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d60:	220c      	movs	r2, #12
 8000d62:	6873      	ldr	r3, [r6, #4]
 8000d64:	4213      	tst	r3, r2
 8000d66:	d0b1      	beq.n	8000ccc <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d68:	f7ff fdb8 	bl	80008dc <HAL_GetTick>
 8000d6c:	9b01      	ldr	r3, [sp, #4]
 8000d6e:	1ac0      	subs	r0, r0, r3
 8000d70:	4b12      	ldr	r3, [pc, #72]	; (8000dbc <HAL_RCC_ClockConfig+0x10c>)
 8000d72:	4298      	cmp	r0, r3
 8000d74:	d9f4      	bls.n	8000d60 <HAL_RCC_ClockConfig+0xb0>
 8000d76:	e7e7      	b.n	8000d48 <HAL_RCC_ClockConfig+0x98>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d78:	f7ff fdb0 	bl	80008dc <HAL_GetTick>
 8000d7c:	9b01      	ldr	r3, [sp, #4]
 8000d7e:	1ac0      	subs	r0, r0, r3
 8000d80:	4b0e      	ldr	r3, [pc, #56]	; (8000dbc <HAL_RCC_ClockConfig+0x10c>)
 8000d82:	4298      	cmp	r0, r3
 8000d84:	d8e0      	bhi.n	8000d48 <HAL_RCC_ClockConfig+0x98>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000d86:	220c      	movs	r2, #12
 8000d88:	6873      	ldr	r3, [r6, #4]
 8000d8a:	4013      	ands	r3, r2
 8000d8c:	2b08      	cmp	r3, #8
 8000d8e:	d1f3      	bne.n	8000d78 <HAL_RCC_ClockConfig+0xc8>
 8000d90:	e79c      	b.n	8000ccc <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d92:	682a      	ldr	r2, [r5, #0]
 8000d94:	439a      	bics	r2, r3
 8000d96:	602a      	str	r2, [r5, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000d98:	682a      	ldr	r2, [r5, #0]
 8000d9a:	421a      	tst	r2, r3
 8000d9c:	d09b      	beq.n	8000cd6 <HAL_RCC_ClockConfig+0x26>
 8000d9e:	e7ab      	b.n	8000cf8 <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000da0:	4a05      	ldr	r2, [pc, #20]	; (8000db8 <HAL_RCC_ClockConfig+0x108>)
 8000da2:	4907      	ldr	r1, [pc, #28]	; (8000dc0 <HAL_RCC_ClockConfig+0x110>)
 8000da4:	6853      	ldr	r3, [r2, #4]
 8000da6:	400b      	ands	r3, r1
 8000da8:	68e1      	ldr	r1, [r4, #12]
 8000daa:	430b      	orrs	r3, r1
 8000dac:	6053      	str	r3, [r2, #4]
 8000dae:	e795      	b.n	8000cdc <HAL_RCC_ClockConfig+0x2c>
 8000db0:	40022000 	.word	0x40022000
 8000db4:	20000000 	.word	0x20000000
 8000db8:	40021000 	.word	0x40021000
 8000dbc:	00001388 	.word	0x00001388
 8000dc0:	fffff8ff 	.word	0xfffff8ff

08000dc4 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
  uint32_t position = 0x00U;
 8000dc4:	2300      	movs	r3, #0
{ 
 8000dc6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dc8:	b087      	sub	sp, #28
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000dca:	680a      	ldr	r2, [r1, #0]
 8000dcc:	0014      	movs	r4, r2
 8000dce:	40dc      	lsrs	r4, r3
 8000dd0:	d101      	bne.n	8000dd6 <HAL_GPIO_Init+0x12>
      }
    }
    
    position++;
  } 
}
 8000dd2:	b007      	add	sp, #28
 8000dd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000dd6:	2601      	movs	r6, #1
 8000dd8:	0014      	movs	r4, r2
 8000dda:	409e      	lsls	r6, r3
 8000ddc:	4034      	ands	r4, r6
 8000dde:	9402      	str	r4, [sp, #8]
    if(iocurrent)
 8000de0:	4232      	tst	r2, r6
 8000de2:	d100      	bne.n	8000de6 <HAL_GPIO_Init+0x22>
 8000de4:	e092      	b.n	8000f0c <HAL_GPIO_Init+0x148>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000de6:	684a      	ldr	r2, [r1, #4]
 8000de8:	0015      	movs	r5, r2
 8000dea:	9201      	str	r2, [sp, #4]
 8000dec:	2210      	movs	r2, #16
 8000dee:	4395      	bics	r5, r2
 8000df0:	9503      	str	r5, [sp, #12]
 8000df2:	2d02      	cmp	r5, #2
 8000df4:	d10d      	bne.n	8000e12 <HAL_GPIO_Init+0x4e>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8000df6:	2407      	movs	r4, #7
 8000df8:	250f      	movs	r5, #15
 8000dfa:	401c      	ands	r4, r3
 8000dfc:	00a4      	lsls	r4, r4, #2
 8000dfe:	40a5      	lsls	r5, r4
        temp = GPIOx->AFR[position >> 3];
 8000e00:	08da      	lsrs	r2, r3, #3
 8000e02:	0092      	lsls	r2, r2, #2
 8000e04:	1882      	adds	r2, r0, r2
 8000e06:	6a17      	ldr	r7, [r2, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8000e08:	43af      	bics	r7, r5
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8000e0a:	690d      	ldr	r5, [r1, #16]
 8000e0c:	40a5      	lsls	r5, r4
 8000e0e:	432f      	orrs	r7, r5
        GPIOx->AFR[position >> 3U] = temp;
 8000e10:	6217      	str	r7, [r2, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000e12:	2203      	movs	r2, #3
 8000e14:	005c      	lsls	r4, r3, #1
 8000e16:	40a2      	lsls	r2, r4
 8000e18:	43d5      	mvns	r5, r2
 8000e1a:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e1c:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000e1e:	6807      	ldr	r7, [r0, #0]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000e20:	4397      	bics	r7, r2
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e22:	9a01      	ldr	r2, [sp, #4]
 8000e24:	402a      	ands	r2, r5
 8000e26:	40a2      	lsls	r2, r4
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e28:	9d03      	ldr	r5, [sp, #12]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e2a:	433a      	orrs	r2, r7
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e2c:	3d01      	subs	r5, #1
      GPIOx->MODER = temp;
 8000e2e:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e30:	2d01      	cmp	r5, #1
 8000e32:	d80f      	bhi.n	8000e54 <HAL_GPIO_Init+0x90>
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e34:	4662      	mov	r2, ip
        temp = GPIOx->OSPEEDR; 
 8000e36:	6885      	ldr	r5, [r0, #8]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e38:	4015      	ands	r5, r2
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000e3a:	68ca      	ldr	r2, [r1, #12]
 8000e3c:	40a2      	lsls	r2, r4
 8000e3e:	432a      	orrs	r2, r5
        GPIOx->OSPEEDR = temp;
 8000e40:	6082      	str	r2, [r0, #8]
        temp = GPIOx->OTYPER;
 8000e42:	6845      	ldr	r5, [r0, #4]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000e44:	9a01      	ldr	r2, [sp, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000e46:	43b5      	bics	r5, r6
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000e48:	2601      	movs	r6, #1
 8000e4a:	0912      	lsrs	r2, r2, #4
 8000e4c:	4032      	ands	r2, r6
 8000e4e:	409a      	lsls	r2, r3
 8000e50:	432a      	orrs	r2, r5
        GPIOx->OTYPER = temp;
 8000e52:	6042      	str	r2, [r0, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e54:	4665      	mov	r5, ip
      temp = GPIOx->PUPDR;
 8000e56:	68c2      	ldr	r2, [r0, #12]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e58:	402a      	ands	r2, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000e5a:	688d      	ldr	r5, [r1, #8]
 8000e5c:	40a5      	lsls	r5, r4
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000e5e:	2480      	movs	r4, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000e60:	432a      	orrs	r2, r5
      GPIOx->PUPDR = temp;
 8000e62:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000e64:	9a01      	ldr	r2, [sp, #4]
 8000e66:	0564      	lsls	r4, r4, #21
 8000e68:	4222      	tst	r2, r4
 8000e6a:	d04f      	beq.n	8000f0c <HAL_GPIO_Init+0x148>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e6c:	2501      	movs	r5, #1
 8000e6e:	4a28      	ldr	r2, [pc, #160]	; (8000f10 <HAL_GPIO_Init+0x14c>)
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e70:	2790      	movs	r7, #144	; 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e72:	6994      	ldr	r4, [r2, #24]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e74:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e76:	432c      	orrs	r4, r5
 8000e78:	6194      	str	r4, [r2, #24]
 8000e7a:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 8000e7c:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e7e:	402a      	ands	r2, r5
 8000e80:	9205      	str	r2, [sp, #20]
 8000e82:	9a05      	ldr	r2, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2];
 8000e84:	4a23      	ldr	r2, [pc, #140]	; (8000f14 <HAL_GPIO_Init+0x150>)
 8000e86:	00a4      	lsls	r4, r4, #2
 8000e88:	18a4      	adds	r4, r4, r2
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000e8a:	220f      	movs	r2, #15
 8000e8c:	3502      	adds	r5, #2
 8000e8e:	401d      	ands	r5, r3
 8000e90:	00ad      	lsls	r5, r5, #2
 8000e92:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2];
 8000e94:	68a6      	ldr	r6, [r4, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000e96:	4396      	bics	r6, r2
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e98:	2200      	movs	r2, #0
 8000e9a:	42b8      	cmp	r0, r7
 8000e9c:	d00c      	beq.n	8000eb8 <HAL_GPIO_Init+0xf4>
 8000e9e:	4f1e      	ldr	r7, [pc, #120]	; (8000f18 <HAL_GPIO_Init+0x154>)
 8000ea0:	3201      	adds	r2, #1
 8000ea2:	42b8      	cmp	r0, r7
 8000ea4:	d008      	beq.n	8000eb8 <HAL_GPIO_Init+0xf4>
 8000ea6:	4f1d      	ldr	r7, [pc, #116]	; (8000f1c <HAL_GPIO_Init+0x158>)
 8000ea8:	3201      	adds	r2, #1
 8000eaa:	42b8      	cmp	r0, r7
 8000eac:	d004      	beq.n	8000eb8 <HAL_GPIO_Init+0xf4>
 8000eae:	4f1c      	ldr	r7, [pc, #112]	; (8000f20 <HAL_GPIO_Init+0x15c>)
 8000eb0:	3201      	adds	r2, #1
 8000eb2:	42b8      	cmp	r0, r7
 8000eb4:	d000      	beq.n	8000eb8 <HAL_GPIO_Init+0xf4>
 8000eb6:	3202      	adds	r2, #2
 8000eb8:	40aa      	lsls	r2, r5
 8000eba:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2] = temp;
 8000ebc:	60a2      	str	r2, [r4, #8]
        temp = EXTI->IMR;
 8000ebe:	4a19      	ldr	r2, [pc, #100]	; (8000f24 <HAL_GPIO_Init+0x160>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000ec0:	9c02      	ldr	r4, [sp, #8]
        temp = EXTI->IMR;
 8000ec2:	6816      	ldr	r6, [r2, #0]
          SET_BIT(temp, iocurrent); 
 8000ec4:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ec6:	9f01      	ldr	r7, [sp, #4]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000ec8:	43e4      	mvns	r4, r4
          SET_BIT(temp, iocurrent); 
 8000eca:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ecc:	03ff      	lsls	r7, r7, #15
 8000ece:	d401      	bmi.n	8000ed4 <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000ed0:	0035      	movs	r5, r6
 8000ed2:	4025      	ands	r5, r4
        EXTI->IMR = temp;
 8000ed4:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8000ed6:	6856      	ldr	r6, [r2, #4]
          SET_BIT(temp, iocurrent); 
 8000ed8:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000eda:	9f01      	ldr	r7, [sp, #4]
          SET_BIT(temp, iocurrent); 
 8000edc:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ede:	03bf      	lsls	r7, r7, #14
 8000ee0:	d401      	bmi.n	8000ee6 <HAL_GPIO_Init+0x122>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8000ee2:	0035      	movs	r5, r6
 8000ee4:	4025      	ands	r5, r4
        EXTI->EMR = temp;
 8000ee6:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8000ee8:	6896      	ldr	r6, [r2, #8]
          SET_BIT(temp, iocurrent); 
 8000eea:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000eec:	9f01      	ldr	r7, [sp, #4]
          SET_BIT(temp, iocurrent); 
 8000eee:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ef0:	02ff      	lsls	r7, r7, #11
 8000ef2:	d401      	bmi.n	8000ef8 <HAL_GPIO_Init+0x134>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000ef4:	0035      	movs	r5, r6
 8000ef6:	4025      	ands	r5, r4
        EXTI->RTSR = temp;
 8000ef8:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8000efa:	68d5      	ldr	r5, [r2, #12]
          SET_BIT(temp, iocurrent); 
 8000efc:	9e02      	ldr	r6, [sp, #8]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000efe:	9f01      	ldr	r7, [sp, #4]
          SET_BIT(temp, iocurrent); 
 8000f00:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f02:	02bf      	lsls	r7, r7, #10
 8000f04:	d401      	bmi.n	8000f0a <HAL_GPIO_Init+0x146>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000f06:	4025      	ands	r5, r4
 8000f08:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 8000f0a:	60d6      	str	r6, [r2, #12]
    position++;
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	e75c      	b.n	8000dca <HAL_GPIO_Init+0x6>
 8000f10:	40021000 	.word	0x40021000
 8000f14:	40010000 	.word	0x40010000
 8000f18:	48000400 	.word	0x48000400
 8000f1c:	48000800 	.word	0x48000800
 8000f20:	48000c00 	.word	0x48000c00
 8000f24:	40010400 	.word	0x40010400

08000f28 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f28:	2a00      	cmp	r2, #0
 8000f2a:	d001      	beq.n	8000f30 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f2c:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}										  
 8000f2e:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f30:	6281      	str	r1, [r0, #40]	; 0x28
}										  
 8000f32:	e7fc      	b.n	8000f2e <HAL_GPIO_WritePin+0x6>

08000f34 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8000f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f36:	0004      	movs	r4, r0
 8000f38:	000d      	movs	r5, r1
 8000f3a:	0017      	movs	r7, r2
 8000f3c:	001e      	movs	r6, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8000f3e:	6822      	ldr	r2, [r4, #0]
 8000f40:	69d3      	ldr	r3, [r2, #28]
 8000f42:	402b      	ands	r3, r5
 8000f44:	1b5b      	subs	r3, r3, r5
 8000f46:	4259      	negs	r1, r3
 8000f48:	414b      	adcs	r3, r1
 8000f4a:	42bb      	cmp	r3, r7
 8000f4c:	d001      	beq.n	8000f52 <UART_WaitOnFlagUntilTimeout+0x1e>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8000f4e:	2000      	movs	r0, #0
 8000f50:	e018      	b.n	8000f84 <UART_WaitOnFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 8000f52:	9b06      	ldr	r3, [sp, #24]
 8000f54:	3301      	adds	r3, #1
 8000f56:	d0f3      	beq.n	8000f40 <UART_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000f58:	9b06      	ldr	r3, [sp, #24]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d113      	bne.n	8000f86 <UART_WaitOnFlagUntilTimeout+0x52>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000f5e:	6823      	ldr	r3, [r4, #0]
 8000f60:	490c      	ldr	r1, [pc, #48]	; (8000f94 <UART_WaitOnFlagUntilTimeout+0x60>)
 8000f62:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 8000f64:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000f66:	400a      	ands	r2, r1
 8000f68:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000f6a:	689a      	ldr	r2, [r3, #8]
 8000f6c:	31a3      	adds	r1, #163	; 0xa3
 8000f6e:	31ff      	adds	r1, #255	; 0xff
 8000f70:	438a      	bics	r2, r1
 8000f72:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8000f74:	0022      	movs	r2, r4
 8000f76:	2320      	movs	r3, #32
 8000f78:	3269      	adds	r2, #105	; 0x69
 8000f7a:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 8000f7c:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(huart);
 8000f7e:	2300      	movs	r3, #0
 8000f80:	3468      	adds	r4, #104	; 0x68
 8000f82:	7023      	strb	r3, [r4, #0]
}
 8000f84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000f86:	f7ff fca9 	bl	80008dc <HAL_GetTick>
 8000f8a:	9b06      	ldr	r3, [sp, #24]
 8000f8c:	1b80      	subs	r0, r0, r6
 8000f8e:	4298      	cmp	r0, r3
 8000f90:	d9d5      	bls.n	8000f3e <UART_WaitOnFlagUntilTimeout+0xa>
 8000f92:	e7e4      	b.n	8000f5e <UART_WaitOnFlagUntilTimeout+0x2a>
 8000f94:	fffffe5f 	.word	0xfffffe5f

08000f98 <UART_SetConfig>:

  return HAL_OK;
}

HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000f98:	0003      	movs	r3, r0
 8000f9a:	b570      	push	{r4, r5, r6, lr}
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000f9c:	689a      	ldr	r2, [r3, #8]
 8000f9e:	691d      	ldr	r5, [r3, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000fa0:	6804      	ldr	r4, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000fa2:	432a      	orrs	r2, r5
 8000fa4:	695d      	ldr	r5, [r3, #20]
 8000fa6:	69c1      	ldr	r1, [r0, #28]
 8000fa8:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000faa:	6820      	ldr	r0, [r4, #0]
 8000fac:	4d33      	ldr	r5, [pc, #204]	; (800107c <UART_SetConfig+0xe4>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000fae:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000fb0:	4028      	ands	r0, r5
 8000fb2:	4302      	orrs	r2, r0
 8000fb4:	6022      	str	r2, [r4, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000fb6:	6862      	ldr	r2, [r4, #4]
 8000fb8:	4831      	ldr	r0, [pc, #196]	; (8001080 <UART_SetConfig+0xe8>)
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8000fba:	6a1d      	ldr	r5, [r3, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000fbc:	4002      	ands	r2, r0
 8000fbe:	68d8      	ldr	r0, [r3, #12]
 8000fc0:	4302      	orrs	r2, r0
 8000fc2:	6062      	str	r2, [r4, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8000fc4:	699a      	ldr	r2, [r3, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8000fc6:	68a0      	ldr	r0, [r4, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8000fc8:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8000fca:	4d2e      	ldr	r5, [pc, #184]	; (8001084 <UART_SetConfig+0xec>)
 8000fcc:	4028      	ands	r0, r5
 8000fce:	4302      	orrs	r2, r0

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8000fd0:	2003      	movs	r0, #3
 8000fd2:	2580      	movs	r5, #128	; 0x80
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8000fd4:	60a2      	str	r2, [r4, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8000fd6:	4a2c      	ldr	r2, [pc, #176]	; (8001088 <UART_SetConfig+0xf0>)
 8000fd8:	022d      	lsls	r5, r5, #8
 8000fda:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000fdc:	4002      	ands	r2, r0
 8000fde:	3a01      	subs	r2, #1
 8000fe0:	2a02      	cmp	r2, #2
 8000fe2:	d843      	bhi.n	800106c <UART_SetConfig+0xd4>
 8000fe4:	4829      	ldr	r0, [pc, #164]	; (800108c <UART_SetConfig+0xf4>)
 8000fe6:	5c80      	ldrb	r0, [r0, r2]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000fe8:	42a9      	cmp	r1, r5
 8000fea:	d120      	bne.n	800102e <UART_SetConfig+0x96>
  {
    switch (clocksource)
 8000fec:	2808      	cmp	r0, #8
 8000fee:	d81b      	bhi.n	8001028 <UART_SetConfig+0x90>
 8000ff0:	f7ff f8ee 	bl	80001d0 <__gnu_thumb1_case_uqi>
 8000ff4:	1a051a3e 	.word	0x1a051a3e
 8000ff8:	1a1a1a3e 	.word	0x1a1a1a3e
 8000ffc:	15          	.byte	0x15
 8000ffd:	00          	.byte	0x00
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8000ffe:	6859      	ldr	r1, [r3, #4]
 8001000:	4b23      	ldr	r3, [pc, #140]	; (8001090 <UART_SetConfig+0xf8>)
 8001002:	0848      	lsrs	r0, r1, #1
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001004:	18c0      	adds	r0, r0, r3
 8001006:	f7ff f8ed 	bl	80001e4 <__udivsi3>
 800100a:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 800100c:	2000      	movs	r0, #0
      default:
        ret = HAL_ERROR;
        break;
    }

    brrtemp = usartdiv & 0xFFF0U;
 800100e:	0019      	movs	r1, r3
 8001010:	220f      	movs	r2, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001012:	071b      	lsls	r3, r3, #28
    brrtemp = usartdiv & 0xFFF0U;
 8001014:	4391      	bics	r1, r2
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001016:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 8001018:	430b      	orrs	r3, r1
 800101a:	60e3      	str	r3, [r4, #12]
    }
  }

  return ret;

}
 800101c:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800101e:	6859      	ldr	r1, [r3, #4]
 8001020:	2380      	movs	r3, #128	; 0x80
 8001022:	0848      	lsrs	r0, r1, #1
 8001024:	025b      	lsls	r3, r3, #9
 8001026:	e7ed      	b.n	8001004 <UART_SetConfig+0x6c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001028:	2001      	movs	r0, #1
 800102a:	2300      	movs	r3, #0
 800102c:	e7ef      	b.n	800100e <UART_SetConfig+0x76>
    switch (clocksource)
 800102e:	2808      	cmp	r0, #8
 8001030:	d81a      	bhi.n	8001068 <UART_SetConfig+0xd0>
 8001032:	f7ff f8cd 	bl	80001d0 <__gnu_thumb1_case_uqi>
 8001036:	190f      	.short	0x190f
 8001038:	190f1905 	.word	0x190f1905
 800103c:	1919      	.short	0x1919
 800103e:	14          	.byte	0x14
 800103f:	00          	.byte	0x00
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001040:	6859      	ldr	r1, [r3, #4]
 8001042:	4b14      	ldr	r3, [pc, #80]	; (8001094 <UART_SetConfig+0xfc>)
 8001044:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001046:	18c0      	adds	r0, r0, r3
 8001048:	f7ff f8cc 	bl	80001e4 <__udivsi3>
 800104c:	b280      	uxth	r0, r0
 800104e:	60e0      	str	r0, [r4, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001050:	2000      	movs	r0, #0
        break;
 8001052:	e7e3      	b.n	800101c <UART_SetConfig+0x84>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001054:	6859      	ldr	r1, [r3, #4]
 8001056:	23e1      	movs	r3, #225	; 0xe1
 8001058:	0848      	lsrs	r0, r1, #1
 800105a:	03db      	lsls	r3, r3, #15
 800105c:	e7f3      	b.n	8001046 <UART_SetConfig+0xae>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800105e:	6859      	ldr	r1, [r3, #4]
 8001060:	2380      	movs	r3, #128	; 0x80
 8001062:	0848      	lsrs	r0, r1, #1
 8001064:	021b      	lsls	r3, r3, #8
 8001066:	e7ee      	b.n	8001046 <UART_SetConfig+0xae>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001068:	2001      	movs	r0, #1
  return ret;
 800106a:	e7d7      	b.n	800101c <UART_SetConfig+0x84>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800106c:	42a9      	cmp	r1, r5
 800106e:	d1f1      	bne.n	8001054 <UART_SetConfig+0xbc>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001070:	6859      	ldr	r1, [r3, #4]
 8001072:	23e1      	movs	r3, #225	; 0xe1
 8001074:	0848      	lsrs	r0, r1, #1
 8001076:	041b      	lsls	r3, r3, #16
 8001078:	e7c4      	b.n	8001004 <UART_SetConfig+0x6c>
 800107a:	46c0      	nop			; (mov r8, r8)
 800107c:	ffff69f3 	.word	0xffff69f3
 8001080:	ffffcfff 	.word	0xffffcfff
 8001084:	fffff4ff 	.word	0xfffff4ff
 8001088:	40021000 	.word	0x40021000
 800108c:	08001380 	.word	0x08001380
 8001090:	01e84800 	.word	0x01e84800
 8001094:	00f42400 	.word	0x00f42400

08001098 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001098:	b570      	push	{r4, r5, r6, lr}
 800109a:	1e04      	subs	r4, r0, #0
  /* Check the UART handle allocation */
  if(huart == NULL)
 800109c:	d101      	bne.n	80010a2 <HAL_UART_Init+0xa>
  {
    return HAL_ERROR;
 800109e:	2001      	movs	r0, #1
  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
}
 80010a0:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 80010a2:	0005      	movs	r5, r0
 80010a4:	3569      	adds	r5, #105	; 0x69
 80010a6:	782b      	ldrb	r3, [r5, #0]
 80010a8:	b2da      	uxtb	r2, r3
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d102      	bne.n	80010b4 <HAL_UART_Init+0x1c>
    huart->Lock = HAL_UNLOCKED;
 80010ae:	0003      	movs	r3, r0
 80010b0:	3368      	adds	r3, #104	; 0x68
 80010b2:	701a      	strb	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80010b4:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80010b6:	2601      	movs	r6, #1
  huart->gState = HAL_UART_STATE_BUSY;
 80010b8:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 80010ba:	6822      	ldr	r2, [r4, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80010bc:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 80010be:	6813      	ldr	r3, [r2, #0]
 80010c0:	43b3      	bics	r3, r6
 80010c2:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80010c4:	f7ff ff68 	bl	8000f98 <UART_SetConfig>
 80010c8:	42b0      	cmp	r0, r6
 80010ca:	d0e8      	beq.n	800109e <HAL_UART_Init+0x6>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80010cc:	6823      	ldr	r3, [r4, #0]
 80010ce:	490a      	ldr	r1, [pc, #40]	; (80010f8 <HAL_UART_Init+0x60>)
 80010d0:	685a      	ldr	r2, [r3, #4]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80010d2:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80010d4:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80010d6:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80010d8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80010da:	689a      	ldr	r2, [r3, #8]
 80010dc:	438a      	bics	r2, r1
 80010de:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	4316      	orrs	r6, r2
  huart->RxState = HAL_UART_STATE_READY;
 80010e4:	0022      	movs	r2, r4
  __HAL_UART_ENABLE(huart);
 80010e6:	601e      	str	r6, [r3, #0]
  huart->gState  = HAL_UART_STATE_READY;
 80010e8:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80010ea:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxState = HAL_UART_STATE_READY;
 80010ec:	326a      	adds	r2, #106	; 0x6a
  __HAL_UNLOCK(huart);
 80010ee:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 80010f0:	702b      	strb	r3, [r5, #0]
  huart->RxState = HAL_UART_STATE_READY;
 80010f2:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(huart);
 80010f4:	7020      	strb	r0, [r4, #0]
  return (UART_CheckIdleState(huart));
 80010f6:	e7d3      	b.n	80010a0 <HAL_UART_Init+0x8>
 80010f8:	fffff7ff 	.word	0xfffff7ff

080010fc <HAL_UART_Receive>:
  *         (as received data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80010fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010fe:	b085      	sub	sp, #20
 8001100:	9303      	str	r3, [sp, #12]
  uint16_t* tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0;

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8001102:	0003      	movs	r3, r0
 8001104:	336a      	adds	r3, #106	; 0x6a
{
 8001106:	0017      	movs	r7, r2
  if(huart->RxState == HAL_UART_STATE_READY)
 8001108:	781a      	ldrb	r2, [r3, #0]
{
 800110a:	0004      	movs	r4, r0
 800110c:	000d      	movs	r5, r1

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800110e:	2002      	movs	r0, #2
  if(huart->RxState == HAL_UART_STATE_READY)
 8001110:	2a20      	cmp	r2, #32
 8001112:	d139      	bne.n	8001188 <HAL_UART_Receive+0x8c>
      return  HAL_ERROR;
 8001114:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8001116:	2900      	cmp	r1, #0
 8001118:	d036      	beq.n	8001188 <HAL_UART_Receive+0x8c>
 800111a:	2f00      	cmp	r7, #0
 800111c:	d034      	beq.n	8001188 <HAL_UART_Receive+0x8c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800111e:	2280      	movs	r2, #128	; 0x80
 8001120:	68a1      	ldr	r1, [r4, #8]
 8001122:	0152      	lsls	r2, r2, #5
 8001124:	4291      	cmp	r1, r2
 8001126:	d104      	bne.n	8001132 <HAL_UART_Receive+0x36>
 8001128:	6922      	ldr	r2, [r4, #16]
 800112a:	2a00      	cmp	r2, #0
 800112c:	d101      	bne.n	8001132 <HAL_UART_Receive+0x36>
      if((((uint32_t)pData)&1U) != 0U)
 800112e:	4205      	tst	r5, r0
 8001130:	d12a      	bne.n	8001188 <HAL_UART_Receive+0x8c>
    __HAL_LOCK(huart);
 8001132:	0022      	movs	r2, r4
 8001134:	3268      	adds	r2, #104	; 0x68
 8001136:	7811      	ldrb	r1, [r2, #0]
    return HAL_BUSY;
 8001138:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 800113a:	2901      	cmp	r1, #1
 800113c:	d024      	beq.n	8001188 <HAL_UART_Receive+0x8c>
 800113e:	2101      	movs	r1, #1
 8001140:	7011      	strb	r1, [r2, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001142:	2200      	movs	r2, #0
 8001144:	66e2      	str	r2, [r4, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001146:	3222      	adds	r2, #34	; 0x22
 8001148:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800114a:	f7ff fbc7 	bl	80008dc <HAL_GetTick>
    huart->RxXferSize = Size;
 800114e:	0023      	movs	r3, r4
    UART_MASK_COMPUTATION(huart);
 8001150:	2180      	movs	r1, #128	; 0x80
 8001152:	68a2      	ldr	r2, [r4, #8]
    huart->RxXferSize = Size;
 8001154:	3358      	adds	r3, #88	; 0x58
 8001156:	801f      	strh	r7, [r3, #0]
    huart->RxXferCount = Size;
 8001158:	805f      	strh	r7, [r3, #2]
    tickstart = HAL_GetTick();
 800115a:	0006      	movs	r6, r0
    UART_MASK_COMPUTATION(huart);
 800115c:	0149      	lsls	r1, r1, #5
 800115e:	3304      	adds	r3, #4
 8001160:	428a      	cmp	r2, r1
 8001162:	d115      	bne.n	8001190 <HAL_UART_Receive+0x94>
 8001164:	6922      	ldr	r2, [r4, #16]
 8001166:	2a00      	cmp	r2, #0
 8001168:	d110      	bne.n	800118c <HAL_UART_Receive+0x90>
 800116a:	4a1f      	ldr	r2, [pc, #124]	; (80011e8 <HAL_UART_Receive+0xec>)
 800116c:	801a      	strh	r2, [r3, #0]
    uhMask = huart->Mask;
 800116e:	881f      	ldrh	r7, [r3, #0]
    while(huart->RxXferCount > 0U)
 8001170:	0022      	movs	r2, r4
 8001172:	325a      	adds	r2, #90	; 0x5a
 8001174:	8813      	ldrh	r3, [r2, #0]
 8001176:	b298      	uxth	r0, r3
 8001178:	2b00      	cmp	r3, #0
 800117a:	d110      	bne.n	800119e <HAL_UART_Receive+0xa2>
    huart->RxState = HAL_UART_STATE_READY;
 800117c:	0023      	movs	r3, r4
 800117e:	2220      	movs	r2, #32
 8001180:	336a      	adds	r3, #106	; 0x6a
    __HAL_UNLOCK(huart);
 8001182:	3468      	adds	r4, #104	; 0x68
    huart->RxState = HAL_UART_STATE_READY;
 8001184:	701a      	strb	r2, [r3, #0]
    __HAL_UNLOCK(huart);
 8001186:	7020      	strb	r0, [r4, #0]
  }
}
 8001188:	b005      	add	sp, #20
 800118a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    UART_MASK_COMPUTATION(huart);
 800118c:	22ff      	movs	r2, #255	; 0xff
 800118e:	e7ed      	b.n	800116c <HAL_UART_Receive+0x70>
 8001190:	2a00      	cmp	r2, #0
 8001192:	d1ec      	bne.n	800116e <HAL_UART_Receive+0x72>
 8001194:	6922      	ldr	r2, [r4, #16]
 8001196:	2a00      	cmp	r2, #0
 8001198:	d0f8      	beq.n	800118c <HAL_UART_Receive+0x90>
 800119a:	227f      	movs	r2, #127	; 0x7f
 800119c:	e7e6      	b.n	800116c <HAL_UART_Receive+0x70>
      huart->RxXferCount--;
 800119e:	8813      	ldrh	r3, [r2, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80011a0:	2120      	movs	r1, #32
      huart->RxXferCount--;
 80011a2:	3b01      	subs	r3, #1
 80011a4:	b29b      	uxth	r3, r3
 80011a6:	8013      	strh	r3, [r2, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80011a8:	9b03      	ldr	r3, [sp, #12]
 80011aa:	2200      	movs	r2, #0
 80011ac:	9300      	str	r3, [sp, #0]
 80011ae:	0020      	movs	r0, r4
 80011b0:	0033      	movs	r3, r6
 80011b2:	f7ff febf 	bl	8000f34 <UART_WaitOnFlagUntilTimeout>
 80011b6:	2800      	cmp	r0, #0
 80011b8:	d113      	bne.n	80011e2 <HAL_UART_Receive+0xe6>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80011ba:	68a2      	ldr	r2, [r4, #8]
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 80011bc:	6823      	ldr	r3, [r4, #0]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80011be:	0011      	movs	r1, r2
 80011c0:	2280      	movs	r2, #128	; 0x80
 80011c2:	0152      	lsls	r2, r2, #5
 80011c4:	4291      	cmp	r1, r2
 80011c6:	d107      	bne.n	80011d8 <HAL_UART_Receive+0xdc>
 80011c8:	6922      	ldr	r2, [r4, #16]
 80011ca:	2a00      	cmp	r2, #0
 80011cc:	d104      	bne.n	80011d8 <HAL_UART_Receive+0xdc>
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 80011ce:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80011d0:	403b      	ands	r3, r7
 80011d2:	802b      	strh	r3, [r5, #0]
        pData +=2U;
 80011d4:	3502      	adds	r5, #2
 80011d6:	e7cb      	b.n	8001170 <HAL_UART_Receive+0x74>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80011d8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80011da:	403b      	ands	r3, r7
 80011dc:	702b      	strb	r3, [r5, #0]
 80011de:	3501      	adds	r5, #1
 80011e0:	e7c6      	b.n	8001170 <HAL_UART_Receive+0x74>
        return HAL_TIMEOUT;
 80011e2:	2003      	movs	r0, #3
 80011e4:	e7d0      	b.n	8001188 <HAL_UART_Receive+0x8c>
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	000001ff 	.word	0x000001ff

080011ec <HAL_UART_Transmit>:
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80011ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011ee:	b085      	sub	sp, #20
 80011f0:	9303      	str	r3, [sp, #12]
  uint16_t* tmp;
  uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80011f2:	0003      	movs	r3, r0
 80011f4:	3369      	adds	r3, #105	; 0x69
 80011f6:	9302      	str	r3, [sp, #8]
 80011f8:	781b      	ldrb	r3, [r3, #0]
{
 80011fa:	0004      	movs	r4, r0
 80011fc:	000d      	movs	r5, r1
 80011fe:	0016      	movs	r6, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001200:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 8001202:	2b20      	cmp	r3, #32
 8001204:	d148      	bne.n	8001298 <HAL_UART_Transmit+0xac>
      return  HAL_ERROR;
 8001206:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8001208:	2900      	cmp	r1, #0
 800120a:	d045      	beq.n	8001298 <HAL_UART_Transmit+0xac>
 800120c:	2a00      	cmp	r2, #0
 800120e:	d043      	beq.n	8001298 <HAL_UART_Transmit+0xac>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001210:	2380      	movs	r3, #128	; 0x80
 8001212:	68a2      	ldr	r2, [r4, #8]
 8001214:	015b      	lsls	r3, r3, #5
 8001216:	429a      	cmp	r2, r3
 8001218:	d104      	bne.n	8001224 <HAL_UART_Transmit+0x38>
 800121a:	6923      	ldr	r3, [r4, #16]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d101      	bne.n	8001224 <HAL_UART_Transmit+0x38>
      if((((uint32_t)pData)&1U) != 0U)
 8001220:	4201      	tst	r1, r0
 8001222:	d139      	bne.n	8001298 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8001224:	0023      	movs	r3, r4
 8001226:	3368      	adds	r3, #104	; 0x68
 8001228:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 800122a:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 800122c:	2a01      	cmp	r2, #1
 800122e:	d033      	beq.n	8001298 <HAL_UART_Transmit+0xac>
 8001230:	2201      	movs	r2, #1
 8001232:	701a      	strb	r2, [r3, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001234:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001236:	9a02      	ldr	r2, [sp, #8]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001238:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800123a:	3321      	adds	r3, #33	; 0x21
 800123c:	7013      	strb	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800123e:	f7ff fb4d 	bl	80008dc <HAL_GetTick>
    huart->TxXferSize = Size;
 8001242:	0023      	movs	r3, r4
 8001244:	3350      	adds	r3, #80	; 0x50
 8001246:	801e      	strh	r6, [r3, #0]
    huart->TxXferCount = Size;
 8001248:	805e      	strh	r6, [r3, #2]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800124a:	2680      	movs	r6, #128	; 0x80
    tickstart = HAL_GetTick();
 800124c:	0007      	movs	r7, r0
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800124e:	0176      	lsls	r6, r6, #5
    while(huart->TxXferCount > 0)
 8001250:	0021      	movs	r1, r4
 8001252:	3152      	adds	r1, #82	; 0x52
 8001254:	880b      	ldrh	r3, [r1, #0]
 8001256:	b29a      	uxth	r2, r3
 8001258:	2b00      	cmp	r3, #0
 800125a:	d10e      	bne.n	800127a <HAL_UART_Transmit+0x8e>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800125c:	9b03      	ldr	r3, [sp, #12]
 800125e:	2140      	movs	r1, #64	; 0x40
 8001260:	9300      	str	r3, [sp, #0]
 8001262:	0020      	movs	r0, r4
 8001264:	003b      	movs	r3, r7
 8001266:	f7ff fe65 	bl	8000f34 <UART_WaitOnFlagUntilTimeout>
 800126a:	2800      	cmp	r0, #0
 800126c:	d113      	bne.n	8001296 <HAL_UART_Transmit+0xaa>
    huart->gState = HAL_UART_STATE_READY;
 800126e:	2320      	movs	r3, #32
 8001270:	9a02      	ldr	r2, [sp, #8]
    __HAL_UNLOCK(huart);
 8001272:	3468      	adds	r4, #104	; 0x68
    huart->gState = HAL_UART_STATE_READY;
 8001274:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(huart);
 8001276:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8001278:	e00e      	b.n	8001298 <HAL_UART_Transmit+0xac>
      huart->TxXferCount--;
 800127a:	880b      	ldrh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800127c:	2200      	movs	r2, #0
      huart->TxXferCount--;
 800127e:	3b01      	subs	r3, #1
 8001280:	b29b      	uxth	r3, r3
 8001282:	800b      	strh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001284:	9b03      	ldr	r3, [sp, #12]
 8001286:	2180      	movs	r1, #128	; 0x80
 8001288:	9300      	str	r3, [sp, #0]
 800128a:	0020      	movs	r0, r4
 800128c:	003b      	movs	r3, r7
 800128e:	f7ff fe51 	bl	8000f34 <UART_WaitOnFlagUntilTimeout>
 8001292:	2800      	cmp	r0, #0
 8001294:	d002      	beq.n	800129c <HAL_UART_Transmit+0xb0>
        return HAL_TIMEOUT;
 8001296:	2003      	movs	r0, #3
  }
}
 8001298:	b005      	add	sp, #20
 800129a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800129c:	68a3      	ldr	r3, [r4, #8]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800129e:	6822      	ldr	r2, [r4, #0]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80012a0:	42b3      	cmp	r3, r6
 80012a2:	d108      	bne.n	80012b6 <HAL_UART_Transmit+0xca>
 80012a4:	6923      	ldr	r3, [r4, #16]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d105      	bne.n	80012b6 <HAL_UART_Transmit+0xca>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80012aa:	882b      	ldrh	r3, [r5, #0]
        pData += 2;
 80012ac:	3502      	adds	r5, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80012ae:	05db      	lsls	r3, r3, #23
 80012b0:	0ddb      	lsrs	r3, r3, #23
 80012b2:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2;
 80012b4:	e7cc      	b.n	8001250 <HAL_UART_Transmit+0x64>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80012b6:	782b      	ldrb	r3, [r5, #0]
 80012b8:	3501      	adds	r5, #1
 80012ba:	8513      	strh	r3, [r2, #40]	; 0x28
 80012bc:	e7c8      	b.n	8001250 <HAL_UART_Transmit+0x64>
 80012be:	0000      	movs	r0, r0

080012c0 <Reset_Handler>:
 80012c0:	2100      	movs	r1, #0
 80012c2:	e003      	b.n	80012cc <LoopCopyDataInit>

080012c4 <CopyDataInit>:
 80012c4:	4b0b      	ldr	r3, [pc, #44]	; (80012f4 <LoopForever+0x2>)
 80012c6:	585b      	ldr	r3, [r3, r1]
 80012c8:	5043      	str	r3, [r0, r1]
 80012ca:	3104      	adds	r1, #4

080012cc <LoopCopyDataInit>:
 80012cc:	480a      	ldr	r0, [pc, #40]	; (80012f8 <LoopForever+0x6>)
 80012ce:	4b0b      	ldr	r3, [pc, #44]	; (80012fc <LoopForever+0xa>)
 80012d0:	1842      	adds	r2, r0, r1
 80012d2:	429a      	cmp	r2, r3
 80012d4:	d3f6      	bcc.n	80012c4 <CopyDataInit>
 80012d6:	4a0a      	ldr	r2, [pc, #40]	; (8001300 <LoopForever+0xe>)
 80012d8:	e002      	b.n	80012e0 <LoopFillZerobss>

080012da <FillZerobss>:
 80012da:	2300      	movs	r3, #0
 80012dc:	6013      	str	r3, [r2, #0]
 80012de:	3204      	adds	r2, #4

080012e0 <LoopFillZerobss>:
 80012e0:	4b08      	ldr	r3, [pc, #32]	; (8001304 <LoopForever+0x12>)
 80012e2:	429a      	cmp	r2, r3
 80012e4:	d3f9      	bcc.n	80012da <FillZerobss>
 80012e6:	e000      	b.n	80012ea <LoopFillZerobss+0xa>
 80012e8:	bf00      	nop
 80012ea:	f000 f80f 	bl	800130c <__libc_init_array>
 80012ee:	f7ff f8a5 	bl	800043c <main>

080012f2 <LoopForever>:
 80012f2:	e7fe      	b.n	80012f2 <LoopForever>
 80012f4:	08001394 	.word	0x08001394
 80012f8:	20000000 	.word	0x20000000
 80012fc:	20000004 	.word	0x20000004
 8001300:	20000004 	.word	0x20000004
 8001304:	20000158 	.word	0x20000158

08001308 <BusFault_Handler>:
 8001308:	e7fe      	b.n	8001308 <BusFault_Handler>
 800130a:	0000      	movs	r0, r0

0800130c <__libc_init_array>:
 800130c:	b570      	push	{r4, r5, r6, lr}
 800130e:	2600      	movs	r6, #0
 8001310:	4d0c      	ldr	r5, [pc, #48]	; (8001344 <__libc_init_array+0x38>)
 8001312:	4c0d      	ldr	r4, [pc, #52]	; (8001348 <__libc_init_array+0x3c>)
 8001314:	1b64      	subs	r4, r4, r5
 8001316:	10a4      	asrs	r4, r4, #2
 8001318:	42a6      	cmp	r6, r4
 800131a:	d109      	bne.n	8001330 <__libc_init_array+0x24>
 800131c:	2600      	movs	r6, #0
 800131e:	f000 f823 	bl	8001368 <_init>
 8001322:	4d0a      	ldr	r5, [pc, #40]	; (800134c <__libc_init_array+0x40>)
 8001324:	4c0a      	ldr	r4, [pc, #40]	; (8001350 <__libc_init_array+0x44>)
 8001326:	1b64      	subs	r4, r4, r5
 8001328:	10a4      	asrs	r4, r4, #2
 800132a:	42a6      	cmp	r6, r4
 800132c:	d105      	bne.n	800133a <__libc_init_array+0x2e>
 800132e:	bd70      	pop	{r4, r5, r6, pc}
 8001330:	00b3      	lsls	r3, r6, #2
 8001332:	58eb      	ldr	r3, [r5, r3]
 8001334:	4798      	blx	r3
 8001336:	3601      	adds	r6, #1
 8001338:	e7ee      	b.n	8001318 <__libc_init_array+0xc>
 800133a:	00b3      	lsls	r3, r6, #2
 800133c:	58eb      	ldr	r3, [r5, r3]
 800133e:	4798      	blx	r3
 8001340:	3601      	adds	r6, #1
 8001342:	e7f2      	b.n	800132a <__libc_init_array+0x1e>
 8001344:	0800138c 	.word	0x0800138c
 8001348:	0800138c 	.word	0x0800138c
 800134c:	0800138c 	.word	0x0800138c
 8001350:	08001390 	.word	0x08001390

08001354 <memcpy>:
 8001354:	2300      	movs	r3, #0
 8001356:	b510      	push	{r4, lr}
 8001358:	429a      	cmp	r2, r3
 800135a:	d100      	bne.n	800135e <memcpy+0xa>
 800135c:	bd10      	pop	{r4, pc}
 800135e:	5ccc      	ldrb	r4, [r1, r3]
 8001360:	54c4      	strb	r4, [r0, r3]
 8001362:	3301      	adds	r3, #1
 8001364:	e7f8      	b.n	8001358 <memcpy+0x4>
 8001366:	0000      	movs	r0, r0

08001368 <_init>:
 8001368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800136a:	46c0      	nop			; (mov r8, r8)
 800136c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800136e:	bc08      	pop	{r3}
 8001370:	469e      	mov	lr, r3
 8001372:	4770      	bx	lr

08001374 <_fini>:
 8001374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001376:	46c0      	nop			; (mov r8, r8)
 8001378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800137a:	bc08      	pop	{r3}
 800137c:	469e      	mov	lr, r3
 800137e:	4770      	bx	lr
