#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\Program\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Program\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Program\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Program\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Program\iverilog\lib\ivl\va_math.vpi";
S_000001694ffe3290 .scope module, "sim_TFP" "sim_TFP" 2 3;
 .timescale -9 -9;
P_000001694ffddbd0 .param/l "DATA_DEPTH" 0 2 6, +C4<00000000000000000000000000001010>;
P_000001694ffddc08 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000000001>;
P_000001694ffddc40 .param/l "QUANT_SIZE" 0 2 7, +C4<00000000000000000000000000000101>;
P_000001694ffddc78 .param/l "WINDOWS" 0 2 8, +C4<00000000000000000000000000001000>;
v00000169500706b0_0 .var "addr_q", 3 0;
v0000016950070890_0 .var "clk", 0 0;
v0000016950071790_0 .var "clk_q", 0 0;
v0000016950070250_0 .var/i "i", 31 0;
v0000016950071010_0 .var/i "j", 31 0;
v0000016950071a10_0 .net "q0", 4 0, v000001694fffbdc0_0;  1 drivers
v00000169500702f0_0 .var "read_sel", 0 0;
v0000016950070b10_0 .var "rstn", 0 0;
v0000016950071830_0 .var "spike_addr", 3 0;
v0000016950071510_0 .var "spike_data_i", 0 0;
v0000016950071c90_0 .var "spike_valid", 0 0;
E_000001694ffdf400 .event posedge, v000001695005fcd0_0;
S_000001694ffddcc0 .scope module, "dut" "TFI" 2 31, 3 56 0, S_000001694ffe3290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "spike_data_i";
    .port_info 3 /INPUT 1 "spike_valid";
    .port_info 4 /INPUT 4 "spike_addr";
    .port_info 5 /INPUT 1 "clk_q";
    .port_info 6 /INPUT 4 "addr_q";
    .port_info 7 /OUTPUT 5 "q0";
    .port_info 8 /INPUT 1 "read_sel";
P_000001694fffbb40 .param/l "DATA_DEPTH" 0 3 58, +C4<00000000000000000000000000001010>;
P_000001694fffbb78 .param/l "DATA_WIDTH" 0 3 57, +C4<00000000000000000000000000000001>;
P_000001694fffbbb0 .param/l "QUANT_SIZE" 0 3 59, +C4<00000000000000000000000000000101>;
P_000001694fffbbe8 .param/l "WINDOWS" 0 3 60, +C4<00000000000000000000000000001000>;
v000001695005ff50_0 .net "addr_q", 3 0, v00000169500706b0_0;  1 drivers
v000001695005f0f0_0 .net "async_mem_recon0_en", 0 0, L_00000169500711f0;  1 drivers
v000001695005f370_0 .net "clk", 0 0, v0000016950070890_0;  1 drivers
v000001695005fcd0_0 .net "clk_q", 0 0, v0000016950071790_0;  1 drivers
v000001695005f190_0 .var "current_spike_addr", 3 0;
v000001695005f410_0 .var "current_spike_addr_pp1", 3 0;
v000001695005f730_0 .var "frame_counter", 2 0;
v000001695005fb90_0 .var "interval_data_process", 4 0;
v000001695005f870_0 .net "interval_data_read", 4 0, v000001695005f7d0_0;  1 drivers
v000001695005f910_0 .var "interval_data_save", 4 0;
v000001695005fe10_0 .var/i "j", 31 0;
v000001695005f9b0_0 .var "out_cnt", 2 0;
v000001695005fd70_0 .net "q0", 4 0, v000001694fffbdc0_0;  alias, 1 drivers
v0000016950070e30_0 .net "read_sel", 0 0, v00000169500702f0_0;  1 drivers
v00000169500707f0_0 .net "rstn", 0 0, v0000016950070b10_0;  1 drivers
v0000016950070610_0 .net "spike_addr", 3 0, v0000016950071830_0;  1 drivers
v00000169500715b0_0 .net "spike_data_i", 0 0, v0000016950071510_0;  1 drivers
v0000016950071470_0 .var "spike_data_i_ff1", 0 0;
v0000016950070750_0 .net "spike_valid", 0 0, v0000016950071c90_0;  1 drivers
v0000016950071970_0 .net "temp_mem_write_en", 0 0, L_0000016950070430;  1 drivers
E_000001694ffdfb80/0 .event negedge, v00000169500707f0_0;
E_000001694ffdfb80/1 .event posedge, v000001694ffe45d0_0;
E_000001694ffdfb80 .event/or E_000001694ffdfb80/0, E_000001694ffdfb80/1;
L_0000016950070430 .cmp/ne 4, v000001695005f190_0, v000001695005f410_0;
L_00000169500711f0 .cmp/ne 4, v000001695005f190_0, v000001695005f410_0;
S_000001694fffbc30 .scope module, "async_mem_recon0" "interval_cal_intval_ram" 3 117, 3 2 0, S_000001694ffddcc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "addr0";
    .port_info 1 /INPUT 1 "ce0";
    .port_info 2 /OUTPUT 5 "q0";
    .port_info 3 /INPUT 4 "addr1";
    .port_info 4 /INPUT 1 "ce1";
    .port_info 5 /INPUT 5 "d1";
    .port_info 6 /INPUT 1 "we1";
    .port_info 7 /INPUT 1 "clk";
P_000001694ffd9ac0 .param/l "AWIDTH" 0 3 4, +C4<00000000000000000000000000000100>;
P_000001694ffd9af8 .param/l "DWIDTH" 0 3 3, +C4<0000000000000000000000000000000000000000000000000000000000000101>;
P_000001694ffd9b30 .param/l "MEM_SIZE" 0 3 5, +C4<00000000000000000000000000001010>;
v000001694ffb2db0_0 .net "addr0", 3 0, v00000169500706b0_0;  alias, 1 drivers
v000001694ff9e540_0 .net "addr1", 3 0, v000001695005f190_0;  1 drivers
v000001694ffb3030_0 .net "ce0", 0 0, v00000169500702f0_0;  alias, 1 drivers
v000001694ffdf180_0 .net "ce1", 0 0, L_00000169500711f0;  alias, 1 drivers
v000001694ffe45d0_0 .net "clk", 0 0, v0000016950070890_0;  alias, 1 drivers
v000001694ffe4670_0 .net "d1", 4 0, v000001695005f910_0;  1 drivers
v000001694ffe4710_0 .var/i "i", 31 0;
v000001694fffbdc0_0 .var "q0", 4 0;
v000001695005f230 .array "ram", 9 0, 4 0;
v000001695005fc30_0 .net "we1", 0 0, L_00000169500711f0;  alias, 1 drivers
E_000001694ffdf8c0 .event posedge, v000001694ffe45d0_0;
S_000001694fffbe60 .scope module, "temp_mem" "interval_cal_intval_ram" 3 102, 3 2 0, S_000001694ffddcc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "addr0";
    .port_info 1 /INPUT 1 "ce0";
    .port_info 2 /OUTPUT 5 "q0";
    .port_info 3 /INPUT 4 "addr1";
    .port_info 4 /INPUT 1 "ce1";
    .port_info 5 /INPUT 5 "d1";
    .port_info 6 /INPUT 1 "we1";
    .port_info 7 /INPUT 1 "clk";
P_000001694ffb2780 .param/l "AWIDTH" 0 3 4, +C4<00000000000000000000000000000100>;
P_000001694ffb27b8 .param/l "DWIDTH" 0 3 3, +C4<0000000000000000000000000000000000000000000000000000000000000101>;
P_000001694ffb27f0 .param/l "MEM_SIZE" 0 3 5, +C4<00000000000000000000000000001010>;
v000001695005f5f0_0 .net "addr0", 3 0, v0000016950071830_0;  alias, 1 drivers
v000001695005fa50_0 .net "addr1", 3 0, v000001695005f190_0;  alias, 1 drivers
v000001695005feb0_0 .net "ce0", 0 0, v0000016950071c90_0;  alias, 1 drivers
v000001695005f690_0 .net "ce1", 0 0, L_0000016950070430;  alias, 1 drivers
v000001695005fff0_0 .net "clk", 0 0, v0000016950070890_0;  alias, 1 drivers
v000001695005faf0_0 .net "d1", 4 0, v000001695005fb90_0;  1 drivers
v000001695005f550_0 .var/i "i", 31 0;
v000001695005f7d0_0 .var "q0", 4 0;
v000001695005f4b0 .array "ram", 9 0, 4 0;
v000001695005f2d0_0 .net "we1", 0 0, L_0000016950070430;  alias, 1 drivers
    .scope S_000001694fffbe60;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001695005f550_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001695005f550_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 4, v000001695005f550_0;
    %store/vec4a v000001695005f4b0, 4, 0;
    %load/vec4 v000001695005f550_0;
    %addi 1, 0, 32;
    %store/vec4 v000001695005f550_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_000001694fffbe60;
T_1 ;
    %wait E_000001694ffdf8c0;
    %load/vec4 v000001695005feb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001695005f5f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001695005f4b0, 4;
    %assign/vec4 v000001695005f7d0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001694fffbe60;
T_2 ;
    %wait E_000001694ffdf8c0;
    %load/vec4 v000001695005f690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001695005f2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001695005faf0_0;
    %load/vec4 v000001695005fa50_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001695005f4b0, 0, 4;
T_2.2 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001694fffbc30;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001694ffe4710_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001694ffe4710_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 4, v000001694ffe4710_0;
    %store/vec4a v000001695005f230, 4, 0;
    %load/vec4 v000001694ffe4710_0;
    %addi 1, 0, 32;
    %store/vec4 v000001694ffe4710_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_000001694fffbc30;
T_4 ;
    %wait E_000001694ffdf8c0;
    %load/vec4 v000001694ffb3030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001694ffb2db0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001695005f230, 4;
    %assign/vec4 v000001694fffbdc0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001694fffbc30;
T_5 ;
    %wait E_000001694ffdf8c0;
    %load/vec4 v000001694ffdf180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001695005fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001694ffe4670_0;
    %load/vec4 v000001694ff9e540_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001695005f230, 0, 4;
T_5.2 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001694ffddcc0;
T_6 ;
    %wait E_000001694ffdfb80;
    %load/vec4 v00000169500707f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001695005f730_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001695005f9b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001695005f190_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000016950070750_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001695005f730_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v000001695005f9b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001695005f9b0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000001695005f730_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001695005f730_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001694ffddcc0;
T_7 ;
    %wait E_000001694ffdfb80;
    %load/vec4 v00000169500707f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001695005f190_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001695005f410_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000016950070750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000016950070610_0;
    %assign/vec4 v000001695005f410_0, 0;
    %load/vec4 v000001695005f410_0;
    %assign/vec4 v000001695005f190_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001694ffddcc0;
T_8 ;
    %wait E_000001694ffdfb80;
    %load/vec4 v00000169500707f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001695005fb90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001695005f910_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000016950070750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000169500715b0_0;
    %assign/vec4 v0000016950071470_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001695005fe10_0, 0, 32;
T_8.4 ;
    %load/vec4 v000001695005fe10_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_8.5, 5;
    %load/vec4 v0000016950071470_0;
    %load/vec4 v000001695005fe10_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 1, 0, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001695005fe10_0;
    %muli 5, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001695005fb90_0, 4, 5;
    %load/vec4 v000001695005fb90_0;
    %load/vec4 v000001695005fe10_0;
    %muli 5, 0, 32;
    %part/s 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001695005fe10_0;
    %muli 5, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001695005f910_0, 4, 5;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v000001695005f730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 2, 0, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001695005fe10_0;
    %muli 5, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001695005fb90_0, 4, 5;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v000001695005f870_0;
    %load/vec4 v000001695005fe10_0;
    %muli 5, 0, 32;
    %part/s 5;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_8.10, 5;
    %load/vec4 v000001695005f870_0;
    %load/vec4 v000001695005fe10_0;
    %muli 5, 0, 32;
    %part/s 5;
    %addi 1, 0, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001695005fe10_0;
    %muli 5, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001695005fb90_0, 4, 5;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 8, 0, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001695005fe10_0;
    %muli 5, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001695005fb90_0, 4, 5;
T_8.11 ;
T_8.9 ;
T_8.7 ;
    %load/vec4 v000001695005fe10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001695005fe10_0, 0, 32;
    %jmp T_8.4;
T_8.5 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001694ffe3290;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016950070890_0, 0;
T_9.0 ;
    %delay 3, 0;
    %load/vec4 v0000016950070890_0;
    %inv;
    %assign/vec4 v0000016950070890_0, 0;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_000001694ffe3290;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016950071790_0, 0;
T_10.0 ;
    %delay 3, 0;
    %load/vec4 v0000016950071790_0;
    %inv;
    %assign/vec4 v0000016950071790_0, 0;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_000001694ffe3290;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016950070b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016950071510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016950071c90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000016950071830_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000169500706b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000169500702f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016950070b10_0, 0;
    %fork t_1, S_000001694ffe3290;
    %fork t_2, S_000001694ffe3290;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016950070250_0, 0, 32;
T_11.0 ;
    %load/vec4 v0000016950070250_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_11.1, 5;
    %wait E_000001694ffdf8c0;
    %load/vec4 v0000016950070250_0;
    %pushi/vec4 10, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 2 74 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0000016950071510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016950071c90_0, 0;
    %load/vec4 v0000016950071830_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0000016950071830_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016950071c90_0, 0;
T_11.3 ;
    %load/vec4 v0000016950070250_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016950070250_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
t_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016950071010_0, 0, 32;
T_11.4 ;
    %load/vec4 v0000016950071010_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_11.5, 5;
    %wait E_000001694ffdf400;
    %load/vec4 v0000016950071010_0;
    %pushi/vec4 10, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v00000169500706b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v00000169500706b0_0, 0;
T_11.6 ;
    %load/vec4 v0000016950071010_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016950071010_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %end;
    .scope S_000001694ffe3290;
t_0 ;
    %vpi_call 2 92 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_000001694ffe3290;
T_12 ;
    %vpi_call 2 96 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001694ffe3290 {0 0 0};
    %vpi_call 2 97 "$dumpfile", "mydesign.vcd" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sim_TFP.v";
    "./../../sources_1/new/TFI.v";
