$date
	Mon Jul  4 09:18:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_latch_tb $end
$var wire 1 ! q $end
$var wire 1 " p $end
$var reg 1 # d $end
$var reg 1 $ e $end
$scope module d1 $end
$var wire 1 # d $end
$var wire 1 $ e $end
$var wire 1 " p $end
$var wire 1 ! q $end
$var wire 1 % w1 $end
$var wire 1 & w2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
x"
x!
$end
#5
1#
#10
1"
0!
1%
0#
1$
#15
1!
0%
0"
1&
1#
#20
